Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Fri Apr 14 15:11:18 2023
| Host              : DESKTOP-LJ1PS58 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file Signal_Souce_Control_BD_wrapper_timing_summary_routed.rpt -pb Signal_Souce_Control_BD_wrapper_timing_summary_routed.pb -rpx Signal_Souce_Control_BD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : Signal_Souce_Control_BD_wrapper
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                                                                           1           
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-10  Warning   Missing property on synchronizer                                                                       1           
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.835        0.000                      0                 6878        0.017        0.000                      0                 6878        0.500        0.000                       0                  2416  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                            ------------         ----------      --------------
Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {0.000 16.666}       33.333          30.000          
  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK        {0.000 16.666}       33.333          30.000          
  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE      {0.000 33.333}       66.666          15.000          
default_sysclk1_300_clk_p                                                        {0.000 1.666}        3.333           300.030         
  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0                                   {0.000 4.999}        9.999           100.010         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         15.536        0.000                      0                  228        0.017        0.000                      0                  228       16.134        0.000                       0                   233  
  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       30.937        0.000                      0                   47        0.084        0.000                      0                   47       33.058        0.000                       0                    41  
default_sysclk1_300_clk_p                                                                                                                                                                                                      0.500        0.000                       0                     1  
  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0                                     5.835        0.000                      0                 6603        0.026        0.000                      0                 6603        3.562        0.000                       0                  2141  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                       From Clock                                                                       To Clock                                                                       
----------                                                                       ----------                                                                       --------                                                                       
(none)                                                                           Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          
(none)                                                                           Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          
(none)                                                                           clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0                                     Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          
(none)                                                                           Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  
(none)                                                                           Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  
(none)                                                                           Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        
(none)                                                                           Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        
(none)                                                                           clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0                                     Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        
(none)                                                                                                                                                            clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0                                     
(none)                                                                           Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0                                     
(none)                                                                           Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0                                     
(none)                                                                           clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0                                     clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0                                     


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                    From Clock                                    To Clock                                    
----------                                    ----------                                    --------                                    
(none)                                        clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0                                                
(none)                                                                                      clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       15.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.536ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.827ns  (logic 0.264ns (31.925%)  route 0.563ns (68.075%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns = ( 37.560 - 33.333 ) 
    Source Clock Delay      (SCD):    10.863ns = ( 27.529 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.543ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.887ns (routing 1.063ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.964ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984    25.551    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    25.642 f  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.887    27.529    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X19Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    27.608 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.181    27.789    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X18Y98         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    27.886 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.316    28.202    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X20Y95         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088    28.290 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.066    28.356    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X20Y95         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024    35.822    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.901 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.659    37.560    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X20Y95         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              6.543    44.102    
                         clock uncertainty           -0.235    43.867    
    SLICE_X20Y95         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    43.892    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         43.892    
                         arrival time                         -28.356    
  -------------------------------------------------------------------
                         slack                                 15.536    

Slack (MET) :             15.561ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.802ns  (logic 0.273ns (34.043%)  route 0.529ns (65.957%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns = ( 37.560 - 33.333 ) 
    Source Clock Delay      (SCD):    10.863ns = ( 27.529 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.543ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.887ns (routing 1.063ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.964ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984    25.551    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    25.642 f  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.887    27.529    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X19Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    27.608 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.181    27.789    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X18Y98         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    27.886 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.316    28.202    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X20Y95         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097    28.299 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.032    28.331    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X20Y95         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024    35.822    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.901 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.659    37.560    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X20Y95         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              6.543    44.102    
                         clock uncertainty           -0.235    43.867    
    SLICE_X20Y95         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    43.892    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         43.892    
                         arrival time                         -28.331    
  -------------------------------------------------------------------
                         slack                                 15.561    

Slack (MET) :             15.569ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.373ns (48.565%)  route 0.395ns (51.435%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 20.900 - 16.667 ) 
    Source Clock Delay      (SCD):    10.868ns
    Clock Pessimism Removal (CPR):    6.600ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.892ns (routing 1.063ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.666ns (routing 0.964ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.892    10.868    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X19Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y100        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081    10.949 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.210    11.159    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_6
    SLICE_X19Y100        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146    11.305 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.051    11.356    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X19Y100        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146    11.502 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.134    11.636    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X19Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    17.132 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024    19.156    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    19.235 f  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.666    20.900    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X19Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              6.600    27.500    
                         clock uncertainty           -0.235    27.265    
    SLICE_X19Y100        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    27.205    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         27.205    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                 15.569    

Slack (MET) :             15.584ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.823ns  (logic 0.265ns (32.191%)  route 0.558ns (67.809%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 37.557 - 33.333 ) 
    Source Clock Delay      (SCD):    10.863ns = ( 27.529 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.590ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.887ns (routing 1.063ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.964ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984    25.551    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    25.642 f  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.887    27.529    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X19Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    27.608 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.181    27.789    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X18Y98         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    27.886 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.327    28.212    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X19Y94         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089    28.301 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.051    28.352    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X19Y94         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024    35.822    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.901 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.656    37.557    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y94         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              6.590    44.147    
                         clock uncertainty           -0.235    43.911    
    SLICE_X19Y94         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    43.936    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         43.936    
                         arrival time                         -28.352    
  -------------------------------------------------------------------
                         slack                                 15.584    

Slack (MET) :             15.599ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.808ns  (logic 0.282ns (34.892%)  route 0.526ns (65.108%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 37.557 - 33.333 ) 
    Source Clock Delay      (SCD):    10.863ns = ( 27.529 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.590ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.887ns (routing 1.063ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.964ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984    25.551    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    25.642 f  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.887    27.529    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X19Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    27.608 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.181    27.789    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X18Y98         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    27.886 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.327    28.212    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X19Y94         LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.106    28.318 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.019    28.337    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X19Y94         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024    35.822    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.901 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.656    37.557    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y94         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              6.590    44.147    
                         clock uncertainty           -0.235    43.911    
    SLICE_X19Y94         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    43.936    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         43.936    
                         arrival time                         -28.337    
  -------------------------------------------------------------------
                         slack                                 15.599    

Slack (MET) :             15.627ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.780ns  (logic 0.227ns (29.103%)  route 0.553ns (70.897%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 37.557 - 33.333 ) 
    Source Clock Delay      (SCD):    10.863ns = ( 27.529 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.590ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.887ns (routing 1.063ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.964ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984    25.551    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    25.642 f  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.887    27.529    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X19Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    27.608 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.181    27.789    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X18Y98         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    27.886 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.321    28.207    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X19Y94         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051    28.258 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.051    28.309    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X19Y94         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024    35.822    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.901 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.656    37.557    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y94         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              6.590    44.147    
                         clock uncertainty           -0.235    43.911    
    SLICE_X19Y94         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    43.936    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         43.936    
                         arrival time                         -28.309    
  -------------------------------------------------------------------
                         slack                                 15.627    

Slack (MET) :             15.639ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.768ns  (logic 0.211ns (27.466%)  route 0.557ns (72.534%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 37.557 - 33.333 ) 
    Source Clock Delay      (SCD):    10.863ns = ( 27.529 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.590ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.887ns (routing 1.063ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.964ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984    25.551    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    25.642 f  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.887    27.529    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X19Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    27.608 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.181    27.789    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X18Y98         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    27.886 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.329    28.214    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X19Y94         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    28.249 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.048    28.297    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X19Y94         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024    35.822    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.901 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.656    37.557    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y94         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              6.590    44.147    
                         clock uncertainty           -0.235    43.911    
    SLICE_X19Y94         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    43.936    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         43.936    
                         arrival time                         -28.297    
  -------------------------------------------------------------------
                         slack                                 15.639    

Slack (MET) :             15.649ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.758ns  (logic 0.241ns (31.795%)  route 0.517ns (68.205%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 37.557 - 33.333 ) 
    Source Clock Delay      (SCD):    10.863ns = ( 27.529 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.590ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.887ns (routing 1.063ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.964ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984    25.551    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    25.642 f  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.887    27.529    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X19Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    27.608 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.181    27.789    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X18Y98         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    27.886 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.321    28.207    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X19Y94         LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.065    28.272 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.015    28.287    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X19Y94         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024    35.822    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.901 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.656    37.557    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y94         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              6.590    44.147    
                         clock uncertainty           -0.235    43.911    
    SLICE_X19Y94         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    43.936    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         43.936    
                         arrival time                         -28.287    
  -------------------------------------------------------------------
                         slack                                 15.649    

Slack (MET) :             15.675ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.730ns  (logic 0.275ns (37.660%)  route 0.455ns (62.340%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 37.555 - 33.333 ) 
    Source Clock Delay      (SCD):    10.863ns = ( 27.529 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.590ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.887ns (routing 1.063ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.964ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984    25.551    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    25.642 f  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.887    27.529    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X19Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    27.608 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.181    27.789    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X18Y98         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    27.886 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.226    28.111    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X19Y94         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    28.210 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.049    28.259    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X19Y94         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024    35.822    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.901 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.654    37.555    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y94         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              6.590    44.145    
                         clock uncertainty           -0.235    43.909    
    SLICE_X19Y94         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    43.934    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         43.934    
                         arrival time                         -28.259    
  -------------------------------------------------------------------
                         slack                                 15.675    

Slack (MET) :             15.679ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.648ns  (logic 0.202ns (31.193%)  route 0.446ns (68.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns = ( 37.561 - 33.333 ) 
    Source Clock Delay      (SCD):    10.863ns = ( 27.529 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.590ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.887ns (routing 1.063ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.660ns (routing 0.964ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984    25.551    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    25.642 f  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.887    27.529    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X19Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    27.608 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.207    27.815    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X18Y99         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123    27.938 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1/O
                         net (fo=2, routed)           0.239    28.177    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count
    SLICE_X18Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024    35.822    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.901 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.660    37.561    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/C
                         clock pessimism              6.590    44.151    
                         clock uncertainty           -0.235    43.915    
    SLICE_X18Y99         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    43.856    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]
  -------------------------------------------------------------------
                         required time                         43.856    
                         arrival time                         -28.177    
  -------------------------------------------------------------------
                         slack                                 15.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.081ns (43.343%)  route 0.106ns (56.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.880ns
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    6.542ns
  Clock Net Delay (Source):      1.660ns (routing 0.964ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.904ns (routing 1.063ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.660     4.228    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y99         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.287 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/Q
                         net (fo=6, routed)           0.071     4.358    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]
    SLICE_X16Y99         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     4.380 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.035     4.415    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X16Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.904    10.880    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X16Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C
                         clock pessimism             -6.542     4.338    
    SLICE_X16Y99         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     4.398    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.398    
                         arrival time                           4.415    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.059ns (29.243%)  route 0.143ns (70.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.880ns
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    6.542ns
  Clock Net Delay (Source):      1.662ns (routing 0.964ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.904ns (routing 1.063ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.662     4.230    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y99         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     4.289 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/Q
                         net (fo=3, routed)           0.143     4.432    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun
    SLICE_X17Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.904    10.880    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X17Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/C
                         clock pessimism             -6.542     4.338    
    SLICE_X17Y99         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     4.398    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.398    
                         arrival time                           4.432    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.040ns (39.420%)  route 0.061ns (60.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.196ns
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    6.068ns
  Clock Net Delay (Source):      1.038ns (routing 0.583ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.652ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.038     3.112    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y76         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y76         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.152 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/Q
                         net (fo=2, routed)           0.061     3.213    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[7]
    SLICE_X26Y78         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.173     9.196    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y78         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                         clock pessimism             -6.068     3.128    
    SLICE_X26Y78         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     3.175    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/D
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.557%)  route 0.068ns (63.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.205ns
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    6.069ns
  Clock Net Delay (Source):      1.042ns (routing 0.583ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.652ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.042     3.116    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y97         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     3.155 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/Q
                         net (fo=2, routed)           0.068     3.222    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3_n_0
    SLICE_X15Y98         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.182     9.205    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y98         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/C
                         clock pessimism             -6.069     3.136    
    SLICE_X15Y98         FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     3.183    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.672%)  route 0.044ns (45.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.197ns
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    6.082ns
  Clock Net Delay (Source):      1.036ns (routing 0.583ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.652ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.036     3.110    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X17Y97         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.149 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/Q
                         net (fo=3, routed)           0.028     3.176    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[5]
    SLICE_X17Y97         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     3.190 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[4]_i_1/O
                         net (fo=1, routed)           0.016     3.206    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[4]
    SLICE_X17Y97         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.174     9.197    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X17Y97         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                         clock pessimism             -6.082     3.116    
    SLICE_X17Y97         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.162    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.058ns (29.083%)  route 0.141ns (70.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.867ns
    Source Clock Delay      (SCD):    4.232ns
    Clock Pessimism Removal (CPR):    6.542ns
  Clock Net Delay (Source):      1.664ns (routing 0.964ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.891ns (routing 1.063ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.664     4.232    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y75         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.290 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.141     4.431    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[18]
    SLICE_X23Y76         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.891    10.867    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y76         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
                         clock pessimism             -6.542     4.324    
    SLICE_X23Y76         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     4.386    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.386    
                         arrival time                           4.431    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.203ns
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    6.075ns
  Clock Net Delay (Source):      1.043ns (routing 0.583ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.652ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.043     3.117    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y97         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     3.155 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.066     3.221    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X15Y97         FDPE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.180     9.203    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y97         FDPE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -6.075     3.128    
    SLICE_X15Y97         FDPE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     3.175    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           3.221    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.114%)  route 0.045ns (45.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.197ns
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    6.082ns
  Clock Net Delay (Source):      1.036ns (routing 0.583ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.652ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.036     3.110    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X17Y97         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.149 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/Q
                         net (fo=3, routed)           0.028     3.176    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[5]
    SLICE_X17Y97         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     3.190 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[5]_i_1/O
                         net (fo=1, routed)           0.017     3.207    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[5]
    SLICE_X17Y97         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.174     9.197    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X17Y97         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
                         clock pessimism             -6.082     3.116    
    SLICE_X17Y97         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.162    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.059ns (28.948%)  route 0.145ns (71.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.872ns
    Source Clock Delay      (SCD):    4.232ns
    Clock Pessimism Removal (CPR):    6.542ns
  Clock Net Delay (Source):      1.664ns (routing 0.964ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.896ns (routing 1.063ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.664     4.232    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y75         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     4.291 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.145     4.436    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[2]
    SLICE_X23Y76         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.896    10.872    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y76         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                         clock pessimism             -6.542     4.329    
    SLICE_X23Y76         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     4.389    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.389    
                         arrival time                           4.436    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.198ns
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    6.081ns
  Clock Net Delay (Source):      1.037ns (routing 0.583ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.652ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.037     3.111    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y75         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.150 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/Q
                         net (fo=2, routed)           0.060     3.210    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[3]
    SLICE_X26Y75         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.175     9.198    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y75         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
                         clock pessimism             -6.081     3.117    
    SLICE_X26Y75         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     3.163    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.290         33.333      32.043     BUFGCTRL_X0Y25  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X15Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X15Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X15Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X20Y98    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X20Y98    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X20Y98    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X20Y98    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X20Y92    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X20Y95    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X15Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X15Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X15Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X15Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X15Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X15Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X20Y98    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X20Y98    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X20Y98    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X20Y98    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X15Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X15Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X15Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X15Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X15Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X15Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X20Y98    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X20Y98    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X20Y98    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X20Y98    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       30.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       33.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.937ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.009ns  (logic 0.465ns (23.143%)  route 1.544ns (76.857%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 70.164 - 66.666 ) 
    Source Clock Delay      (SCD):    9.162ns = ( 42.495 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.573ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.394ns (routing 0.553ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.502ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.394    42.495    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    42.571 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.272    42.843    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136    42.979 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    43.249    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    43.398 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.162    43.560    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X19Y95         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.104    43.664 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.840    44.504    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    68.923    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.947 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.217    70.164    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              5.573    75.737    
                         clock uncertainty           -0.235    75.502    
    SLICE_X25Y86         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    75.441    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         75.441    
                         arrival time                         -44.504    
  -------------------------------------------------------------------
                         slack                                 30.937    

Slack (MET) :             30.939ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.007ns  (logic 0.465ns (23.166%)  route 1.542ns (76.834%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 70.164 - 66.666 ) 
    Source Clock Delay      (SCD):    9.162ns = ( 42.495 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.573ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.394ns (routing 0.553ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.502ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.394    42.495    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    42.571 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.272    42.843    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136    42.979 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    43.249    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    43.398 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.162    43.560    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X19Y95         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.104    43.664 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.838    44.502    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    68.923    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.947 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.217    70.164    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              5.573    75.737    
                         clock uncertainty           -0.235    75.502    
    SLICE_X25Y86         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    75.441    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         75.441    
                         arrival time                         -44.502    
  -------------------------------------------------------------------
                         slack                                 30.939    

Slack (MET) :             30.939ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.007ns  (logic 0.465ns (23.166%)  route 1.542ns (76.834%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 70.164 - 66.666 ) 
    Source Clock Delay      (SCD):    9.162ns = ( 42.495 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.573ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.394ns (routing 0.553ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.502ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.394    42.495    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    42.571 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.272    42.843    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136    42.979 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    43.249    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    43.398 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.162    43.560    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X19Y95         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.104    43.664 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.838    44.502    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    68.923    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.947 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.217    70.164    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              5.573    75.737    
                         clock uncertainty           -0.235    75.502    
    SLICE_X25Y86         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061    75.441    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         75.441    
                         arrival time                         -44.502    
  -------------------------------------------------------------------
                         slack                                 30.939    

Slack (MET) :             31.049ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.889ns  (logic 0.465ns (24.621%)  route 1.424ns (75.378%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 70.156 - 66.666 ) 
    Source Clock Delay      (SCD):    9.162ns = ( 42.495 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.573ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.394ns (routing 0.553ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.502ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.394    42.495    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    42.571 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.272    42.843    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136    42.979 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    43.249    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    43.398 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.162    43.560    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X19Y95         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.104    43.664 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.720    44.384    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X25Y90         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    68.923    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.947 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.209    70.156    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y90         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              5.573    75.729    
                         clock uncertainty           -0.235    75.494    
    SLICE_X25Y90         FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    75.433    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         75.433    
                         arrival time                         -44.384    
  -------------------------------------------------------------------
                         slack                                 31.049    

Slack (MET) :             31.298ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.642ns  (logic 0.465ns (28.311%)  route 1.177ns (71.689%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 70.157 - 66.666 ) 
    Source Clock Delay      (SCD):    9.162ns = ( 42.495 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.573ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.394ns (routing 0.553ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.502ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.394    42.495    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    42.571 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.272    42.843    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136    42.979 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    43.249    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    43.398 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.162    43.560    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X19Y95         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.104    43.664 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.473    44.137    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y92         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    68.923    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.947 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.210    70.157    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y92         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              5.573    75.730    
                         clock uncertainty           -0.235    75.495    
    SLICE_X26Y92         FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    75.435    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         75.435    
                         arrival time                         -44.137    
  -------------------------------------------------------------------
                         slack                                 31.298    

Slack (MET) :             31.310ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.633ns  (logic 0.465ns (28.476%)  route 1.168ns (71.524%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 70.160 - 66.666 ) 
    Source Clock Delay      (SCD):    9.162ns = ( 42.495 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.573ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.394ns (routing 0.553ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.502ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.394    42.495    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    42.571 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.272    42.843    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136    42.979 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    43.249    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    43.398 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.162    43.560    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X19Y95         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.104    43.664 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.464    44.128    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y94         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    68.923    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.947 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.213    70.160    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y94         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              5.573    75.733    
                         clock uncertainty           -0.235    75.498    
    SLICE_X26Y94         FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    75.438    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         75.438    
                         arrival time                         -44.128    
  -------------------------------------------------------------------
                         slack                                 31.310    

Slack (MET) :             31.394ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.545ns  (logic 0.465ns (30.097%)  route 1.080ns (69.903%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 70.156 - 66.666 ) 
    Source Clock Delay      (SCD):    9.162ns = ( 42.495 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.573ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.394ns (routing 0.553ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.502ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.394    42.495    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    42.571 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.272    42.843    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136    42.979 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    43.249    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    43.398 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.162    43.560    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X19Y95         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.104    43.664 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.376    44.040    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X23Y92         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    68.923    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.947 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.209    70.156    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X23Y92         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              5.573    75.729    
                         clock uncertainty           -0.235    75.494    
    SLICE_X23Y92         FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    75.434    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         75.434    
                         arrival time                         -44.040    
  -------------------------------------------------------------------
                         slack                                 31.394    

Slack (MET) :             31.413ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.527ns  (logic 0.465ns (30.454%)  route 1.062ns (69.546%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 70.157 - 66.666 ) 
    Source Clock Delay      (SCD):    9.162ns = ( 42.495 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.573ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.394ns (routing 0.553ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.502ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.394    42.495    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    42.571 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.272    42.843    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136    42.979 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    43.249    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    43.398 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.162    43.560    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X19Y95         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.104    43.664 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.358    44.022    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    68.923    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.947 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.210    70.157    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              5.573    75.730    
                         clock uncertainty           -0.235    75.495    
    SLICE_X24Y93         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    75.435    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         75.435    
                         arrival time                         -44.022    
  -------------------------------------------------------------------
                         slack                                 31.413    

Slack (MET) :             31.415ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.525ns  (logic 0.465ns (30.494%)  route 1.060ns (69.506%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 70.157 - 66.666 ) 
    Source Clock Delay      (SCD):    9.162ns = ( 42.495 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.573ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.394ns (routing 0.553ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.502ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.394    42.495    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    42.571 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.272    42.843    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136    42.979 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    43.249    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    43.398 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.162    43.560    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X19Y95         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.104    43.664 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.356    44.020    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    68.923    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.947 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.210    70.157    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              5.573    75.730    
                         clock uncertainty           -0.235    75.495    
    SLICE_X24Y93         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    75.435    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         75.435    
                         arrival time                         -44.020    
  -------------------------------------------------------------------
                         slack                                 31.415    

Slack (MET) :             31.617ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.374ns  (logic 0.451ns (32.816%)  route 0.923ns (67.184%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 70.159 - 66.666 ) 
    Source Clock Delay      (SCD):    9.162ns = ( 42.495 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.624ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.394ns (routing 0.553ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.502ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.394    42.495    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    42.571 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.272    42.843    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136    42.979 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    43.249    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    43.398 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.162    43.560    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X19Y95         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090    43.650 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.219    43.869    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X20Y95         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    68.923    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.947 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.212    70.159    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X20Y95         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              5.624    75.783    
                         clock uncertainty           -0.235    75.548    
    SLICE_X20Y95         FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    75.487    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         75.487    
                         arrival time                         -43.869    
  -------------------------------------------------------------------
                         slack                                 31.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.080ns (58.387%)  route 0.057ns (41.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.815ns
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    5.189ns
  Clock Net Delay (Source):      0.767ns (routing 0.306ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.872ns (routing 0.341ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371     1.836    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.767     2.620    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y100        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.661 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.051     2.712    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X18Y100        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.039     2.751 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.006     2.757    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X18Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.872     7.815    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -5.189     2.626    
    SLICE_X18Y100        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.673    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.232ns  (logic 0.061ns (26.293%)  route 0.171ns (73.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.821ns = ( 41.154 - 33.333 ) 
    Source Clock Delay      (SCD):    2.626ns = ( 35.959 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.148ns
  Clock Net Delay (Source):      0.773ns (routing 0.306ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.341ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.773    35.959    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y99         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    35.998 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.057    36.054    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X20Y100        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022    36.076 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.114    36.191    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X19Y98         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824    40.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.276 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.878    41.154    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y98         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -5.148    36.006    
    SLICE_X19Y98         FDRE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007    35.999    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -35.999    
                         arrival time                          36.191    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.232ns  (logic 0.061ns (26.293%)  route 0.171ns (73.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.821ns = ( 41.154 - 33.333 ) 
    Source Clock Delay      (SCD):    2.626ns = ( 35.959 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.148ns
  Clock Net Delay (Source):      0.773ns (routing 0.306ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.341ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.773    35.959    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y99         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    35.998 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.057    36.054    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X20Y100        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022    36.076 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.114    36.191    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X19Y98         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824    40.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.276 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.878    41.154    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y98         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -5.148    36.006    
    SLICE_X19Y98         FDRE (Hold_FFF2_SLICEL_C_CE)
                                                     -0.007    35.999    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -35.999    
                         arrival time                          36.191    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.232ns  (logic 0.061ns (26.293%)  route 0.171ns (73.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.821ns = ( 41.154 - 33.333 ) 
    Source Clock Delay      (SCD):    2.626ns = ( 35.959 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.148ns
  Clock Net Delay (Source):      0.773ns (routing 0.306ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.341ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.773    35.959    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y99         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    35.998 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.057    36.054    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X20Y100        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022    36.076 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.114    36.191    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X19Y98         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824    40.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.276 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.878    41.154    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y98         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -5.148    36.006    
    SLICE_X19Y98         FDRE (Hold_EFF_SLICEL_C_CE)
                                                     -0.008    35.998    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -35.998    
                         arrival time                          36.191    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.232ns  (logic 0.061ns (26.293%)  route 0.171ns (73.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.821ns = ( 41.154 - 33.333 ) 
    Source Clock Delay      (SCD):    2.626ns = ( 35.959 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.148ns
  Clock Net Delay (Source):      0.773ns (routing 0.306ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.341ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.773    35.959    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y99         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    35.998 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.057    36.054    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X20Y100        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022    36.076 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.114    36.191    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X19Y98         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824    40.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.276 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.878    41.154    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y98         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -5.148    36.006    
    SLICE_X19Y98         FDRE (Hold_FFF_SLICEL_C_CE)
                                                     -0.008    35.998    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -35.998    
                         arrival time                          36.191    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.256ns  (logic 0.061ns (23.828%)  route 0.195ns (76.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.818ns = ( 41.151 - 33.333 ) 
    Source Clock Delay      (SCD):    2.626ns = ( 35.959 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.148ns
  Clock Net Delay (Source):      0.773ns (routing 0.306ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.875ns (routing 0.341ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.773    35.959    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y99         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    35.998 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.057    36.054    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X20Y100        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022    36.076 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.138    36.215    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824    40.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.276 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.875    41.151    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -5.148    36.003    
    SLICE_X19Y99         FDRE (Hold_AFF2_SLICEL_C_CE)
                                                     -0.007    35.996    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -35.996    
                         arrival time                          36.215    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.256ns  (logic 0.061ns (23.828%)  route 0.195ns (76.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.818ns = ( 41.151 - 33.333 ) 
    Source Clock Delay      (SCD):    2.626ns = ( 35.959 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.148ns
  Clock Net Delay (Source):      0.773ns (routing 0.306ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.875ns (routing 0.341ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.773    35.959    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y99         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    35.998 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.057    36.054    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X20Y100        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022    36.076 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.138    36.215    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824    40.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.276 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.875    41.151    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -5.148    36.003    
    SLICE_X19Y99         FDRE (Hold_BFF2_SLICEL_C_CE)
                                                     -0.007    35.996    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -35.996    
                         arrival time                          36.215    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.256ns  (logic 0.061ns (23.828%)  route 0.195ns (76.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.818ns = ( 41.151 - 33.333 ) 
    Source Clock Delay      (SCD):    2.626ns = ( 35.959 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.148ns
  Clock Net Delay (Source):      0.773ns (routing 0.306ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.875ns (routing 0.341ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.773    35.959    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y99         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    35.998 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.057    36.054    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X20Y100        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022    36.076 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.138    36.215    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824    40.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.276 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.875    41.151    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -5.148    36.003    
    SLICE_X19Y99         FDRE (Hold_AFF_SLICEL_C_CE)
                                                     -0.008    35.995    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -35.995    
                         arrival time                          36.215    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.256ns  (logic 0.061ns (23.828%)  route 0.195ns (76.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.818ns = ( 41.151 - 33.333 ) 
    Source Clock Delay      (SCD):    2.626ns = ( 35.959 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.148ns
  Clock Net Delay (Source):      0.773ns (routing 0.306ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.875ns (routing 0.341ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.773    35.959    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y99         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    35.998 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.057    36.054    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X20Y100        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022    36.076 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.138    36.215    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824    40.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.276 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.875    41.151    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -5.148    36.003    
    SLICE_X19Y99         FDRE (Hold_BFF_SLICEL_C_CE)
                                                     -0.008    35.995    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -35.995    
                         arrival time                          36.215    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.281ns  (logic 0.088ns (31.304%)  route 0.193ns (68.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.823ns = ( 41.156 - 33.333 ) 
    Source Clock Delay      (SCD):    2.627ns = ( 35.960 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.191ns
  Clock Net Delay (Source):      0.774ns (routing 0.306ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.880ns (routing 0.341ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.774    35.960    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    35.998 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.095    36.093    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X20Y100        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050    36.143 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=1, routed)           0.098    36.241    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824    40.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.276 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.880    41.156    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -5.191    35.966    
    SLICE_X20Y100        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.046    36.012    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -36.012    
                         arrival time                          36.241    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.666
Sources:            { Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         66.666      65.376     BUFGCE_X0Y8   Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         66.666      66.116     SLICE_X19Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X20Y99  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  default_sysclk1_300_clk_p
  To Clock:  default_sysclk1_300_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         default_sysclk1_300_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { default_sysclk1_300_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y2  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X0Y2  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y2  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y2  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y2  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y2  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  To Clock:  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@9.999ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.537ns (14.133%)  route 3.263ns (85.867%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.416ns = ( 13.415 - 9.999 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.898ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.712ns (routing 0.815ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.797     2.958    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X22Y81         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y81         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.037 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/Q
                         net (fo=12, routed)          0.512     3.549    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X23Y80         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.648 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.657    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X23Y80         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.811 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.837    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X23Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.083     3.920 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[1]
                         net (fo=35, routed)          0.776     4.696    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[25]
    SLICE_X16Y83         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     4.818 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[25]_INST_0/O
                         net (fo=33, routed)          1.940     6.758    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X3Y17         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.712    13.415    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.418    12.998    
                         clock uncertainty           -0.062    12.936    
    RAMB36_X3Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.343    12.593    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@9.999ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.511ns (13.577%)  route 3.253ns (86.423%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 13.433 - 9.999 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.828ns (routing 0.898ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.815ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.828     2.989    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X21Y79         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y79         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.066 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[22]/Q
                         net (fo=1, routed)           0.418     3.484    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[7]
    SLICE_X23Y87         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     3.607 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.007     3.614    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_16
    SLICE_X23Y87         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.767 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.793    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X23Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     3.885 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=48, routed)          0.865     4.750    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X16Y83         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     4.816 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[26]_INST_0/O
                         net (fo=33, routed)          1.937     6.753    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X3Y13         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.730    13.433    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y13         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.418    13.015    
                         clock uncertainty           -0.062    12.954    
    RAMB36_X3Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.334    12.620    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.620    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  5.867    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@9.999ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.365ns (9.904%)  route 3.321ns (90.097%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.414ns = ( 13.413 - 9.999 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.898ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.815ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.797     2.958    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X22Y81         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y81         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.037 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/Q
                         net (fo=12, routed)          0.512     3.549    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X23Y80         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.648 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.657    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X23Y80         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.187     3.844 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/O[5]
                         net (fo=35, routed)          2.800     6.644    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X3Y17         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.710    13.413    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.418    12.996    
                         clock uncertainty           -0.062    12.934    
    RAMB36_X3Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.358    12.576    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.576    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@9.999ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.537ns (14.558%)  route 3.152ns (85.442%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.432ns = ( 13.431 - 9.999 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.898ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.815ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.797     2.958    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X22Y81         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y81         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.037 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/Q
                         net (fo=12, routed)          0.512     3.549    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X23Y80         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.648 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.657    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X23Y80         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.811 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.837    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X23Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.083     3.920 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[1]
                         net (fo=35, routed)          0.776     4.696    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[25]
    SLICE_X16Y83         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     4.818 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[25]_INST_0/O
                         net (fo=33, routed)          1.829     6.647    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X3Y14         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.728    13.431    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.418    13.014    
                         clock uncertainty           -0.062    12.952    
    RAMB36_X3Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.343    12.609    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@9.999ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.537ns (14.611%)  route 3.138ns (85.389%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 13.422 - 9.999 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.898ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.815ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.797     2.958    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X22Y81         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y81         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.037 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/Q
                         net (fo=12, routed)          0.512     3.549    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X23Y80         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.648 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.657    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X23Y80         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.811 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.837    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X23Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.083     3.920 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[1]
                         net (fo=35, routed)          0.776     4.696    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[25]
    SLICE_X16Y83         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     4.818 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[25]_INST_0/O
                         net (fo=33, routed)          1.815     6.634    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X3Y16         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.719    13.422    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.418    13.005    
                         clock uncertainty           -0.062    12.943    
    RAMB36_X3Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.343    12.600    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@9.999ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.511ns (13.958%)  route 3.150ns (86.042%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.432ns = ( 13.431 - 9.999 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.828ns (routing 0.898ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.815ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.828     2.989    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X21Y79         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y79         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.066 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[22]/Q
                         net (fo=1, routed)           0.418     3.484    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[7]
    SLICE_X23Y87         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     3.607 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.007     3.614    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_16
    SLICE_X23Y87         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.767 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.793    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X23Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     3.885 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=48, routed)          0.865     4.750    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X16Y83         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     4.816 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[26]_INST_0/O
                         net (fo=33, routed)          1.834     6.650    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X3Y14         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.728    13.431    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.418    13.013    
                         clock uncertainty           -0.062    12.952    
    RAMB36_X3Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.334    12.618    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@9.999ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.511ns (14.416%)  route 3.034ns (85.584%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.330ns = ( 13.329 - 9.999 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.828ns (routing 0.898ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.815ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.828     2.989    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X21Y79         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y79         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.066 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[22]/Q
                         net (fo=1, routed)           0.418     3.484    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[7]
    SLICE_X23Y87         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     3.607 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.007     3.614    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_16
    SLICE_X23Y87         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.767 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.793    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X23Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     3.885 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=48, routed)          0.865     4.750    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X16Y83         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     4.816 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[26]_INST_0/O
                         net (fo=33, routed)          1.718     6.534    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X2Y20         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.626    13.329    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.418    12.911    
                         clock uncertainty           -0.062    12.849    
    RAMB36_X2Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.334    12.515    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@9.999ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.537ns (15.110%)  route 3.017ns (84.890%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 13.323 - 9.999 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.898ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.620ns (routing 0.815ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.797     2.958    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X22Y81         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y81         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.037 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/Q
                         net (fo=12, routed)          0.512     3.549    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X23Y80         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.648 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.657    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X23Y80         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.811 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.837    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X23Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.083     3.920 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[1]
                         net (fo=35, routed)          0.776     4.696    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[25]
    SLICE_X16Y83         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     4.818 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[25]_INST_0/O
                         net (fo=33, routed)          1.694     6.512    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y19         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.620    13.323    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.418    12.905    
                         clock uncertainty           -0.062    12.844    
    RAMB36_X2Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.343    12.501    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.501    
                         arrival time                          -6.512    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@9.999ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.511ns (14.619%)  route 2.984ns (85.381%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 13.323 - 9.999 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.828ns (routing 0.898ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.620ns (routing 0.815ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.828     2.989    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X21Y79         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y79         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.066 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[22]/Q
                         net (fo=1, routed)           0.418     3.484    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[7]
    SLICE_X23Y87         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     3.607 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.007     3.614    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_16
    SLICE_X23Y87         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.767 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.793    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X23Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     3.885 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=48, routed)          0.865     4.750    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X16Y83         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     4.816 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[26]_INST_0/O
                         net (fo=33, routed)          1.669     6.485    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X2Y19         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.620    13.323    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.418    12.905    
                         clock uncertainty           -0.062    12.843    
    RAMB36_X2Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.334    12.509    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.042ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@9.999ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.537ns (15.317%)  route 2.969ns (84.683%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.330ns = ( 13.329 - 9.999 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.898ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.815ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.797     2.958    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X22Y81         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y81         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.037 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[31]/Q
                         net (fo=12, routed)          0.512     3.549    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X23Y80         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.648 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.657    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X23Y80         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.811 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.837    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X23Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.083     3.920 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[1]
                         net (fo=35, routed)          0.776     4.696    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[25]
    SLICE_X16Y83         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     4.818 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[25]_INST_0/O
                         net (fo=33, routed)          1.646     6.464    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y20         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.626    13.329    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.418    12.911    
                         clock uncertainty           -0.062    12.850    
    RAMB36_X2Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.343    12.507    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  6.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.058ns (41.727%)  route 0.081ns (58.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    3.265ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Net Delay (Source):      1.561ns (routing 0.815ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.898ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.561     3.265    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X16Y58         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y58         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     3.323 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.081     3.404    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X16Y59         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.782     2.943    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X16Y59         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.373     3.317    
    SLICE_X16Y59         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     3.379    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -3.379    
                         arrival time                           3.404    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.053ns (42.597%)  route 0.071ns (57.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Net Delay (Source):      0.973ns (routing 0.497ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.556ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.973     1.916    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/rd_clk
    SLICE_X17Y56         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.955 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[1]/Q
                         net (fo=4, routed)           0.053     2.008    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/Q[1]
    SLICE_X18Y56         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.014     2.022 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i[1]_i_1/O
                         net (fo=1, routed)           0.018     2.040    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/grdc.diff_wr_rd_pntr_rdc[1]
    SLICE_X18Y56         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.106     1.702    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X18Y56         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[1]/C
                         clock pessimism              0.264     1.966    
    SLICE_X18Y56         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.012    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.094ns (50.362%)  route 0.093ns (49.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Net Delay (Source):      1.565ns (routing 0.815ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.898ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.565     3.269    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X23Y53         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y53         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     3.328 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/Q
                         net (fo=6, routed)           0.071     3.399    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]
    SLICE_X22Y53         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     3.434 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.022     3.456    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1_n_0
    SLICE_X22Y53         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.779     2.940    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X22Y53         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                         clock pessimism              0.424     3.365    
    SLICE_X22Y53         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.425    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -3.425    
                         arrival time                           3.456    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_PC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.961%)  route 0.071ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Net Delay (Source):      1.580ns (routing 0.815ns, distribution 0.765ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.898ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.580     3.285    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X18Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_PC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.343 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_PC_reg/Q
                         net (fo=1, routed)           0.071     3.414    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC
    SLICE_X18Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.798     2.959    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X18Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1_reg/C
                         clock pessimism              0.359     3.318    
    SLICE_X18Y93         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.380    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1_reg
  -------------------------------------------------------------------
                         required time                         -3.380    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.059ns (44.697%)  route 0.073ns (55.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    3.307ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Net Delay (Source):      1.602ns (routing 0.815ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.898ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.602     3.307    Signal_Souce_Control_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X19Y75         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y75         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.366 r  Signal_Souce_Control_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.073     3.439    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[16]
    SLICE_X18Y75         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.822     2.983    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X18Y75         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[15]/C
                         clock pessimism              0.359     3.342    
    SLICE_X18Y75         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     3.404    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.404    
                         arrival time                           3.439    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.087ns  (logic 0.039ns (44.992%)  route 0.048ns (55.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      1.009ns (routing 0.497ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.556ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.009     1.951    Signal_Souce_Control_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X22Y71         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.990 r  Signal_Souce_Control_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[0]/Q
                         net (fo=2, routed)           0.048     2.038    Signal_Souce_Control_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]_0[0]
    SLICE_X22Y71         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.145     1.740    Signal_Souce_Control_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X22Y71         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/C
                         clock pessimism              0.217     1.957    
    SLICE_X22Y71         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.003    Signal_Souce_Control_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.091ns (43.220%)  route 0.120ns (56.780%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.947ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Net Delay (Source):      1.554ns (routing 0.815ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.898ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.554     3.258    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X22Y56         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.317 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=26, routed)          0.111     3.428    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/Q[0]
    SLICE_X23Y56         LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.032     3.460 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[4]_i_1/O
                         net (fo=1, routed)           0.009     3.469    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[4]_i_1_n_0
    SLICE_X23Y56         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.786     2.947    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X23Y56         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
                         clock pessimism              0.424     3.372    
    SLICE_X23Y56         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.434    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.434    
                         arrival time                           3.469    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.079ns (51.498%)  route 0.074ns (48.502%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Net Delay (Source):      1.600ns (routing 0.815ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.898ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.600     3.304    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X19Y63         FDSE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.362 r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[0]/Q
                         net (fo=4, routed)           0.064     3.427    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/serial_Data_reg[2]
    SLICE_X19Y64         MUXF7 (Prop_F7MUX_GH_SLICEL_S_O)
                                                      0.021     3.448 r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/serial_Data_reg_i_1/O
                         net (fo=1, routed)           0.010     3.458    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_Out
    SLICE_X19Y64         FDRE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.833     2.994    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X19Y64         FDRE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/C
                         clock pessimism              0.368     3.363    
    SLICE_X19Y64         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.423    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg
  -------------------------------------------------------------------
                         required time                         -3.423    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.052ns (51.992%)  route 0.048ns (48.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Net Delay (Source):      0.975ns (routing 0.497ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.556ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.975     1.917    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X20Y55         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.955 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]/Q
                         net (fo=2, routed)           0.027     1.982    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/dout[4]
    SLICE_X20Y54         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.014     1.996 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[4]_i_1/O
                         net (fo=1, routed)           0.021     2.017    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[4]_i_1_n_0
    SLICE_X20Y54         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.105     1.701    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X20Y54         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/C
                         clock pessimism              0.235     1.935    
    SLICE_X20Y54         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.981    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[5].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.556%)  route 0.031ns (34.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Net Delay (Source):      1.003ns (routing 0.497ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.556ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.003     1.946    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/s_axi_aclk
    SLICE_X22Y62         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[5].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.985 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[5].RST_FLOPS/Q
                         net (fo=1, routed)           0.024     2.009    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/flop_q_chain_10
    SLICE_X22Y62         LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.020     2.029 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS_i_1/O
                         net (fo=1, routed)           0.007     2.036    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS_i_1_n_0
    SLICE_X22Y62         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.138     1.734    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/s_axi_aclk
    SLICE_X22Y62         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS/C
                         clock pessimism              0.218     1.952    
    SLICE_X22Y62         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.999    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
Waveform(ns):       { 0.000 4.999 }
Period(ns):         9.999
Sources:            { Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     FDRE/C              n/a            3.195         9.999       6.804      BITSLICE_RX_TX_X0Y43  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C              n/a            3.195         9.999       6.804      BITSLICE_RX_TX_X0Y45  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X1Y13          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X1Y13          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X2Y15          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X2Y15          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X2Y16          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X2Y16          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X2Y11          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X2Y11          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            1.438         4.999       3.561      BITSLICE_RX_TX_X0Y43  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         4.999       3.561      BITSLICE_RX_TX_X0Y43  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         4.999       3.561      BITSLICE_RX_TX_X0Y45  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y45  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y13          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X1Y13          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y13          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.458      RAMB36_X1Y13          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y15          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X2Y15          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    FDRE/C              n/a            1.438         4.999       3.561      BITSLICE_RX_TX_X0Y43  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         4.999       3.561      BITSLICE_RX_TX_X0Y43  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         4.999       3.561      BITSLICE_RX_TX_X0Y45  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         4.999       3.561      BITSLICE_RX_TX_X0Y45  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X1Y13          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X1Y13          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X1Y13          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X1Y13          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X2Y15          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X2Y15          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  To Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           145 Endpoints
Min Delay           145 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.832ns  (logic 5.198ns (66.367%)  route 2.634ns (33.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.659ns (routing 0.964ns, distribution 0.695ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          2.253    24.020    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X18Y98         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098    24.118 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.381    24.499    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X17Y97         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.659     4.227    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X17Y97         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.832ns  (logic 5.198ns (66.367%)  route 2.634ns (33.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.659ns (routing 0.964ns, distribution 0.695ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          2.253    24.020    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X18Y98         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098    24.118 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.381    24.499    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X17Y97         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.659     4.227    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X17Y97         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.832ns  (logic 5.198ns (66.367%)  route 2.634ns (33.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.659ns (routing 0.964ns, distribution 0.695ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          2.253    24.020    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X18Y98         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098    24.118 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.381    24.499    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X17Y97         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.659     4.227    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X17Y97         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.824ns  (logic 5.275ns (67.424%)  route 2.549ns (32.576%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        4.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.662ns (routing 0.964ns, distribution 0.698ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          2.301    24.068    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X18Y98         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    24.119 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4/O
                         net (fo=2, routed)           0.196    24.315    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4_n_0
    SLICE_X18Y99         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124    24.439 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.051    24.490    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X18Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.662     4.230    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.790ns  (logic 5.196ns (66.703%)  route 2.594ns (33.297%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.243ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.675ns (routing 0.964ns, distribution 0.711ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    21.767 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          2.282    24.048    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X16Y99         LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.096    24.144 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[2]_i_1/O
                         net (fo=1, routed)           0.312    24.456    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[3]
    SLICE_X16Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.675     4.243    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X16Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.772ns  (logic 5.196ns (66.855%)  route 2.576ns (33.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.673ns (routing 0.964ns, distribution 0.709ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          2.188    23.954    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X17Y99         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096    24.050 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.389    24.439    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X17Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.673     4.241    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X17Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.725ns  (logic 5.186ns (67.136%)  route 2.539ns (32.864%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        4.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.662ns (routing 0.964ns, distribution 0.698ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          2.301    24.068    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X18Y98         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    24.119 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4/O
                         net (fo=2, routed)           0.189    24.308    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4_n_0
    SLICE_X18Y99         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    24.343 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.048    24.391    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X18Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.662     4.230    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.725ns  (logic 5.189ns (67.175%)  route 2.536ns (32.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.660ns (routing 0.964ns, distribution 0.696ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          2.297    24.063    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]_1
    SLICE_X18Y99         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089    24.152 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1/O
                         net (fo=2, routed)           0.239    24.391    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count
    SLICE_X18Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.660     4.228    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.725ns  (logic 5.189ns (67.175%)  route 2.536ns (32.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.660ns (routing 0.964ns, distribution 0.696ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          2.297    24.063    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]_1
    SLICE_X18Y99         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089    24.152 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1/O
                         net (fo=2, routed)           0.239    24.391    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count
    SLICE_X18Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.660     4.228    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.705ns  (logic 5.190ns (67.363%)  route 2.515ns (32.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.660ns (routing 0.964ns, distribution 0.696ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          2.188    23.954    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X17Y99         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090    24.044 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.327    24.371    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X18Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.660     4.228    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.465ns (34.200%)  route 0.895ns (65.800%))
  Logic Levels:           0  
  Clock Path Skew:        9.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.203ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.180ns (routing 0.652ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          0.895    18.026    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X15Y97         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.180     9.203    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y97         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/PRE
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.465ns (34.200%)  route 0.895ns (65.800%))
  Logic Levels:           0  
  Clock Path Skew:        9.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.203ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.180ns (routing 0.652ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          0.895    18.026    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X15Y97         FDPE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.180     9.203    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y97         FDPE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/PRE
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.465ns (34.200%)  route 0.895ns (65.800%))
  Logic Levels:           0  
  Clock Path Skew:        9.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.203ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.180ns (routing 0.652ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          0.895    18.026    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X15Y97         FDPE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.180     9.203    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y97         FDPE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/PRE
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.465ns (34.200%)  route 0.895ns (65.800%))
  Logic Levels:           0  
  Clock Path Skew:        9.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.203ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.180ns (routing 0.652ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          0.895    18.026    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X15Y97         FDPE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.180     9.203    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y97         FDPE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.465ns (34.200%)  route 0.895ns (65.800%))
  Logic Levels:           0  
  Clock Path Skew:        9.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.203ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.180ns (routing 0.652ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          0.895    18.026    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X15Y97         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.180     9.203    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y97         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.465ns (34.200%)  route 0.895ns (65.800%))
  Logic Levels:           0  
  Clock Path Skew:        9.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.203ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.180ns (routing 0.652ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          0.895    18.026    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X15Y97         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.180     9.203    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y97         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.465ns (34.175%)  route 0.896ns (65.825%))
  Logic Levels:           0  
  Clock Path Skew:        9.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.205ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.182ns (routing 0.652ns, distribution 0.530ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          0.896    18.027    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X15Y97         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.182     9.205    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y97         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.465ns (34.175%)  route 0.896ns (65.825%))
  Logic Levels:           0  
  Clock Path Skew:        9.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.205ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.182ns (routing 0.652ns, distribution 0.530ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          0.896    18.027    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X15Y97         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.182     9.205    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y97         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.368ns  (logic 0.465ns (33.983%)  route 0.903ns (66.017%))
  Logic Levels:           0  
  Clock Path Skew:        9.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.203ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.180ns (routing 0.652ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          0.903    18.035    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X15Y98         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.180     9.203    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y98         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.368ns  (logic 0.465ns (33.983%)  route 0.903ns (66.017%))
  Logic Levels:           0  
  Clock Path Skew:        9.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.203ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.180ns (routing 0.652ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          0.903    18.035    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X15Y98         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.180     9.203    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y98         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.640ns  (logic 0.850ns (32.194%)  route 1.790ns (67.806%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns
    Source Clock Delay      (SCD):    9.162ns = ( 42.495 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.394ns (routing 0.553ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.964ns, distribution 0.698ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.394    42.495    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    42.571 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.272    42.843    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136    42.979 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    43.249    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    43.398 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.260    43.658    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X19Y95         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.110    43.768 f  Signal_Souce_Control_BD_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.309    44.077    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En
    SLICE_X21Y95         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053    44.130 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.278    44.408    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X19Y95         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124    44.532 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.232    44.764    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X17Y99         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112    44.876 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.119    44.994    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X18Y99         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    45.084 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.051    45.135    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X18Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.662     4.230    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.636ns  (logic 0.849ns (32.205%)  route 1.787ns (67.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns
    Source Clock Delay      (SCD):    9.162ns = ( 42.495 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.394ns (routing 0.553ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.964ns, distribution 0.698ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.394    42.495    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    42.571 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.272    42.843    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136    42.979 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    43.249    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    43.398 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.260    43.658    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X19Y95         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.110    43.768 f  Signal_Souce_Control_BD_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.309    44.077    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En
    SLICE_X21Y95         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053    44.130 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.278    44.408    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X19Y95         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124    44.532 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.232    44.764    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X17Y99         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112    44.876 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.119    44.994    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X18Y99         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    45.083 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.048    45.131    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X18Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.662     4.230    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.537ns  (logic 0.793ns (31.257%)  route 1.744ns (68.743%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.243ns
    Source Clock Delay      (SCD):    9.162ns = ( 42.495 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.394ns (routing 0.553ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.964ns, distribution 0.711ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.394    42.495    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    42.571 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.272    42.843    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136    42.979 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    43.249    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    43.398 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.260    43.658    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X19Y95         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.110    43.768 r  Signal_Souce_Control_BD_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.309    44.077    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En
    SLICE_X21Y95         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053    44.130 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.278    44.408    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X19Y95         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124    44.532 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.283    44.815    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X16Y99         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145    44.960 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.072    45.032    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X16Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.675     4.243    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X16Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.786ns  (logic 0.609ns (34.094%)  route 1.177ns (65.906%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns
    Source Clock Delay      (SCD):    9.162ns = ( 42.495 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.394ns (routing 0.553ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.964ns, distribution 0.685ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.394    42.495    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    42.571 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.272    42.843    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136    42.979 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    43.249    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    43.398 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.164    43.562    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X19Y95         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090    43.652 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.441    44.093    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En
    SLICE_X21Y94         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.158    44.251 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1/O
                         net (fo=1, routed)           0.030    44.281    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK0
    SLICE_X21Y94         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.649     4.217    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y94         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.742ns  (logic 0.398ns (22.844%)  route 1.344ns (77.156%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns
    Source Clock Delay      (SCD):    9.162ns = ( 42.495 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.394ns (routing 0.553ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.964ns, distribution 0.719ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.394    42.495    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    42.571 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.181    42.752    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y98         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133    42.885 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.207    43.092    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X19Y98         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138    43.230 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.156    43.386    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X19Y98         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    43.437 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.800    44.237    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc__0
    SLICE_X20Y84         SRLC16E                                      r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.683     4.251    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X20Y84         SRLC16E                                      r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.674ns  (logic 0.398ns (23.781%)  route 1.276ns (76.219%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns
    Source Clock Delay      (SCD):    9.162ns = ( 42.495 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.394ns (routing 0.553ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.964ns, distribution 0.726ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.394    42.495    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    42.571 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.181    42.752    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y98         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133    42.885 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.207    43.092    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X19Y98         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138    43.230 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.156    43.386    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X19Y98         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    43.437 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.731    44.169    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/which_pc__0
    SLICE_X16Y83         SRLC16E                                      r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.690     4.258    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X16Y83         SRLC16E                                      r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.653ns  (logic 0.398ns (24.082%)  route 1.255ns (75.918%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    9.162ns = ( 42.495 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.394ns (routing 0.553ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.964ns, distribution 0.721ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.394    42.495    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    42.571 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.181    42.752    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y98         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133    42.885 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.207    43.092    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X19Y98         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138    43.230 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.156    43.386    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X19Y98         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    43.437 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.710    44.148    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0
    SLICE_X20Y83         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.685     4.253    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X20Y83         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.653ns  (logic 0.398ns (24.082%)  route 1.255ns (75.918%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    9.162ns = ( 42.495 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.394ns (routing 0.553ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.964ns, distribution 0.721ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.394    42.495    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    42.571 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.181    42.752    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y98         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133    42.885 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.207    43.092    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X19Y98         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138    43.230 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.156    43.386    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X19Y98         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    43.437 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.710    44.148    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/which_pc__0
    SLICE_X20Y83         SRLC16E                                      r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.685     4.253    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X20Y83         SRLC16E                                      r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.594ns  (logic 0.398ns (24.975%)  route 1.196ns (75.025%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns
    Source Clock Delay      (SCD):    9.162ns = ( 42.495 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.394ns (routing 0.553ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.682ns (routing 0.964ns, distribution 0.718ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.394    42.495    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    42.571 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.181    42.752    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y98         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133    42.885 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.207    43.092    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X19Y98         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138    43.230 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.156    43.386    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X19Y98         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    43.437 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.651    44.089    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc__0
    SLICE_X20Y85         SRLC16E                                      r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.682     4.250    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X20Y85         SRLC16E                                      r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.554ns  (logic 0.451ns (29.017%)  route 1.103ns (70.983%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns
    Source Clock Delay      (SCD):    9.162ns = ( 42.495 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.394ns (routing 0.553ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.964ns, distribution 0.685ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.394    42.495    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    42.571 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.272    42.843    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136    42.979 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    43.249    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    43.398 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.164    43.562    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X19Y95         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090    43.652 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.397    44.049    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En
    SLICE_X21Y95         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.649     4.217    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y95         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.101ns (57.057%)  route 0.076ns (42.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.203ns
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.767ns (routing 0.306ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.652ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371     1.836    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.767     2.620    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y100        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.661 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.059     2.720    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X18Y100        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.060     2.780 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.017     2.797    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X18Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.180     9.203    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.141ns  (logic 0.075ns (53.242%)  route 0.066ns (46.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.197ns
    Source Clock Delay      (SCD):    2.626ns = ( 35.959 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.773ns (routing 0.306ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.652ns, distribution 0.522ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.773    35.959    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y99         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    35.998 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.058    36.055    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X20Y100        LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.036    36.091 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.008    36.099    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X20Y100        FDPE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.174     9.197    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X20Y100        FDPE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/R
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.795%)  route 0.109ns (74.206%))
  Logic Levels:           0  
  Clock Path Skew:        6.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.199ns = ( 25.866 - 16.667 ) 
    Source Clock Delay      (SCD):    2.627ns = ( 35.960 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.774ns (routing 0.306ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.652ns, distribution 0.524ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.774    35.960    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    35.998 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.109    36.107    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/D
    SLICE_X19Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062    24.628    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061    24.690 f  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.176    25.866    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X19Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.314ns  (logic 0.040ns (1.729%)  route 2.274ns (98.271%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        8.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.197ns
    Source Clock Delay      (SCD):    0.465ns = ( 33.798 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.174ns (routing 0.652ns, distribution 0.522ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.800    35.986    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X20Y100        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023    36.009 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.103    36.112    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X20Y100        FDPE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.174     9.197    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X20Y100        FDPE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.068ns (32.943%)  route 0.138ns (67.057%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        6.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.212ns
    Source Clock Delay      (SCD):    2.626ns = ( 35.959 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.773ns (routing 0.306ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.652ns, distribution 0.537ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.773    35.959    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y98         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y98         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039    35.998 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          0.066    36.063    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[5]
    SLICE_X17Y98         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015    36.078 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_3/O
                         net (fo=2, routed)           0.047    36.125    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun1__0
    SLICE_X16Y99         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.014    36.139 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.026    36.165    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X16Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.189     9.212    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X16Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.061ns (25.364%)  route 0.180ns (74.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.211ns
    Source Clock Delay      (SCD):    2.626ns = ( 35.959 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.773ns (routing 0.306ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.188ns (routing 0.652ns, distribution 0.536ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.773    35.959    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y98         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y98         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039    35.998 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          0.066    36.064    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[5]
    SLICE_X19Y99         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022    36.086 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.113    36.199    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X17Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.188     9.211    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X17Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.111ns (45.563%)  route 0.133ns (54.437%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        6.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.187ns
    Source Clock Delay      (SCD):    2.626ns = ( 35.959 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.773ns (routing 0.306ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.652ns, distribution 0.512ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.773    35.959    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y98         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y98         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039    35.998 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          0.039    36.037    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[5]
    SLICE_X19Y98         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.050    36.087 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=8, routed)           0.077    36.163    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X19Y95         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022    36.185 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_i_1/O
                         net (fo=1, routed)           0.017    36.202    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_i_1_n_0
    SLICE_X19Y95         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.164     9.187    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y95         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.664%)  route 0.152ns (60.335%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        6.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.203ns
    Source Clock Delay      (SCD):    2.626ns = ( 35.959 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.773ns (routing 0.306ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.652ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.773    35.959    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y98         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y98         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039    35.998 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          0.066    36.064    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[5]
    SLICE_X19Y99         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022    36.086 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.080    36.166    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1
    SLICE_X17Y100        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.039    36.205 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample[14]_i_1/O
                         net (fo=1, routed)           0.006    36.211    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_28
    SLICE_X17Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.180     9.203    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X17Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[14]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.072ns (28.302%)  route 0.182ns (71.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.203ns
    Source Clock Delay      (SCD):    2.626ns = ( 35.959 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.773ns (routing 0.306ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.652ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.773    35.959    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y99         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037    35.996 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.056    36.051    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X20Y100        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.035    36.086 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.127    36.213    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X19Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.180     9.203    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X19Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.072ns (28.302%)  route 0.182ns (71.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.203ns
    Source Clock Delay      (SCD):    2.626ns = ( 35.959 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.773ns (routing 0.306ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.652ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.773    35.959    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y99         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037    35.996 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.056    36.051    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X20Y100        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.035    36.086 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.127    36.213    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X19Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.180     9.203    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X19Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  To Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.339ns  (logic 0.606ns (45.254%)  route 0.733ns (54.746%))
  Logic Levels:           4  (CARRY8=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.828ns (routing 0.898ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.964ns, distribution 0.680ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.828     2.989    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X21Y79         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y79         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.066 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[22]/Q
                         net (fo=1, routed)           0.418     3.484    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[7]
    SLICE_X23Y87         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     3.607 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.007     3.614    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_16
    SLICE_X23Y87         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.767 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.793    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X23Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     3.885 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=48, routed)          0.264     4.149    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X21Y91         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     4.310 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IFetch_INST_0/O
                         net (fo=1, routed)           0.018     4.328    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IFetch
    SLICE_X21Y91         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.644     4.212    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y91         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.656ns  (logic 0.078ns (11.890%)  route 0.578ns (88.110%))
  Logic Levels:           0  
  Clock Path Skew:        1.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.795ns (routing 0.898ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.964ns, distribution 0.691ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.795     2.956    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X16Y84         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y84         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.034 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/Q
                         net (fo=1, routed)           0.578     3.612    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[22]
    SLICE_X17Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.655     4.223    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.596ns  (logic 0.078ns (13.087%)  route 0.518ns (86.913%))
  Logic Levels:           0  
  Clock Path Skew:        1.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.794ns (routing 0.898ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.964ns, distribution 0.691ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.794     2.955    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X16Y85         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y85         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.033 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/Q
                         net (fo=1, routed)           0.518     3.551    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[18]
    SLICE_X17Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.655     4.223    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.579ns  (logic 0.079ns (13.635%)  route 0.500ns (86.365%))
  Logic Levels:           0  
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.798ns (routing 0.898ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.657ns (routing 0.964ns, distribution 0.693ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.798     2.959    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y93         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.038 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/Q
                         net (fo=41, routed)          0.500     3.539    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X20Y94         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.657     4.225    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X20Y94         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.562ns  (logic 0.079ns (14.050%)  route 0.483ns (85.950%))
  Logic Levels:           0  
  Clock Path Skew:        1.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.793ns (routing 0.898ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.964ns, distribution 0.695ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.793     2.954    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X26Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.033 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/Q
                         net (fo=2, routed)           0.483     3.517    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Sleep_Decode
    SLICE_X20Y96         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.659     4.227    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X20Y96         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.523ns  (logic 0.078ns (14.914%)  route 0.445ns (85.086%))
  Logic Levels:           0  
  Clock Path Skew:        1.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.820ns (routing 0.898ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.964ns, distribution 0.692ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.820     2.981    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X16Y82         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y82         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.059 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/Q
                         net (fo=1, routed)           0.445     3.504    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[26]
    SLICE_X17Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.656     4.224    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.546ns  (logic 0.077ns (14.103%)  route 0.469ns (85.897%))
  Logic Levels:           0  
  Clock Path Skew:        1.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.792ns (routing 0.898ns, distribution 0.894ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.964ns, distribution 0.689ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.792     2.953    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X16Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y86         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.030 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/Q
                         net (fo=1, routed)           0.469     3.499    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[9]
    SLICE_X17Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.653     4.221    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.540ns  (logic 0.078ns (14.444%)  route 0.462ns (85.556%))
  Logic Levels:           0  
  Clock Path Skew:        1.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.792ns (routing 0.898ns, distribution 0.894ns)
  Clock Net Delay (Destination): 1.660ns (routing 0.964ns, distribution 0.696ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.792     2.953    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X16Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y86         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.031 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/Q
                         net (fo=1, routed)           0.462     3.493    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[14]
    SLICE_X16Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.660     4.228    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.523ns  (logic 0.078ns (14.914%)  route 0.445ns (85.086%))
  Logic Levels:           0  
  Clock Path Skew:        1.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.795ns (routing 0.898ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.964ns, distribution 0.691ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.795     2.956    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X16Y84         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y84         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.034 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[19]/Q
                         net (fo=1, routed)           0.445     3.479    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[19]
    SLICE_X17Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.655     4.223    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.520ns  (logic 0.078ns (15.000%)  route 0.442ns (85.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.794ns (routing 0.898ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.964ns, distribution 0.691ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.794     2.955    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X16Y85         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y85         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.033 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[23]/Q
                         net (fo=1, routed)           0.442     3.475    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[23]
    SLICE_X17Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.655     4.223    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        7.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.195ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.983ns (routing 0.497ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.652ns, distribution 0.520ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.983     1.925    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X17Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y90         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.964 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/Q
                         net (fo=1, routed)           0.065     2.029    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[12]
    SLICE_X17Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.172     9.195    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        7.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.195ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.987ns (routing 0.497ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.652ns, distribution 0.520ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.987     1.930    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X21Y94         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y94         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.968 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1_reg/Q
                         net (fo=1, routed)           0.078     2.046    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1
    SLICE_X20Y94         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.172     9.195    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X20Y94         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[20]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        7.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.197ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.986ns (routing 0.497ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.652ns, distribution 0.522ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.986     1.928    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X17Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.967 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[28]/Q
                         net (fo=1, routed)           0.079     2.046    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[28]
    SLICE_X17Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.174     9.197    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.038ns (30.894%)  route 0.085ns (69.106%))
  Logic Levels:           0  
  Clock Path Skew:        7.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.200ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.989ns (routing 0.497ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.652ns, distribution 0.525ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.989     1.931    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X16Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y89         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.969 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.085     2.054    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[3]
    SLICE_X16Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.177     9.200    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        7.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.195ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.983ns (routing 0.497ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.652ns, distribution 0.520ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.983     1.925    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X17Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y90         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.964 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/Q
                         net (fo=1, routed)           0.092     2.056    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[10]
    SLICE_X17Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.172     9.195    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.039ns (31.967%)  route 0.083ns (68.033%))
  Logic Levels:           0  
  Clock Path Skew:        7.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.197ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.993ns (routing 0.497ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.652ns, distribution 0.522ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.993     1.935    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X18Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y89         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.974 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/Q
                         net (fo=1, routed)           0.083     2.057    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[29]
    SLICE_X17Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.174     9.197    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.039ns (30.447%)  route 0.089ns (69.553%))
  Logic Levels:           0  
  Clock Path Skew:        7.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.193ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.988ns (routing 0.497ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.652ns, distribution 0.518ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.988     1.930    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X20Y91         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y91         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.969 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/Q
                         net (fo=2, routed)           0.089     2.058    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[32]
    SLICE_X20Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.170     9.193    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X20Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        7.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.193ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.986ns (routing 0.497ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.652ns, distribution 0.518ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.986     1.928    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X17Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y89         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.967 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/Q
                         net (fo=1, routed)           0.092     2.059    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[7]
    SLICE_X17Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.170     9.193    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        7.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.195ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.986ns (routing 0.497ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.652ns, distribution 0.520ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.986     1.928    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X17Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y89         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.967 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[11]/Q
                         net (fo=1, routed)           0.094     2.061    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[11]
    SLICE_X17Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.172     9.195    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.038ns (29.921%)  route 0.089ns (70.079%))
  Logic Levels:           0  
  Clock Path Skew:        7.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.196ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.997ns (routing 0.497ns, distribution 0.500ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.652ns, distribution 0.521ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.997     1.939    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X21Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y93         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.977 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr_reg/Q
                         net (fo=1, routed)           0.089     2.066    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr
    SLICE_X20Y94         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.173     9.196    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X20Y94         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[19]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.434ns  (logic 0.861ns (19.417%)  route 3.573ns (80.583%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -10.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    10.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.892ns (routing 1.063ns, distribution 0.829ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.892    10.868    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y100        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    10.947 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.270    11.217    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098    11.315 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    11.585    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    11.734 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.260    11.993    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X19Y95         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.110    12.103 f  Signal_Souce_Control_BD_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.309    12.412    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En
    SLICE_X21Y95         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053    12.465 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.278    12.743    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X19Y95         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124    12.867 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.287    13.155    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X20Y99         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158    13.313 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_E2.BSCANE2_I_i_6/O
                         net (fo=1, routed)           0.216    13.529    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_2
    SLICE_X20Y99         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090    13.619 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_i_1/O
                         net (fo=1, routed)           1.683    15.302    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.126ns (10.787%)  route 1.042ns (89.214%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -3.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    3.105ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.031ns (routing 0.583ns, distribution 0.448ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.031     3.105    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X21Y98         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y98         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     3.143 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/Q
                         net (fo=3, routed)           0.085     3.228    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/shift_Count_reg[0]
    SLICE_X20Y98         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     3.242 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_E2.BSCANE2_I_i_9/O
                         net (fo=1, routed)           0.022     3.264    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_E2.BSCANE2_I_i_9_n_0
    SLICE_X20Y98         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.014     3.278 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_E2.BSCANE2_I_i_5/O
                         net (fo=1, routed)           0.079     3.357    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_1
    SLICE_X20Y99         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.060     3.417 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_i_1/O
                         net (fo=1, routed)           0.856     4.273    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.472ns  (logic 0.896ns (20.038%)  route 3.576ns (79.962%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -9.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    9.162ns = ( 42.495 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.394ns (routing 0.553ns, distribution 0.841ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.394    42.495    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    42.571 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.272    42.843    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136    42.979 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    43.249    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    43.398 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.260    43.658    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X19Y95         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.110    43.768 f  Signal_Souce_Control_BD_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.309    44.077    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En
    SLICE_X21Y95         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053    44.130 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.278    44.408    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X19Y95         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124    44.532 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.287    44.820    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X20Y99         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158    44.978 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_E2.BSCANE2_I_i_6/O
                         net (fo=1, routed)           0.216    45.194    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_2
    SLICE_X20Y99         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090    45.284 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_i_1/O
                         net (fo=1, routed)           1.683    46.967    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.088ns (8.982%)  route 0.892ns (91.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    2.626ns = ( 35.959 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.773ns (routing 0.306ns, distribution 0.467ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.773    35.959    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y99         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    35.997 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.036    36.032    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Q[0]
    SLICE_X20Y99         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050    36.082 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_i_1/O
                         net (fo=1, routed)           0.856    36.938    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.972ns  (logic 0.430ns (21.805%)  route 1.542ns (78.195%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -7.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns
    Source Clock Delay      (SCD):    10.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.892ns (routing 1.063ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.502ns, distribution 0.715ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.892    10.868    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y100        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    10.947 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.270    11.217    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098    11.315 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    11.585    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    11.734 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.162    11.895    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X19Y95         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.104    11.999 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.840    12.840    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.217     3.498    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.970ns  (logic 0.430ns (21.828%)  route 1.540ns (78.172%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -7.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns
    Source Clock Delay      (SCD):    10.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.892ns (routing 1.063ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.502ns, distribution 0.715ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.892    10.868    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y100        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    10.947 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.270    11.217    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098    11.315 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    11.585    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    11.734 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.162    11.895    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X19Y95         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.104    11.999 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.838    12.838    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.217     3.498    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.970ns  (logic 0.430ns (21.828%)  route 1.540ns (78.172%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -7.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns
    Source Clock Delay      (SCD):    10.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.892ns (routing 1.063ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.502ns, distribution 0.715ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.892    10.868    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y100        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    10.947 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.270    11.217    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098    11.315 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    11.585    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    11.734 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.162    11.895    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X19Y95         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.104    11.999 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.838    12.838    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.217     3.498    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.851ns  (logic 0.430ns (23.226%)  route 1.421ns (76.774%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -7.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    10.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.892ns (routing 1.063ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.502ns, distribution 0.707ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.892    10.868    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y100        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    10.947 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.270    11.217    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098    11.315 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    11.585    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    11.734 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.162    11.895    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X19Y95         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.104    11.999 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.720    12.719    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X25Y90         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.209     3.490    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y90         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.605ns  (logic 0.430ns (26.787%)  route 1.175ns (73.213%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -7.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns
    Source Clock Delay      (SCD):    10.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.892ns (routing 1.063ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.502ns, distribution 0.708ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.892    10.868    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y100        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    10.947 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.270    11.217    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098    11.315 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    11.585    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    11.734 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.162    11.895    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X19Y95         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.104    11.999 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.473    12.473    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y92         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.210     3.491    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y92         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.596ns  (logic 0.430ns (26.948%)  route 1.166ns (73.052%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -7.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    10.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.892ns (routing 1.063ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.502ns, distribution 0.711ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.892    10.868    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y100        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    10.947 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.270    11.217    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098    11.315 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    11.585    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    11.734 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.162    11.895    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X19Y95         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.104    11.999 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.464    12.463    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y94         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.213     3.494    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y94         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.508ns  (logic 0.430ns (28.519%)  route 1.078ns (71.481%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -7.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    10.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.892ns (routing 1.063ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.502ns, distribution 0.707ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.892    10.868    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y100        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    10.947 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.270    11.217    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098    11.315 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    11.585    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    11.734 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.162    11.895    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X19Y95         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.104    11.999 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.376    12.375    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X23Y92         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.209     3.490    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X23Y92         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.490ns  (logic 0.430ns (28.866%)  route 1.060ns (71.134%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -7.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns
    Source Clock Delay      (SCD):    10.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.892ns (routing 1.063ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.502ns, distribution 0.708ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.892    10.868    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y100        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    10.947 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.270    11.217    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098    11.315 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    11.585    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    11.734 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.162    11.895    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X19Y95         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.104    11.999 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.358    12.357    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.210     3.491    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.488ns  (logic 0.430ns (28.905%)  route 1.058ns (71.095%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -7.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns
    Source Clock Delay      (SCD):    10.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.892ns (routing 1.063ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.502ns, distribution 0.708ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.892    10.868    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y100        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    10.947 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.270    11.217    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098    11.315 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    11.585    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    11.734 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.162    11.895    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X19Y95         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.104    11.999 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.356    12.355    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.210     3.491    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.337ns  (logic 0.416ns (31.113%)  route 0.921ns (68.888%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -7.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns
    Source Clock Delay      (SCD):    10.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.892ns (routing 1.063ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.502ns, distribution 0.710ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.892    10.868    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y100        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    10.947 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.270    11.217    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X19Y98         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098    11.315 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.270    11.585    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X19Y98         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    11.734 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.162    11.895    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X19Y95         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090    11.985 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.219    12.205    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X20Y95         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.212     3.493    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X20Y95         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.039ns (36.217%)  route 0.069ns (63.783%))
  Logic Levels:           0  
  Clock Path Skew:        4.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.815ns
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.034ns (routing 0.583ns, distribution 0.451ns)
  Clock Net Delay (Destination): 0.872ns (routing 0.341ns, distribution 0.531ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.034     3.108    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X20Y94         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y94         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.147 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/Q
                         net (fo=3, routed)           0.069     3.215    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[31]
    SLICE_X20Y95         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.872     7.815    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X20Y95         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.306%)  route 0.075ns (65.694%))
  Logic Levels:           0  
  Clock Path Skew:        4.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.824ns
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.030ns (routing 0.583ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.881ns (routing 0.341ns, distribution 0.540ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.030     3.104    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X21Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y99         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.143 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.075     3.218    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X20Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.881     7.824    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.577%)  route 0.076ns (65.423%))
  Logic Levels:           0  
  Clock Path Skew:        4.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.824ns
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.030ns (routing 0.583ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.881ns (routing 0.341ns, distribution 0.540ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.030     3.104    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X21Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y99         FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     3.144 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.076     3.220    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X20Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.881     7.824    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.039ns (36.981%)  route 0.066ns (63.019%))
  Logic Levels:           0  
  Clock Path Skew:        4.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.822ns
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.041ns (routing 0.583ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.879ns (routing 0.341ns, distribution 0.538ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.041     3.115    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X19Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y100        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.154 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.066     3.221    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in_1
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.879     7.822    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.111ns  (logic 0.039ns (35.236%)  route 0.072ns (64.764%))
  Logic Levels:           0  
  Clock Path Skew:        4.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.822ns
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.041ns (routing 0.583ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.879ns (routing 0.341ns, distribution 0.538ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.041     3.115    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X19Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y100        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     3.154 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.072     3.226    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.879     7.822    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
                            (rising edge-triggered cell FDPE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.039ns (31.707%)  route 0.084ns (68.293%))
  Logic Levels:           0  
  Clock Path Skew:        4.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.823ns = ( 41.156 - 33.333 ) 
    Source Clock Delay      (SCD):    3.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.035ns (routing 0.583ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.880ns (routing 0.341ns, distribution 0.539ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.035     3.109    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X20Y100        FDPE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     3.148 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/Q
                         net (fo=1, routed)           0.084     3.232    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sel_n
    SLICE_X20Y100        FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824    40.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.276 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.880    41.156    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y100        FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.137ns  (logic 0.040ns (29.265%)  route 0.097ns (70.735%))
  Logic Levels:           0  
  Clock Path Skew:        4.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.817ns
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.024ns (routing 0.583ns, distribution 0.441ns)
  Clock Net Delay (Destination): 0.874ns (routing 0.341ns, distribution 0.533ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.024     3.098    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y91         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     3.138 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.097     3.235    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[28]
    SLICE_X26Y94         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.874     7.817    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y94         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.040ns (33.194%)  route 0.081ns (66.806%))
  Logic Levels:           0  
  Clock Path Skew:        4.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.822ns
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.041ns (routing 0.583ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.879ns (routing 0.341ns, distribution 0.538ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.041     3.115    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X19Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y100        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.155 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.081     3.236    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.879     7.822    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.139ns  (logic 0.040ns (28.843%)  route 0.099ns (71.157%))
  Logic Levels:           0  
  Clock Path Skew:        4.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.817ns
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.024ns (routing 0.583ns, distribution 0.441ns)
  Clock Net Delay (Destination): 0.874ns (routing 0.341ns, distribution 0.533ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.024     3.098    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y91         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     3.138 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/Q
                         net (fo=3, routed)           0.099     3.237    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[27]
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.874     7.817    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.040ns (31.791%)  route 0.086ns (68.209%))
  Logic Levels:           0  
  Clock Path Skew:        4.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.822ns
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.041ns (routing 0.583ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.879ns (routing 0.341ns, distribution 0.538ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.041     3.115    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X19Y100        FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y100        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.155 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.086     3.241    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.879     7.822    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  To Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.439ns  (logic 5.190ns (69.765%)  route 2.249ns (30.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.216ns (routing 0.502ns, distribution 0.714ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.877    23.644    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X20Y99         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090    23.734 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.372    24.106    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X19Y98         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.216     3.497    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y98         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.439ns  (logic 5.190ns (69.765%)  route 2.249ns (30.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.216ns (routing 0.502ns, distribution 0.714ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.877    23.644    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X20Y99         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090    23.734 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.372    24.106    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X19Y98         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.216     3.497    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y98         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.438ns  (logic 5.190ns (69.775%)  route 2.248ns (30.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.216ns (routing 0.502ns, distribution 0.714ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.877    23.644    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X20Y99         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090    23.734 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.371    24.105    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X19Y98         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.216     3.497    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y98         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.438ns  (logic 5.190ns (69.775%)  route 2.248ns (30.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.216ns (routing 0.502ns, distribution 0.714ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.877    23.644    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X20Y99         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090    23.734 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.371    24.105    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X19Y98         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.216     3.497    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y98         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.411ns  (logic 5.249ns (70.829%)  route 2.162ns (29.171%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 36.831 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.217ns (routing 0.502ns, distribution 0.715ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.838    23.604    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X20Y100        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    23.753 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.324    24.077    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    35.590    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.614 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.217    36.831    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.411ns  (logic 5.249ns (70.829%)  route 2.162ns (29.171%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 36.831 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.217ns (routing 0.502ns, distribution 0.715ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.838    23.604    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X20Y100        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    23.753 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.324    24.077    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    35.590    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.614 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.217    36.831    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.410ns  (logic 5.249ns (70.839%)  route 2.161ns (29.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 36.831 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.217ns (routing 0.502ns, distribution 0.715ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.838    23.604    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X20Y100        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    23.753 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.323    24.076    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    35.590    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.614 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.217    36.831    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.410ns  (logic 5.249ns (70.839%)  route 2.161ns (29.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 36.831 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.217ns (routing 0.502ns, distribution 0.715ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.838    23.604    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X20Y100        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    23.753 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.323    24.076    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    35.590    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.614 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.217    36.831    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.360ns  (logic 5.249ns (71.320%)  route 2.111ns (28.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 36.832 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.218ns (routing 0.502ns, distribution 0.716ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.838    23.604    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X20Y100        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    23.753 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.273    24.026    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X19Y98         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    35.590    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.614 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.218    36.832    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y98         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.360ns  (logic 5.249ns (71.320%)  route 2.111ns (28.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 36.832 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.218ns (routing 0.502ns, distribution 0.716ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.838    23.604    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X20Y100        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    23.753 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.273    24.026    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X19Y98         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    35.590    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.614 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.218    36.832    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y98         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.465ns (33.709%)  route 0.914ns (66.291%))
  Logic Levels:           0  
  Clock Path Skew:        7.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.822ns = ( 41.155 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.879ns (routing 0.341ns, distribution 0.538ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.914    18.046    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X20Y99         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824    40.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.276 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.879    41.155    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.465ns (33.709%)  route 0.914ns (66.291%))
  Logic Levels:           0  
  Clock Path Skew:        7.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.822ns = ( 41.155 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.879ns (routing 0.341ns, distribution 0.538ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.914    18.046    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X20Y99         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824    40.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.276 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.879    41.155    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.465ns (33.709%)  route 0.914ns (66.291%))
  Logic Levels:           0  
  Clock Path Skew:        7.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.822ns = ( 41.155 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.879ns (routing 0.341ns, distribution 0.538ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.914    18.046    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X20Y99         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824    40.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.276 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.879    41.155    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.465ns (33.709%)  route 0.914ns (66.291%))
  Logic Levels:           0  
  Clock Path Skew:        7.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.822ns = ( 41.155 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.879ns (routing 0.341ns, distribution 0.538ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.914    18.046    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X20Y99         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824    40.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.276 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.879    41.155    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.465ns (33.685%)  route 0.915ns (66.315%))
  Logic Levels:           0  
  Clock Path Skew:        7.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.824ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.881ns (routing 0.341ns, distribution 0.540ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.915    18.047    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X20Y99         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.881     7.824    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.465ns (33.685%)  route 0.915ns (66.315%))
  Logic Levels:           0  
  Clock Path Skew:        7.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.824ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.881ns (routing 0.341ns, distribution 0.540ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.915    18.047    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X20Y99         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.881     7.824    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.465ns (33.685%)  route 0.915ns (66.315%))
  Logic Levels:           0  
  Clock Path Skew:        7.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.824ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.881ns (routing 0.341ns, distribution 0.540ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.915    18.047    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X20Y99         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.881     7.824    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.465ns (33.685%)  route 0.915ns (66.315%))
  Logic Levels:           0  
  Clock Path Skew:        7.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.824ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.881ns (routing 0.341ns, distribution 0.540ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.915    18.047    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X20Y99         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.881     7.824    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X20Y99         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.535ns  (logic 0.500ns (32.568%)  route 1.035ns (67.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        7.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.822ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.879ns (routing 0.341ns, distribution 0.538ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.920    18.051    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X20Y99         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.035    18.086 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.115    18.202    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.879     7.822    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.535ns  (logic 0.500ns (32.568%)  route 1.035ns (67.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        7.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.822ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.879ns (routing 0.341ns, distribution 0.538ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.920    18.051    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X20Y99         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.035    18.086 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.115    18.202    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.879     7.822    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  To Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.520ns  (logic 0.079ns (15.193%)  route 0.441ns (84.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.795ns (routing 0.898ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.502ns, distribution 0.707ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.795     2.956    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X22Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.035 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.441     3.476    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X23Y92         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.209     3.490    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X23Y92         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.431ns  (logic 0.079ns (18.329%)  route 0.352ns (81.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.793ns (routing 0.898ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.502ns, distribution 0.710ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.793     2.954    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X19Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y93         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.033 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.352     3.385    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X20Y95         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.212     3.493    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X20Y95         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.431ns  (logic 0.079ns (18.329%)  route 0.352ns (81.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.793ns (routing 0.898ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.502ns, distribution 0.710ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.793     2.954    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X19Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y93         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.033 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.352     3.385    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X20Y95         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.212     3.493    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X20Y95         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.399ns  (logic 0.079ns (19.782%)  route 0.320ns (80.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.798ns (routing 0.898ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.502ns, distribution 0.708ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.798     2.959    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y93         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.038 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.320     3.359    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X26Y92         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.210     3.491    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y92         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.398ns  (logic 0.079ns (19.832%)  route 0.319ns (80.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.788ns (routing 0.898ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.502ns, distribution 0.711ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.788     2.949    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X27Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.028 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.319     3.348    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X26Y94         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.213     3.494    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y94         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.388ns  (logic 0.079ns (20.357%)  route 0.309ns (79.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.795ns (routing 0.898ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.502ns, distribution 0.707ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.795     2.956    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X22Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.035 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.309     3.344    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X25Y90         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.209     3.490    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y90         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.183ns  (logic 0.039ns (21.269%)  route 0.144ns (78.731%))
  Logic Levels:           0  
  Clock Path Skew:        5.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.813ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.991ns (routing 0.497ns, distribution 0.494ns)
  Clock Net Delay (Destination): 0.870ns (routing 0.341ns, distribution 0.529ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.991     1.934    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X22Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.973 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.144     2.117    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X25Y90         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.870     7.813    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y90         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.039ns (21.088%)  route 0.146ns (78.912%))
  Logic Levels:           0  
  Clock Path Skew:        5.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.817ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.990ns (routing 0.497ns, distribution 0.493ns)
  Clock Net Delay (Destination): 0.874ns (routing 0.341ns, distribution 0.533ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.990     1.932    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X27Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.971 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.146     2.117    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X26Y94         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.874     7.817    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y94         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.039ns (21.053%)  route 0.146ns (78.947%))
  Logic Levels:           0  
  Clock Path Skew:        5.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.816ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.991ns (routing 0.497ns, distribution 0.494ns)
  Clock Net Delay (Destination): 0.873ns (routing 0.341ns, distribution 0.532ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.991     1.934    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y93         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.973 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.146     2.119    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X26Y92         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.873     7.816    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y92         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.039ns (19.212%)  route 0.164ns (80.788%))
  Logic Levels:           0  
  Clock Path Skew:        5.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.815ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.989ns (routing 0.497ns, distribution 0.492ns)
  Clock Net Delay (Destination): 0.872ns (routing 0.341ns, distribution 0.531ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.989     1.932    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X19Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y93         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.971 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.164     2.135    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X20Y95         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.872     7.815    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X20Y95         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.039ns (19.212%)  route 0.164ns (80.788%))
  Logic Levels:           0  
  Clock Path Skew:        5.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.815ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.989ns (routing 0.497ns, distribution 0.492ns)
  Clock Net Delay (Destination): 0.872ns (routing 0.341ns, distribution 0.531ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.989     1.932    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X19Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y93         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.971 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.164     2.135    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X20Y95         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.872     7.815    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X20Y95         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.039ns (16.003%)  route 0.205ns (83.997%))
  Logic Levels:           0  
  Clock Path Skew:        5.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.816ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.991ns (routing 0.497ns, distribution 0.494ns)
  Clock Net Delay (Destination): 0.873ns (routing 0.341ns, distribution 0.532ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.991     1.934    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X22Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.973 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.205     2.177    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X23Y92         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.873     7.816    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X23Y92         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.554ns  (logic 1.382ns (38.883%)  route 2.172ns (61.117%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.578ns (routing 0.815ns, distribution 0.763ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    B9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.281     1.281 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.281    reset_IBUF_inst/OUT
    B9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.281 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.845     3.126    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X15Y99         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.227 r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.327     3.554    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X14Y96         FDRE                                         r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.578     3.283    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X14Y96         FDRE                                         r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dip_switches_4bits_tri_i[2]
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.544ns  (logic 1.260ns (49.535%)  route 1.284ns (50.465%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.609ns (routing 0.815ns, distribution 0.794ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H9                                                0.000     0.000 r  dip_switches_4bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_4bits_tri_i_IBUF[2]_inst/I
    H9                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.260     1.260 r  dip_switches_4bits_tri_i_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    dip_switches_4bits_tri_i_IBUF[2]_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.260 r  dip_switches_4bits_tri_i_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.284     2.544    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X24Y70         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.609     3.313    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X24Y70         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dip_switches_4bits_tri_i[3]
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.517ns  (logic 1.259ns (50.016%)  route 1.258ns (49.984%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.608ns (routing 0.815ns, distribution 0.793ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J9                                                0.000     0.000 r  dip_switches_4bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_4bits_tri_i_IBUF[3]_inst/I
    J9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.259     1.259 r  dip_switches_4bits_tri_i_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.259    dip_switches_4bits_tri_i_IBUF[3]_inst/OUT
    J9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.259 r  dip_switches_4bits_tri_i_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.258     2.517    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X23Y71         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.608     3.312    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X23Y71         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dip_switches_4bits_tri_i[0]
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.508ns  (logic 1.247ns (49.716%)  route 1.261ns (50.284%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.609ns (routing 0.815ns, distribution 0.794ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  dip_switches_4bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_4bits_tri_i_IBUF[0]_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  dip_switches_4bits_tri_i_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    dip_switches_4bits_tri_i_IBUF[0]_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  dip_switches_4bits_tri_i_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.261     2.508    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X28Y72         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.609     3.313    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X28Y72         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dip_switches_4bits_tri_i[1]
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.474ns  (logic 1.245ns (50.318%)  route 1.229ns (49.682%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.609ns (routing 0.815ns, distribution 0.794ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  dip_switches_4bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_4bits_tri_i_IBUF[1]_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.245     1.245 r  dip_switches_4bits_tri_i_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.245    dip_switches_4bits_tri_i_IBUF[1]_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.245 r  dip_switches_4bits_tri_i_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.229     2.474    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X27Y73         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.609     3.313    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X27Y73         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rs232_uart_rxd
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.240ns  (logic 1.222ns (54.544%)  route 1.018ns (45.456%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.610ns (routing 0.815ns, distribution 0.795ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 r  rs232_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    rs232_uart_rxd_IBUF_inst/I
    W12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.222     1.222 r  rs232_uart_rxd_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    rs232_uart_rxd_IBUF_inst/OUT
    W12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.222 r  rs232_uart_rxd_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.018     2.240    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X22Y60         FDRE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.610     3.314    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X22Y60         FDRE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rs232_uart_rxd
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.799ns (62.909%)  route 0.471ns (37.091%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.143ns (routing 0.556ns, distribution 0.587ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 r  rs232_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    rs232_uart_rxd_IBUF_inst/I
    W12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.799     0.799 r  rs232_uart_rxd_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.799    rs232_uart_rxd_IBUF_inst/OUT
    W12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.799 r  rs232_uart_rxd_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.471     1.270    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X22Y60         FDRE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.143     1.738    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X22Y60         FDRE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dip_switches_4bits_tri_i[0]
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.420ns  (logic 0.824ns (58.023%)  route 0.596ns (41.976%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.142ns (routing 0.556ns, distribution 0.586ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  dip_switches_4bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_4bits_tri_i_IBUF[0]_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.824     0.824 r  dip_switches_4bits_tri_i_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.824    dip_switches_4bits_tri_i_IBUF[0]_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.824 r  dip_switches_4bits_tri_i_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.596     1.420    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X28Y72         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.142     1.738    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X28Y72         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dip_switches_4bits_tri_i[1]
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.822ns (57.477%)  route 0.608ns (42.523%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.143ns (routing 0.556ns, distribution 0.587ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  dip_switches_4bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_4bits_tri_i_IBUF[1]_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.822     0.822 r  dip_switches_4bits_tri_i_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.822    dip_switches_4bits_tri_i_IBUF[1]_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.822 r  dip_switches_4bits_tri_i_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.608     1.430    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X27Y73         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.143     1.738    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X27Y73         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dip_switches_4bits_tri_i[2]
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.446ns  (logic 0.837ns (57.892%)  route 0.609ns (42.108%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.142ns (routing 0.556ns, distribution 0.586ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H9                                                0.000     0.000 r  dip_switches_4bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_4bits_tri_i_IBUF[2]_inst/I
    H9                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.837     0.837 r  dip_switches_4bits_tri_i_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.837    dip_switches_4bits_tri_i_IBUF[2]_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.837 r  dip_switches_4bits_tri_i_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.609     1.446    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X24Y70         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.142     1.737    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X24Y70         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dip_switches_4bits_tri_i[3]
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.460ns  (logic 0.836ns (57.253%)  route 0.624ns (42.747%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.142ns (routing 0.556ns, distribution 0.586ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J9                                                0.000     0.000 r  dip_switches_4bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_4bits_tri_i_IBUF[3]_inst/I
    J9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.836     0.836 r  dip_switches_4bits_tri_i_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.836    dip_switches_4bits_tri_i_IBUF[3]_inst/OUT
    J9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.836 r  dip_switches_4bits_tri_i_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.624     1.460    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X23Y71         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.142     1.737    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X23Y71         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.976ns  (logic 0.899ns (45.461%)  route 1.078ns (54.539%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.122ns (routing 0.556ns, distribution 0.566ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    B9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.858     0.858 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.858    reset_IBUF_inst/OUT
    B9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.858 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.942     1.799    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X15Y99         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.840 r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.136     1.976    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X14Y96         FDRE                                         r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.122     1.718    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X14Y96         FDRE                                         r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.508ns  (logic 0.780ns (51.716%)  route 0.728ns (48.284%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -7.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    10.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.903ns (routing 1.063ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.815ns, distribution 0.775ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.903    10.879    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X20Y83         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y83         SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392    11.271 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.398    11.669    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X21Y86         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    11.861 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    11.887    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X21Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.059    11.946 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=2, routed)           0.113    12.059    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X22Y87         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050    12.109 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.041    12.150    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_2
    SLICE_X22Y87         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036    12.186 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.099    12.285    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X22Y89         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    12.336 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.051    12.387    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X22Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.590     3.294    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X22Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.503ns  (logic 0.779ns (51.822%)  route 0.724ns (48.178%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -7.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    10.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.903ns (routing 1.063ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.815ns, distribution 0.775ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.903    10.879    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X20Y83         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y83         SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392    11.271 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.398    11.669    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X21Y86         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    11.861 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    11.887    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X21Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.059    11.946 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=2, routed)           0.113    12.059    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X22Y87         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050    12.109 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.041    12.150    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_2
    SLICE_X22Y87         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036    12.186 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.098    12.284    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X22Y89         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050    12.334 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.048    12.382    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1
    SLICE_X22Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.590     3.294    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X22Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.267ns  (logic 0.383ns (30.237%)  route 0.884ns (69.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -7.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.300ns
    Source Clock Delay      (SCD):    10.872ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.896ns (routing 1.063ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.815ns, distribution 0.781ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.896    10.872    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y76         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081    10.953 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/Q
                         net (fo=2, routed)           0.229    11.182    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X20Y76         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135    11.317 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.609    11.925    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[6]
    SLICE_X25Y87         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101    12.026 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__192/O
                         net (fo=1, routed)           0.014    12.040    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7/I025_out
    SLICE_X25Y87         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066    12.106 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.032    12.138    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/of_instr_ii_6
    SLICE_X25Y87         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.596     3.300    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Clk
    SLICE_X25Y87         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.156ns  (logic 0.355ns (30.701%)  route 0.801ns (69.299%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -7.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    10.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.850ns (routing 1.063ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.594ns (routing 0.815ns, distribution 0.779ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.850    10.826    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y91         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    10.905 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/Q
                         net (fo=2, routed)           0.349    11.254    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X26Y78         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089    11.343 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.411    11.754    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[15]
    SLICE_X26Y79         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    11.877 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__76/O
                         net (fo=1, routed)           0.010    11.887    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7/I163_out
    SLICE_X26Y79         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064    11.951 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.031    11.982    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/of_instr_ii_16
    SLICE_X26Y79         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.594     3.298    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X26Y79         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.091ns  (logic 0.643ns (58.937%)  route 0.448ns (41.063%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -7.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns
    Source Clock Delay      (SCD):    10.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.903ns (routing 1.063ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.595ns (routing 0.815ns, distribution 0.780ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.903    10.879    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X20Y83         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y83         SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392    11.271 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.398    11.669    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X21Y86         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    11.861 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    11.887    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X21Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.059    11.946 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=2, routed)           0.024    11.970    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X21Y87         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.595     3.299    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X21Y87         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][14]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.064ns  (logic 0.216ns (20.296%)  route 0.848ns (79.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -7.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    10.872ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.896ns (routing 1.063ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.815ns, distribution 0.808ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.896    10.872    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y76         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081    10.953 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/Q
                         net (fo=2, routed)           0.229    11.182    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X20Y76         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135    11.317 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.619    11.936    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[6]
    SLICE_X25Y77         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][14]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.623     3.328    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X25Y77         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][14]_srl3/CLK

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[28].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.092ns  (logic 0.288ns (26.369%)  route 0.804ns (73.631%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -7.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns
    Source Clock Delay      (SCD):    10.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.854ns (routing 1.063ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.815ns, distribution 0.788ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.854    10.830    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y91         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y91         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    10.909 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/Q
                         net (fo=2, routed)           0.604    11.513    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X24Y77         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    11.603 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.152    11.755    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[13]
    SLICE_X25Y78         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052    11.807 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__128/O
                         net (fo=1, routed)           0.017    11.824    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7/I057_out
    SLICE_X25Y78         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.067    11.891 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.031    11.922    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[28].Gen_Instr_DFF/of_instr_ii_14
    SLICE_X25Y78         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[28].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.603     3.308    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[28].Gen_Instr_DFF/Clk
    SLICE_X25Y78         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[28].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.041ns  (logic 0.337ns (32.359%)  route 0.704ns (67.641%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -7.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns
    Source Clock Delay      (SCD):    10.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.885ns (routing 1.063ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.601ns (routing 0.815ns, distribution 0.786ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.885    10.861    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y76         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y76         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    10.942 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/Q
                         net (fo=2, routed)           0.437    11.379    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X26Y76         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136    11.515 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.210    11.726    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[22]
    SLICE_X25Y76         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051    11.777 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__137/O
                         net (fo=1, routed)           0.025    11.802    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7/I0133_out
    SLICE_X25Y76         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069    11.871 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.032    11.903    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/of_instr_ii_33
    SLICE_X25Y76         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.601     3.305    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Clk
    SLICE_X25Y76         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.023ns  (logic 0.426ns (41.627%)  route 0.597ns (58.373%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -7.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    10.872ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.896ns (routing 1.063ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.815ns, distribution 0.777ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.896    10.872    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y76         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y76         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    10.951 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/Q
                         net (fo=2, routed)           0.147    11.098    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X24Y77         LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.133    11.231 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.409    11.640    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[8]
    SLICE_X26Y86         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150    11.790 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__190/O
                         net (fo=1, routed)           0.010    11.800    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7/I033_out
    SLICE_X26Y86         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064    11.864 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.031    11.895    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/of_instr_ii_8
    SLICE_X26Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.592     3.297    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Clk
    SLICE_X26Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][30]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.027ns  (logic 0.166ns (16.161%)  route 0.861ns (83.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -7.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    10.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.869ns (routing 1.063ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.815ns, distribution 0.806ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.869    10.845    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X20Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y90         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    10.923 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/Q
                         net (fo=2, routed)           0.317    11.240    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X20Y76         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088    11.328 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.544    11.872    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[12]
    SLICE_X25Y79         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][30]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.621     3.326    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X25Y79         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][30]_srl3/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    3.102ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.028ns (routing 0.583ns, distribution 0.445ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.556ns, distribution 0.565ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.028     3.102    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y95         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y95         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.141 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.067     3.208    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_rst
    SLICE_X19Y95         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.121     1.716    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X19Y95         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        -1.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    3.103ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.029ns (routing 0.583ns, distribution 0.446ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.556ns, distribution 0.567ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.029     3.103    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y91         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.142 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.080     3.222    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X27Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.123     1.719    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X27Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.038ns (29.457%)  route 0.091ns (70.543%))
  Logic Levels:           0  
  Clock Path Skew:        -1.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    3.102ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.028ns (routing 0.583ns, distribution 0.445ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.556ns, distribution 0.574ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.028     3.102    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y95         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y95         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.140 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.091     3.231    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X23Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.130     1.726    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.107ns (48.047%)  route 0.116ns (51.953%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    3.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.035ns (routing 0.583ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.556ns, distribution 0.583ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.035     3.109    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y77         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.148 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/Q
                         net (fo=2, routed)           0.051     3.199    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X23Y77         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     3.235 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.051     3.286    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[18]
    SLICE_X23Y78         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     3.308 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__133/O
                         net (fo=1, routed)           0.007     3.315    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7/I077_out
    SLICE_X23Y78         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     3.325 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.007     3.332    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/of_instr_ii_19
    SLICE_X23Y78         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.139     1.734    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Clk
    SLICE_X23Y78         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][8]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.088ns (38.172%)  route 0.143ns (61.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.041ns (routing 0.583ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.556ns, distribution 0.602ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.041     3.115    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y76         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y76         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     3.155 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/Q
                         net (fo=2, routed)           0.051     3.206    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X26Y76         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.048     3.254 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.092     3.345    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[24]
    SLICE_X25Y77         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][8]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.158     1.753    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X25Y77         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][8]_srl3/CLK

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][17]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.075ns (31.885%)  route 0.160ns (68.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.038ns (routing 0.583ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.556ns, distribution 0.601ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.038     3.112    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y76         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y76         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.151 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/Q
                         net (fo=2, routed)           0.071     3.222    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X26Y78         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     3.258 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.089     3.347    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[3]
    SLICE_X25Y79         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][17]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.157     1.752    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X25Y79         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][17]_srl3/CLK

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.119ns (46.824%)  route 0.135ns (53.176%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -1.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    3.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.035ns (routing 0.583ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.556ns, distribution 0.582ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.035     3.109    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y80         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y80         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.148 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           0.050     3.198    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X26Y80         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.048     3.246 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.070     3.316    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[7]
    SLICE_X26Y81         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     3.338 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__13/O
                         net (fo=1, routed)           0.008     3.346    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7/I1115_out
    SLICE_X26Y81         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.010     3.356 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.007     3.363    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/of_instr_ii_29
    SLICE_X26Y81         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.138     1.733    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Clk
    SLICE_X26Y81         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.108ns (42.905%)  route 0.144ns (57.095%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.038ns (routing 0.583ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.556ns, distribution 0.584ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.038     3.112    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y76         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y76         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.151 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/Q
                         net (fo=2, routed)           0.071     3.222    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X26Y78         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     3.258 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.052     3.309    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[3]
    SLICE_X25Y78         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.022     3.331 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.014     3.345    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7/I199_out
    SLICE_X25Y78         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.011     3.356 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.007     3.363    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/of_instr_ii_25
    SLICE_X25Y78         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.140     1.736    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Clk
    SLICE_X25Y78         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][10]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.086ns (33.858%)  route 0.168ns (66.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.038ns (routing 0.583ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.556ns, distribution 0.602ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.038     3.112    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y76         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.151 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/Q
                         net (fo=2, routed)           0.076     3.227    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X26Y78         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.047     3.274 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.092     3.366    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[22]
    SLICE_X25Y77         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][10]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.158     1.753    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X25Y77         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][10]_srl3/CLK

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.120ns (47.424%)  route 0.133ns (52.576%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -1.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.041ns (routing 0.583ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.556ns, distribution 0.581ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.041     3.115    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y76         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y76         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     3.155 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/Q
                         net (fo=2, routed)           0.051     3.206    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X26Y76         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.048     3.254 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.063     3.317    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[23]
    SLICE_X25Y76         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.022     3.339 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__138/O
                         net (fo=1, routed)           0.012     3.351    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7/I0137_out
    SLICE_X25Y76         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.010     3.361 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.007     3.368    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/of_instr_ii_34
    SLICE_X25Y76         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.137     1.733    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Clk
    SLICE_X25Y76         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.722ns  (logic 0.171ns (23.684%)  route 0.551ns (76.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.283ns
    Source Clock Delay      (SCD):    9.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.391ns (routing 0.553ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.815ns, distribution 0.763ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640     7.740    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.768 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.391     9.159    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     9.240 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=1, routed)           0.224     9.464    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X15Y99         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     9.554 r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.327     9.881    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X14Y96         FDRE                                         r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.578     3.283    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X14Y96         FDRE                                         r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.015ns  (logic 0.425ns (41.865%)  route 0.590ns (58.135%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -5.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    9.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.382ns (routing 0.553ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.815ns, distribution 0.775ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640     7.740    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.768 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.382     9.150    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     9.226 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.260     9.486    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X21Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153     9.639 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     9.665    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X21Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.059     9.724 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=2, routed)           0.113     9.837    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X22Y87         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     9.887 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.041     9.928    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_2
    SLICE_X22Y87         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     9.964 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.099    10.063    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X22Y89         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    10.114 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.051    10.165    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X22Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.590     3.294    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X22Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.010ns  (logic 0.424ns (41.974%)  route 0.586ns (58.026%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -5.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    9.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.382ns (routing 0.553ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.815ns, distribution 0.775ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640     7.740    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.768 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.382     9.150    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     9.226 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.260     9.486    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X21Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153     9.639 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     9.665    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X21Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.059     9.724 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=2, routed)           0.113     9.837    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X22Y87         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     9.887 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.041     9.928    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_2
    SLICE_X22Y87         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     9.964 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.098    10.062    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X22Y89         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050    10.112 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.048    10.160    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1
    SLICE_X22Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.590     3.294    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X22Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.727ns  (logic 0.250ns (34.403%)  route 0.477ns (65.597%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -5.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    9.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.382ns (routing 0.553ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.815ns, distribution 0.769ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640     7.740    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.768 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.382     9.150    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     9.226 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.374     9.600    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X23Y93         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     9.650 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.054     9.704    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X23Y93         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     9.828 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1/O
                         net (fo=1, routed)           0.049     9.877    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0
    SLICE_X23Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.584     3.289    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.705ns  (logic 0.247ns (35.046%)  route 0.458ns (64.954%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -5.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    9.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.382ns (routing 0.553ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.815ns, distribution 0.769ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640     7.740    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.768 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.382     9.150    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     9.226 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.312     9.538    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X23Y93         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     9.587 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_2/O
                         net (fo=1, routed)           0.097     9.684    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_nohalt124_out__0
    SLICE_X23Y93         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     9.806 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1/O
                         net (fo=1, routed)           0.049     9.855    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0
    SLICE_X23Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.584     3.289    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.697ns  (logic 0.176ns (25.263%)  route 0.521ns (74.737%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -5.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    9.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.382ns (routing 0.553ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.815ns, distribution 0.769ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640     7.740    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.768 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.382     9.150    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     9.226 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.374     9.600    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X23Y93         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     9.650 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.097     9.747    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X23Y93         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     9.797 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.050     9.847    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X23Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.584     3.289    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.598ns  (logic 0.288ns (48.167%)  route 0.310ns (51.834%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -5.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns
    Source Clock Delay      (SCD):    9.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.382ns (routing 0.553ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.595ns (routing 0.815ns, distribution 0.780ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640     7.740    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.768 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.382     9.150    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     9.226 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.260     9.486    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X21Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153     9.639 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     9.665    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X21Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.059     9.724 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=2, routed)           0.024     9.748    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X21Y87         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.595     3.299    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X21Y87         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.503ns  (logic 0.079ns (15.706%)  route 0.424ns (84.294%))
  Logic Levels:           0  
  Clock Path Skew:        -5.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns
    Source Clock Delay      (SCD):    9.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.382ns (routing 0.553ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.594ns (routing 0.815ns, distribution 0.779ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640     7.740    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.768 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.382     9.150    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.229 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.424     9.653    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.594     3.299    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.477ns  (logic 0.203ns (42.558%)  route 0.274ns (57.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    9.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.391ns (routing 0.553ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.815ns, distribution 0.765ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640     7.740    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.768 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.391     9.159    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     9.239 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=1, routed)           0.208     9.447    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X16Y95         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     9.570 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.066     9.636    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X16Y95         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.580     3.284    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X16Y95         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.408ns  (logic 0.076ns (18.627%)  route 0.332ns (81.373%))
  Logic Levels:           0  
  Clock Path Skew:        -5.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.285ns
    Source Clock Delay      (SCD):    9.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.376ns (routing 0.553ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.815ns, distribution 0.765ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640     7.740    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.768 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.376     9.144    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X20Y95         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y95         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     9.220 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.332     9.552    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X18Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.580     3.285    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X18Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.075ns (24.272%)  route 0.234ns (75.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.773ns (routing 0.306ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.556ns, distribution 0.566ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371     1.836    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.773     2.626    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y99         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.666 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=1, routed)           0.098     2.764    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X15Y99         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     2.799 r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.136     2.935    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X14Y96         FDRE                                         r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.122     1.718    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X14Y96         FDRE                                         r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.039ns (30.952%)  route 0.087ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.767ns (routing 0.306ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.556ns, distribution 0.568ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371     1.836    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.767     2.620    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X20Y95         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y95         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.659 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.087     2.746    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X18Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.124     1.720    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X18Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.132ns  (logic 0.059ns (44.697%)  route 0.073ns (55.303%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.767ns (routing 0.306ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.556ns, distribution 0.570ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371     1.836    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.767     2.620    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.659 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.067     2.726    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X24Y93         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.020     2.746 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_2/O
                         net (fo=1, routed)           0.006     2.752    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_2_n_0
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.126     1.722    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.140ns  (logic 0.060ns (42.857%)  route 0.080ns (57.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.767ns (routing 0.306ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.556ns, distribution 0.570ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371     1.836    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.767     2.620    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y93         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.660 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.074     2.734    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X24Y93         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.020     2.754 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.006     2.760    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.126     1.722    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.273%)  route 0.104ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.767ns (routing 0.306ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.556ns, distribution 0.568ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371     1.836    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.767     2.620    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X23Y92         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y92         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.659 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.104     2.763    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X22Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.124     1.720    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X22Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.087ns (61.405%)  route 0.055ns (38.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    2.623ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.770ns (routing 0.306ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.556ns, distribution 0.579ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371     1.836    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.770     2.623    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.660 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=2, routed)           0.034     2.694    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X25Y86         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.050     2.744 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=1, routed)           0.021     2.765    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.135     1.731    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.039ns (23.353%)  route 0.128ns (76.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.769ns (routing 0.306ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.556ns, distribution 0.572ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371     1.836    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.769     2.622    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y94         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.661 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.128     2.789    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/D[0]
    SLICE_X27Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.128     1.724    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X27Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.768ns (routing 0.306ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.556ns, distribution 0.567ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371     1.836    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.768     2.621    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y92         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.660 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.130     2.790    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X27Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.123     1.719    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X27Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.038ns (20.541%)  route 0.147ns (79.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.767ns (routing 0.306ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.556ns, distribution 0.568ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371     1.836    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.767     2.620    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X20Y95         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y95         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.658 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.147     2.805    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X18Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.124     1.720    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X18Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.038ns (20.000%)  route 0.152ns (80.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.765ns (routing 0.306ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.556ns, distribution 0.573ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371     1.836    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.765     2.618    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y90         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y90         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.656 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.152     2.808    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X26Y91         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.129     1.725    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X26Y91         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  To Clock:  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Single_Synchronize.use_sync_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.398ns  (logic 0.081ns (20.350%)  route 0.317ns (79.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.837ns (routing 0.898ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.815ns, distribution 0.785ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.837     2.998    Signal_Souce_Control_BD_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X24Y63         FDRE                                         r  Signal_Souce_Control_BD_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y63         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.079 r  Signal_Souce_Control_BD_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/Q
                         net (fo=2, routed)           0.317     3.396    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Interrupt
    SLICE_X24Y73         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Single_Synchronize.use_sync_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.600     3.304    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Clk
    SLICE_X24Y73         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Single_Synchronize.use_sync_reset.sync_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.373ns  (logic 0.307ns (82.306%)  route 0.066ns (17.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.789ns (routing 0.898ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.815ns, distribution 0.743ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.789     2.950    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X21Y56         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.307     3.257 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMC_D1/O
                         net (fo=1, routed)           0.066     3.323    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X21Y56         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.558     3.262    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X21Y56         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.373ns  (logic 0.301ns (80.697%)  route 0.072ns (19.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.789ns (routing 0.898ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.815ns, distribution 0.743ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.789     2.950    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X21Y56         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.301     3.251 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMD_D1/O
                         net (fo=1, routed)           0.072     3.323    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X21Y56         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.558     3.262    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X21Y56         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.373ns  (logic 0.307ns (82.306%)  route 0.066ns (17.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.784ns (routing 0.898ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.815ns, distribution 0.742ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.784     2.945    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X16Y57         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.307     3.252 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMC_D1/O
                         net (fo=1, routed)           0.066     3.318    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X16Y57         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.557     3.262    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X16Y57         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.373ns  (logic 0.301ns (80.697%)  route 0.072ns (19.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.784ns (routing 0.898ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.815ns, distribution 0.742ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.784     2.945    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X16Y57         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.301     3.246 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMD_D1/O
                         net (fo=1, routed)           0.072     3.318    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X16Y57         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.557     3.262    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X16Y57         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.366ns  (logic 0.307ns (83.880%)  route 0.059ns (16.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.789ns (routing 0.898ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.815ns, distribution 0.743ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.789     2.950    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X21Y56         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.307     3.257 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMB_D1/O
                         net (fo=1, routed)           0.059     3.316    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X21Y56         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.558     3.262    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X21Y56         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.397ns  (logic 0.079ns (19.901%)  route 0.318ns (80.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    2.918ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.898ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.815ns, distribution 0.748ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.757     2.918    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X22Y55         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.997 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=27, routed)          0.318     3.315    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X23Y53         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.563     3.267    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X23Y53         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.366ns  (logic 0.307ns (83.880%)  route 0.059ns (16.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.784ns (routing 0.898ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.815ns, distribution 0.742ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.784     2.945    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X16Y57         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.307     3.252 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMB_D1/O
                         net (fo=1, routed)           0.059     3.311    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X16Y57         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.557     3.262    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X16Y57         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.358ns  (logic 0.305ns (85.196%)  route 0.053ns (14.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.789ns (routing 0.898ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.815ns, distribution 0.743ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.789     2.950    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X21Y56         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305     3.255 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMA_D1/O
                         net (fo=1, routed)           0.053     3.308    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[1]
    SLICE_X21Y56         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.558     3.262    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X21Y56         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.358ns  (logic 0.305ns (85.196%)  route 0.053ns (14.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.784ns (routing 0.898ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.815ns, distribution 0.742ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.784     2.945    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X16Y57         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305     3.250 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMA_D1/O
                         net (fo=1, routed)           0.053     3.303    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[1]
    SLICE_X16Y57         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.557     3.262    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X16Y57         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.979ns (routing 0.497ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.556ns, distribution 0.556ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.979     1.921    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X22Y53         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.960 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.033     1.993    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X22Y53         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.112     1.707    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X22Y53         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.682%)  route 0.062ns (61.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.003ns (routing 0.497ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.556ns, distribution 0.585ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.003     1.946    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X16Y60         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y60         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.985 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.062     2.046    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X16Y60         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.141     1.737    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X16Y60         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.989ns (routing 0.497ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.556ns, distribution 0.554ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.989     1.932    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X16Y57         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.041 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMA/O
                         net (fo=1, routed)           0.007     2.048    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X16Y57         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.110     1.706    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X16Y57         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.110ns (93.220%)  route 0.008ns (6.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.989ns (routing 0.497ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.556ns, distribution 0.554ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.989     1.932    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X16Y57         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.110     2.042 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMB/O
                         net (fo=1, routed)           0.008     2.050    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X16Y57         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.110     1.706    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X16Y57         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.992ns (routing 0.497ns, distribution 0.495ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.556ns, distribution 0.552ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.992     1.935    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X21Y56         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.044 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMA/O
                         net (fo=1, routed)           0.007     2.051    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X21Y56         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.108     1.704    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X21Y56         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.112ns (93.333%)  route 0.008ns (6.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.989ns (routing 0.497ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.556ns, distribution 0.554ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.989     1.932    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X16Y57         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.112     2.044 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMC/O
                         net (fo=1, routed)           0.008     2.052    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[4]
    SLICE_X16Y57         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.110     1.706    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X16Y57         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.110ns (93.220%)  route 0.008ns (6.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.992ns (routing 0.497ns, distribution 0.495ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.556ns, distribution 0.552ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.992     1.935    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X21Y56         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.110     2.045 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMB/O
                         net (fo=1, routed)           0.008     2.053    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X21Y56         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.108     1.704    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X21Y56         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.113ns (92.623%)  route 0.009ns (7.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.989ns (routing 0.497ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.556ns, distribution 0.554ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.989     1.932    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X16Y57         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.113     2.045 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMD/O
                         net (fo=1, routed)           0.009     2.054    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X16Y57         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.110     1.706    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X16Y57         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.112ns (93.333%)  route 0.008ns (6.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.992ns (routing 0.497ns, distribution 0.495ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.556ns, distribution 0.552ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.992     1.935    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X21Y56         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.112     2.047 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMC/O
                         net (fo=1, routed)           0.008     2.055    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[4]
    SLICE_X21Y56         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.108     1.704    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X21Y56         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.113ns (92.623%)  route 0.009ns (7.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.992ns (routing 0.497ns, distribution 0.495ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.556ns, distribution 0.552ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.992     1.935    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X21Y56         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.113     2.048 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMD/O
                         net (fo=1, routed)           0.009     2.057    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X21Y56         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.108     1.704    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X21Y56         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.890ns  (logic 3.129ns (63.985%)  route 1.761ns (36.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.830ns (routing 0.898ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.830     2.991    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y70         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.071 r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.761     4.832    lopt_1
    D9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.049     7.881 r  led_8bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.881    led_8bits_tri_o[1]
    D9                                                                r  led_8bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.845ns  (logic 3.111ns (64.214%)  route 1.734ns (35.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.837ns (routing 0.898ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.837     2.998    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y70         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y70         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.075 r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.734     4.809    lopt_3
    E11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.034     7.844 r  led_8bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.844    led_8bits_tri_o[3]
    E11                                                               r  led_8bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.812ns  (logic 3.132ns (65.091%)  route 1.680ns (34.909%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.837ns (routing 0.898ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.837     2.998    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y70         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y70         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.078 r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.680     4.758    lopt
    C9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.052     7.811 r  led_8bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.811    led_8bits_tri_o[0]
    C9                                                                r  led_8bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.687ns  (logic 3.110ns (66.357%)  route 1.577ns (33.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.801ns (routing 0.898ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.801     2.962    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y72         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y72         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.038 r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.577     4.615    lopt_7
    G10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.034     7.650 r  led_8bits_tri_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.650    led_8bits_tri_o[7]
    G10                                                               r  led_8bits_tri_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.578ns  (logic 3.117ns (68.083%)  route 1.461ns (31.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.830ns (routing 0.898ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.830     2.991    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y70         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.072 r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.461     4.533    lopt_2
    E10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.036     7.569 r  led_8bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.569    led_8bits_tri_o[2]
    E10                                                               r  led_8bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.525ns  (logic 3.120ns (68.948%)  route 1.405ns (31.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.824ns (routing 0.898ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.824     2.985    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y71         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.064 r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.405     4.469    lopt_5
    F10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.041     7.510 r  led_8bits_tri_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.510    led_8bits_tri_o[5]
    F10                                                               r  led_8bits_tri_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.487ns  (logic 3.113ns (69.379%)  route 1.374ns (30.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.824ns (routing 0.898ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.824     2.985    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y71         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y71         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.064 r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.374     4.438    lopt_6
    G9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.034     7.472 r  led_8bits_tri_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.472    led_8bits_tri_o[6]
    G9                                                                r  led_8bits_tri_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.447ns  (logic 3.121ns (70.182%)  route 1.326ns (29.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.801ns (routing 0.898ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.801     2.962    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y72         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y72         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.041 r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.326     4.367    lopt_4
    F9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.042     7.409 r  led_8bits_tri_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.409    led_8bits_tri_o[4]
    F9                                                                r  led_8bits_tri_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            rs232_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.739ns  (logic 2.857ns (76.410%)  route 0.882ns (23.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.833ns (routing 0.898ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.833     2.994    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X19Y64         FDSE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y64         FDSE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.075 r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           0.882     3.957    rs232_uart_txd_OBUF
    W13                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.776     6.733 r  rs232_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     6.733    rs232_uart_txd
    W13                                                               r  rs232_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            FMC_HPC0_LA07_P_TXEN_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.568ns  (logic 0.988ns (38.483%)  route 1.580ns (61.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.836ns (routing 0.898ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.836     2.997    Signal_Souce_Control_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y63         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y63         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.076 r  Signal_Souce_Control_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.580     4.656    FMC_HPC0_LA07_P_TXEN_0_OBUF[0]
    AD16                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.909     5.566 r  FMC_HPC0_LA07_P_TXEN_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.566    FMC_HPC0_LA07_P_TXEN_0[0]
    AD16                                                              r  FMC_HPC0_LA07_P_TXEN_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            FMC_HPC0_LA03_P_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.695ns  (logic 0.574ns (82.588%)  route 0.121ns (17.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.975ns (routing 0.497ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.975     1.918    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    BITSLICE_RX_TX_X0Y45 FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y45 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.182     2.100 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.121     2.221    FMC_HPC0_LA03_P_SCK_OBUF
    AB17                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.392     2.613 r  FMC_HPC0_LA03_P_SCK_OBUF_inst/O
                         net (fo=0)                   0.000     2.613    FMC_HPC0_LA03_P_SCK
    AB17                                                              r  FMC_HPC0_LA03_P_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            CS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.000ns  (logic 0.409ns (40.894%)  route 0.591ns (59.106%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.980ns (routing 0.497ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.980     1.922    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X19Y52         FDSE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.962 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[1]/Q
                         net (fo=1, routed)           0.591     2.553    CS_OBUF[1]
    AA19                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.369     2.922 r  CS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.922    CS[1]
    AA19                                                              r  CS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            FMC_HPC0_LA03_N_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.015ns  (logic 0.432ns (42.580%)  route 0.583ns (57.420%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.977ns (routing 0.497ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.977     1.919    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X19Y53         FDSE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y53         FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.959 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           0.583     2.542    FMC_HPC0_LA03_N_MOSI_OBUF
    AC17                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.392     2.934 r  FMC_HPC0_LA03_N_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     2.934    FMC_HPC0_LA03_N_MOSI
    AC17                                                              r  FMC_HPC0_LA03_N_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            CS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.050ns  (logic 0.427ns (40.676%)  route 0.623ns (59.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.980ns (routing 0.497ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.980     1.922    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X19Y52         FDSE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.961 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           0.623     2.584    CS_OBUF[0]
    AB20                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.388     2.972 r  CS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.972    CS[0]
    AB20                                                              r  CS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            CS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.062ns  (logic 0.428ns (40.275%)  route 0.634ns (59.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.980ns (routing 0.497ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.980     1.922    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X19Y52         FDSE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.961 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[2]/Q
                         net (fo=1, routed)           0.634     2.595    CS_OBUF[2]
    AC18                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.389     2.984 r  CS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.984    CS[2]
    AC18                                                              r  CS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            FMC_HPC0_LA07_P_TXEN_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.163ns  (logic 0.440ns (37.859%)  route 0.723ns (62.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.010ns (routing 0.497ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.010     1.952    Signal_Souce_Control_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y63         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y63         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.991 r  Signal_Souce_Control_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.723     2.714    FMC_HPC0_LA07_P_TXEN_0_OBUF[0]
    AD16                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.401     3.115 r  FMC_HPC0_LA07_P_TXEN_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.115    FMC_HPC0_LA07_P_TXEN_0[0]
    AD16                                                              r  FMC_HPC0_LA07_P_TXEN_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            rs232_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.472ns (77.761%)  route 0.421ns (22.239%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.007ns (routing 0.497ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.007     1.949    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X19Y64         FDSE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y64         FDSE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.989 r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           0.421     2.410    rs232_uart_txd_OBUF
    W13                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.432     3.842 r  rs232_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.842    rs232_uart_txd
    W13                                                               r  rs232_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.628ns (71.465%)  route 0.650ns (28.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.997ns (routing 0.497ns, distribution 0.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        0.997     1.940    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y72         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y72         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.979 r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.650     2.629    lopt_4
    F9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.589     4.217 r  led_8bits_tri_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.217    led_8bits_tri_o[4]
    F9                                                                r  led_8bits_tri_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.620ns (70.651%)  route 0.673ns (29.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.005ns (routing 0.497ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.005     1.948    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y71         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y71         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.987 r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.673     2.660    lopt_6
    G9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.581     4.241 r  led_8bits_tri_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.241    led_8bits_tri_o[6]
    G9                                                                r  led_8bits_tri_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.622ns (69.471%)  route 0.713ns (30.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.007ns (routing 0.497ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.007     1.949    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y70         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.989 r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.713     2.702    lopt_2
    E10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.582     4.285 r  led_8bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.285    led_8bits_tri_o[2]
    E10                                                               r  led_8bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.279ns  (logic 0.052ns (4.066%)  route 1.227ns (95.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.574ns (routing 0.815ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y2            MMCME4_ADV                   0.000     0.000 f  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/LOCKED
                         net (fo=1, routed)           1.168     1.168    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X15Y96         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     1.220 r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.059     1.279    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X15Y96         FDRE                                         r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.574     3.279    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y96         FDRE                                         r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 FMC_HPC0_LA04_P_MISO
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.838ns  (logic 0.517ns (61.705%)  route 0.321ns (38.295%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.458ns (routing 0.815ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  FMC_HPC0_LA04_P_MISO (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC0_LA04_P_MISO_IBUF_inst/I
    AA20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.517     0.517 r  FMC_HPC0_LA04_P_MISO_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.517    FMC_HPC0_LA04_P_MISO_IBUF_inst/OUT
    AA20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.517 r  FMC_HPC0_LA04_P_MISO_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.321     0.838    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    BITSLICE_RX_TX_X0Y43 FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.458     3.163    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    BITSLICE_RX_TX_X0Y43 FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FMC_HPC0_LA04_P_MISO
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.152ns (48.141%)  route 0.164ns (51.859%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.150ns (routing 0.556ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  FMC_HPC0_LA04_P_MISO (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC0_LA04_P_MISO_IBUF_inst/I
    AA20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.152     0.152 r  FMC_HPC0_LA04_P_MISO_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.152    FMC_HPC0_LA04_P_MISO_IBUF_inst/OUT
    AA20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.152 r  FMC_HPC0_LA04_P_MISO_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.164     0.316    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    BITSLICE_RX_TX_X0Y43 FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.150     1.745    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    BITSLICE_RX_TX_X0Y43 FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.022ns (3.514%)  route 0.604ns (96.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.118ns (routing 0.556ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y2            MMCME4_ADV                   0.000     0.000 f  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/LOCKED
                         net (fo=1, routed)           0.583     0.583    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X15Y96         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     0.605 r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.021     0.626    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X15Y96         FDRE                                         r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2139, routed)        1.118     1.713    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y96         FDRE                                         r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





