
---------- Begin Simulation Statistics ----------
final_tick                               1645506609500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 172969                       # Simulator instruction rate (inst/s)
host_mem_usage                                1024900                       # Number of bytes of host memory used
host_op_rate                                   305614                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11851.87                       # Real time elapsed on the host
host_tick_rate                               32864429                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000005                       # Number of instructions simulated
sim_ops                                    3622091907                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.389505                       # Number of seconds simulated
sim_ticks                                389504886250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   278                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       637081                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1274125                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          526                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     10055369                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    152761489                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     44292006                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     71502139                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     27210133                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     163920922                       # Number of BP lookups
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorCorrect       330792                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorWrong         6225                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorCorrect       412406                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorWrong      1069910                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderCorrect        15819                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderWrong         1993                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::0      7137144                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::2       807267                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::4      1073698                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::6      1478396                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::7      2280706                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::8      2196669                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::9      3321988                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::10      1884320                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::11       615017                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::12       583371                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::13       946703                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::14       794362                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::15      1299064                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::16       807148                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::17       692869                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::18       983468                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::19       728670                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::20       562168                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::22       849035                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::24       325702                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::26       303903                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::28       350019                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderCorrect       658369                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWouldHaveHit       340673                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWrong       287366                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageBimodalProviderCorrect     56396128                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus_1.branchPred.tage.tageBimodalProviderWrong         4212                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::2       967178                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::4       657212                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::6       930510                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::7      2044839                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::8      1220953                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::9      4223360                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::10      3606081                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::11       620639                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::12       606191                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::13      1273741                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::14       852174                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::15      1762085                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::16       990829                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::17      1221778                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::18      1551943                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::19      1319508                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::20      1291271                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::22      1617625                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::24      1218652                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::26       802450                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::28       591440                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::30       651228                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderCorrect     27693180                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWouldHaveHit       168083                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWrong      1382772                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.usedRAS       4164599                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPred.wormholepredictor.whPredictorCorrect        72945                       # Number of time the WH predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.wormholepredictor.whPredictorWrong           34                       # Number of time the WH predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPredindirectMispredicted      7456984                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       578775681                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      411678603                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     10075864                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         93355088                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     96401179                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          296                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    330794116                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000003                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1588221848                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    731526855                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.171105                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.806080                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    325957701     44.56%     44.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    103892391     14.20%     58.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     66914377      9.15%     67.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     60810307      8.31%     76.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     28980892      3.96%     80.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     21926224      3.00%     83.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     15200826      2.08%     85.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     11442958      1.56%     86.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     96401179     13.18%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    731526855                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        736513420                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      2550542                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1038783209                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           242962020                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2815232      0.18%      0.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    809570711     50.97%     51.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       509917      0.03%     51.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      4249994      0.27%     51.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd    109285468      6.88%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt           32      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       324302      0.02%     58.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       249720      0.02%     58.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       250519      0.02%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd    153382139      9.66%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     30122411      1.90%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult    145223204      9.14%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     98880737      6.23%     85.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     43203184      2.72%     88.03% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead    144081283      9.07%     97.10% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     46072995      2.90%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1588221848                       # Class of committed instruction
system.switch_cpus_1.commit.refs            332238199                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000003                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1588221848                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.779010                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.779010                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    386950392                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   2051678588                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      107128731                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       159279992                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     10095274                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles    115183434                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         256530666                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              394414                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          93846226                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              281188                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         163920922                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       134085752                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           619757557                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2376171                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           84                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1352910886                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles        39597                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles       372107                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      20190548                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles               18                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.210422                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    148373196                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     48456605                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.736706                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    778637833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.844748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.528910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      426198046     54.74%     54.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       22369849      2.87%     57.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       28629337      3.68%     61.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       14471178      1.86%     63.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       21890027      2.81%     65.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       19150059      2.46%     68.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       21761338      2.79%     71.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       15236325      1.96%     73.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      208931674     26.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    778637833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads      1232614592                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      688317563                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                371939                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     12876390                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      104023944                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.259607                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          386434136                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         93846226                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      62800563                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    280977654                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        53379                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       224623                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    104922196                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1919094595                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    292587910                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      7876544                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1760256179                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      1276851                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      4485025                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     10095274                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      6955221                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        44273                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     13576725                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses          896                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        33515                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        34739                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     38015629                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     15646016                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        33515                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     11964769                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       911621                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2211238661                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1717452696                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.569040                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1258284095                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.204661                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1720514684                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1885234703                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     828434278                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.283681                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.283681                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      5557043      0.31%      0.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    923106073     52.21%     52.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       511338      0.03%     52.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      4397393      0.25%     52.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd    110947744      6.27%     59.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     59.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt           48      0.00%     59.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     59.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       381978      0.02%     59.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     59.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       249802      0.01%     59.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       250634      0.01%     59.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     59.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     59.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     59.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     59.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd    154315538      8.73%     67.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     30733061      1.74%     69.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult    145704243      8.24%     77.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     77.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     77.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     77.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    119468688      6.76%     84.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     48753633      2.76%     87.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead    177381103     10.03%     97.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     46374408      2.62%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1768132727                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     777846333                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads   1560684808                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    744568487                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    790810405                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt                 0                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate                0                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    984729351                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2814169133                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    972884209                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1459168983                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1918935181                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1768132727                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       159414                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    330872696                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     59950658                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       159118                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    572124210                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    778637833                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.270802                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.821742                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    266678168     34.25%     34.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     45402912      5.83%     40.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     46674339      5.99%     46.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     50148519      6.44%     52.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    369733895     47.48%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    778637833                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.269718                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         134147634                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               61977                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     32824638                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      4746676                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    280977654                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    104922196                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     612055800                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           18                       # number of misc regfile writes
system.switch_cpus_1.numCycles              779009772                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     124274633                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1776116284                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    138669030                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      145219251                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents       635988                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       102201                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   4950041359                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   2000321582                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2253439901                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       234030617                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    104024417                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     10095274                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    265002934                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      477323539                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups   1275284457                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   2227629714                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        15115                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts         6606                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       458947551                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts         6104                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2554032817                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3885638326                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 71139                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         1853                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9270178                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          582                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     18541239                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            582                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              32724                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       633423                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3658                       # Transaction distribution
system.membus.trans_dist::ReadExReq            604320                       # Transaction distribution
system.membus.trans_dist::ReadExResp           604320                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32724                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1911169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1911169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1911169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     81309888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     81309888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                81309888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            637044                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  637044    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              637044                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3926950000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3356407500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1645506609500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1645506609500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1645506609500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1645506609500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1645506609500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1645506609500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1645506609500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           8351068                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2973064                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       579020                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6355750                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             440                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            440                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           919553                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          919553                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        579463                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7771605                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1737503                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26074354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27811857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     74114560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    705971136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              780085696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          638099                       # Total snoops (count)
system.tol2bus.snoopTraffic                  40567424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9908717                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000246                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015674                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9906282     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2435      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9908717                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12189280500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13036957000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         869198492                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1645506609500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       578355                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      8054779                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8633134                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       578355                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      8054779                       # number of overall hits
system.l2.overall_hits::total                 8633134                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          665                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       636379                       # number of demand (read+write) misses
system.l2.demand_misses::total                 637044                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          665                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       636379                       # number of overall misses
system.l2.overall_misses::total                637044                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     62064500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  52015397500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      52077462000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     62064500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  52015397500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     52077462000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       579020                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      8691158                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9270178                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       579020                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      8691158                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9270178                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.001148                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.073221                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068720                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.001148                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.073221                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068720                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 93330.075188                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 81736.508433                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81748.610771                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 93330.075188                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 81736.508433                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81748.610771                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              633423                       # number of writebacks
system.l2.writebacks::total                    633423                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       636379                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            637044                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       636379                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           637044                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     55414500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  45651607500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  45707022000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     55414500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  45651607500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45707022000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.001148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.073221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068720                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.001148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.073221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.068720                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 83330.075188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 71736.508433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71748.610771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 83330.075188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 71736.508433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71748.610771                       # average overall mshr miss latency
system.l2.replacements                         637656                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2339641                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2339641                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2339641                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2339641                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       579020                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           579020                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       579020                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       579020                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data          440                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  440                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus_1.data          440                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              440                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data       315233                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                315233                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       604320                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              604320                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  48982333000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   48982333000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       919553                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            919553                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.657189                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.657189                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81053.635491                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81053.635491                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       604320                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         604320                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  42939133000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  42939133000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.657189                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.657189                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 71053.635491                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71053.635491                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       578355                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             578355                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     62064500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62064500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       579020                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         579020                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.001148                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001148                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 93330.075188                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93330.075188                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          665                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          665                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     55414500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55414500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.001148                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001148                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 83330.075188                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83330.075188                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      7739546                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7739546                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data        32059                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32059                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data   3033064500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3033064500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      7771605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7771605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.004125                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.004125                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 94608.830594                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94608.830594                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data        32059                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32059                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data   2712474500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2712474500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.004125                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.004125                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 84608.830594                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84608.830594                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1645506609500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    19190972                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    670424                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.625127                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     122.153105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        13.041751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1822.308447                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1804.684749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst   108.691346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 28897.120603                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003728                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.055612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.055075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.003317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.881870                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          858                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31850                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 148964000                       # Number of tag accesses
system.l2.tags.data_accesses                148964000                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1645506609500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        42560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     40728256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40770816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        42560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     40539072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        40539072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       636379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              637044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       633423                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             633423                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       109267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    104564172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             104673439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       109267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           109267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      104078468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            104078468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      104078468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       109267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    104564172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            208751908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    633423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    636378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011769236500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        39462                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        39462                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1963874                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             594640                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      637044                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     633423                       # Number of write requests accepted
system.mem_ctrls.readBursts                    637044                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   633423                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             37938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             38273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             38108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             39675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             41711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             41314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             39423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             38314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            38570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            40027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            39397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             37842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             39359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             41354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             39334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            38077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            39861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39366                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7664227000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3185215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19608783250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12030.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30780.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   572405                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  576397                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                637044                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               633423                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  628236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  38603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  39277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  39505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  39513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  39598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  39596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  39759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  39567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  39589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  39642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  39540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  39590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  39588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       121634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    668.463620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   474.230694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   388.643773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        16540     13.60%     13.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12180     10.01%     23.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7631      6.27%     29.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6110      5.02%     34.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7973      6.55%     41.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4916      4.04%     45.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5536      4.55%     50.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6233      5.12%     55.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        54515     44.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       121634                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        39462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.142720                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.108089                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      1.455438                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               4      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             45      0.11%      0.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           541      1.37%      1.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19         38495     97.55%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           241      0.61%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            60      0.15%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            33      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             8      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            11      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             4      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-91             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         39462                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        39462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.050707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.047470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.337826                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38532     97.64%     97.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               44      0.11%     97.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              729      1.85%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              140      0.35%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         39462                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               40770752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                40537152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40770816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40539072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       104.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       104.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    104.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    104.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  389752406500                       # Total gap between requests
system.mem_ctrls.avgGap                     306778.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        42560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     40728192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     40537152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 109266.921937105726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 104564007.892468377948                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 104073539.077457457781                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          665                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       636379                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       633423                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     27892000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  19580891250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9457061172750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     41942.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     30769.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14930088.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            433726440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            230531070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2279287920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1657903320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30746751360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      26894912490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     126921528960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       189164641560                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        485.654091                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 329408216500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13006240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  47090443500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            434740320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            231069960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2269199100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1648408140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30746751360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      27139966890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     126715167360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       189185303130                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        485.707137                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 328872842750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13006240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  47625803500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1645506609500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1399110288                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69473864                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    133409915                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1601994067                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1399110288                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69473864                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    133409915                       # number of overall hits
system.cpu.icache.overall_hits::total      1601994067                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       181011                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        18374                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       675833                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         875218                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       181011                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        18374                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       675833                       # number of overall misses
system.cpu.icache.overall_misses::total        875218                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    238874000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   8275780999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8514654999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    238874000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   8275780999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8514654999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1399291299                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69492238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    134085748                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1602869285                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1399291299                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69492238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    134085748                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1602869285                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000129                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000264                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.005040                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000546                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000129                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000264                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.005040                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000546                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13000.653097                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12245.304682                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9728.610471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13000.653097                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12245.304682                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9728.610471                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          751                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.821429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       777895                       # number of writebacks
system.cpu.icache.writebacks::total            777895                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        96370                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        96370                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        96370                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        96370                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        18374                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       579463                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       597837                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        18374                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       579463                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       597837                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    220500000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   7007325999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7227825999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    220500000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   7007325999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7227825999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000264                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.004322                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000373                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000264                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.004322                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000373                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12000.653097                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12092.792808                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12089.960974                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12000.653097                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12092.792808                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12089.960974                       # average overall mshr miss latency
system.cpu.icache.replacements                 777895                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1399110288                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69473864                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    133409915                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1601994067                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       181011                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        18374                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       675833                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        875218                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    238874000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   8275780999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8514654999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1399291299                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69492238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    134085748                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1602869285                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000129                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000264                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.005040                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000546                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13000.653097                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12245.304682                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9728.610471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        96370                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        96370                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        18374                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       579463                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       597837                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    220500000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   7007325999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7227825999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000264                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.004322                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000373                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12000.653097                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12092.792808                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12089.960974                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1645506609500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.182912                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1602772915                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            778848                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2057.876396                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   423.467114                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     1.842441                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    82.873357                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.827084                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.003599                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.161862                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992545                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3206517418                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3206517418                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1645506609500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1645506609500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1645506609500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1645506609500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1645506609500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1645506609500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1645506609500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    367703283                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     17361055                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    296953679                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        682018017                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    367703283                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     17361055                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    296953679                       # number of overall hits
system.cpu.dcache.overall_hits::total       682018017                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       306953                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        17323                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     34748657                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       35072933                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       306953                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        17323                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     34748657                       # number of overall misses
system.cpu.dcache.overall_misses::total      35072933                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    898112500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 489239137736                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 490137250236                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    898112500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 489239137736                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 490137250236                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    368010236                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17378378                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    331702336                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    717090950                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    368010236                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17378378                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    331702336                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    717090950                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000834                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000997                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.104759                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048910                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000834                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000997                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.104759                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048910                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 51845.090342                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 14079.368240                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13974.800746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 51845.090342                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 14079.368240                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13974.800746                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       810138                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          116                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             62919                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.875888                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          116                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2567271                       # number of writebacks
system.cpu.dcache.writebacks::total           2567271                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     26057059                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     26057059                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     26057059                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     26057059                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        17323                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      8691598                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8708921                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        17323                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      8691598                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8708921                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    880789500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 149841323238                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 150722112738                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    880789500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 149841323238                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 150722112738                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000997                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.026203                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012145                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000997                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.026203                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012145                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 50845.090342                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 17239.789880                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17306.634512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 50845.090342                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 17239.789880                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17306.634512                       # average overall mshr miss latency
system.cpu.dcache.replacements                9014922                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    230950115                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11296058                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    208605898                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       450852071                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       133152                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         5672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     33820259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      33959083                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     73744500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 434526334000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 434600078500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    231083267                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11301730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    242426157                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    484811154                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000576                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000502                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.139507                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.070046                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 13001.498590                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 12848.107816                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12797.756597                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     26048596                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     26048596                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         5672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      7771663                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7777335                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     68072500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  96147332500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  96215405000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000502                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.032058                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016042                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 12001.498590                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 12371.526210                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12371.256349                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    136753168                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6064997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     88347781                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      231165946                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       173801                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        11651                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       928398                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1113850                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    824368000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  54712803736                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55537171736                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    136926969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6076648                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     89276179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    232279796                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001269                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.001917                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.010399                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004795                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70755.128315                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 58932.487722                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49860.548311                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         8463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        11651                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       919935                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       931586                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    812717000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  53693990738                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  54506707738                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.001917                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.010304                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 69755.128315                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 58367.157177                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58509.582302                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1645506609500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.992383                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           691033915                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9015434                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.650100                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   365.114195                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    26.081833                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   120.796355                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.713114                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.050941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.235930                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          257                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          127                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1443197334                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1443197334                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1645506609500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1168016824500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 477489785000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
