$date
	Mon Feb  9 15:02:42 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module REGISTER_tb $end
$var wire 32 ! tb_oRs2Data [31:0] $end
$var wire 32 " tb_oRs1Data [31:0] $end
$var reg 1 # tb_iClk $end
$var reg 5 $ tb_iRdAddr [4:0] $end
$var reg 1 % tb_iReadEnS1 $end
$var reg 1 & tb_iReadEnS2 $end
$var reg 5 ' tb_iRs1Addr [4:0] $end
$var reg 5 ( tb_iRs2Addr [4:0] $end
$var reg 1 ) tb_iRstN $end
$var reg 32 * tb_iWriteData [31:0] $end
$var reg 1 + tb_iWriteEn $end
$scope module uut $end
$var wire 1 # iClk $end
$var wire 5 , iRdAddr [4:0] $end
$var wire 1 % iReadEnS1 $end
$var wire 1 & iReadEnS2 $end
$var wire 5 - iRs1Addr [4:0] $end
$var wire 5 . iRs2Addr [4:0] $end
$var wire 1 ) iRstN $end
$var wire 32 / iWriteData [31:0] $end
$var wire 1 + iWriteEn $end
$var wire 32 0 oRs2Data [31:0] $end
$var wire 32 1 oRs1Data [31:0] $end
$var integer 32 2 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
0+
b0 *
0)
b0 (
b0 '
0&
0%
b0 $
0#
b0 "
b0 !
$end
#10000
b100000 2
1#
#20000
0#
1)
#30000
1#
#40000
0#
b11011110101011011011111011101111 *
b11011110101011011011111011101111 /
b1 $
b1 ,
1+
#50000
1#
#60000
0#
b11001010111111101011101010111110 *
b11001010111111101011101010111110 /
b101 $
b101 ,
#70000
1#
#80000
0#
b10010001101000101011001111000 *
b10010001101000101011001111000 /
b0 $
b0 ,
#90000
1#
#100000
b11001010111111101011101010111110 !
b11001010111111101011101010111110 0
b11011110101011011011111011101111 "
b11011110101011011011111011101111 1
0#
b101 (
b101 .
b1 '
b1 -
1&
1%
0+
#110000
1#
#120000
b0 !
b0 0
b0 "
b0 1
0#
b0 (
b0 .
b0 '
b0 -
#130000
1#
#140000
0#
b1010 '
b1010 -
b10101011110011010001001000110100 *
b10101011110011010001001000110100 /
b1010 $
b1010 ,
1+
#150000
b10101011110011010001001000110100 "
b10101011110011010001001000110100 1
1#
#160000
b0 "
b0 1
b100000 2
0#
0)
#170000
b100000 2
1#
#180000
0#
b1 '
b1 -
1)
#190000
1#
#200000
0#
