Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date              : Wed Jul 31 02:05:37 2024
| Host              : S7117-Evolution running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.060        0.000                      0                 1026        0.041        0.000                      0                 1026        2.000        0.000                       0                   209  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
clk_100MHz                     {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0        8.060        0.000                      0                 1026        0.041        0.000                      0                 1026        4.468        0.000                       0                   208  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                    clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                       clk_out1_design_1_clk_wiz_0                               
(none)                                                    clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X1Y2  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X1Y2  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y2  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y2  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y2  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y2  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.060ns  (required time - arrival time)
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.320ns (19.794%)  route 1.297ns (80.206%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 12.441 - 10.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.171ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.390     0.942    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.815 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.060    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         1.066     2.154    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/clk
    SLICE_X71Y163        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y163        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.234 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/Q
                         net (fo=22, routed)          0.534     2.768    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr[1]
    SLICE_X71Y163        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     2.856 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1/O
                         net (fo=1, routed)           0.174     3.030    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1_n_0
    SLICE_X70Y163        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     3.182 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_1__0/O
                         net (fo=20, routed)          0.589     3.771    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WE
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG21                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.338    10.640    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.270 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.485    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.932    12.441    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WCLK
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.362    12.078    
                         clock uncertainty           -0.068    12.011    
    SLICE_X70Y164        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.831    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  8.060    

Slack (MET) :             8.060ns  (required time - arrival time)
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.320ns (19.794%)  route 1.297ns (80.206%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 12.441 - 10.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.171ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.390     0.942    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.815 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.060    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         1.066     2.154    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/clk
    SLICE_X71Y163        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y163        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.234 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/Q
                         net (fo=22, routed)          0.534     2.768    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr[1]
    SLICE_X71Y163        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     2.856 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1/O
                         net (fo=1, routed)           0.174     3.030    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1_n_0
    SLICE_X70Y163        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     3.182 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_1__0/O
                         net (fo=20, routed)          0.589     3.771    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WE
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG21                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.338    10.640    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.270 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.485    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.932    12.441    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WCLK
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMA_D1/CLK
                         clock pessimism             -0.362    12.078    
                         clock uncertainty           -0.068    12.011    
    SLICE_X70Y164        RAMD32 (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.180    11.831    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  8.060    

Slack (MET) :             8.060ns  (required time - arrival time)
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.320ns (19.794%)  route 1.297ns (80.206%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 12.441 - 10.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.171ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.390     0.942    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.815 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.060    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         1.066     2.154    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/clk
    SLICE_X71Y163        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y163        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.234 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/Q
                         net (fo=22, routed)          0.534     2.768    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr[1]
    SLICE_X71Y163        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     2.856 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1/O
                         net (fo=1, routed)           0.174     3.030    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1_n_0
    SLICE_X70Y163        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     3.182 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_1__0/O
                         net (fo=20, routed)          0.589     3.771    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WE
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG21                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.338    10.640    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.270 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.485    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.932    12.441    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WCLK
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMB/CLK
                         clock pessimism             -0.362    12.078    
                         clock uncertainty           -0.068    12.011    
    SLICE_X70Y164        RAMD32 (Setup_B5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.831    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  8.060    

Slack (MET) :             8.060ns  (required time - arrival time)
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.320ns (19.794%)  route 1.297ns (80.206%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 12.441 - 10.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.171ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.390     0.942    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.815 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.060    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         1.066     2.154    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/clk
    SLICE_X71Y163        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y163        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.234 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/Q
                         net (fo=22, routed)          0.534     2.768    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr[1]
    SLICE_X71Y163        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     2.856 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1/O
                         net (fo=1, routed)           0.174     3.030    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1_n_0
    SLICE_X70Y163        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     3.182 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_1__0/O
                         net (fo=20, routed)          0.589     3.771    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WE
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG21                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.338    10.640    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.270 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.485    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.932    12.441    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WCLK
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMB_D1/CLK
                         clock pessimism             -0.362    12.078    
                         clock uncertainty           -0.068    12.011    
    SLICE_X70Y164        RAMD32 (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.180    11.831    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  8.060    

Slack (MET) :             8.060ns  (required time - arrival time)
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.320ns (19.794%)  route 1.297ns (80.206%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 12.441 - 10.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.171ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.390     0.942    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.815 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.060    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         1.066     2.154    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/clk
    SLICE_X71Y163        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y163        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.234 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/Q
                         net (fo=22, routed)          0.534     2.768    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr[1]
    SLICE_X71Y163        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     2.856 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1/O
                         net (fo=1, routed)           0.174     3.030    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1_n_0
    SLICE_X70Y163        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     3.182 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_1__0/O
                         net (fo=20, routed)          0.589     3.771    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WE
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG21                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.338    10.640    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.270 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.485    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.932    12.441    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WCLK
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMC/CLK
                         clock pessimism             -0.362    12.078    
                         clock uncertainty           -0.068    12.011    
    SLICE_X70Y164        RAMD32 (Setup_C5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.831    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  8.060    

Slack (MET) :             8.060ns  (required time - arrival time)
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.320ns (19.794%)  route 1.297ns (80.206%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 12.441 - 10.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.171ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.390     0.942    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.815 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.060    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         1.066     2.154    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/clk
    SLICE_X71Y163        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y163        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.234 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/Q
                         net (fo=22, routed)          0.534     2.768    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr[1]
    SLICE_X71Y163        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     2.856 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1/O
                         net (fo=1, routed)           0.174     3.030    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1_n_0
    SLICE_X70Y163        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     3.182 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_1__0/O
                         net (fo=20, routed)          0.589     3.771    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WE
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG21                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.338    10.640    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.270 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.485    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.932    12.441    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WCLK
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMC_D1/CLK
                         clock pessimism             -0.362    12.078    
                         clock uncertainty           -0.068    12.011    
    SLICE_X70Y164        RAMD32 (Setup_C6LUT_SLICEM_CLK_WE)
                                                     -0.180    11.831    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  8.060    

Slack (MET) :             8.060ns  (required time - arrival time)
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMD/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.320ns (19.794%)  route 1.297ns (80.206%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 12.441 - 10.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.171ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.390     0.942    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.815 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.060    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         1.066     2.154    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/clk
    SLICE_X71Y163        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y163        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.234 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/Q
                         net (fo=22, routed)          0.534     2.768    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr[1]
    SLICE_X71Y163        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     2.856 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1/O
                         net (fo=1, routed)           0.174     3.030    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1_n_0
    SLICE_X70Y163        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     3.182 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_1__0/O
                         net (fo=20, routed)          0.589     3.771    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WE
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG21                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.338    10.640    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.270 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.485    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.932    12.441    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WCLK
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMD/CLK
                         clock pessimism             -0.362    12.078    
                         clock uncertainty           -0.068    12.011    
    SLICE_X70Y164        RAMD32 (Setup_D5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.831    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  8.060    

Slack (MET) :             8.060ns  (required time - arrival time)
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMD_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.320ns (19.794%)  route 1.297ns (80.206%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 12.441 - 10.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.171ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.390     0.942    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.815 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.060    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         1.066     2.154    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/clk
    SLICE_X71Y163        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y163        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.234 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/Q
                         net (fo=22, routed)          0.534     2.768    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr[1]
    SLICE_X71Y163        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     2.856 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1/O
                         net (fo=1, routed)           0.174     3.030    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1_n_0
    SLICE_X70Y163        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     3.182 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_1__0/O
                         net (fo=20, routed)          0.589     3.771    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WE
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG21                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.338    10.640    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.270 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.485    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.932    12.441    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WCLK
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMD_D1/CLK
                         clock pessimism             -0.362    12.078    
                         clock uncertainty           -0.068    12.011    
    SLICE_X70Y164        RAMD32 (Setup_D6LUT_SLICEM_CLK_WE)
                                                     -0.180    11.831    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  8.060    

Slack (MET) :             8.060ns  (required time - arrival time)
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAME/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.320ns (19.794%)  route 1.297ns (80.206%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 12.441 - 10.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.171ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.390     0.942    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.815 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.060    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         1.066     2.154    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/clk
    SLICE_X71Y163        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y163        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.234 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/Q
                         net (fo=22, routed)          0.534     2.768    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr[1]
    SLICE_X71Y163        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     2.856 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1/O
                         net (fo=1, routed)           0.174     3.030    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1_n_0
    SLICE_X70Y163        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     3.182 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_1__0/O
                         net (fo=20, routed)          0.589     3.771    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WE
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAME/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG21                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.338    10.640    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.270 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.485    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.932    12.441    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WCLK
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAME/CLK
                         clock pessimism             -0.362    12.078    
                         clock uncertainty           -0.068    12.011    
    SLICE_X70Y164        RAMD32 (Setup_E5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.831    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAME
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  8.060    

Slack (MET) :             8.060ns  (required time - arrival time)
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAME_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.320ns (19.794%)  route 1.297ns (80.206%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 12.441 - 10.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.171ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.390     0.942    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.815 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.060    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         1.066     2.154    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/clk
    SLICE_X71Y163        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y163        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.234 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr_reg[1]/Q
                         net (fo=22, routed)          0.534     2.768    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/r_ptr[1]
    SLICE_X71Y163        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     2.856 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1/O
                         net (fo=1, routed)           0.174     3.030    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1_n_0
    SLICE_X70Y163        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     3.182 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_1__0/O
                         net (fo=20, routed)          0.589     3.771    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WE
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAME_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG21                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.338    10.640    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.270 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.485    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.932    12.441    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WCLK
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAME_D1/CLK
                         clock pessimism             -0.362    12.078    
                         clock uncertainty           -0.068    12.011    
    SLICE_X70Y164        RAMD32 (Setup_E6LUT_SLICEM_CLK_WE)
                                                     -0.180    11.831    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  8.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (63.081%)  route 0.035ns (36.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      0.595ns (routing 0.096ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.682ns (routing 0.108ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.216     0.403    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.633 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.779    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.796 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.595     1.391    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/clk
    SLICE_X72Y163        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y163        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.430 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr_reg[1]/Q
                         net (fo=28, routed)          0.029     1.458    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr[1]
    SLICE_X72Y163        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     1.478 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr[2]_i_2__1/O
                         net (fo=1, routed)           0.006     1.484    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr0[2]
    SLICE_X72Y163        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.247     0.619    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.324 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.490    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.682     1.192    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/clk
    SLICE_X72Y163        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr_reg[2]/C
                         clock pessimism              0.205     1.397    
    SLICE_X72Y163        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.444    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/r_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/r_ptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.071ns (51.150%)  route 0.068ns (48.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Net Delay (Source):      0.593ns (routing 0.096ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.679ns (routing 0.108ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.216     0.403    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.633 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.779    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.796 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.593     1.388    design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/clk
    SLICE_X73Y164        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/r_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y164        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.427 r  design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/r_ptr_reg[1]/Q
                         net (fo=22, routed)          0.062     1.489    design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/r_ptr[1]
    SLICE_X72Y164        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.032     1.521 r  design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/r_ptr[2]_i_1__0/O
                         net (fo=1, routed)           0.006     1.527    design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/r_ptr[2]_i_1__0_n_0
    SLICE_X72Y164        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/r_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.247     0.619    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.324 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.490    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.679     1.188    design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/clk
    SLICE_X72Y164        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/r_ptr_reg[2]/C
                         clock pessimism              0.250     1.438    
    SLICE_X72Y164        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.485    design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/r_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (70.006%)  route 0.031ns (29.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Net Delay (Source):      0.614ns (routing 0.096ns, distribution 0.518ns)
  Clock Net Delay (Destination): 0.702ns (routing 0.108ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.216     0.403    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.633 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.779    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.796 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.614     1.409    design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X72Y184        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y184        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.448 r  design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.025     1.473    design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X72Y184        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.506 r  design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int[2]_i_1/O
                         net (fo=1, routed)           0.006     1.512    design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int0[2]
    SLICE_X72Y184        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.247     0.619    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.324 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.490    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.702     1.211    design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X72Y184        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.204     1.415    
    SLICE_X72Y184        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.462    design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/weight_fifo0/w_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/weight_fifo0/w_ptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.779%)  route 0.033ns (31.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      0.593ns (routing 0.096ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.679ns (routing 0.108ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.216     0.403    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.633 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.779    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.796 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.593     1.389    design_1_i/systolic_array_2x2_s_0/inst/weight_fifo0/clk
    SLICE_X72Y165        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/weight_fifo0/w_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y165        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.428 r  design_1_i/systolic_array_2x2_s_0/inst/weight_fifo0/w_ptr_reg[1]/Q
                         net (fo=28, routed)          0.027     1.455    design_1_i/systolic_array_2x2_s_0/inst/weight_fifo0/w_ptr[1]
    SLICE_X72Y165        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.488 r  design_1_i/systolic_array_2x2_s_0/inst/weight_fifo0/w_ptr[2]_i_2/O
                         net (fo=1, routed)           0.006     1.494    design_1_i/systolic_array_2x2_s_0/inst/weight_fifo0/w_ptr0[2]
    SLICE_X72Y165        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/weight_fifo0/w_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.247     0.619    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.324 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.490    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.679     1.189    design_1_i/systolic_array_2x2_s_0/inst/weight_fifo0/clk
    SLICE_X72Y165        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/weight_fifo0/w_ptr_reg[2]/C
                         clock pessimism              0.206     1.395    
    SLICE_X72Y165        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.442    design_1_i/systolic_array_2x2_s_0/inst/weight_fifo0/w_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.061ns (58.271%)  route 0.044ns (41.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Net Delay (Source):      0.614ns (routing 0.096ns, distribution 0.518ns)
  Clock Net Delay (Destination): 0.702ns (routing 0.108ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.216     0.403    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.633 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.779    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.796 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.614     1.409    design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X72Y184        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y184        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.448 r  design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.028     1.476    design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/Q[5]
    SLICE_X72Y184        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.022     1.498 r  design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.016     1.514    design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X72Y184        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.247     0.619    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.324 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.490    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.702     1.211    design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X72Y184        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.204     1.415    
    SLICE_X72Y184        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.461    design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.061ns (52.730%)  route 0.055ns (47.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    -0.213ns
  Clock Net Delay (Source):      0.594ns (routing 0.096ns, distribution 0.498ns)
  Clock Net Delay (Destination): 0.682ns (routing 0.108ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.216     0.403    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.633 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.779    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.796 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.594     1.389    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X71Y170        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y170        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.428 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.029     1.457    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_2_in3_in
    SLICE_X71Y170        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.022     1.479 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.026     1.505    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X71Y170        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.247     0.619    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.324 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.490    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.682     1.191    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X71Y170        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.213     1.404    
    SLICE_X71Y170        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.450    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.062ns (57.658%)  route 0.046ns (42.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      0.595ns (routing 0.096ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.682ns (routing 0.108ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.216     0.403    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.633 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.779    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.796 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.595     1.391    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/clk
    SLICE_X72Y163        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y163        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.430 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr_reg[1]/Q
                         net (fo=28, routed)          0.029     1.458    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr[1]
    SLICE_X72Y163        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.481 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr[1]_i_1__1/O
                         net (fo=1, routed)           0.017     1.498    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr0[1]
    SLICE_X72Y163        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.247     0.619    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.324 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.490    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.682     1.192    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/clk
    SLICE_X72Y163        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr_reg[1]/C
                         clock pessimism              0.205     1.397    
    SLICE_X72Y163        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.443    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.062ns (56.364%)  route 0.048ns (43.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      0.594ns (routing 0.096ns, distribution 0.498ns)
  Clock Net Delay (Destination): 0.680ns (routing 0.108ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.216     0.403    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.633 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.779    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.796 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.594     1.389    design_1_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X71Y171        FDSE                                         r  design_1_i/rst_clk_wiz_100M/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y171        FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.428 r  design_1_i/rst_clk_wiz_100M/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.027     1.455    design_1_i/rst_clk_wiz_100M/U0/SEQ/Pr_out
    SLICE_X71Y171        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     1.478 r  design_1_i/rst_clk_wiz_100M/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.021     1.499    design_1_i/rst_clk_wiz_100M/U0/SEQ/pr_i_1_n_0
    SLICE_X71Y171        FDSE                                         r  design_1_i/rst_clk_wiz_100M/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.247     0.619    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.324 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.490    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.680     1.189    design_1_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X71Y171        FDSE                                         r  design_1_i/rst_clk_wiz_100M/U0/SEQ/pr_reg/C
                         clock pessimism              0.206     1.395    
    SLICE_X71Y171        FDSE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.441    design_1_i/rst_clk_wiz_100M/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.061ns (55.446%)  route 0.049ns (44.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      0.595ns (routing 0.096ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.682ns (routing 0.108ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.216     0.403    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.633 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.779    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.796 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.595     1.390    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X71Y170        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y170        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.429 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.028     1.457    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr
    SLICE_X71Y170        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.479 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.021     1.500    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X71Y170        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.247     0.619    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.324 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.490    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.682     1.191    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X71Y170        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.205     1.396    
    SLICE_X71Y170        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.442    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.072ns (64.110%)  route 0.040ns (35.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      0.590ns (routing 0.096ns, distribution 0.494ns)
  Clock Net Delay (Destination): 0.675ns (routing 0.108ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.216     0.403    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.633 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.779    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.796 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.590     1.385    design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/clk
    SLICE_X72Y164        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y164        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.424 r  design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr_reg[1]/Q
                         net (fo=28, routed)          0.034     1.459    design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr[1]
    SLICE_X72Y164        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.492 r  design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr[2]_i_2__0/O
                         net (fo=1, routed)           0.006     1.498    design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr0[2]
    SLICE_X72Y164        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.247     0.619    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.324 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.490    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.675     1.184    design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/clk
    SLICE_X72Y164        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr_reg[2]/C
                         clock pessimism              0.207     1.391    
    SLICE_X72Y164        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.438    design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X1Y48   design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCM_X1Y2      design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X71Y170  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X70Y164  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X70Y164  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X70Y164  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X70Y164  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X70Y164  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X70Y164  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X70Y164  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMD/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X71Y170  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X71Y170  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X70Y164  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X70Y164  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X70Y164  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X70Y164  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X70Y164  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X70Y164  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X70Y164  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X70Y164  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMB_D1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X71Y170  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X71Y170  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X70Y164  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X70Y164  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X70Y164  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X70Y164  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X70Y164  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X70Y164  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X70Y164  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X70Y164  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMB_D1/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_reset_in
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.932ns  (logic 0.636ns (32.927%)  route 1.296ns (67.073%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 0.917ns (routing 0.155ns, distribution 0.762ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA19                                              0.000     0.000 f  ext_reset_in (IN)
                         net (fo=0)                   0.000     0.000    ext_reset_in_IBUF_inst/I
    AA19                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.536     0.536 f  ext_reset_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.536    ext_reset_in_IBUF_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 f  ext_reset_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.117     1.653    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X71Y171        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.753 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.179     1.932    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X71Y171        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.338     0.640    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.270 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.485    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.917     2.425    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X71Y171        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_reset_in
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.211ns (28.328%)  route 0.534ns (71.672%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.682ns (routing 0.108ns, distribution 0.574ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA19                                              0.000     0.000 f  ext_reset_in (IN)
                         net (fo=0)                   0.000     0.000    ext_reset_in_IBUF_inst/I
    AA19                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.171     0.171 f  ext_reset_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.171    ext_reset_in_IBUF_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.171 f  ext_reset_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.472     0.643    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X71Y171        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     0.683 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.062     0.745    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X71Y171        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.247     0.619    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.324 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.490    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.682     1.191    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X71Y171        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ofmap_11[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.220ns  (logic 2.542ns (48.699%)  route 2.678ns (51.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.084ns (routing 0.171ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.390     0.942    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.815 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.060    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         1.084     2.172    design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/CLK
    DSP48E2_X8Y66        DSP_OUTPUT                                   r  design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[2])
                                                      0.218     2.390 r  design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           2.678     5.068    ofmap_11_OBUF[2]
    D6                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.324     7.392 r  ofmap_11_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.392    ofmap_11[2]
    D6                                                                r  ofmap_11[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ofmap_11[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.084ns  (logic 2.538ns (49.918%)  route 2.546ns (50.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.084ns (routing 0.171ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.390     0.942    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.815 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.060    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         1.084     2.172    design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/CLK
    DSP48E2_X8Y66        DSP_OUTPUT                                   r  design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[10])
                                                      0.193     2.365 r  design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           2.546     4.911    ofmap_11_OBUF[10]
    C4                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.345     7.256 r  ofmap_11_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.256    ofmap_11[10]
    C4                                                                r  ofmap_11[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ofmap_11[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.976ns  (logic 2.542ns (51.085%)  route 2.434ns (48.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.084ns (routing 0.171ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.390     0.942    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.815 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.060    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         1.084     2.172    design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/CLK
    DSP48E2_X8Y66        DSP_OUTPUT                                   r  design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[13])
                                                      0.194     2.366 r  design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           2.434     4.800    ofmap_11_OBUF[13]
    B3                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.348     7.148 r  ofmap_11_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.148    ofmap_11[13]
    B3                                                                r  ofmap_11[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ofmap_11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.910ns  (logic 2.532ns (51.564%)  route 2.378ns (48.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.084ns (routing 0.171ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.390     0.942    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.815 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.060    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         1.084     2.172    design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/CLK
    DSP48E2_X8Y66        DSP_OUTPUT                                   r  design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.213     2.385 r  design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           2.378     4.763    ofmap_11_OBUF[0]
    F6                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.319     7.082 r  ofmap_11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.082    ofmap_11[0]
    F6                                                                r  ofmap_11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ofmap_11[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.866ns  (logic 2.550ns (52.406%)  route 2.316ns (47.594%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.084ns (routing 0.171ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.390     0.942    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.815 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.060    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         1.084     2.172    design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/CLK
    DSP48E2_X8Y66        DSP_OUTPUT                                   r  design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[4])
                                                      0.210     2.382 r  design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           2.316     4.698    ofmap_11_OBUF[4]
    B5                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.340     7.038 r  ofmap_11_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.038    ofmap_11[4]
    B5                                                                r  ofmap_11[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ofmap_11[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.804ns  (logic 2.555ns (53.188%)  route 2.249ns (46.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.084ns (routing 0.171ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.390     0.942    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.815 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.060    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         1.084     2.172    design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/CLK
    DSP48E2_X8Y66        DSP_OUTPUT                                   r  design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[12])
                                                      0.207     2.379 r  design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           2.249     4.628    ofmap_11_OBUF[12]
    C3                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.348     6.977 r  ofmap_11_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.977    ofmap_11[12]
    C3                                                                r  ofmap_11[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ofmap_11[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.804ns  (logic 2.545ns (52.973%)  route 2.259ns (47.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.084ns (routing 0.171ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.390     0.942    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.815 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.060    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         1.084     2.172    design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/CLK
    DSP48E2_X8Y66        DSP_OUTPUT                                   r  design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[3])
                                                      0.223     2.395 r  design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           2.259     4.654    ofmap_11_OBUF[3]
    D5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.322     6.976 r  ofmap_11_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.976    ofmap_11[3]
    D5                                                                r  ofmap_11[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ofmap_11[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.766ns  (logic 2.521ns (52.899%)  route 2.245ns (47.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.084ns (routing 0.171ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.390     0.942    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.815 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.060    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         1.084     2.172    design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/CLK
    DSP48E2_X8Y66        DSP_OUTPUT                                   r  design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[6])
                                                      0.203     2.375 r  design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           2.245     4.620    ofmap_11_OBUF[6]
    F5                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.318     6.939 r  ofmap_11_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.939    ofmap_11[6]
    F5                                                                r  ofmap_11[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ofmap_11[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.730ns  (logic 2.534ns (53.570%)  route 2.196ns (46.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.084ns (routing 0.171ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.390     0.942    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.815 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.060    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         1.084     2.172    design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/CLK
    DSP48E2_X8Y66        DSP_OUTPUT                                   r  design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.214     2.386 r  design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           2.196     4.582    ofmap_11_OBUF[1]
    E5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.320     6.902 r  ofmap_11_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.902    ofmap_11[1]
    E5                                                                r  ofmap_11[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ofmap_11[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.723ns  (logic 2.519ns (53.332%)  route 2.204ns (46.668%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.084ns (routing 0.171ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.390     0.942    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.815 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.060    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         1.084     2.172    design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/CLK
    DSP48E2_X8Y66        DSP_OUTPUT                                   r  design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[7])
                                                      0.199     2.371 r  design_1_i/systolic_array_2x2_s_0/inst/pe11/out_ofmap_reg/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           2.204     4.575    ofmap_11_OBUF[7]
    F4                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.320     6.895 r  ofmap_11_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.895    ofmap_11[7]
    F4                                                                r  ofmap_11[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ofmap_00[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.489ns (49.194%)  route 0.505ns (50.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.601ns (routing 0.096ns, distribution 0.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.216     0.403    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.633 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.779    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.796 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.601     1.397    design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/CLK
    DSP48E2_X7Y66        DSP_OUTPUT                                   r  design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[7])
                                                      0.088     1.485 r  design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.505     1.990    ofmap_00_OBUF[7]
    AE18                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.401     2.391 r  ofmap_00_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.391    ofmap_00[7]
    AE18                                                              r  ofmap_00[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/pe10/out_ofmap_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ofmap_10[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 0.468ns (46.299%)  route 0.543ns (53.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.603ns (routing 0.096ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.216     0.403    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.633 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.779    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.796 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.603     1.398    design_1_i/systolic_array_2x2_s_0/inst/pe10/out_ofmap_reg/CLK
    DSP48E2_X7Y65        DSP_OUTPUT                                   r  design_1_i/systolic_array_2x2_s_0/inst/pe10/out_ofmap_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[13])
                                                      0.062     1.460 r  design_1_i/systolic_array_2x2_s_0/inst/pe10/out_ofmap_reg/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.543     2.003    ofmap_10_OBUF[13]
    AF20                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.406     2.410 r  ofmap_10_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.410    ofmap_10[13]
    AF20                                                              r  ofmap_10[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ofmap_00[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 0.487ns (47.768%)  route 0.533ns (52.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.601ns (routing 0.096ns, distribution 0.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.216     0.403    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.633 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.779    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.796 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.601     1.397    design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/CLK
    DSP48E2_X7Y66        DSP_OUTPUT                                   r  design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[8])
                                                      0.087     1.484 r  design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.533     2.017    ofmap_00_OBUF[8]
    AE19                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.400     2.417 r  ofmap_00_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.417    ofmap_00[8]
    AE19                                                              r  ofmap_00[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ofmap_00[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.038ns  (logic 0.496ns (47.784%)  route 0.542ns (52.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.601ns (routing 0.096ns, distribution 0.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.216     0.403    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.633 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.779    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.796 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.601     1.397    design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/CLK
    DSP48E2_X7Y66        DSP_OUTPUT                                   r  design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[6])
                                                      0.090     1.487 r  design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.542     2.029    ofmap_00_OBUF[6]
    AC19                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.406     2.435 r  ofmap_00_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.435    ofmap_00[6]
    AC19                                                              r  ofmap_00[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ofmap_00[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.044ns  (logic 0.499ns (47.821%)  route 0.545ns (52.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.601ns (routing 0.096ns, distribution 0.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.216     0.403    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.633 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.779    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.796 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.601     1.397    design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/CLK
    DSP48E2_X7Y66        DSP_OUTPUT                                   r  design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[9])
                                                      0.085     1.482 r  design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           0.545     2.027    ofmap_00_OBUF[9]
    AE23                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.414     2.441 r  ofmap_00_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.441    ofmap_00[9]
    AE23                                                              r  ofmap_00[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ofmap_00[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.059ns  (logic 0.482ns (45.493%)  route 0.577ns (54.507%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.601ns (routing 0.096ns, distribution 0.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.216     0.403    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.633 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.779    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.796 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.601     1.397    design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/CLK
    DSP48E2_X7Y66        DSP_OUTPUT                                   r  design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[13])
                                                      0.062     1.459 r  design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.577     2.036    ofmap_00_OBUF[13]
    AF23                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.420     2.455 r  ofmap_00_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.455    ofmap_00[13]
    AF23                                                              r  ofmap_00[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ofmap_00[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.500ns (47.128%)  route 0.561ns (52.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.601ns (routing 0.096ns, distribution 0.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.216     0.403    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.633 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.779    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.796 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.601     1.397    design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/CLK
    DSP48E2_X7Y66        DSP_OUTPUT                                   r  design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[3])
                                                      0.105     1.502 r  design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.561     2.063    ofmap_00_OBUF[3]
    AD20                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.395     2.458 r  ofmap_00_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.458    ofmap_00[3]
    AD20                                                              r  ofmap_00[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ofmap_00[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.064ns  (logic 0.473ns (44.462%)  route 0.591ns (55.538%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.601ns (routing 0.096ns, distribution 0.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.216     0.403    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.633 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.779    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.796 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.601     1.397    design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/CLK
    DSP48E2_X7Y66        DSP_OUTPUT                                   r  design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[11])
                                                      0.072     1.469 r  design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.591     2.060    ofmap_00_OBUF[11]
    AF21                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.401     2.461 r  ofmap_00_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.461    ofmap_00[11]
    AF21                                                              r  ofmap_00[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ofmap_00[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.065ns  (logic 0.502ns (47.115%)  route 0.563ns (52.885%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.601ns (routing 0.096ns, distribution 0.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.216     0.403    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.633 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.779    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.796 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.601     1.397    design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/CLK
    DSP48E2_X7Y66        DSP_OUTPUT                                   r  design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[10])
                                                      0.083     1.480 r  design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.563     2.043    ofmap_00_OBUF[10]
    AE24                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.419     2.461 r  ofmap_00_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.461    ofmap_00[10]
    AE24                                                              r  ofmap_00[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ofmap_00[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.067ns  (logic 0.510ns (47.801%)  route 0.557ns (52.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.601ns (routing 0.096ns, distribution 0.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.216     0.403    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.633 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.779    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.796 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.601     1.397    design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/CLK
    DSP48E2_X7Y66        DSP_OUTPUT                                   r  design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[5])
                                                      0.099     1.496 r  design_1_i/systolic_array_2x2_s_0/inst/pe00/out_ofmap_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=1, routed)           0.557     2.053    ofmap_00_OBUF[5]
    AB19                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.411     2.464 r  ofmap_00_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.464    ofmap_00[5]
    AB19                                                              r  ofmap_00[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay           168 Endpoints
Min Delay           168 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 write_enables
                            (input port)
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.680ns  (logic 0.802ns (29.945%)  route 1.877ns (70.055%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC18                                              0.000     0.000 r  write_enables (IN)
                         net (fo=0)                   0.000     0.000    write_enables_IBUF_inst/I
    AC18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.528     0.528 r  write_enables_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    write_enables_IBUF_inst/OUT
    AC18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.528 r  write_enables_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.114     1.643    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_en0_i
    SLICE_X71Y163        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     1.765 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1/O
                         net (fo=1, routed)           0.174     1.939    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1_n_0
    SLICE_X70Y163        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     2.091 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_1__0/O
                         net (fo=20, routed)          0.589     2.680    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WE
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.338     0.640    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.270 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.485    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.932     2.441    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WCLK
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMA/CLK

Slack:                    inf
  Source:                 write_enables
                            (input port)
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.680ns  (logic 0.802ns (29.945%)  route 1.877ns (70.055%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC18                                              0.000     0.000 r  write_enables (IN)
                         net (fo=0)                   0.000     0.000    write_enables_IBUF_inst/I
    AC18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.528     0.528 r  write_enables_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    write_enables_IBUF_inst/OUT
    AC18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.528 r  write_enables_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.114     1.643    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_en0_i
    SLICE_X71Y163        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     1.765 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1/O
                         net (fo=1, routed)           0.174     1.939    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1_n_0
    SLICE_X70Y163        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     2.091 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_1__0/O
                         net (fo=20, routed)          0.589     2.680    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WE
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.338     0.640    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.270 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.485    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.932     2.441    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WCLK
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMA_D1/CLK

Slack:                    inf
  Source:                 write_enables
                            (input port)
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.680ns  (logic 0.802ns (29.945%)  route 1.877ns (70.055%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC18                                              0.000     0.000 r  write_enables (IN)
                         net (fo=0)                   0.000     0.000    write_enables_IBUF_inst/I
    AC18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.528     0.528 r  write_enables_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    write_enables_IBUF_inst/OUT
    AC18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.528 r  write_enables_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.114     1.643    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_en0_i
    SLICE_X71Y163        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     1.765 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1/O
                         net (fo=1, routed)           0.174     1.939    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1_n_0
    SLICE_X70Y163        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     2.091 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_1__0/O
                         net (fo=20, routed)          0.589     2.680    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WE
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.338     0.640    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.270 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.485    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.932     2.441    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WCLK
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMB/CLK

Slack:                    inf
  Source:                 write_enables
                            (input port)
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.680ns  (logic 0.802ns (29.945%)  route 1.877ns (70.055%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC18                                              0.000     0.000 r  write_enables (IN)
                         net (fo=0)                   0.000     0.000    write_enables_IBUF_inst/I
    AC18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.528     0.528 r  write_enables_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    write_enables_IBUF_inst/OUT
    AC18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.528 r  write_enables_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.114     1.643    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_en0_i
    SLICE_X71Y163        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     1.765 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1/O
                         net (fo=1, routed)           0.174     1.939    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1_n_0
    SLICE_X70Y163        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     2.091 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_1__0/O
                         net (fo=20, routed)          0.589     2.680    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WE
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.338     0.640    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.270 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.485    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.932     2.441    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WCLK
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMB_D1/CLK

Slack:                    inf
  Source:                 write_enables
                            (input port)
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.680ns  (logic 0.802ns (29.945%)  route 1.877ns (70.055%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC18                                              0.000     0.000 r  write_enables (IN)
                         net (fo=0)                   0.000     0.000    write_enables_IBUF_inst/I
    AC18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.528     0.528 r  write_enables_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    write_enables_IBUF_inst/OUT
    AC18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.528 r  write_enables_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.114     1.643    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_en0_i
    SLICE_X71Y163        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     1.765 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1/O
                         net (fo=1, routed)           0.174     1.939    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1_n_0
    SLICE_X70Y163        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     2.091 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_1__0/O
                         net (fo=20, routed)          0.589     2.680    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WE
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.338     0.640    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.270 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.485    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.932     2.441    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WCLK
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMC/CLK

Slack:                    inf
  Source:                 write_enables
                            (input port)
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.680ns  (logic 0.802ns (29.945%)  route 1.877ns (70.055%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC18                                              0.000     0.000 r  write_enables (IN)
                         net (fo=0)                   0.000     0.000    write_enables_IBUF_inst/I
    AC18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.528     0.528 r  write_enables_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    write_enables_IBUF_inst/OUT
    AC18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.528 r  write_enables_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.114     1.643    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_en0_i
    SLICE_X71Y163        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     1.765 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1/O
                         net (fo=1, routed)           0.174     1.939    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1_n_0
    SLICE_X70Y163        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     2.091 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_1__0/O
                         net (fo=20, routed)          0.589     2.680    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WE
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.338     0.640    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.270 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.485    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.932     2.441    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WCLK
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMC_D1/CLK

Slack:                    inf
  Source:                 write_enables
                            (input port)
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMD/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.680ns  (logic 0.802ns (29.945%)  route 1.877ns (70.055%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC18                                              0.000     0.000 r  write_enables (IN)
                         net (fo=0)                   0.000     0.000    write_enables_IBUF_inst/I
    AC18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.528     0.528 r  write_enables_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    write_enables_IBUF_inst/OUT
    AC18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.528 r  write_enables_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.114     1.643    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_en0_i
    SLICE_X71Y163        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     1.765 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1/O
                         net (fo=1, routed)           0.174     1.939    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1_n_0
    SLICE_X70Y163        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     2.091 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_1__0/O
                         net (fo=20, routed)          0.589     2.680    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WE
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.338     0.640    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.270 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.485    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.932     2.441    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WCLK
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMD/CLK

Slack:                    inf
  Source:                 write_enables
                            (input port)
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMD_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.680ns  (logic 0.802ns (29.945%)  route 1.877ns (70.055%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC18                                              0.000     0.000 r  write_enables (IN)
                         net (fo=0)                   0.000     0.000    write_enables_IBUF_inst/I
    AC18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.528     0.528 r  write_enables_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    write_enables_IBUF_inst/OUT
    AC18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.528 r  write_enables_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.114     1.643    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_en0_i
    SLICE_X71Y163        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     1.765 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1/O
                         net (fo=1, routed)           0.174     1.939    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1_n_0
    SLICE_X70Y163        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     2.091 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_1__0/O
                         net (fo=20, routed)          0.589     2.680    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WE
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.338     0.640    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.270 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.485    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.932     2.441    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WCLK
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAMD_D1/CLK

Slack:                    inf
  Source:                 write_enables
                            (input port)
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAME/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.680ns  (logic 0.802ns (29.945%)  route 1.877ns (70.055%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC18                                              0.000     0.000 r  write_enables (IN)
                         net (fo=0)                   0.000     0.000    write_enables_IBUF_inst/I
    AC18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.528     0.528 r  write_enables_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    write_enables_IBUF_inst/OUT
    AC18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.528 r  write_enables_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.114     1.643    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_en0_i
    SLICE_X71Y163        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     1.765 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1/O
                         net (fo=1, routed)           0.174     1.939    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1_n_0
    SLICE_X70Y163        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     2.091 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_1__0/O
                         net (fo=20, routed)          0.589     2.680    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WE
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAME/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.338     0.640    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.270 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.485    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.932     2.441    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WCLK
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAME/CLK

Slack:                    inf
  Source:                 write_enables
                            (input port)
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAME_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.680ns  (logic 0.802ns (29.945%)  route 1.877ns (70.055%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC18                                              0.000     0.000 r  write_enables (IN)
                         net (fo=0)                   0.000     0.000    write_enables_IBUF_inst/I
    AC18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.528     0.528 r  write_enables_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    write_enables_IBUF_inst/OUT
    AC18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.528 r  write_enables_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          1.114     1.643    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_en0_i
    SLICE_X71Y163        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     1.765 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1/O
                         net (fo=1, routed)           0.174     1.939    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_2__1_n_0
    SLICE_X70Y163        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     2.091 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13_i_1__0/O
                         net (fo=20, routed)          0.589     2.680    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WE
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAME_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.338     0.640    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.270 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.485    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.932     2.441    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/WCLK
    SLICE_X70Y164        RAMD32                                       r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/fifo_reg_0_7_0_13/RAME_D1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 write_enables
                            (input port)
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.185ns (24.316%)  route 0.577ns (75.684%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.675ns (routing 0.108ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC18                                              0.000     0.000 r  write_enables (IN)
                         net (fo=0)                   0.000     0.000    write_enables_IBUF_inst/I
    AC18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.163     0.163 r  write_enables_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.163    write_enables_IBUF_inst/OUT
    AC18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.163 r  write_enables_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          0.521     0.684    design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_en1_w
    SLICE_X72Y164        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.022     0.706 r  design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr[2]_i_1__0/O
                         net (fo=3, routed)           0.056     0.762    design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr[2]_i_1__0_n_0
    SLICE_X72Y164        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.247     0.619    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.324 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.490    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.675     1.184    design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/clk
    SLICE_X72Y164        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr_reg[0]/C

Slack:                    inf
  Source:                 write_enables
                            (input port)
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.185ns (24.316%)  route 0.577ns (75.684%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.675ns (routing 0.108ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC18                                              0.000     0.000 r  write_enables (IN)
                         net (fo=0)                   0.000     0.000    write_enables_IBUF_inst/I
    AC18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.163     0.163 r  write_enables_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.163    write_enables_IBUF_inst/OUT
    AC18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.163 r  write_enables_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          0.521     0.684    design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_en1_w
    SLICE_X72Y164        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.022     0.706 r  design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr[2]_i_1__0/O
                         net (fo=3, routed)           0.056     0.762    design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr[2]_i_1__0_n_0
    SLICE_X72Y164        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.247     0.619    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.324 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.490    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.675     1.184    design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/clk
    SLICE_X72Y164        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr_reg[1]/C

Slack:                    inf
  Source:                 write_enables
                            (input port)
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.185ns (24.316%)  route 0.577ns (75.684%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.675ns (routing 0.108ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC18                                              0.000     0.000 r  write_enables (IN)
                         net (fo=0)                   0.000     0.000    write_enables_IBUF_inst/I
    AC18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.163     0.163 r  write_enables_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.163    write_enables_IBUF_inst/OUT
    AC18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.163 r  write_enables_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          0.521     0.684    design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_en1_w
    SLICE_X72Y164        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.022     0.706 r  design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr[2]_i_1__0/O
                         net (fo=3, routed)           0.056     0.762    design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr[2]_i_1__0_n_0
    SLICE_X72Y164        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.247     0.619    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.324 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.490    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.675     1.184    design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/clk
    SLICE_X72Y164        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr_reg[2]/C

Slack:                    inf
  Source:                 read_enables
                            (input port)
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/out_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.188ns (24.164%)  route 0.589ns (75.836%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.682ns (routing 0.108ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  read_enables (IN)
                         net (fo=0)                   0.000     0.000    read_enables_IBUF_inst/I
    AA20                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.174     0.174 r  read_enables_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.174    read_enables_IBUF_inst/OUT
    AA20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.174 r  read_enables_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.525     0.698    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/r_en1_i
    SLICE_X71Y165        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.014     0.712 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/out_ofmap_reg_i_1__1/O
                         net (fo=20, routed)          0.065     0.777    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/E[0]
    SLICE_X71Y165        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/out_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.247     0.619    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.324 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.490    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.682     1.192    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/clk
    SLICE_X71Y165        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/out_data_reg[13]/C

Slack:                    inf
  Source:                 read_enables
                            (input port)
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/out_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.188ns (24.164%)  route 0.589ns (75.836%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.682ns (routing 0.108ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  read_enables (IN)
                         net (fo=0)                   0.000     0.000    read_enables_IBUF_inst/I
    AA20                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.174     0.174 r  read_enables_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.174    read_enables_IBUF_inst/OUT
    AA20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.174 r  read_enables_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.525     0.698    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/r_en1_i
    SLICE_X71Y165        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.014     0.712 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/out_ofmap_reg_i_1__1/O
                         net (fo=20, routed)          0.065     0.777    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/E[0]
    SLICE_X71Y165        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/out_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.247     0.619    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.324 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.490    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.682     1.192    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/clk
    SLICE_X71Y165        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/out_data_reg[4]/C

Slack:                    inf
  Source:                 read_enables
                            (input port)
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/out_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.188ns (24.164%)  route 0.589ns (75.836%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.682ns (routing 0.108ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  read_enables (IN)
                         net (fo=0)                   0.000     0.000    read_enables_IBUF_inst/I
    AA20                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.174     0.174 r  read_enables_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.174    read_enables_IBUF_inst/OUT
    AA20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.174 r  read_enables_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.525     0.698    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/r_en1_i
    SLICE_X71Y165        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.014     0.712 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/out_ofmap_reg_i_1__1/O
                         net (fo=20, routed)          0.065     0.777    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/E[0]
    SLICE_X71Y165        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/out_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.247     0.619    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.324 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.490    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.682     1.192    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/clk
    SLICE_X71Y165        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/out_data_reg[5]/C

Slack:                    inf
  Source:                 read_enables
                            (input port)
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/out_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.188ns (24.164%)  route 0.589ns (75.836%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.682ns (routing 0.108ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  read_enables (IN)
                         net (fo=0)                   0.000     0.000    read_enables_IBUF_inst/I
    AA20                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.174     0.174 r  read_enables_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.174    read_enables_IBUF_inst/OUT
    AA20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.174 r  read_enables_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.525     0.698    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/r_en1_i
    SLICE_X71Y165        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.014     0.712 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/out_ofmap_reg_i_1__1/O
                         net (fo=20, routed)          0.065     0.777    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/E[0]
    SLICE_X71Y165        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/out_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.247     0.619    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.324 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.490    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.682     1.192    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/clk
    SLICE_X71Y165        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/out_data_reg[6]/C

Slack:                    inf
  Source:                 write_enables
                            (input port)
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.198ns (25.396%)  route 0.583ns (74.604%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.682ns (routing 0.108ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC18                                              0.000     0.000 r  write_enables (IN)
                         net (fo=0)                   0.000     0.000    write_enables_IBUF_inst/I
    AC18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.163     0.163 r  write_enables_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.163    write_enables_IBUF_inst/OUT
    AC18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.163 r  write_enables_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          0.494     0.657    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_en0_i
    SLICE_X72Y163        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     0.692 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr[2]_i_1__1/O
                         net (fo=3, routed)           0.089     0.781    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr[2]_i_1__1_n_0
    SLICE_X72Y163        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.247     0.619    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.324 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.490    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.682     1.192    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/clk
    SLICE_X72Y163        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr_reg[0]/C

Slack:                    inf
  Source:                 write_enables
                            (input port)
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.198ns (25.396%)  route 0.583ns (74.604%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.682ns (routing 0.108ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC18                                              0.000     0.000 r  write_enables (IN)
                         net (fo=0)                   0.000     0.000    write_enables_IBUF_inst/I
    AC18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.163     0.163 r  write_enables_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.163    write_enables_IBUF_inst/OUT
    AC18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.163 r  write_enables_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          0.494     0.657    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_en0_i
    SLICE_X72Y163        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     0.692 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr[2]_i_1__1/O
                         net (fo=3, routed)           0.089     0.781    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr[2]_i_1__1_n_0
    SLICE_X72Y163        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.247     0.619    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.324 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.490    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.682     1.192    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/clk
    SLICE_X72Y163        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr_reg[1]/C

Slack:                    inf
  Source:                 write_enables
                            (input port)
  Destination:            design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.198ns (25.396%)  route 0.583ns (74.604%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.682ns (routing 0.108ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC18                                              0.000     0.000 r  write_enables (IN)
                         net (fo=0)                   0.000     0.000    write_enables_IBUF_inst/I
    AC18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.163     0.163 r  write_enables_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.163    write_enables_IBUF_inst/OUT
    AC18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.163 r  write_enables_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          0.494     0.657    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_en0_i
    SLICE_X72Y163        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     0.692 r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr[2]_i_1__1/O
                         net (fo=3, routed)           0.089     0.781    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr[2]_i_1__1_n_0
    SLICE_X72Y163        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.247     0.619    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.324 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.490    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.509 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.682     1.192    design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/clk
    SLICE_X72Y163        FDRE                                         r  design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr_reg[2]/C





