{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494889870763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494889870763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 02:11:10 2017 " "Processing started: Tue May 16 02:11:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494889870763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889870763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multicore -c multicore " "Command: quartus_map --read_settings_files=on --write_settings_files=off multicore -c multicore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889870763 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1494889875183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/multicore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multicore/synthesis/multicore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multicore-rtl " "Found design unit 1: multicore-rtl" {  } { { "multicore/synthesis/multicore.vhd" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894660 ""} { "Info" "ISGN_ENTITY_NAME" "1 multicore " "Found entity 1: multicore" {  } { { "multicore/synthesis/multicore.vhd" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "multicore/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "multicore/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_irq_mapper_001 " "Found entity 1: multicore_irq_mapper_001" {  } { { "multicore/synthesis/submodules/multicore_irq_mapper_001.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_irq_mapper " "Found entity 1: multicore_irq_mapper" {  } { { "multicore/synthesis/submodules/multicore_irq_mapper.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0 " "Found entity 1: multicore_mm_interconnect_0" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: multicore_mm_interconnect_0_avalon_st_adapter_004" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_avalon_st_adapter " "Found entity 1: multicore_mm_interconnect_0_avalon_st_adapter" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "multicore/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "multicore/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "multicore/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894814 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "multicore/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_rsp_mux_004 " "Found entity 1: multicore_mm_interconnect_0_rsp_mux_004" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_004.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_rsp_mux_001 " "Found entity 1: multicore_mm_interconnect_0_rsp_mux_001" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_rsp_mux " "Found entity 1: multicore_mm_interconnect_0_rsp_mux" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_rsp_demux_004 " "Found entity 1: multicore_mm_interconnect_0_rsp_demux_004" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_rsp_demux_003 " "Found entity 1: multicore_mm_interconnect_0_rsp_demux_003" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_rsp_demux_002 " "Found entity 1: multicore_mm_interconnect_0_rsp_demux_002" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_rsp_demux " "Found entity 1: multicore_mm_interconnect_0_rsp_demux" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_cmd_mux_004 " "Found entity 1: multicore_mm_interconnect_0_cmd_mux_004" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_cmd_mux_003 " "Found entity 1: multicore_mm_interconnect_0_cmd_mux_003" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_cmd_mux_002 " "Found entity 1: multicore_mm_interconnect_0_cmd_mux_002" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_cmd_mux " "Found entity 1: multicore_mm_interconnect_0_cmd_mux" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_cmd_demux_004 " "Found entity 1: multicore_mm_interconnect_0_cmd_demux_004" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_004.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_cmd_demux_001 " "Found entity 1: multicore_mm_interconnect_0_cmd_demux_001" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_cmd_demux " "Found entity 1: multicore_mm_interconnect_0_cmd_demux" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894861 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894861 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894861 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894861 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894861 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "multicore/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "multicore/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "multicore/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "multicore/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "multicore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "multicore/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "multicore/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "multicore/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894899 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "multicore/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "multicore/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_022.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_022.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_022.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_022.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_022_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_022_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894914 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_022 " "Found entity 2: multicore_mm_interconnect_0_router_022" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_021.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_021.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_021.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_021.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_021_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_021_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894914 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_021 " "Found entity 2: multicore_mm_interconnect_0_router_021" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_020.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_020.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_020.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_020.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_020_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_020_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894914 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_020 " "Found entity 2: multicore_mm_interconnect_0_router_020" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_019.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_019.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_019.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_019.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_019_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_019_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894914 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_019 " "Found entity 2: multicore_mm_interconnect_0_router_019" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_018.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_018.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_018.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_018.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_018_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_018_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894914 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_018 " "Found entity 2: multicore_mm_interconnect_0_router_018" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_017.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_017.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_017.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_017.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_017_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_017_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894930 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_017 " "Found entity 2: multicore_mm_interconnect_0_router_017" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_016.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_016.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_016.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_016.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_016_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_016_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894930 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_016 " "Found entity 2: multicore_mm_interconnect_0_router_016" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_013_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_013_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894930 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_013 " "Found entity 2: multicore_mm_interconnect_0_router_013" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_012_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_012_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894930 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_012 " "Found entity 2: multicore_mm_interconnect_0_router_012" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_011_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_011_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894930 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_011 " "Found entity 2: multicore_mm_interconnect_0_router_011" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_010_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_010_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894945 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_010 " "Found entity 2: multicore_mm_interconnect_0_router_010" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_008_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_008_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894945 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_008 " "Found entity 2: multicore_mm_interconnect_0_router_008" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_007_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_007_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894945 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_007 " "Found entity 2: multicore_mm_interconnect_0_router_007" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_006_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_006_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894945 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_006 " "Found entity 2: multicore_mm_interconnect_0_router_006" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_005_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_005_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894945 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_005 " "Found entity 2: multicore_mm_interconnect_0_router_005" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_004_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_004_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894961 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_004 " "Found entity 2: multicore_mm_interconnect_0_router_004" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_003_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_003_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894961 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_003 " "Found entity 2: multicore_mm_interconnect_0_router_003" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_002_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_002_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894961 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_002 " "Found entity 2: multicore_mm_interconnect_0_router_002" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_001_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_001_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894961 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_001 " "Found entity 2: multicore_mm_interconnect_0_router_001" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494889894961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894961 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router " "Found entity 2: multicore_mm_interconnect_0_router" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "multicore/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "multicore/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "multicore/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "multicore/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_timer1.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_timer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_timer1 " "Found entity 1: multicore_timer1" {  } { { "multicore/synthesis/submodules/multicore_timer1.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_timer1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_sysid " "Found entity 1: multicore_sysid" {  } { { "multicore/synthesis/submodules/multicore_sysid.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_sdram_controller_input_efifo_module " "Found entity 1: multicore_sdram_controller_input_efifo_module" {  } { { "multicore/synthesis/submodules/multicore_sdram_controller.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894997 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_sdram_controller " "Found entity 2: multicore_sdram_controller" {  } { { "multicore/synthesis/submodules/multicore_sdram_controller.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_sdram_controller.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_pll " "Found entity 1: multicore_pll" {  } { { "multicore/synthesis/submodules/multicore_pll.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_performance_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_performance_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_performance_counter " "Found entity 1: multicore_performance_counter" {  } { { "multicore/synthesis/submodules/multicore_performance_counter.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_performance_counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_onchip_memory2_0 " "Found entity 1: multicore_onchip_memory2_0" {  } { { "multicore/synthesis/submodules/multicore_onchip_memory2_0.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mutex.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mutex.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mutex " "Found entity 1: multicore_mutex" {  } { { "multicore/synthesis/submodules/multicore_mutex.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mutex.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file multicore/synthesis/submodules/multicore_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_jtag_uart_sim_scfifo_w " "Found entity 1: multicore_jtag_uart_sim_scfifo_w" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894999 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_jtag_uart_scfifo_w " "Found entity 2: multicore_jtag_uart_scfifo_w" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894999 ""} { "Info" "ISGN_ENTITY_NAME" "3 multicore_jtag_uart_sim_scfifo_r " "Found entity 3: multicore_jtag_uart_sim_scfifo_r" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894999 ""} { "Info" "ISGN_ENTITY_NAME" "4 multicore_jtag_uart_scfifo_r " "Found entity 4: multicore_jtag_uart_scfifo_r" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894999 ""} { "Info" "ISGN_ENTITY_NAME" "5 multicore_jtag_uart " "Found entity 5: multicore_jtag_uart" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889894999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889894999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_4.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_4 " "Found entity 1: multicore_cpu_4" {  } { { "multicore/synthesis/submodules/multicore_cpu_4.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889895015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889895015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_4_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file multicore/synthesis/submodules/multicore_cpu_4_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_4_cpu_ic_data_module " "Found entity 1: multicore_cpu_4_cpu_ic_data_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_cpu_4_cpu_ic_tag_module " "Found entity 2: multicore_cpu_4_cpu_ic_tag_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "3 multicore_cpu_4_cpu_bht_module " "Found entity 3: multicore_cpu_4_cpu_bht_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "4 multicore_cpu_4_cpu_register_bank_a_module " "Found entity 4: multicore_cpu_4_cpu_register_bank_a_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "5 multicore_cpu_4_cpu_register_bank_b_module " "Found entity 5: multicore_cpu_4_cpu_register_bank_b_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "6 multicore_cpu_4_cpu_dc_tag_module " "Found entity 6: multicore_cpu_4_cpu_dc_tag_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "7 multicore_cpu_4_cpu_dc_data_module " "Found entity 7: multicore_cpu_4_cpu_dc_data_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "8 multicore_cpu_4_cpu_dc_victim_module " "Found entity 8: multicore_cpu_4_cpu_dc_victim_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "9 multicore_cpu_4_cpu_nios2_oci_debug " "Found entity 9: multicore_cpu_4_cpu_nios2_oci_debug" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "10 multicore_cpu_4_cpu_nios2_oci_break " "Found entity 10: multicore_cpu_4_cpu_nios2_oci_break" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "11 multicore_cpu_4_cpu_nios2_oci_xbrk " "Found entity 11: multicore_cpu_4_cpu_nios2_oci_xbrk" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "12 multicore_cpu_4_cpu_nios2_oci_dbrk " "Found entity 12: multicore_cpu_4_cpu_nios2_oci_dbrk" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "13 multicore_cpu_4_cpu_nios2_oci_itrace " "Found entity 13: multicore_cpu_4_cpu_nios2_oci_itrace" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "14 multicore_cpu_4_cpu_nios2_oci_td_mode " "Found entity 14: multicore_cpu_4_cpu_nios2_oci_td_mode" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 1803 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "15 multicore_cpu_4_cpu_nios2_oci_dtrace " "Found entity 15: multicore_cpu_4_cpu_nios2_oci_dtrace" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 1870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "16 multicore_cpu_4_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: multicore_cpu_4_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "17 multicore_cpu_4_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: multicore_cpu_4_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 2022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "18 multicore_cpu_4_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: multicore_cpu_4_cpu_nios2_oci_fifo_cnt_inc" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 2064 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "19 multicore_cpu_4_cpu_nios2_oci_fifo " "Found entity 19: multicore_cpu_4_cpu_nios2_oci_fifo" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 2110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "20 multicore_cpu_4_cpu_nios2_oci_pib " "Found entity 20: multicore_cpu_4_cpu_nios2_oci_pib" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 2595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "21 multicore_cpu_4_cpu_nios2_oci_im " "Found entity 21: multicore_cpu_4_cpu_nios2_oci_im" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 2617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "22 multicore_cpu_4_cpu_nios2_performance_monitors " "Found entity 22: multicore_cpu_4_cpu_nios2_performance_monitors" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 2686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "23 multicore_cpu_4_cpu_nios2_avalon_reg " "Found entity 23: multicore_cpu_4_cpu_nios2_avalon_reg" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 2702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "24 multicore_cpu_4_cpu_ociram_sp_ram_module " "Found entity 24: multicore_cpu_4_cpu_ociram_sp_ram_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "25 multicore_cpu_4_cpu_nios2_ocimem " "Found entity 25: multicore_cpu_4_cpu_nios2_ocimem" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "26 multicore_cpu_4_cpu_nios2_oci " "Found entity 26: multicore_cpu_4_cpu_nios2_oci" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 3035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""} { "Info" "ISGN_ENTITY_NAME" "27 multicore_cpu_4_cpu " "Found entity 27: multicore_cpu_4_cpu" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 3580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889896265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_4_cpu_debug_slave_sysclk " "Found entity 1: multicore_cpu_4_cpu_debug_slave_sysclk" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889896265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_4_cpu_debug_slave_tck " "Found entity 1: multicore_cpu_4_cpu_debug_slave_tck" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_tck.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889896280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_4_cpu_debug_slave_wrapper " "Found entity 1: multicore_cpu_4_cpu_debug_slave_wrapper" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889896280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_4_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_4_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_4_cpu_mult_cell " "Found entity 1: multicore_cpu_4_cpu_mult_cell" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu_mult_cell.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889896280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_4_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_4_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_4_cpu_test_bench " "Found entity 1: multicore_cpu_4_cpu_test_bench" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu_test_bench.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889896280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_3.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_3 " "Found entity 1: multicore_cpu_3" {  } { { "multicore/synthesis/submodules/multicore_cpu_3.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889896280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889896280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_3_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file multicore/synthesis/submodules/multicore_cpu_3_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_3_cpu_ic_data_module " "Found entity 1: multicore_cpu_3_cpu_ic_data_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_cpu_3_cpu_ic_tag_module " "Found entity 2: multicore_cpu_3_cpu_ic_tag_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "3 multicore_cpu_3_cpu_bht_module " "Found entity 3: multicore_cpu_3_cpu_bht_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "4 multicore_cpu_3_cpu_register_bank_a_module " "Found entity 4: multicore_cpu_3_cpu_register_bank_a_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "5 multicore_cpu_3_cpu_register_bank_b_module " "Found entity 5: multicore_cpu_3_cpu_register_bank_b_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "6 multicore_cpu_3_cpu_dc_tag_module " "Found entity 6: multicore_cpu_3_cpu_dc_tag_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "7 multicore_cpu_3_cpu_dc_data_module " "Found entity 7: multicore_cpu_3_cpu_dc_data_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "8 multicore_cpu_3_cpu_dc_victim_module " "Found entity 8: multicore_cpu_3_cpu_dc_victim_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "9 multicore_cpu_3_cpu_nios2_oci_debug " "Found entity 9: multicore_cpu_3_cpu_nios2_oci_debug" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "10 multicore_cpu_3_cpu_nios2_oci_break " "Found entity 10: multicore_cpu_3_cpu_nios2_oci_break" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "11 multicore_cpu_3_cpu_nios2_oci_xbrk " "Found entity 11: multicore_cpu_3_cpu_nios2_oci_xbrk" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "12 multicore_cpu_3_cpu_nios2_oci_dbrk " "Found entity 12: multicore_cpu_3_cpu_nios2_oci_dbrk" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "13 multicore_cpu_3_cpu_nios2_oci_itrace " "Found entity 13: multicore_cpu_3_cpu_nios2_oci_itrace" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "14 multicore_cpu_3_cpu_nios2_oci_td_mode " "Found entity 14: multicore_cpu_3_cpu_nios2_oci_td_mode" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 1803 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "15 multicore_cpu_3_cpu_nios2_oci_dtrace " "Found entity 15: multicore_cpu_3_cpu_nios2_oci_dtrace" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 1870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "16 multicore_cpu_3_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: multicore_cpu_3_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "17 multicore_cpu_3_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: multicore_cpu_3_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 2022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "18 multicore_cpu_3_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: multicore_cpu_3_cpu_nios2_oci_fifo_cnt_inc" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 2064 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "19 multicore_cpu_3_cpu_nios2_oci_fifo " "Found entity 19: multicore_cpu_3_cpu_nios2_oci_fifo" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 2110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "20 multicore_cpu_3_cpu_nios2_oci_pib " "Found entity 20: multicore_cpu_3_cpu_nios2_oci_pib" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 2595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "21 multicore_cpu_3_cpu_nios2_oci_im " "Found entity 21: multicore_cpu_3_cpu_nios2_oci_im" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 2617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "22 multicore_cpu_3_cpu_nios2_performance_monitors " "Found entity 22: multicore_cpu_3_cpu_nios2_performance_monitors" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 2686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "23 multicore_cpu_3_cpu_nios2_avalon_reg " "Found entity 23: multicore_cpu_3_cpu_nios2_avalon_reg" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 2702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "24 multicore_cpu_3_cpu_ociram_sp_ram_module " "Found entity 24: multicore_cpu_3_cpu_ociram_sp_ram_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "25 multicore_cpu_3_cpu_nios2_ocimem " "Found entity 25: multicore_cpu_3_cpu_nios2_ocimem" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "26 multicore_cpu_3_cpu_nios2_oci " "Found entity 26: multicore_cpu_3_cpu_nios2_oci" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 3035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""} { "Info" "ISGN_ENTITY_NAME" "27 multicore_cpu_3_cpu " "Found entity 27: multicore_cpu_3_cpu" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 3580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889897536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_3_cpu_debug_slave_sysclk " "Found entity 1: multicore_cpu_3_cpu_debug_slave_sysclk" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889897536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_3_cpu_debug_slave_tck " "Found entity 1: multicore_cpu_3_cpu_debug_slave_tck" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_tck.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889897536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_3_cpu_debug_slave_wrapper " "Found entity 1: multicore_cpu_3_cpu_debug_slave_wrapper" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889897536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_3_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_3_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_3_cpu_mult_cell " "Found entity 1: multicore_cpu_3_cpu_mult_cell" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu_mult_cell.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889897552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_3_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_3_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_3_cpu_test_bench " "Found entity 1: multicore_cpu_3_cpu_test_bench" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu_test_bench.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889897552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_2.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_2 " "Found entity 1: multicore_cpu_2" {  } { { "multicore/synthesis/submodules/multicore_cpu_2.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889897552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889897552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file multicore/synthesis/submodules/multicore_cpu_2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_2_cpu_ic_data_module " "Found entity 1: multicore_cpu_2_cpu_ic_data_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_cpu_2_cpu_ic_tag_module " "Found entity 2: multicore_cpu_2_cpu_ic_tag_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "3 multicore_cpu_2_cpu_bht_module " "Found entity 3: multicore_cpu_2_cpu_bht_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "4 multicore_cpu_2_cpu_register_bank_a_module " "Found entity 4: multicore_cpu_2_cpu_register_bank_a_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "5 multicore_cpu_2_cpu_register_bank_b_module " "Found entity 5: multicore_cpu_2_cpu_register_bank_b_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "6 multicore_cpu_2_cpu_dc_tag_module " "Found entity 6: multicore_cpu_2_cpu_dc_tag_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "7 multicore_cpu_2_cpu_dc_data_module " "Found entity 7: multicore_cpu_2_cpu_dc_data_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "8 multicore_cpu_2_cpu_dc_victim_module " "Found entity 8: multicore_cpu_2_cpu_dc_victim_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "9 multicore_cpu_2_cpu_nios2_oci_debug " "Found entity 9: multicore_cpu_2_cpu_nios2_oci_debug" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "10 multicore_cpu_2_cpu_nios2_oci_break " "Found entity 10: multicore_cpu_2_cpu_nios2_oci_break" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "11 multicore_cpu_2_cpu_nios2_oci_xbrk " "Found entity 11: multicore_cpu_2_cpu_nios2_oci_xbrk" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "12 multicore_cpu_2_cpu_nios2_oci_dbrk " "Found entity 12: multicore_cpu_2_cpu_nios2_oci_dbrk" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "13 multicore_cpu_2_cpu_nios2_oci_itrace " "Found entity 13: multicore_cpu_2_cpu_nios2_oci_itrace" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "14 multicore_cpu_2_cpu_nios2_oci_td_mode " "Found entity 14: multicore_cpu_2_cpu_nios2_oci_td_mode" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 1803 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "15 multicore_cpu_2_cpu_nios2_oci_dtrace " "Found entity 15: multicore_cpu_2_cpu_nios2_oci_dtrace" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 1870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "16 multicore_cpu_2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: multicore_cpu_2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "17 multicore_cpu_2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: multicore_cpu_2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 2022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "18 multicore_cpu_2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: multicore_cpu_2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 2064 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "19 multicore_cpu_2_cpu_nios2_oci_fifo " "Found entity 19: multicore_cpu_2_cpu_nios2_oci_fifo" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 2110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "20 multicore_cpu_2_cpu_nios2_oci_pib " "Found entity 20: multicore_cpu_2_cpu_nios2_oci_pib" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 2595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "21 multicore_cpu_2_cpu_nios2_oci_im " "Found entity 21: multicore_cpu_2_cpu_nios2_oci_im" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 2617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "22 multicore_cpu_2_cpu_nios2_performance_monitors " "Found entity 22: multicore_cpu_2_cpu_nios2_performance_monitors" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 2686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "23 multicore_cpu_2_cpu_nios2_avalon_reg " "Found entity 23: multicore_cpu_2_cpu_nios2_avalon_reg" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 2702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "24 multicore_cpu_2_cpu_ociram_sp_ram_module " "Found entity 24: multicore_cpu_2_cpu_ociram_sp_ram_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "25 multicore_cpu_2_cpu_nios2_ocimem " "Found entity 25: multicore_cpu_2_cpu_nios2_ocimem" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "26 multicore_cpu_2_cpu_nios2_oci " "Found entity 26: multicore_cpu_2_cpu_nios2_oci" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 3035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""} { "Info" "ISGN_ENTITY_NAME" "27 multicore_cpu_2_cpu " "Found entity 27: multicore_cpu_2_cpu" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 3580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889898817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_2_cpu_debug_slave_sysclk " "Found entity 1: multicore_cpu_2_cpu_debug_slave_sysclk" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889898821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_2_cpu_debug_slave_tck " "Found entity 1: multicore_cpu_2_cpu_debug_slave_tck" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_tck.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889898824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_2_cpu_debug_slave_wrapper " "Found entity 1: multicore_cpu_2_cpu_debug_slave_wrapper" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889898827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_2_cpu_mult_cell " "Found entity 1: multicore_cpu_2_cpu_mult_cell" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu_mult_cell.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889898830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_2_cpu_test_bench " "Found entity 1: multicore_cpu_2_cpu_test_bench" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu_test_bench.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889898834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_1.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_1 " "Found entity 1: multicore_cpu_1" {  } { { "multicore/synthesis/submodules/multicore_cpu_1.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889898837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889898837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_1_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file multicore/synthesis/submodules/multicore_cpu_1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_1_cpu_ic_data_module " "Found entity 1: multicore_cpu_1_cpu_ic_data_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_cpu_1_cpu_ic_tag_module " "Found entity 2: multicore_cpu_1_cpu_ic_tag_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "3 multicore_cpu_1_cpu_bht_module " "Found entity 3: multicore_cpu_1_cpu_bht_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "4 multicore_cpu_1_cpu_register_bank_a_module " "Found entity 4: multicore_cpu_1_cpu_register_bank_a_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "5 multicore_cpu_1_cpu_register_bank_b_module " "Found entity 5: multicore_cpu_1_cpu_register_bank_b_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "6 multicore_cpu_1_cpu_dc_tag_module " "Found entity 6: multicore_cpu_1_cpu_dc_tag_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "7 multicore_cpu_1_cpu_dc_data_module " "Found entity 7: multicore_cpu_1_cpu_dc_data_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "8 multicore_cpu_1_cpu_dc_victim_module " "Found entity 8: multicore_cpu_1_cpu_dc_victim_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "9 multicore_cpu_1_cpu_nios2_oci_debug " "Found entity 9: multicore_cpu_1_cpu_nios2_oci_debug" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "10 multicore_cpu_1_cpu_nios2_oci_break " "Found entity 10: multicore_cpu_1_cpu_nios2_oci_break" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "11 multicore_cpu_1_cpu_nios2_oci_xbrk " "Found entity 11: multicore_cpu_1_cpu_nios2_oci_xbrk" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "12 multicore_cpu_1_cpu_nios2_oci_dbrk " "Found entity 12: multicore_cpu_1_cpu_nios2_oci_dbrk" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "13 multicore_cpu_1_cpu_nios2_oci_itrace " "Found entity 13: multicore_cpu_1_cpu_nios2_oci_itrace" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "14 multicore_cpu_1_cpu_nios2_oci_td_mode " "Found entity 14: multicore_cpu_1_cpu_nios2_oci_td_mode" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 1803 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "15 multicore_cpu_1_cpu_nios2_oci_dtrace " "Found entity 15: multicore_cpu_1_cpu_nios2_oci_dtrace" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 1870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "16 multicore_cpu_1_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: multicore_cpu_1_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "17 multicore_cpu_1_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: multicore_cpu_1_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 2022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "18 multicore_cpu_1_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: multicore_cpu_1_cpu_nios2_oci_fifo_cnt_inc" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 2064 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "19 multicore_cpu_1_cpu_nios2_oci_fifo " "Found entity 19: multicore_cpu_1_cpu_nios2_oci_fifo" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 2110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "20 multicore_cpu_1_cpu_nios2_oci_pib " "Found entity 20: multicore_cpu_1_cpu_nios2_oci_pib" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 2595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "21 multicore_cpu_1_cpu_nios2_oci_im " "Found entity 21: multicore_cpu_1_cpu_nios2_oci_im" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 2617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "22 multicore_cpu_1_cpu_nios2_performance_monitors " "Found entity 22: multicore_cpu_1_cpu_nios2_performance_monitors" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 2686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "23 multicore_cpu_1_cpu_nios2_avalon_reg " "Found entity 23: multicore_cpu_1_cpu_nios2_avalon_reg" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 2702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "24 multicore_cpu_1_cpu_ociram_sp_ram_module " "Found entity 24: multicore_cpu_1_cpu_ociram_sp_ram_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "25 multicore_cpu_1_cpu_nios2_ocimem " "Found entity 25: multicore_cpu_1_cpu_nios2_ocimem" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "26 multicore_cpu_1_cpu_nios2_oci " "Found entity 26: multicore_cpu_1_cpu_nios2_oci" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 3035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""} { "Info" "ISGN_ENTITY_NAME" "27 multicore_cpu_1_cpu " "Found entity 27: multicore_cpu_1_cpu" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 3580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889900079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_1_cpu_debug_slave_sysclk " "Found entity 1: multicore_cpu_1_cpu_debug_slave_sysclk" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889900079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_1_cpu_debug_slave_tck " "Found entity 1: multicore_cpu_1_cpu_debug_slave_tck" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_tck.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889900095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_1_cpu_debug_slave_wrapper " "Found entity 1: multicore_cpu_1_cpu_debug_slave_wrapper" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889900095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_1_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_1_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_1_cpu_mult_cell " "Found entity 1: multicore_cpu_1_cpu_mult_cell" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu_mult_cell.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889900095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_1_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_1_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_1_cpu_test_bench " "Found entity 1: multicore_cpu_1_cpu_test_bench" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu_test_bench.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889900095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multicore/block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "multicore/Block1.bdf" "" { Schematic "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889900126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889900126 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "multicore_sdram_controller.v(316) " "Verilog HDL or VHDL warning at multicore_sdram_controller.v(316): conditional expression evaluates to a constant" {  } { { "multicore/synthesis/submodules/multicore_sdram_controller.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_sdram_controller.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1494889900211 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "multicore_sdram_controller.v(326) " "Verilog HDL or VHDL warning at multicore_sdram_controller.v(326): conditional expression evaluates to a constant" {  } { { "multicore/synthesis/submodules/multicore_sdram_controller.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_sdram_controller.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1494889900226 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "multicore_sdram_controller.v(336) " "Verilog HDL or VHDL warning at multicore_sdram_controller.v(336): conditional expression evaluates to a constant" {  } { { "multicore/synthesis/submodules/multicore_sdram_controller.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_sdram_controller.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1494889900226 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "multicore_sdram_controller.v(680) " "Verilog HDL or VHDL warning at multicore_sdram_controller.v(680): conditional expression evaluates to a constant" {  } { { "multicore/synthesis/submodules/multicore_sdram_controller.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_sdram_controller.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1494889900226 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multicore " "Elaborating entity \"multicore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1494889901156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1 multicore_cpu_1:cpu_1 " "Elaborating entity \"multicore_cpu_1\" for hierarchy \"multicore_cpu_1:cpu_1\"" {  } { { "multicore/synthesis/multicore.vhd" "cpu_1" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889901734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu " "Elaborating entity \"multicore_cpu_1_cpu\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1.v" "cpu" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889901818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_test_bench multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_test_bench:the_multicore_cpu_1_cpu_test_bench " "Elaborating entity \"multicore_cpu_1_cpu_test_bench\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_test_bench:the_multicore_cpu_1_cpu_test_bench\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_multicore_cpu_1_cpu_test_bench" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 6167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889902591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_ic_data_module multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_ic_data_module:multicore_cpu_1_cpu_ic_data " "Elaborating entity \"multicore_cpu_1_cpu_ic_data_module\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_ic_data_module:multicore_cpu_1_cpu_ic_data\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "multicore_cpu_1_cpu_ic_data" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 7169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889902637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_ic_data_module:multicore_cpu_1_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_ic_data_module:multicore_cpu_1_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_altsyncram" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889903595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cqj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cqj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cqj1 " "Found entity 1: altsyncram_cqj1" {  } { { "db/altsyncram_cqj1.tdf" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_cqj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889903972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889903972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cqj1 multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_ic_data_module:multicore_cpu_1_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cqj1:auto_generated " "Elaborating entity \"altsyncram_cqj1\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_ic_data_module:multicore_cpu_1_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cqj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889903972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_ic_tag_module multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_ic_tag_module:multicore_cpu_1_cpu_ic_tag " "Elaborating entity \"multicore_cpu_1_cpu_ic_tag_module\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_ic_tag_module:multicore_cpu_1_cpu_ic_tag\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "multicore_cpu_1_cpu_ic_tag" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 7235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889904172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_ic_tag_module:multicore_cpu_1_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_ic_tag_module:multicore_cpu_1_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_altsyncram" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889904219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tgj1 " "Found entity 1: altsyncram_tgj1" {  } { { "db/altsyncram_tgj1.tdf" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_tgj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889904303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889904303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tgj1 multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_ic_tag_module:multicore_cpu_1_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated " "Elaborating entity \"altsyncram_tgj1\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_ic_tag_module:multicore_cpu_1_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889904319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_bht_module multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_bht_module:multicore_cpu_1_cpu_bht " "Elaborating entity \"multicore_cpu_1_cpu_bht_module\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_bht_module:multicore_cpu_1_cpu_bht\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "multicore_cpu_1_cpu_bht" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 7433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889904372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_bht_module:multicore_cpu_1_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_bht_module:multicore_cpu_1_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_altsyncram" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889904403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_pdj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889904504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889904504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_bht_module:multicore_cpu_1_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_bht_module:multicore_cpu_1_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889904504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_register_bank_a_module multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_register_bank_a_module:multicore_cpu_1_cpu_register_bank_a " "Elaborating entity \"multicore_cpu_1_cpu_register_bank_a_module\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_register_bank_a_module:multicore_cpu_1_cpu_register_bank_a\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "multicore_cpu_1_cpu_register_bank_a" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 8373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889904535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_register_bank_a_module:multicore_cpu_1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_register_bank_a_module:multicore_cpu_1_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_altsyncram" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889904573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_voi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889904673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889904673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_register_bank_a_module:multicore_cpu_1_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_register_bank_a_module:multicore_cpu_1_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889904673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_register_bank_b_module multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_register_bank_b_module:multicore_cpu_1_cpu_register_bank_b " "Elaborating entity \"multicore_cpu_1_cpu_register_bank_b_module\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_register_bank_b_module:multicore_cpu_1_cpu_register_bank_b\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "multicore_cpu_1_cpu_register_bank_b" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 8391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889904720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_mult_cell multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell " "Elaborating entity \"multicore_cpu_1_cpu_mult_cell\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_multicore_cpu_1_cpu_mult_cell" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 9028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889904751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_mult_cell.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889904869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_20u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_20u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_20u2 " "Found entity 1: altera_mult_add_20u2" {  } { { "db/altera_mult_add_20u2.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altera_mult_add_20u2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889904974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889904974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_20u2 multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated " "Elaborating entity \"altera_mult_add_20u2\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889905005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_20u2.v" "altera_mult_add_rtl1" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altera_mult_add_20u2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889905090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889905174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889905190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889905205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889905237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889905306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889905337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889905368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889905390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889905421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889905437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889905475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889905686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889905813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889905835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889905851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889905882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889905929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889905951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu_mult_cell.v" "the_altmult_add_p2" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_mult_cell.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889906014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_iau2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_iau2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_iau2 " "Found entity 1: altera_mult_add_iau2" {  } { { "db/altera_mult_add_iau2.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altera_mult_add_iau2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889906098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889906098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_iau2 multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated " "Elaborating entity \"altera_mult_add_iau2\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889906114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_iau2.v" "altera_mult_add_rtl1" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altera_mult_add_iau2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889906199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\"" {  } { { "altera_mult_add_rtl.v" "datab_split" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889906368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889906415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889906452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889906484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889906515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889906553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889906584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889906816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_b_ext_block_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889906873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3 " "Elaborating entity \"altera_mult_add\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu_mult_cell.v" "the_altmult_add_p3" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_mult_cell.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889906989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_hau2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_hau2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_hau2 " "Found entity 1: altera_mult_add_hau2" {  } { { "db/altera_mult_add_hau2.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altera_mult_add_hau2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889907073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889907073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_hau2 multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated " "Elaborating entity \"altera_mult_add_hau2\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889907073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_hau2.v" "altera_mult_add_rtl1" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altera_mult_add_hau2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889907105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889907374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889907405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889907421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889907458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889907621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4 " "Elaborating entity \"altera_mult_add\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu_mult_cell.v" "the_altmult_add_p4" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_mult_cell.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889907775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_1lu2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_1lu2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_1lu2 " "Found entity 1: altera_mult_add_1lu2" {  } { { "db/altera_mult_add_1lu2.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altera_mult_add_1lu2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889907860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889907860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_1lu2 multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated " "Elaborating entity \"altera_mult_add_1lu2\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889907875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_1lu2.v" "altera_mult_add_rtl1" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altera_mult_add_1lu2.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889907906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889908160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889908423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_dc_tag_module multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_dc_tag_module:multicore_cpu_1_cpu_dc_tag " "Elaborating entity \"multicore_cpu_1_cpu_dc_tag_module\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_dc_tag_module:multicore_cpu_1_cpu_dc_tag\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "multicore_cpu_1_cpu_dc_tag" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 9450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889908682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_dc_tag_module:multicore_cpu_1_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_dc_tag_module:multicore_cpu_1_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_altsyncram" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889908744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lsi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lsi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lsi1 " "Found entity 1: altsyncram_lsi1" {  } { { "db/altsyncram_lsi1.tdf" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_lsi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889908844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889908844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lsi1 multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_dc_tag_module:multicore_cpu_1_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lsi1:auto_generated " "Elaborating entity \"altsyncram_lsi1\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_dc_tag_module:multicore_cpu_1_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lsi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889908844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_dc_data_module multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_dc_data_module:multicore_cpu_1_cpu_dc_data " "Elaborating entity \"multicore_cpu_1_cpu_dc_data_module\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_dc_data_module:multicore_cpu_1_cpu_dc_data\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "multicore_cpu_1_cpu_dc_data" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 9516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889908898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_dc_data_module:multicore_cpu_1_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_dc_data_module:multicore_cpu_1_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_altsyncram" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889908962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ipl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ipl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ipl1 " "Found entity 1: altsyncram_ipl1" {  } { { "db/altsyncram_ipl1.tdf" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_ipl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889909067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889909067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ipl1 multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_dc_data_module:multicore_cpu_1_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_ipl1:auto_generated " "Elaborating entity \"altsyncram_ipl1\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_dc_data_module:multicore_cpu_1_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_ipl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889909067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_dc_victim_module multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_dc_victim_module:multicore_cpu_1_cpu_dc_victim " "Elaborating entity \"multicore_cpu_1_cpu_dc_victim_module\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_dc_victim_module:multicore_cpu_1_cpu_dc_victim\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "multicore_cpu_1_cpu_dc_victim" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 9628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889909130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_dc_victim_module:multicore_cpu_1_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_dc_victim_module:multicore_cpu_1_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_altsyncram" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889909199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_baj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889909299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889909299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_dc_victim_module:multicore_cpu_1_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_dc_victim_module:multicore_cpu_1_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889909299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_nios2_oci multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci " "Elaborating entity \"multicore_cpu_1_cpu_nios2_oci\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_multicore_cpu_1_cpu_nios2_oci" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 10407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889909346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_nios2_oci_debug multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_debug:the_multicore_cpu_1_cpu_nios2_oci_debug " "Elaborating entity \"multicore_cpu_1_cpu_nios2_oci_debug\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_debug:the_multicore_cpu_1_cpu_nios2_oci_debug\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_multicore_cpu_1_cpu_nios2_oci_debug" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889909415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_debug:the_multicore_cpu_1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_debug:the_multicore_cpu_1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889909468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_nios2_oci_break multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_break:the_multicore_cpu_1_cpu_nios2_oci_break " "Elaborating entity \"multicore_cpu_1_cpu_nios2_oci_break\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_break:the_multicore_cpu_1_cpu_nios2_oci_break\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_multicore_cpu_1_cpu_nios2_oci_break" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889909484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_nios2_oci_xbrk multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_xbrk:the_multicore_cpu_1_cpu_nios2_oci_xbrk " "Elaborating entity \"multicore_cpu_1_cpu_nios2_oci_xbrk\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_xbrk:the_multicore_cpu_1_cpu_nios2_oci_xbrk\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_multicore_cpu_1_cpu_nios2_oci_xbrk" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889909565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_nios2_oci_dbrk multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_dbrk:the_multicore_cpu_1_cpu_nios2_oci_dbrk " "Elaborating entity \"multicore_cpu_1_cpu_nios2_oci_dbrk\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_dbrk:the_multicore_cpu_1_cpu_nios2_oci_dbrk\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_multicore_cpu_1_cpu_nios2_oci_dbrk" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 3331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889909585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_nios2_oci_itrace multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_itrace:the_multicore_cpu_1_cpu_nios2_oci_itrace " "Elaborating entity \"multicore_cpu_1_cpu_nios2_oci_itrace\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_itrace:the_multicore_cpu_1_cpu_nios2_oci_itrace\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_multicore_cpu_1_cpu_nios2_oci_itrace" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 3370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889909616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_nios2_oci_dtrace multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_dtrace:the_multicore_cpu_1_cpu_nios2_oci_dtrace " "Elaborating entity \"multicore_cpu_1_cpu_nios2_oci_dtrace\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_dtrace:the_multicore_cpu_1_cpu_nios2_oci_dtrace\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_multicore_cpu_1_cpu_nios2_oci_dtrace" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 3385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889909716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_nios2_oci_td_mode multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_dtrace:the_multicore_cpu_1_cpu_nios2_oci_dtrace\|multicore_cpu_1_cpu_nios2_oci_td_mode:multicore_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"multicore_cpu_1_cpu_nios2_oci_td_mode\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_dtrace:the_multicore_cpu_1_cpu_nios2_oci_dtrace\|multicore_cpu_1_cpu_nios2_oci_td_mode:multicore_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "multicore_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889909769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_nios2_oci_fifo multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_fifo:the_multicore_cpu_1_cpu_nios2_oci_fifo " "Elaborating entity \"multicore_cpu_1_cpu_nios2_oci_fifo\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_fifo:the_multicore_cpu_1_cpu_nios2_oci_fifo\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_multicore_cpu_1_cpu_nios2_oci_fifo" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889909801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_nios2_oci_compute_input_tm_cnt multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_fifo:the_multicore_cpu_1_cpu_nios2_oci_fifo\|multicore_cpu_1_cpu_nios2_oci_compute_input_tm_cnt:the_multicore_cpu_1_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"multicore_cpu_1_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_fifo:the_multicore_cpu_1_cpu_nios2_oci_fifo\|multicore_cpu_1_cpu_nios2_oci_compute_input_tm_cnt:the_multicore_cpu_1_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_multicore_cpu_1_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889909901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_nios2_oci_fifo_wrptr_inc multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_fifo:the_multicore_cpu_1_cpu_nios2_oci_fifo\|multicore_cpu_1_cpu_nios2_oci_fifo_wrptr_inc:the_multicore_cpu_1_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"multicore_cpu_1_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_fifo:the_multicore_cpu_1_cpu_nios2_oci_fifo\|multicore_cpu_1_cpu_nios2_oci_fifo_wrptr_inc:the_multicore_cpu_1_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_multicore_cpu_1_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889909932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_nios2_oci_fifo_cnt_inc multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_fifo:the_multicore_cpu_1_cpu_nios2_oci_fifo\|multicore_cpu_1_cpu_nios2_oci_fifo_cnt_inc:the_multicore_cpu_1_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"multicore_cpu_1_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_fifo:the_multicore_cpu_1_cpu_nios2_oci_fifo\|multicore_cpu_1_cpu_nios2_oci_fifo_cnt_inc:the_multicore_cpu_1_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_multicore_cpu_1_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889909969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_nios2_oci_pib multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_pib:the_multicore_cpu_1_cpu_nios2_oci_pib " "Elaborating entity \"multicore_cpu_1_cpu_nios2_oci_pib\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_pib:the_multicore_cpu_1_cpu_nios2_oci_pib\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_multicore_cpu_1_cpu_nios2_oci_pib" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 3405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889910001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_nios2_oci_im multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_im:the_multicore_cpu_1_cpu_nios2_oci_im " "Elaborating entity \"multicore_cpu_1_cpu_nios2_oci_im\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_oci_im:the_multicore_cpu_1_cpu_nios2_oci_im\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_multicore_cpu_1_cpu_nios2_oci_im" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 3419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889910032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_nios2_avalon_reg multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg " "Elaborating entity \"multicore_cpu_1_cpu_nios2_avalon_reg\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_multicore_cpu_1_cpu_nios2_avalon_reg" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 3438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889910070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_nios2_ocimem multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem " "Elaborating entity \"multicore_cpu_1_cpu_nios2_ocimem\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_multicore_cpu_1_cpu_nios2_ocimem" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 3458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889910101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_ociram_sp_ram_module multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem\|multicore_cpu_1_cpu_ociram_sp_ram_module:multicore_cpu_1_cpu_ociram_sp_ram " "Elaborating entity \"multicore_cpu_1_cpu_ociram_sp_ram_module\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem\|multicore_cpu_1_cpu_ociram_sp_ram_module:multicore_cpu_1_cpu_ociram_sp_ram\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "multicore_cpu_1_cpu_ociram_sp_ram" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 3005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889910148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem\|multicore_cpu_1_cpu_ociram_sp_ram_module:multicore_cpu_1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem\|multicore_cpu_1_cpu_ociram_sp_ram_module:multicore_cpu_1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_altsyncram" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 2833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889910185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kg91 " "Found entity 1: altsyncram_kg91" {  } { { "db/altsyncram_kg91.tdf" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_kg91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889910285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889910285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kg91 multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem\|multicore_cpu_1_cpu_ociram_sp_ram_module:multicore_cpu_1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated " "Elaborating entity \"altsyncram_kg91\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem\|multicore_cpu_1_cpu_ociram_sp_ram_module:multicore_cpu_1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889910285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_debug_slave_wrapper multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper " "Elaborating entity \"multicore_cpu_1_cpu_debug_slave_wrapper\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_multicore_cpu_1_cpu_debug_slave_wrapper" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 3560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889910518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_debug_slave_tck multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper\|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck " "Elaborating entity \"multicore_cpu_1_cpu_debug_slave_tck\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper\|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_wrapper.v" "the_multicore_cpu_1_cpu_debug_slave_tck" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889910534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_1_cpu_debug_slave_sysclk multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper\|multicore_cpu_1_cpu_debug_slave_sysclk:the_multicore_cpu_1_cpu_debug_slave_sysclk " "Elaborating entity \"multicore_cpu_1_cpu_debug_slave_sysclk\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper\|multicore_cpu_1_cpu_debug_slave_sysclk:the_multicore_cpu_1_cpu_debug_slave_sysclk\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_wrapper.v" "the_multicore_cpu_1_cpu_debug_slave_sysclk" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889910604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multicore_cpu_1_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multicore_cpu_1_cpu_debug_slave_phy\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_wrapper.v" "multicore_cpu_1_cpu_debug_slave_phy" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889910651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multicore_cpu_1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multicore_cpu_1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889910672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multicore_cpu_1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multicore_cpu_1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889910788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multicore_cpu_1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"multicore_cpu_1:cpu_1\|multicore_cpu_1_cpu:cpu\|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci\|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multicore_cpu_1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889910920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2 multicore_cpu_2:cpu_2 " "Elaborating entity \"multicore_cpu_2\" for hierarchy \"multicore_cpu_2:cpu_2\"" {  } { { "multicore/synthesis/multicore.vhd" "cpu_2" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889910972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu " "Elaborating entity \"multicore_cpu_2_cpu\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2.v" "cpu" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889911004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_test_bench multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_test_bench:the_multicore_cpu_2_cpu_test_bench " "Elaborating entity \"multicore_cpu_2_cpu_test_bench\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_test_bench:the_multicore_cpu_2_cpu_test_bench\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "the_multicore_cpu_2_cpu_test_bench" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 6160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889911670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_ic_data_module multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_ic_data_module:multicore_cpu_2_cpu_ic_data " "Elaborating entity \"multicore_cpu_2_cpu_ic_data_module\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_ic_data_module:multicore_cpu_2_cpu_ic_data\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "multicore_cpu_2_cpu_ic_data" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 7162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889911721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_ic_tag_module multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_ic_tag_module:multicore_cpu_2_cpu_ic_tag " "Elaborating entity \"multicore_cpu_2_cpu_ic_tag_module\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_ic_tag_module:multicore_cpu_2_cpu_ic_tag\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "multicore_cpu_2_cpu_ic_tag" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 7228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889911771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_bht_module multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_bht_module:multicore_cpu_2_cpu_bht " "Elaborating entity \"multicore_cpu_2_cpu_bht_module\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_bht_module:multicore_cpu_2_cpu_bht\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "multicore_cpu_2_cpu_bht" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 7426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889911806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_register_bank_a_module multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_register_bank_a_module:multicore_cpu_2_cpu_register_bank_a " "Elaborating entity \"multicore_cpu_2_cpu_register_bank_a_module\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_register_bank_a_module:multicore_cpu_2_cpu_register_bank_a\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "multicore_cpu_2_cpu_register_bank_a" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 8366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889911853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_register_bank_b_module multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_register_bank_b_module:multicore_cpu_2_cpu_register_bank_b " "Elaborating entity \"multicore_cpu_2_cpu_register_bank_b_module\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_register_bank_b_module:multicore_cpu_2_cpu_register_bank_b\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "multicore_cpu_2_cpu_register_bank_b" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 8384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889911906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_mult_cell multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell " "Elaborating entity \"multicore_cpu_2_cpu_mult_cell\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "the_multicore_cpu_2_cpu_mult_cell" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 9021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889911937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_dc_tag_module multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_dc_tag_module:multicore_cpu_2_cpu_dc_tag " "Elaborating entity \"multicore_cpu_2_cpu_dc_tag_module\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_dc_tag_module:multicore_cpu_2_cpu_dc_tag\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "multicore_cpu_2_cpu_dc_tag" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 9443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889913679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_dc_data_module multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_dc_data_module:multicore_cpu_2_cpu_dc_data " "Elaborating entity \"multicore_cpu_2_cpu_dc_data_module\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_dc_data_module:multicore_cpu_2_cpu_dc_data\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "multicore_cpu_2_cpu_dc_data" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 9509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889913726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_dc_victim_module multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_dc_victim_module:multicore_cpu_2_cpu_dc_victim " "Elaborating entity \"multicore_cpu_2_cpu_dc_victim_module\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_dc_victim_module:multicore_cpu_2_cpu_dc_victim\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "multicore_cpu_2_cpu_dc_victim" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 9621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889913779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_nios2_oci multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci " "Elaborating entity \"multicore_cpu_2_cpu_nios2_oci\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "the_multicore_cpu_2_cpu_nios2_oci" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 10374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889913826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_nios2_oci_debug multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_debug:the_multicore_cpu_2_cpu_nios2_oci_debug " "Elaborating entity \"multicore_cpu_2_cpu_nios2_oci_debug\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_debug:the_multicore_cpu_2_cpu_nios2_oci_debug\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "the_multicore_cpu_2_cpu_nios2_oci_debug" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889913895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_nios2_oci_break multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_break:the_multicore_cpu_2_cpu_nios2_oci_break " "Elaborating entity \"multicore_cpu_2_cpu_nios2_oci_break\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_break:the_multicore_cpu_2_cpu_nios2_oci_break\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "the_multicore_cpu_2_cpu_nios2_oci_break" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889913926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_nios2_oci_xbrk multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_xbrk:the_multicore_cpu_2_cpu_nios2_oci_xbrk " "Elaborating entity \"multicore_cpu_2_cpu_nios2_oci_xbrk\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_xbrk:the_multicore_cpu_2_cpu_nios2_oci_xbrk\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "the_multicore_cpu_2_cpu_nios2_oci_xbrk" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889913980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_nios2_oci_dbrk multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_dbrk:the_multicore_cpu_2_cpu_nios2_oci_dbrk " "Elaborating entity \"multicore_cpu_2_cpu_nios2_oci_dbrk\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_dbrk:the_multicore_cpu_2_cpu_nios2_oci_dbrk\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "the_multicore_cpu_2_cpu_nios2_oci_dbrk" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 3331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889914011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_nios2_oci_itrace multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_itrace:the_multicore_cpu_2_cpu_nios2_oci_itrace " "Elaborating entity \"multicore_cpu_2_cpu_nios2_oci_itrace\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_itrace:the_multicore_cpu_2_cpu_nios2_oci_itrace\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "the_multicore_cpu_2_cpu_nios2_oci_itrace" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 3370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889914042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_nios2_oci_dtrace multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_dtrace:the_multicore_cpu_2_cpu_nios2_oci_dtrace " "Elaborating entity \"multicore_cpu_2_cpu_nios2_oci_dtrace\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_dtrace:the_multicore_cpu_2_cpu_nios2_oci_dtrace\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "the_multicore_cpu_2_cpu_nios2_oci_dtrace" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 3385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889914127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_nios2_oci_td_mode multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_dtrace:the_multicore_cpu_2_cpu_nios2_oci_dtrace\|multicore_cpu_2_cpu_nios2_oci_td_mode:multicore_cpu_2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"multicore_cpu_2_cpu_nios2_oci_td_mode\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_dtrace:the_multicore_cpu_2_cpu_nios2_oci_dtrace\|multicore_cpu_2_cpu_nios2_oci_td_mode:multicore_cpu_2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "multicore_cpu_2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889914175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_nios2_oci_fifo multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_fifo:the_multicore_cpu_2_cpu_nios2_oci_fifo " "Elaborating entity \"multicore_cpu_2_cpu_nios2_oci_fifo\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_fifo:the_multicore_cpu_2_cpu_nios2_oci_fifo\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "the_multicore_cpu_2_cpu_nios2_oci_fifo" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889914196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_nios2_oci_compute_input_tm_cnt multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_fifo:the_multicore_cpu_2_cpu_nios2_oci_fifo\|multicore_cpu_2_cpu_nios2_oci_compute_input_tm_cnt:the_multicore_cpu_2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"multicore_cpu_2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_fifo:the_multicore_cpu_2_cpu_nios2_oci_fifo\|multicore_cpu_2_cpu_nios2_oci_compute_input_tm_cnt:the_multicore_cpu_2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "the_multicore_cpu_2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889914276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_nios2_oci_fifo_wrptr_inc multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_fifo:the_multicore_cpu_2_cpu_nios2_oci_fifo\|multicore_cpu_2_cpu_nios2_oci_fifo_wrptr_inc:the_multicore_cpu_2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"multicore_cpu_2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_fifo:the_multicore_cpu_2_cpu_nios2_oci_fifo\|multicore_cpu_2_cpu_nios2_oci_fifo_wrptr_inc:the_multicore_cpu_2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "the_multicore_cpu_2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889914296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_nios2_oci_fifo_cnt_inc multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_fifo:the_multicore_cpu_2_cpu_nios2_oci_fifo\|multicore_cpu_2_cpu_nios2_oci_fifo_cnt_inc:the_multicore_cpu_2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"multicore_cpu_2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_fifo:the_multicore_cpu_2_cpu_nios2_oci_fifo\|multicore_cpu_2_cpu_nios2_oci_fifo_cnt_inc:the_multicore_cpu_2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "the_multicore_cpu_2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889914327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_nios2_oci_pib multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_pib:the_multicore_cpu_2_cpu_nios2_oci_pib " "Elaborating entity \"multicore_cpu_2_cpu_nios2_oci_pib\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_pib:the_multicore_cpu_2_cpu_nios2_oci_pib\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "the_multicore_cpu_2_cpu_nios2_oci_pib" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 3405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889914358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_nios2_oci_im multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_im:the_multicore_cpu_2_cpu_nios2_oci_im " "Elaborating entity \"multicore_cpu_2_cpu_nios2_oci_im\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_oci_im:the_multicore_cpu_2_cpu_nios2_oci_im\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "the_multicore_cpu_2_cpu_nios2_oci_im" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 3419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889914380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_nios2_avalon_reg multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg " "Elaborating entity \"multicore_cpu_2_cpu_nios2_avalon_reg\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "the_multicore_cpu_2_cpu_nios2_avalon_reg" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 3438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889914411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_nios2_ocimem multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem " "Elaborating entity \"multicore_cpu_2_cpu_nios2_ocimem\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "the_multicore_cpu_2_cpu_nios2_ocimem" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 3458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889914442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_ociram_sp_ram_module multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem\|multicore_cpu_2_cpu_ociram_sp_ram_module:multicore_cpu_2_cpu_ociram_sp_ram " "Elaborating entity \"multicore_cpu_2_cpu_ociram_sp_ram_module\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem\|multicore_cpu_2_cpu_ociram_sp_ram_module:multicore_cpu_2_cpu_ociram_sp_ram\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "multicore_cpu_2_cpu_ociram_sp_ram" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 3005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889914496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_debug_slave_wrapper multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper " "Elaborating entity \"multicore_cpu_2_cpu_debug_slave_wrapper\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "the_multicore_cpu_2_cpu_debug_slave_wrapper" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 3560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889914527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_debug_slave_tck multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper\|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck " "Elaborating entity \"multicore_cpu_2_cpu_debug_slave_tck\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper\|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_wrapper.v" "the_multicore_cpu_2_cpu_debug_slave_tck" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889914543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_2_cpu_debug_slave_sysclk multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper\|multicore_cpu_2_cpu_debug_slave_sysclk:the_multicore_cpu_2_cpu_debug_slave_sysclk " "Elaborating entity \"multicore_cpu_2_cpu_debug_slave_sysclk\" for hierarchy \"multicore_cpu_2:cpu_2\|multicore_cpu_2_cpu:cpu\|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci\|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper\|multicore_cpu_2_cpu_debug_slave_sysclk:the_multicore_cpu_2_cpu_debug_slave_sysclk\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_wrapper.v" "the_multicore_cpu_2_cpu_debug_slave_sysclk" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889914581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3 multicore_cpu_3:cpu_3 " "Elaborating entity \"multicore_cpu_3\" for hierarchy \"multicore_cpu_3:cpu_3\"" {  } { { "multicore/synthesis/multicore.vhd" "cpu_3" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889914628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu " "Elaborating entity \"multicore_cpu_3_cpu\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3.v" "cpu" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889914659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_test_bench multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_test_bench:the_multicore_cpu_3_cpu_test_bench " "Elaborating entity \"multicore_cpu_3_cpu_test_bench\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_test_bench:the_multicore_cpu_3_cpu_test_bench\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "the_multicore_cpu_3_cpu_test_bench" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 6160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889915343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_ic_data_module multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_ic_data_module:multicore_cpu_3_cpu_ic_data " "Elaborating entity \"multicore_cpu_3_cpu_ic_data_module\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_ic_data_module:multicore_cpu_3_cpu_ic_data\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "multicore_cpu_3_cpu_ic_data" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 7162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889915389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_ic_tag_module multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_ic_tag_module:multicore_cpu_3_cpu_ic_tag " "Elaborating entity \"multicore_cpu_3_cpu_ic_tag_module\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_ic_tag_module:multicore_cpu_3_cpu_ic_tag\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "multicore_cpu_3_cpu_ic_tag" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 7228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889915443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_bht_module multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_bht_module:multicore_cpu_3_cpu_bht " "Elaborating entity \"multicore_cpu_3_cpu_bht_module\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_bht_module:multicore_cpu_3_cpu_bht\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "multicore_cpu_3_cpu_bht" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 7426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889915490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_register_bank_a_module multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_register_bank_a_module:multicore_cpu_3_cpu_register_bank_a " "Elaborating entity \"multicore_cpu_3_cpu_register_bank_a_module\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_register_bank_a_module:multicore_cpu_3_cpu_register_bank_a\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "multicore_cpu_3_cpu_register_bank_a" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 8366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889915521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_register_bank_b_module multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_register_bank_b_module:multicore_cpu_3_cpu_register_bank_b " "Elaborating entity \"multicore_cpu_3_cpu_register_bank_b_module\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_register_bank_b_module:multicore_cpu_3_cpu_register_bank_b\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "multicore_cpu_3_cpu_register_bank_b" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 8384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889915574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_mult_cell multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell " "Elaborating entity \"multicore_cpu_3_cpu_mult_cell\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "the_multicore_cpu_3_cpu_mult_cell" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 9021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889915606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_dc_tag_module multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_dc_tag_module:multicore_cpu_3_cpu_dc_tag " "Elaborating entity \"multicore_cpu_3_cpu_dc_tag_module\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_dc_tag_module:multicore_cpu_3_cpu_dc_tag\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "multicore_cpu_3_cpu_dc_tag" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 9443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889917395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_dc_data_module multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_dc_data_module:multicore_cpu_3_cpu_dc_data " "Elaborating entity \"multicore_cpu_3_cpu_dc_data_module\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_dc_data_module:multicore_cpu_3_cpu_dc_data\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "multicore_cpu_3_cpu_dc_data" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 9509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889917445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_dc_victim_module multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_dc_victim_module:multicore_cpu_3_cpu_dc_victim " "Elaborating entity \"multicore_cpu_3_cpu_dc_victim_module\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_dc_victim_module:multicore_cpu_3_cpu_dc_victim\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "multicore_cpu_3_cpu_dc_victim" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 9621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889917480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_nios2_oci multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci " "Elaborating entity \"multicore_cpu_3_cpu_nios2_oci\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "the_multicore_cpu_3_cpu_nios2_oci" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 10374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889917526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_nios2_oci_debug multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_debug:the_multicore_cpu_3_cpu_nios2_oci_debug " "Elaborating entity \"multicore_cpu_3_cpu_nios2_oci_debug\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_debug:the_multicore_cpu_3_cpu_nios2_oci_debug\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "the_multicore_cpu_3_cpu_nios2_oci_debug" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889917595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_nios2_oci_break multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_break:the_multicore_cpu_3_cpu_nios2_oci_break " "Elaborating entity \"multicore_cpu_3_cpu_nios2_oci_break\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_break:the_multicore_cpu_3_cpu_nios2_oci_break\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "the_multicore_cpu_3_cpu_nios2_oci_break" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889917644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_nios2_oci_xbrk multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_xbrk:the_multicore_cpu_3_cpu_nios2_oci_xbrk " "Elaborating entity \"multicore_cpu_3_cpu_nios2_oci_xbrk\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_xbrk:the_multicore_cpu_3_cpu_nios2_oci_xbrk\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "the_multicore_cpu_3_cpu_nios2_oci_xbrk" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889917680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_nios2_oci_dbrk multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_dbrk:the_multicore_cpu_3_cpu_nios2_oci_dbrk " "Elaborating entity \"multicore_cpu_3_cpu_nios2_oci_dbrk\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_dbrk:the_multicore_cpu_3_cpu_nios2_oci_dbrk\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "the_multicore_cpu_3_cpu_nios2_oci_dbrk" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 3331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889917711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_nios2_oci_itrace multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_itrace:the_multicore_cpu_3_cpu_nios2_oci_itrace " "Elaborating entity \"multicore_cpu_3_cpu_nios2_oci_itrace\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_itrace:the_multicore_cpu_3_cpu_nios2_oci_itrace\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "the_multicore_cpu_3_cpu_nios2_oci_itrace" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 3370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889917749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_nios2_oci_dtrace multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_dtrace:the_multicore_cpu_3_cpu_nios2_oci_dtrace " "Elaborating entity \"multicore_cpu_3_cpu_nios2_oci_dtrace\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_dtrace:the_multicore_cpu_3_cpu_nios2_oci_dtrace\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "the_multicore_cpu_3_cpu_nios2_oci_dtrace" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 3385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889917843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_nios2_oci_td_mode multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_dtrace:the_multicore_cpu_3_cpu_nios2_oci_dtrace\|multicore_cpu_3_cpu_nios2_oci_td_mode:multicore_cpu_3_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"multicore_cpu_3_cpu_nios2_oci_td_mode\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_dtrace:the_multicore_cpu_3_cpu_nios2_oci_dtrace\|multicore_cpu_3_cpu_nios2_oci_td_mode:multicore_cpu_3_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "multicore_cpu_3_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889917881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_nios2_oci_fifo multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_fifo:the_multicore_cpu_3_cpu_nios2_oci_fifo " "Elaborating entity \"multicore_cpu_3_cpu_nios2_oci_fifo\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_fifo:the_multicore_cpu_3_cpu_nios2_oci_fifo\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "the_multicore_cpu_3_cpu_nios2_oci_fifo" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889917912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_nios2_oci_compute_input_tm_cnt multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_fifo:the_multicore_cpu_3_cpu_nios2_oci_fifo\|multicore_cpu_3_cpu_nios2_oci_compute_input_tm_cnt:the_multicore_cpu_3_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"multicore_cpu_3_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_fifo:the_multicore_cpu_3_cpu_nios2_oci_fifo\|multicore_cpu_3_cpu_nios2_oci_compute_input_tm_cnt:the_multicore_cpu_3_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "the_multicore_cpu_3_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889917981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_nios2_oci_fifo_wrptr_inc multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_fifo:the_multicore_cpu_3_cpu_nios2_oci_fifo\|multicore_cpu_3_cpu_nios2_oci_fifo_wrptr_inc:the_multicore_cpu_3_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"multicore_cpu_3_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_fifo:the_multicore_cpu_3_cpu_nios2_oci_fifo\|multicore_cpu_3_cpu_nios2_oci_fifo_wrptr_inc:the_multicore_cpu_3_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "the_multicore_cpu_3_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889918012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_nios2_oci_fifo_cnt_inc multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_fifo:the_multicore_cpu_3_cpu_nios2_oci_fifo\|multicore_cpu_3_cpu_nios2_oci_fifo_cnt_inc:the_multicore_cpu_3_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"multicore_cpu_3_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_fifo:the_multicore_cpu_3_cpu_nios2_oci_fifo\|multicore_cpu_3_cpu_nios2_oci_fifo_cnt_inc:the_multicore_cpu_3_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "the_multicore_cpu_3_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889918050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_nios2_oci_pib multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_pib:the_multicore_cpu_3_cpu_nios2_oci_pib " "Elaborating entity \"multicore_cpu_3_cpu_nios2_oci_pib\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_pib:the_multicore_cpu_3_cpu_nios2_oci_pib\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "the_multicore_cpu_3_cpu_nios2_oci_pib" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 3405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889918081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_nios2_oci_im multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_im:the_multicore_cpu_3_cpu_nios2_oci_im " "Elaborating entity \"multicore_cpu_3_cpu_nios2_oci_im\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_oci_im:the_multicore_cpu_3_cpu_nios2_oci_im\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "the_multicore_cpu_3_cpu_nios2_oci_im" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 3419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889918112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_nios2_avalon_reg multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg " "Elaborating entity \"multicore_cpu_3_cpu_nios2_avalon_reg\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "the_multicore_cpu_3_cpu_nios2_avalon_reg" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 3438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889918150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_nios2_ocimem multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem " "Elaborating entity \"multicore_cpu_3_cpu_nios2_ocimem\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "the_multicore_cpu_3_cpu_nios2_ocimem" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 3458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889918181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_ociram_sp_ram_module multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem\|multicore_cpu_3_cpu_ociram_sp_ram_module:multicore_cpu_3_cpu_ociram_sp_ram " "Elaborating entity \"multicore_cpu_3_cpu_ociram_sp_ram_module\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem\|multicore_cpu_3_cpu_ociram_sp_ram_module:multicore_cpu_3_cpu_ociram_sp_ram\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "multicore_cpu_3_cpu_ociram_sp_ram" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 3005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889918228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_debug_slave_wrapper multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper " "Elaborating entity \"multicore_cpu_3_cpu_debug_slave_wrapper\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "the_multicore_cpu_3_cpu_debug_slave_wrapper" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 3560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889918266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_debug_slave_tck multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper\|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck " "Elaborating entity \"multicore_cpu_3_cpu_debug_slave_tck\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper\|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_wrapper.v" "the_multicore_cpu_3_cpu_debug_slave_tck" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889918281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_3_cpu_debug_slave_sysclk multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper\|multicore_cpu_3_cpu_debug_slave_sysclk:the_multicore_cpu_3_cpu_debug_slave_sysclk " "Elaborating entity \"multicore_cpu_3_cpu_debug_slave_sysclk\" for hierarchy \"multicore_cpu_3:cpu_3\|multicore_cpu_3_cpu:cpu\|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci\|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper\|multicore_cpu_3_cpu_debug_slave_sysclk:the_multicore_cpu_3_cpu_debug_slave_sysclk\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_wrapper.v" "the_multicore_cpu_3_cpu_debug_slave_sysclk" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889918313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4 multicore_cpu_4:cpu_4 " "Elaborating entity \"multicore_cpu_4\" for hierarchy \"multicore_cpu_4:cpu_4\"" {  } { { "multicore/synthesis/multicore.vhd" "cpu_4" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889918366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu " "Elaborating entity \"multicore_cpu_4_cpu\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4.v" "cpu" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889918397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_test_bench multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_test_bench:the_multicore_cpu_4_cpu_test_bench " "Elaborating entity \"multicore_cpu_4_cpu_test_bench\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_test_bench:the_multicore_cpu_4_cpu_test_bench\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "the_multicore_cpu_4_cpu_test_bench" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 6160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889919083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_ic_data_module multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_ic_data_module:multicore_cpu_4_cpu_ic_data " "Elaborating entity \"multicore_cpu_4_cpu_ic_data_module\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_ic_data_module:multicore_cpu_4_cpu_ic_data\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "multicore_cpu_4_cpu_ic_data" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 7162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889919147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_ic_tag_module multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_ic_tag_module:multicore_cpu_4_cpu_ic_tag " "Elaborating entity \"multicore_cpu_4_cpu_ic_tag_module\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_ic_tag_module:multicore_cpu_4_cpu_ic_tag\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "multicore_cpu_4_cpu_ic_tag" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 7228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889919183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_bht_module multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_bht_module:multicore_cpu_4_cpu_bht " "Elaborating entity \"multicore_cpu_4_cpu_bht_module\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_bht_module:multicore_cpu_4_cpu_bht\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "multicore_cpu_4_cpu_bht" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 7426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889919230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_register_bank_a_module multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_register_bank_a_module:multicore_cpu_4_cpu_register_bank_a " "Elaborating entity \"multicore_cpu_4_cpu_register_bank_a_module\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_register_bank_a_module:multicore_cpu_4_cpu_register_bank_a\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "multicore_cpu_4_cpu_register_bank_a" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 8366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889919284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_register_bank_b_module multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_register_bank_b_module:multicore_cpu_4_cpu_register_bank_b " "Elaborating entity \"multicore_cpu_4_cpu_register_bank_b_module\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_register_bank_b_module:multicore_cpu_4_cpu_register_bank_b\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "multicore_cpu_4_cpu_register_bank_b" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 8384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889919331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_mult_cell multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell " "Elaborating entity \"multicore_cpu_4_cpu_mult_cell\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "the_multicore_cpu_4_cpu_mult_cell" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 9021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889919353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_dc_tag_module multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_dc_tag_module:multicore_cpu_4_cpu_dc_tag " "Elaborating entity \"multicore_cpu_4_cpu_dc_tag_module\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_dc_tag_module:multicore_cpu_4_cpu_dc_tag\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "multicore_cpu_4_cpu_dc_tag" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 9443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889921089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_dc_data_module multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_dc_data_module:multicore_cpu_4_cpu_dc_data " "Elaborating entity \"multicore_cpu_4_cpu_dc_data_module\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_dc_data_module:multicore_cpu_4_cpu_dc_data\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "multicore_cpu_4_cpu_dc_data" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 9509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889921151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_dc_victim_module multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_dc_victim_module:multicore_cpu_4_cpu_dc_victim " "Elaborating entity \"multicore_cpu_4_cpu_dc_victim_module\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_dc_victim_module:multicore_cpu_4_cpu_dc_victim\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "multicore_cpu_4_cpu_dc_victim" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 9621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889921189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_nios2_oci multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci " "Elaborating entity \"multicore_cpu_4_cpu_nios2_oci\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "the_multicore_cpu_4_cpu_nios2_oci" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 10374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889921236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_nios2_oci_debug multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_debug:the_multicore_cpu_4_cpu_nios2_oci_debug " "Elaborating entity \"multicore_cpu_4_cpu_nios2_oci_debug\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_debug:the_multicore_cpu_4_cpu_nios2_oci_debug\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "the_multicore_cpu_4_cpu_nios2_oci_debug" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889921305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_nios2_oci_break multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_break:the_multicore_cpu_4_cpu_nios2_oci_break " "Elaborating entity \"multicore_cpu_4_cpu_nios2_oci_break\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_break:the_multicore_cpu_4_cpu_nios2_oci_break\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "the_multicore_cpu_4_cpu_nios2_oci_break" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889921353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_nios2_oci_xbrk multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_xbrk:the_multicore_cpu_4_cpu_nios2_oci_xbrk " "Elaborating entity \"multicore_cpu_4_cpu_nios2_oci_xbrk\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_xbrk:the_multicore_cpu_4_cpu_nios2_oci_xbrk\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "the_multicore_cpu_4_cpu_nios2_oci_xbrk" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889921389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_nios2_oci_dbrk multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_dbrk:the_multicore_cpu_4_cpu_nios2_oci_dbrk " "Elaborating entity \"multicore_cpu_4_cpu_nios2_oci_dbrk\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_dbrk:the_multicore_cpu_4_cpu_nios2_oci_dbrk\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "the_multicore_cpu_4_cpu_nios2_oci_dbrk" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 3331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889921421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_nios2_oci_itrace multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_itrace:the_multicore_cpu_4_cpu_nios2_oci_itrace " "Elaborating entity \"multicore_cpu_4_cpu_nios2_oci_itrace\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_itrace:the_multicore_cpu_4_cpu_nios2_oci_itrace\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "the_multicore_cpu_4_cpu_nios2_oci_itrace" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 3370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889921458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_nios2_oci_dtrace multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_dtrace:the_multicore_cpu_4_cpu_nios2_oci_dtrace " "Elaborating entity \"multicore_cpu_4_cpu_nios2_oci_dtrace\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_dtrace:the_multicore_cpu_4_cpu_nios2_oci_dtrace\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "the_multicore_cpu_4_cpu_nios2_oci_dtrace" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 3385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889921537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_nios2_oci_td_mode multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_dtrace:the_multicore_cpu_4_cpu_nios2_oci_dtrace\|multicore_cpu_4_cpu_nios2_oci_td_mode:multicore_cpu_4_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"multicore_cpu_4_cpu_nios2_oci_td_mode\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_dtrace:the_multicore_cpu_4_cpu_nios2_oci_dtrace\|multicore_cpu_4_cpu_nios2_oci_td_mode:multicore_cpu_4_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "multicore_cpu_4_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889921589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_nios2_oci_fifo multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_fifo:the_multicore_cpu_4_cpu_nios2_oci_fifo " "Elaborating entity \"multicore_cpu_4_cpu_nios2_oci_fifo\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_fifo:the_multicore_cpu_4_cpu_nios2_oci_fifo\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "the_multicore_cpu_4_cpu_nios2_oci_fifo" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889921621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_nios2_oci_compute_input_tm_cnt multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_fifo:the_multicore_cpu_4_cpu_nios2_oci_fifo\|multicore_cpu_4_cpu_nios2_oci_compute_input_tm_cnt:the_multicore_cpu_4_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"multicore_cpu_4_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_fifo:the_multicore_cpu_4_cpu_nios2_oci_fifo\|multicore_cpu_4_cpu_nios2_oci_compute_input_tm_cnt:the_multicore_cpu_4_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "the_multicore_cpu_4_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889921690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_nios2_oci_fifo_wrptr_inc multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_fifo:the_multicore_cpu_4_cpu_nios2_oci_fifo\|multicore_cpu_4_cpu_nios2_oci_fifo_wrptr_inc:the_multicore_cpu_4_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"multicore_cpu_4_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_fifo:the_multicore_cpu_4_cpu_nios2_oci_fifo\|multicore_cpu_4_cpu_nios2_oci_fifo_wrptr_inc:the_multicore_cpu_4_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "the_multicore_cpu_4_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889921721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_nios2_oci_fifo_cnt_inc multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_fifo:the_multicore_cpu_4_cpu_nios2_oci_fifo\|multicore_cpu_4_cpu_nios2_oci_fifo_cnt_inc:the_multicore_cpu_4_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"multicore_cpu_4_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_fifo:the_multicore_cpu_4_cpu_nios2_oci_fifo\|multicore_cpu_4_cpu_nios2_oci_fifo_cnt_inc:the_multicore_cpu_4_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "the_multicore_cpu_4_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889921759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_nios2_oci_pib multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_pib:the_multicore_cpu_4_cpu_nios2_oci_pib " "Elaborating entity \"multicore_cpu_4_cpu_nios2_oci_pib\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_pib:the_multicore_cpu_4_cpu_nios2_oci_pib\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "the_multicore_cpu_4_cpu_nios2_oci_pib" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 3405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889921791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_nios2_oci_im multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_im:the_multicore_cpu_4_cpu_nios2_oci_im " "Elaborating entity \"multicore_cpu_4_cpu_nios2_oci_im\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_oci_im:the_multicore_cpu_4_cpu_nios2_oci_im\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "the_multicore_cpu_4_cpu_nios2_oci_im" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 3419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889921822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_nios2_avalon_reg multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg " "Elaborating entity \"multicore_cpu_4_cpu_nios2_avalon_reg\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "the_multicore_cpu_4_cpu_nios2_avalon_reg" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 3438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889921859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_nios2_ocimem multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem " "Elaborating entity \"multicore_cpu_4_cpu_nios2_ocimem\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "the_multicore_cpu_4_cpu_nios2_ocimem" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 3458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889921891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_ociram_sp_ram_module multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem\|multicore_cpu_4_cpu_ociram_sp_ram_module:multicore_cpu_4_cpu_ociram_sp_ram " "Elaborating entity \"multicore_cpu_4_cpu_ociram_sp_ram_module\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem\|multicore_cpu_4_cpu_ociram_sp_ram_module:multicore_cpu_4_cpu_ociram_sp_ram\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "multicore_cpu_4_cpu_ociram_sp_ram" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 3005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889921938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_debug_slave_wrapper multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper " "Elaborating entity \"multicore_cpu_4_cpu_debug_slave_wrapper\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "the_multicore_cpu_4_cpu_debug_slave_wrapper" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 3560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889921975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_debug_slave_tck multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper\|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck " "Elaborating entity \"multicore_cpu_4_cpu_debug_slave_tck\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper\|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_wrapper.v" "the_multicore_cpu_4_cpu_debug_slave_tck" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889921991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_cpu_4_cpu_debug_slave_sysclk multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper\|multicore_cpu_4_cpu_debug_slave_sysclk:the_multicore_cpu_4_cpu_debug_slave_sysclk " "Elaborating entity \"multicore_cpu_4_cpu_debug_slave_sysclk\" for hierarchy \"multicore_cpu_4:cpu_4\|multicore_cpu_4_cpu:cpu\|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci\|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper\|multicore_cpu_4_cpu_debug_slave_sysclk:the_multicore_cpu_4_cpu_debug_slave_sysclk\"" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_wrapper.v" "the_multicore_cpu_4_cpu_debug_slave_sysclk" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889922054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_jtag_uart multicore_jtag_uart:jtag_uart " "Elaborating entity \"multicore_jtag_uart\" for hierarchy \"multicore_jtag_uart:jtag_uart\"" {  } { { "multicore/synthesis/multicore.vhd" "jtag_uart" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889922091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_jtag_uart_scfifo_w multicore_jtag_uart:jtag_uart\|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w " "Elaborating entity \"multicore_jtag_uart_scfifo_w\" for hierarchy \"multicore_jtag_uart:jtag_uart\|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w\"" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart.v" "the_multicore_jtag_uart_scfifo_w" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889922123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo multicore_jtag_uart:jtag_uart\|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"multicore_jtag_uart:jtag_uart\|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart.v" "wfifo" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889922637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multicore_jtag_uart:jtag_uart\|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"multicore_jtag_uart:jtag_uart\|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889922653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multicore_jtag_uart:jtag_uart\|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"multicore_jtag_uart:jtag_uart\|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889922684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889922684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889922684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889922684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889922684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889922684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889922684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889922684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889922684 ""}  } { { "multicore/synthesis/submodules/multicore_jtag_uart.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494889922684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889922799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889922799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 multicore_jtag_uart:jtag_uart\|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"multicore_jtag_uart:jtag_uart\|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889922799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889922836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889922836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 multicore_jtag_uart:jtag_uart\|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"multicore_jtag_uart:jtag_uart\|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889922836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889922868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889922868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf multicore_jtag_uart:jtag_uart\|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"multicore_jtag_uart:jtag_uart\|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889922868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889922999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889922999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 multicore_jtag_uart:jtag_uart\|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"multicore_jtag_uart:jtag_uart\|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889922999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889923222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889923222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 multicore_jtag_uart:jtag_uart\|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"multicore_jtag_uart:jtag_uart\|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889923222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889923322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889923322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb multicore_jtag_uart:jtag_uart\|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"multicore_jtag_uart:jtag_uart\|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889923322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_jtag_uart_scfifo_r multicore_jtag_uart:jtag_uart\|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r " "Elaborating entity \"multicore_jtag_uart_scfifo_r\" for hierarchy \"multicore_jtag_uart:jtag_uart\|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r\"" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart.v" "the_multicore_jtag_uart_scfifo_r" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889923338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic multicore_jtag_uart:jtag_uart\|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"multicore_jtag_uart:jtag_uart\|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic\"" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart.v" "multicore_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889923770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multicore_jtag_uart:jtag_uart\|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"multicore_jtag_uart:jtag_uart\|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic\"" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889923870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multicore_jtag_uart:jtag_uart\|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"multicore_jtag_uart:jtag_uart\|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889923870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889923870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889923870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889923870 ""}  } { { "multicore/synthesis/submodules/multicore_jtag_uart.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494889923870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint multicore_jtag_uart:jtag_uart\|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"multicore_jtag_uart:jtag_uart\|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889923924 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multicore_jtag_uart:jtag_uart\|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst multicore_jtag_uart:jtag_uart\|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"multicore_jtag_uart:jtag_uart\|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"multicore_jtag_uart:jtag_uart\|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "multicore/synthesis/submodules/multicore_jtag_uart.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889923924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint multicore_jtag_uart:jtag_uart\|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"multicore_jtag_uart:jtag_uart\|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889923955 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multicore_jtag_uart:jtag_uart\|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep multicore_jtag_uart:jtag_uart\|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"multicore_jtag_uart:jtag_uart\|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"multicore_jtag_uart:jtag_uart\|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "multicore/synthesis/submodules/multicore_jtag_uart.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889923970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mutex multicore_mutex:mutex " "Elaborating entity \"multicore_mutex\" for hierarchy \"multicore_mutex:mutex\"" {  } { { "multicore/synthesis/multicore.vhd" "mutex" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889923986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_onchip_memory2_0 multicore_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"multicore_onchip_memory2_0\" for hierarchy \"multicore_onchip_memory2_0:onchip_memory2_0\"" {  } { { "multicore/synthesis/multicore.vhd" "onchip_memory2_0" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889924002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multicore_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"multicore_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "multicore/synthesis/submodules/multicore_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_onchip_memory2_0.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889924240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multicore_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"multicore_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "multicore/synthesis/submodules/multicore_onchip_memory2_0.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_onchip_memory2_0.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889924255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multicore_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"multicore_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889924255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889924255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889924255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889924255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file multicore_onchip_memory2_0.hex " "Parameter \"init_file\" = \"multicore_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889924255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889924255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889924255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889924255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889924255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889924255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889924255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889924255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889924255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889924255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889924255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889924255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889924255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889924255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889924255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889924255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889924255 ""}  } { { "multicore/synthesis/submodules/multicore_onchip_memory2_0.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_onchip_memory2_0.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494889924255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o2a2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o2a2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o2a2 " "Found entity 1: altsyncram_o2a2" {  } { { "db/altsyncram_o2a2.tdf" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_o2a2.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889924371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889924371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o2a2 multicore_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_o2a2:auto_generated " "Elaborating entity \"altsyncram_o2a2\" for hierarchy \"multicore_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_o2a2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889924371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889925801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889925801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la multicore_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_o2a2:auto_generated\|decode_8la:decode2 " "Elaborating entity \"decode_8la\" for hierarchy \"multicore_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_o2a2:auto_generated\|decode_8la:decode2\"" {  } { { "db/altsyncram_o2a2.tdf" "decode2" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_o2a2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889925801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889925921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889925921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb multicore_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_o2a2:auto_generated\|mux_5hb:mux4 " "Elaborating entity \"mux_5hb\" for hierarchy \"multicore_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_o2a2:auto_generated\|mux_5hb:mux4\"" {  } { { "db/altsyncram_o2a2.tdf" "mux4" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_o2a2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889925923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_performance_counter multicore_performance_counter:performance_counter " "Elaborating entity \"multicore_performance_counter\" for hierarchy \"multicore_performance_counter:performance_counter\"" {  } { { "multicore/synthesis/multicore.vhd" "performance_counter" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889926124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_pll multicore_pll:pll " "Elaborating entity \"multicore_pll\" for hierarchy \"multicore_pll:pll\"" {  } { { "multicore/synthesis/multicore.vhd" "pll" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889926271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll multicore_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"multicore_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "multicore/synthesis/submodules/multicore_pll.v" "altera_pll_i" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889926357 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1494889926404 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multicore_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"multicore_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "multicore/synthesis/submodules/multicore_pll.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889926530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multicore_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"multicore_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 143.000000 MHz " "Parameter \"output_clock_frequency0\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 143.000000 MHz " "Parameter \"output_clock_frequency1\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3758 ps " "Parameter \"phase_shift1\" = \"-3758 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889926530 ""}  } { { "multicore/synthesis/submodules/multicore_pll.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494889926530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_sdram_controller multicore_sdram_controller:sdram_controller " "Elaborating entity \"multicore_sdram_controller\" for hierarchy \"multicore_sdram_controller:sdram_controller\"" {  } { { "multicore/synthesis/multicore.vhd" "sdram_controller" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd" 899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889926530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_sdram_controller_input_efifo_module multicore_sdram_controller:sdram_controller\|multicore_sdram_controller_input_efifo_module:the_multicore_sdram_controller_input_efifo_module " "Elaborating entity \"multicore_sdram_controller_input_efifo_module\" for hierarchy \"multicore_sdram_controller:sdram_controller\|multicore_sdram_controller_input_efifo_module:the_multicore_sdram_controller_input_efifo_module\"" {  } { { "multicore/synthesis/submodules/multicore_sdram_controller.v" "the_multicore_sdram_controller_input_efifo_module" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_sdram_controller.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889926749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_sysid multicore_sysid:sysid " "Elaborating entity \"multicore_sysid\" for hierarchy \"multicore_sysid:sysid\"" {  } { { "multicore/synthesis/multicore.vhd" "sysid" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889926780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_timer1 multicore_timer1:timer1 " "Elaborating entity \"multicore_timer1\" for hierarchy \"multicore_timer1:timer1\"" {  } { { "multicore/synthesis/multicore.vhd" "timer1" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd" 931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889926796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0 multicore_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"multicore_mm_interconnect_0\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\"" {  } { { "multicore/synthesis/multicore.vhd" "mm_interconnect_0" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889926834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1_data_master_translator\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "cpu_1_data_master_translator" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 1648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889928115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_3_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_3_instruction_master_translator\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "cpu_3_instruction_master_translator" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 1888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889928153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 2132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889928184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_control_slave_translator\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "performance_counter_control_slave_translator" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889928215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 2260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889928237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "cpu_1_debug_mem_slave_translator" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 2324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889928268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 2388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889928299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 2452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889928336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mutex_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mutex_s1_translator\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "mutex_s1_translator" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889928369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer1_s1_translator\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "timer1_s1_translator" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 2580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889928400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_data_master_agent\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "cpu_1_data_master_agent" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 3109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889928454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_2_data_master_agent\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "cpu_2_data_master_agent" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 3190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889928469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_3_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_3_data_master_agent\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "cpu_3_data_master_agent" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 3271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889928500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_4_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_4_data_master_agent\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "cpu_4_data_master_agent" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 3352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889928516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_3_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_3_instruction_master_agent\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "cpu_3_instruction_master_agent" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 3433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889928554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_2_instruction_master_agent\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "cpu_2_instruction_master_agent" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 3514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889928569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_instruction_master_agent\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "cpu_1_instruction_master_agent" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 3595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889928616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_4_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_4_instruction_master_agent\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "cpu_4_instruction_master_agent" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 3676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889928638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 3760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889928654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "multicore/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889928701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo multicore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 3801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889928739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "sdram_controller_s1_agent" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 4260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889928817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "multicore/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889928839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo multicore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 4301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889928870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo multicore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "sdram_controller_s1_agent_rdata_fifo" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 4342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router:router " "Elaborating entity \"multicore_mm_interconnect_0_router\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router:router\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "router" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 5608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_default_decode multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router:router\|multicore_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"multicore_mm_interconnect_0_router_default_decode\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router:router\|multicore_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_001 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"multicore_mm_interconnect_0_router_001\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_001:router_001\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "router_001" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 5624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_001_default_decode multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_001:router_001\|multicore_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"multicore_mm_interconnect_0_router_001_default_decode\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_001:router_001\|multicore_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_002 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"multicore_mm_interconnect_0_router_002\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_002:router_002\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "router_002" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 5640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_002_default_decode multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_002:router_002\|multicore_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"multicore_mm_interconnect_0_router_002_default_decode\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_002:router_002\|multicore_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_003 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"multicore_mm_interconnect_0_router_003\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_003:router_003\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "router_003" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 5656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_003_default_decode multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_003:router_003\|multicore_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"multicore_mm_interconnect_0_router_003_default_decode\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_003:router_003\|multicore_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_004 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"multicore_mm_interconnect_0_router_004\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_004:router_004\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "router_004" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 5672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_004_default_decode multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_004:router_004\|multicore_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"multicore_mm_interconnect_0_router_004_default_decode\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_004:router_004\|multicore_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_005 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"multicore_mm_interconnect_0_router_005\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_005:router_005\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "router_005" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 5688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_005_default_decode multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_005:router_005\|multicore_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"multicore_mm_interconnect_0_router_005_default_decode\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_005:router_005\|multicore_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_006 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"multicore_mm_interconnect_0_router_006\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_006:router_006\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "router_006" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 5704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_006_default_decode multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_006:router_006\|multicore_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"multicore_mm_interconnect_0_router_006_default_decode\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_006:router_006\|multicore_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_007 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"multicore_mm_interconnect_0_router_007\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_007:router_007\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "router_007" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 5720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_007_default_decode multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_007:router_007\|multicore_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"multicore_mm_interconnect_0_router_007_default_decode\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_007:router_007\|multicore_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_008 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"multicore_mm_interconnect_0_router_008\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_008:router_008\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "router_008" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 5736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_008_default_decode multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_008:router_008\|multicore_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"multicore_mm_interconnect_0_router_008_default_decode\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_008:router_008\|multicore_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_010 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"multicore_mm_interconnect_0_router_010\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_010:router_010\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "router_010" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 5768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_010_default_decode multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_010:router_010\|multicore_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"multicore_mm_interconnect_0_router_010_default_decode\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_010:router_010\|multicore_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_011 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_011:router_011 " "Elaborating entity \"multicore_mm_interconnect_0_router_011\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_011:router_011\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "router_011" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 5784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_011_default_decode multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_011:router_011\|multicore_mm_interconnect_0_router_011_default_decode:the_default_decode " "Elaborating entity \"multicore_mm_interconnect_0_router_011_default_decode\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_011:router_011\|multicore_mm_interconnect_0_router_011_default_decode:the_default_decode\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv" "the_default_decode" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_012 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_012:router_012 " "Elaborating entity \"multicore_mm_interconnect_0_router_012\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_012:router_012\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "router_012" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 5800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_012_default_decode multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_012:router_012\|multicore_mm_interconnect_0_router_012_default_decode:the_default_decode " "Elaborating entity \"multicore_mm_interconnect_0_router_012_default_decode\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_012:router_012\|multicore_mm_interconnect_0_router_012_default_decode:the_default_decode\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv" "the_default_decode" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_013 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_013:router_013 " "Elaborating entity \"multicore_mm_interconnect_0_router_013\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_013:router_013\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "router_013" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 5816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_013_default_decode multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_013:router_013\|multicore_mm_interconnect_0_router_013_default_decode:the_default_decode " "Elaborating entity \"multicore_mm_interconnect_0_router_013_default_decode\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_013:router_013\|multicore_mm_interconnect_0_router_013_default_decode:the_default_decode\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv" "the_default_decode" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_016 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_016:router_016 " "Elaborating entity \"multicore_mm_interconnect_0_router_016\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_016:router_016\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "router_016" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 5864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_016_default_decode multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_016:router_016\|multicore_mm_interconnect_0_router_016_default_decode:the_default_decode " "Elaborating entity \"multicore_mm_interconnect_0_router_016_default_decode\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_016:router_016\|multicore_mm_interconnect_0_router_016_default_decode:the_default_decode\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv" "the_default_decode" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_017 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_017:router_017 " "Elaborating entity \"multicore_mm_interconnect_0_router_017\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_017:router_017\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "router_017" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 5880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_017_default_decode multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_017:router_017\|multicore_mm_interconnect_0_router_017_default_decode:the_default_decode " "Elaborating entity \"multicore_mm_interconnect_0_router_017_default_decode\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_017:router_017\|multicore_mm_interconnect_0_router_017_default_decode:the_default_decode\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv" "the_default_decode" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_018 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_018:router_018 " "Elaborating entity \"multicore_mm_interconnect_0_router_018\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_018:router_018\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "router_018" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 5896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_018_default_decode multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_018:router_018\|multicore_mm_interconnect_0_router_018_default_decode:the_default_decode " "Elaborating entity \"multicore_mm_interconnect_0_router_018_default_decode\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_018:router_018\|multicore_mm_interconnect_0_router_018_default_decode:the_default_decode\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv" "the_default_decode" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889929988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_019 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_019:router_019 " "Elaborating entity \"multicore_mm_interconnect_0_router_019\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_019:router_019\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "router_019" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 5912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_019_default_decode multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_019:router_019\|multicore_mm_interconnect_0_router_019_default_decode:the_default_decode " "Elaborating entity \"multicore_mm_interconnect_0_router_019_default_decode\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_019:router_019\|multicore_mm_interconnect_0_router_019_default_decode:the_default_decode\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv" "the_default_decode" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_020 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_020:router_020 " "Elaborating entity \"multicore_mm_interconnect_0_router_020\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_020:router_020\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "router_020" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 5928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_020_default_decode multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_020:router_020\|multicore_mm_interconnect_0_router_020_default_decode:the_default_decode " "Elaborating entity \"multicore_mm_interconnect_0_router_020_default_decode\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_020:router_020\|multicore_mm_interconnect_0_router_020_default_decode:the_default_decode\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv" "the_default_decode" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_021 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_021:router_021 " "Elaborating entity \"multicore_mm_interconnect_0_router_021\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_021:router_021\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "router_021" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 5944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_021_default_decode multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_021:router_021\|multicore_mm_interconnect_0_router_021_default_decode:the_default_decode " "Elaborating entity \"multicore_mm_interconnect_0_router_021_default_decode\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_021:router_021\|multicore_mm_interconnect_0_router_021_default_decode:the_default_decode\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv" "the_default_decode" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_022 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_022:router_022 " "Elaborating entity \"multicore_mm_interconnect_0_router_022\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_022:router_022\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "router_022" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 5960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_022_default_decode multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_022:router_022\|multicore_mm_interconnect_0_router_022_default_decode:the_default_decode " "Elaborating entity \"multicore_mm_interconnect_0_router_022_default_decode\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_022:router_022\|multicore_mm_interconnect_0_router_022_default_decode:the_default_decode\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv" "the_default_decode" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_1_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_1_data_master_limiter\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "cpu_1_data_master_limiter" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 6010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "sdram_controller_s1_burst_adapter" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 6410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_cmd_demux multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"multicore_mm_interconnect_0_cmd_demux\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 6469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_cmd_demux_001 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"multicore_mm_interconnect_0_cmd_demux_001\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 6516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_cmd_demux_004 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_004 " "Elaborating entity \"multicore_mm_interconnect_0_cmd_demux_004\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_004\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "cmd_demux_004" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 6633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_cmd_mux multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"multicore_mm_interconnect_0_cmd_mux\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 6719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_cmd_mux_002 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"multicore_mm_interconnect_0_cmd_mux_002\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 6771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_002.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "multicore/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_cmd_mux_003 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"multicore_mm_interconnect_0_cmd_mux_003\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 6794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "multicore/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_cmd_mux_004 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"multicore_mm_interconnect_0_cmd_mux_004\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 6853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_004.sv" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "multicore/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_rsp_demux multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"multicore_mm_interconnect_0_rsp_demux\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 7088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_rsp_demux_002 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"multicore_mm_interconnect_0_rsp_demux_002\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 7140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_rsp_demux_003 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"multicore_mm_interconnect_0_rsp_demux_003\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 7163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_rsp_demux_004 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"multicore_mm_interconnect_0_rsp_demux_004\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 7222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_rsp_mux multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"multicore_mm_interconnect_0_rsp_mux\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 7499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889930943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889931006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_rsp_mux_001 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"multicore_mm_interconnect_0_rsp_mux_001\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 7546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889931037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889931090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "multicore/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889931106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_rsp_mux_004 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_004 " "Elaborating entity \"multicore_mm_interconnect_0_rsp_mux_004\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_004\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "rsp_mux_004" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 7663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889931144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_004.sv" "arb" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_004.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889931175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "sdram_controller_s1_rsp_width_adapter" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 7798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889931222 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "multicore/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494889931244 "|multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "multicore/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494889931244 "|multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "multicore/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494889931244 "|multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "sdram_controller_s1_cmd_width_adapter" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 7864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889931322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_avalon_st_adapter multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"multicore_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 7893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889931376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889931391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_avalon_st_adapter_004 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"multicore_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 8009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889931422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889931441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_irq_mapper multicore_irq_mapper:irq_mapper " "Elaborating entity \"multicore_irq_mapper\" for hierarchy \"multicore_irq_mapper:irq_mapper\"" {  } { { "multicore/synthesis/multicore.vhd" "irq_mapper" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd" 1136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889931491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_irq_mapper_001 multicore_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"multicore_irq_mapper_001\" for hierarchy \"multicore_irq_mapper_001:irq_mapper_001\"" {  } { { "multicore/synthesis/multicore.vhd" "irq_mapper_001" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd" 1145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889931507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "multicore/synthesis/multicore.vhd" "rst_controller" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889931541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "multicore/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889931560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "multicore/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889931560 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_multicore_cpu_4_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_multicore_cpu_4_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "the_multicore_cpu_4_cpu_nios2_oci_itrace" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 3370 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1494889939360 "|multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_itrace:the_multicore_cpu_4_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_multicore_cpu_3_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_multicore_cpu_3_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "the_multicore_cpu_3_cpu_nios2_oci_itrace" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 3370 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1494889939561 "|multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_itrace:the_multicore_cpu_3_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_multicore_cpu_2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_multicore_cpu_2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "the_multicore_cpu_2_cpu_nios2_oci_itrace" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 3370 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1494889939808 "|multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_itrace:the_multicore_cpu_2_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_multicore_cpu_1_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_multicore_cpu_1_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "the_multicore_cpu_1_cpu_nios2_oci_itrace" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 3370 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1494889940025 "|multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_itrace:the_multicore_cpu_1_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1494889942514 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.05.16.02:12:30 Progress: Loading sld914ad918/alt_sld_fab_wrapper_hw.tcl " "2017.05.16.02:12:30 Progress: Loading sld914ad918/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889950493 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889955644 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889956139 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889958832 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889958956 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889959048 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889959176 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889959277 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889959277 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1494889960347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld914ad918/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld914ad918/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld914ad918/alt_sld_fab.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/ip/sld914ad918/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889960670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889960670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889960848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889960848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889960848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889960848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889960886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889960886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 277 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889960986 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889960986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889960986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/ip/sld914ad918/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889961049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889961049 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "multicore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494889995011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494889995011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494889995011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494889995011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494889995011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494889995011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494889995011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494889995011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494889995011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494889995011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494889995011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494889995011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494889995011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494889995011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494889995011 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1494889995011 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1494889995011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multicore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494889995134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multicore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889995134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889995134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889995134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889995134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889995134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889995134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889995134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889995134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889995134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889995134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889995134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889995134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889995134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889995134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494889995134 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494889995134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494889995212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494889995212 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1494889996353 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1494889996353 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1494889996716 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1494889996716 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1494889996716 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1494889996716 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1494889996716 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1494889996716 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1494889996716 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1494889996716 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1494889996839 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_controller_wire_cke VCC " "Pin \"sdram_controller_wire_cke\" is stuck at VCC" {  } { { "multicore/synthesis/multicore.vhd" "" { Text "C:/Users/Bcc/Desktop/khldun_project/Final_project/multicore/synthesis/multicore.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494890018041 "|multicore|sdram_controller_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1494890018041 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494890020230 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "494 " "494 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494890039236 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494890041031 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494890042003 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Bcc/Desktop/khldun_project/Final_project/output_files/multicore.map.smsg " "Generated suppressed messages file C:/Users/Bcc/Desktop/khldun_project/Final_project/output_files/multicore.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494890043626 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 2 0 0 " "Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1494890057585 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494890057585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16876 " "Implemented 16876 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1494890062292 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1494890062292 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1494890062292 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15720 " "Implemented 15720 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1494890062292 ""} { "Info" "ICUT_CUT_TM_RAMS" "1092 " "Implemented 1092 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1494890062292 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1494890062292 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1494890062292 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1494890062292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1399 " "Peak virtual memory: 1399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494890062657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 16 02:14:22 2017 " "Processing ended: Tue May 16 02:14:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494890062657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:12 " "Elapsed time: 00:03:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494890062657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:25 " "Total CPU time (on all processors): 00:04:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494890062657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494890062657 ""}
