Starting Command: verify_test_structures 

INFO (TDA-005): Command Line Invocation: 
            verify_test_structures -testmode FULLSCAN -workdir /afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/SYNTHESIS_SCAN/BATCHARGER/atpg_scripts -messagecount TSV-016=10,TSV-024=10,TSV-315=10,TSV-027=10 -stdout summary  [end TDA_005]

INFO (TDA-014): Cadence(R) Modus(TM) DFT Software Solution, Version 19.12-s004_1, built Dec 04 2019 (linux26_64) [end TDA_014]

INFO (TDA-015): Log File: /afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/SYNTHESIS_SCAN/BATCHARGER/atpg_scripts/testresults/logs/log_verify_test_structures_FULLSCAN_121124145520-855463000 [end TDA_015]

INFO (TDA-007): Job Information:
            Date Started: Wednesday Dec 11 14:55:21 2024  WET
            Host machine is fatima.novalocal, x86_64 running Linux 3.10.0-1160.99.1.el7.x86_64.
            This job is process number 28577.
[end TDA_007]

INFO (TDA-009): Options/Values information.
            (options marked with '*' have program generated values,
             options marked with '+' were specified to default.)

            -WORKDIR /afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/SYNTHESIS_SCAN/BATCHARGER/atpg_scripts
            -TESTMODE FULLSCAN

            -messagecount TSV-016=10,TSV-024=10,TSV-315=10,TSV-027=10
            -LOGFILE /afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/SYNTHESIS_SCAN/BATCHARGER/atpg_scripts/testresults/logs/log_verify_test_structures_FULLSCAN_121124145520-855463000
            -STDOUT summary
[end TDA_009]
INFO (TSV-900): verify_test_structures processing has started Wed Dec 11 14:55:21 2024    [end TSV_900] 
INFO (TFW-117): Modus checked out a modus_atpg license.  [end TFW_117] 
------------------- verify_test_structures Process Preview ---------------------
  apply constraints ...................................... constraints=yes    
  Effort level ........................................... effort=low         
  Print 1 message per source of clock race ............... limitcisource=yes  
  Print 1 Message per capture of clock race .............. limitcicapture=yes 
  Check for mutually exclusive gating logic (MEG) ........ megraces=yes       
  Use raise message severity attributes if they exist .... raisemsgsev=no    
  Reporting options ...................................... report[option]=yes/no 
    Process Preview ......................................   preview=yes     
    Circuit Statistics ...................................   circuit=yes      
    Message Summary ......................................   summary=yes      
    Specific Messages ....................................   specific=yes     
    Tests Status .........................................   status=no       
    Output File Names and Size ...........................   filestats=yes    
    Display messages for cloaked objects .................   cloakedobj=no   
  Rerun verify_test_structures test(s) ................... reruntests=no     
  Use message suppression attributes if they exist ....... suppressmsg=no    
  Test selected .......................................... test[option]=yes/no 
    Analyze test clock control of memory elements ........   testclockusage=yes 
    Analyze three-state drivers for contention ...........   tsdcontention=yes 
    Analyze feedback loops and keeper devices ............   feedback=yes 
    Analyze clock choppers ...............................   clockchopper=yes 
    Analyze flip-flop and latch scan characteristics .....   latchusage=yes 
    Analyze explicit fixed value latches .................   explicitfvlatch=yes 
    Analyze potential clock signal races .................   clocksignalraces=yes 
    Analyze internal scan chains .........................   internalscanchains=yes 

--------------------Circuit Statistics--------------------

INFO (TLM-055): Design Summary
                --------------

Hierarchical Model:                  Flattened Model:
          1,337  Blocks                         976  Blocks
          4,261  Pins                           976  Nodes
          2,638  Nets

Primary Inputs:                      Primary Outputs:
         78  Input Only                         7  Output Only
          2  Input/Output                       2  Input/Output
         80  Total Inputs                       9  Total Outputs

Tied Nets:                           Dotted Nets:
         19  Tied to 0                          0  Two-State
         38  Tied to 1                          2  Three-State
          0  Tied to X                          2  Total Dotted Nets
         57  Total Tied Nets

Selected Primitive Functions:
          0  Clock Chopper (CHOP) primitives 
          0  RAMs
          0  ROMs
          0  TSDs
          0  Resistors
          0  Transistors
         40  MUX2s
          0  Latches


         19  Rising  Edge Flop w/Set and Reset-Dominant Port
         19  Total Flops

        293  Technology Library Cell Instances

[end TLM_055] 

Test Function Pin Information for Test Mode:  FULLSCAN
-------------------------------------------

          2  SC    (System  Clock)             Pins
          0  PC    (P Shift Clock)             Pins
          1  EC    (E Shift Clock)             Pins

          0  OSC   (Oscillator)                Pins

          0  TI    (Test Inhibit)              Pins
          1  SE    (Scan Enable)               Pins
          0  CI    (Clock Isolation)           Pins
          0  OI    (Output Inhibit)            Pins

          1  SI    (Scan Input)                Pins
          1  SO    (Scan Output)               Pins

  Pin Index    Type Test Function                         Pin Name / Net Name
  ---------    ---- ----------------------------------    -------------------
         18      PI  +SC                                  rstz / rstz
          0      PI  -EC  -SC                             clk / clk
         19      PI  +SE                                  se / se
         20      PI   SI                                  si / si
         83      PO   SO                                  so / so

  
   Analyze test clocks' control of memory elements    

Analyze test clocks' control of memory elements process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.89
  
   Analyze three-state drivers for contention 

Analyze three-state drivers for contention process has completed.
                             CPU time =  0:00:00.02  Elapsed time =  0:00:02.46
  
   Analyze feedback loops and keeper devices          

Analyze feedback loops and keeper devices process has completed.
                             CPU time =  0:00:00.01  Elapsed time =  0:00:00.68
  
   Analyze clock choppers                             

Analyze clock choppers process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.91
  
   Analyze flip-flop and latch scan characteristics   
INFO (TSV-068): The length of the longest scan chain is 19 bit positions, which is 100% of the average scan chain length 19 (based on 19 total scan chain bits and 1 valid scan chains).   [end TSV_068] 
INFO (TSV-378): Scan chain beginning at 'pin si' and ending at 'pin so' is controllable and observable. The length of the scan chain is 19 bit positions.   [end TSV_378] 
INFO (TSV-567): There are 1 controllable scan chains fed by Scan In (SI) primary inputs.   [end TSV_567] 
INFO (TSV-568): There are 1 observable scan chains feeding to Scan Out (SO) primary outputs.   [end TSV_568] 
INFO (TSV-569): There are 0 controllable scan chains fed by on-product Pattern Generator(s).   [end TSV_569] 
INFO (TSV-570): There are 0 observable scan chains feeding to on-product Multiple-Input Signature Register (MISRs).   [end TSV_570] 

Analyze flip-flop and latch scan characteristics process has completed.
                             CPU time =  0:00:00.01  Elapsed time =  0:00:01.45
  
   Analyze explicit fixed value latches 

Analyze explicit fixed value latches process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.78
  
   Analyze potential clock signal races               
   Check for mutually exclusive gating logic (MEG)    

Analyze potential clock signal races process has completed.
                             CPU time =  0:00:00.01  Elapsed time =  0:00:01.34
  
   Analyze internal scan chains 

Analyze channel inputs for validity process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.64

--------------------File Information----------------------
          57344 /afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/SYNTHESIS_SCAN/BATCHARGER/atpg_scripts/tbdata/TSVmessageFile.FULLSCAN 

INFO (TSV-908): verify_test_structures processing complete.   [end TSV_908] 
INFO (TFW-119): Modus checked in a modus_atpg license.  [end TFW_119] 

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =            5,999,392  bytes

                      CPU Time =    0:00:00.12
                  Elapsed Time =    0:00:13.10                    [end TDA_001]

     Date Ended:  Wednesday Dec 11 14:55:34 2024  WET




-------------------------------------------------------------------------------
*                      Message Summary                                        *
-------------------------------------------------------------------------------
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
      1 INFO (TFW-117): Modus checked out a modus_atpg license.   
      1 INFO (TFW-119): Modus checked in a modus_atpg license.   
      1 INFO (TLM-055): Design Summary
      1 INFO (TSV-068): The length of the longest scan chain is 19 bit positions, which is 100% of the average scan chain length 19 (based on 19 total scan chain bits and 1 valid scan chains).    
      1 INFO (TSV-378): Scan chain beginning at 'pin si' and ending at 'pin so' is controllable and observable. The length of the scan chain is 19 bit positions.    
      1 INFO (TSV-567): There are 1 controllable scan chains fed by Scan In (SI) primary inputs.    
      1 INFO (TSV-568): There are 1 observable scan chains feeding to Scan Out (SO) primary outputs.    
      1 INFO (TSV-569): There are 0 controllable scan chains fed by on-product Pattern Generator(s).    
      1 INFO (TSV-570): There are 0 observable scan chains feeding to on-product Multiple-Input Signature Register (MISRs).    
      1 INFO (TSV-900): verify_test_structures processing has started Wed Dec 11 14:55:21 2024     
      1 INFO (TSV-908): verify_test_structures processing complete.    

 For a detailed explanation of a message and a suggested user response execute 'msgHelp <message id>'.  For example: msgHelp TDA-009

-------------------------------------------------------------------------------
