INFO-FLOW: Workspace D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1 opened at Sun Nov 03 13:40:26 +0700 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: E:/downloads/.xinstall/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/downloads/.xinstall/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.129 sec.
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.122 sec.
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.29 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.458 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5
Execute     config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.671 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Command     create_platform done; 0.128 sec.
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.133 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.28 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -flow syn -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 -rtl verilog -vivado_clock 10 
Execute   source ./LeNet_wrapper/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./LeNet_wrapper/solution1/directives.tcl
Execute     set_directive_top -name LeNet_wrapper LeNet_wrapper 
INFO: [HLS 200-1510] Running: set_directive_top -name LeNet_wrapper LeNet_wrapper 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 122.941 MB.
Execute       set_directive_top LeNet_wrapper -name=LeNet_wrapper 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Command       ap_source done; 0.17 sec.
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'LeNet_wrapper.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling LeNet_wrapper.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang LeNet_wrapper.cpp -foptimization-record-file=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/downloads/.xinstall/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/autopilot -I E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.pp.0.cpp {-hls-platform-db-name=E:/downloads/.xinstall/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.cpp.clang.out.log 2> D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 2.9 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.pp.0.cpp {-hls-platform-db-name=E:/downloads/.xinstall/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/clang.out.log 2> D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:45:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:46:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:47:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:59:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:60:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:61:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:54:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:55:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:56:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:70:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:71:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:72:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:105:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:122:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:128:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:186:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:187:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:188:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:17:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:18:9)
WARNING: [HLS 207-5566] unexpected pragma argument '(', expects identifier (./../hw_library/fixed_point_stream_convolution.h:19:46)
WARNING: [HLS 207-5566] unexpected pragma argument '(', expects identifier (./../hw_library/fixed_point_stream_convolution.h:20:46)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:146:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:147:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:148:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:120:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:122:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:191:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:192:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:193:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:18:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:19:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:133:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:134:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:135:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/.systemc_flag -fix-errors D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.74 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/all.directive.json -fix-errors D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.015 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 2.933 sec.
INFO-FLOW: run_clang exec: E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/autopilot -I E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.bc {-hls-platform-db-name=E:/downloads/.xinstall/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.pp.0.cpp.clang.out.log 2> D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.pp.0.cpp.clang.err.log
WARNING: [HLS 207-1017] unknown pragma ignored (./../hw_library/stream_convolution_slideWindow.h:108:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 16.147 seconds; current allocated memory: 127.340 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.g.bc"  
INFO-FLOW: run_clang exec: E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.g.bc -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.0.bc > D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.2 sec.
Execute       run_link_or_opt -opt -out D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.485 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 4.191 sec.
Execute       run_link_or_opt -opt -out D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=LeNet_wrapper -reflow-float-conversion 
INFO-FLOW: run_clang exec: E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=LeNet_wrapper -reflow-float-conversion -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.41 sec.
Execute       run_link_or_opt -out D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=LeNet_wrapper 
INFO-FLOW: run_clang exec: E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=LeNet_wrapper -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: E:/downloads/.xinstall/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=LeNet_wrapper -mllvm -hls-db-dir -mllvm D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=E:/downloads/.xinstall/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 2> D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,901 Compile/Link D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,901 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,513 Unroll/Inline (step 1) D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,513 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,063 Unroll/Inline (step 2) D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,063 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,024 Unroll/Inline (step 3) D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,024 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,014 Unroll/Inline (step 4) D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,014 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,940 Array/Struct (step 1) D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,940 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,938 Array/Struct (step 2) D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,938 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,938 Array/Struct (step 3) D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,938 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,938 Array/Struct (step 4) D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,938 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,979 Array/Struct (step 5) D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,979 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,976 Performance (step 1) D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,976 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,938 Performance (step 2) D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,938 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,314 Performance (step 3) D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,314 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,994 Performance (step 4) D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,994 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,005 HW Transforms D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,005 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'L4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/fully_connected.h:116:5)
INFO: [HLS 214-291] Loop 'L4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:126:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_3' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:135:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_130_2' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:130:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_140_4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:140:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_158_5' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:158:23)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fully_connected.h:116:5) in function 'FC<1u, 800u, 500u>' completely with a factor of 1 (./../hw_library/fully_connected.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_3' (./../hw_library/pool.h:130:20) in function 'pool<2u, 50u, 8u>' completely with a factor of 50 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_2' (./../hw_library/pool.h:124:21) in function 'pool<2u, 50u, 8u>' completely with a factor of 4 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fixed_point_stream_convolution.h:126:5) in function 'SMM<1u, 500u, 50u>' completely with a factor of 6 (./../hw_library/fixed_point_stream_convolution.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_3' (./../hw_library/stream_convolution_slideWindow.h:135:24) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_2' (./../hw_library/stream_convolution_slideWindow.h:130:24) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_4' (./../hw_library/stream_convolution_slideWindow.h:140:23) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_5' (./../hw_library/stream_convolution_slideWindow.h:158:23) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_3' (./../hw_library/pool.h:130:20) in function 'pool<2u, 20u, 24u>' completely with a factor of 20 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_2' (./../hw_library/pool.h:124:21) in function 'pool<2u, 20u, 24u>' completely with a factor of 12 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fixed_point_stream_convolution.h:126:5) in function 'SMM<1u, 25u, 20u>' completely with a factor of 6 (./../hw_library/fixed_point_stream_convolution.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_3' (./../hw_library/stream_convolution_slideWindow.h:135:24) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_2' (./../hw_library/stream_convolution_slideWindow.h:130:24) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_4' (./../hw_library/stream_convolution_slideWindow.h:140:23) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_5' (./../hw_library/stream_convolution_slideWindow.h:158:23) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< L2> at ./../hw_library/fully_connected.h:112:24 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_123_1> at ./../hw_library/pool.h:123:20 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=7 dim=2' for array 'void SMM<1u, 25u, 20u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=7 dim=2' for array 'void SMM<1u, 25u, 20u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=11 dim=2' for array 'void SMM<1u, 500u, 50u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=11 dim=2' for array 'void SMM<1u, 500u, 50u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'buf' due to pipeline pragma (./../hw_library/pool.h:119:6)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Cyclic partitioning with factor 11 on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A': Cyclic partitioning with factor 11 on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Cyclic partitioning with factor 7 on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A': Cyclic partitioning with factor 7 on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 2. (./../hw_library/pool.h:119:6)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.133 seconds; current allocated memory: 129.500 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 129.512 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top LeNet_wrapper -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.0.bc -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 4.041 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.16 seconds; current allocated memory: 138.543 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.1.bc -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.532 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 144.941 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.g.1.bc to D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.o.1.bc -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [HLS 200-805] An internal stream 'connect_2' (LeNet_wrapper.cpp:13) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'connect_5' (LeNet_wrapper.cpp:13) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'LeNet_wrapper' (LeNet_wrapper.cpp:4), detected/extracted 10 process function(s): 
	 'AXI_DMA_SLAVE'
	 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'
	 'SMM<1u, 25u, 20u>'
	 'pool<2u, 20u, 24u>'
	 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'
	 'SMM<1u, 500u, 50u>'
	 'pool<2u, 50u, 8u>'
	 'FC<1u, 800u, 500u>'
	 'FC<1u, 500u, 10u>'
	 'AXI_DMA_MASTER'.
Command         transform done; 2.66 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 500u, 50u>' (./../hw_library/fixed_point_stream_convolution.h:17:24)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 25u, 20u>' (./../hw_library/fixed_point_stream_convolution.h:17:24)...6 expression(s) balanced.
Command         transform done; 2.148 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.829 seconds; current allocated memory: 172.762 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.o.2.bc -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_167_11'(./../hw_library/pool.h:167:24) and 'VITIS_LOOP_168_12'(./../hw_library/pool.h:168:25) in function 'pool<2u, 50u, 8u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_167_11'(./../hw_library/pool.h:167:24) and 'VITIS_LOOP_168_12'(./../hw_library/pool.h:168:25) in function 'pool<2u, 20u, 24u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_1'(./../hw_library/fixed_point_stream_convolution.h:78:20) and 'VITIS_LOOP_79_2'(./../hw_library/fixed_point_stream_convolution.h:79:21) in function 'SMM<1u, 500u, 50u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fixed_point_stream_convolution.h:121:9) and 'L3'(./../hw_library/fixed_point_stream_convolution.h:124:10) in function 'SMM<1u, 500u, 50u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_1'(./../hw_library/fixed_point_stream_convolution.h:78:20) and 'VITIS_LOOP_79_2'(./../hw_library/fixed_point_stream_convolution.h:79:21) in function 'SMM<1u, 25u, 20u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fixed_point_stream_convolution.h:121:9) and 'L3'(./../hw_library/fixed_point_stream_convolution.h:124:10) in function 'SMM<1u, 25u, 20u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_76_1'(./../hw_library/fully_connected.h:76:26) and 'VITIS_LOOP_77_2'(./../hw_library/fully_connected.h:77:30) in function 'FC<1u, 800u, 500u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fully_connected.h:112:24) and 'L3'(./../hw_library/fully_connected.h:114:28) in function 'FC<1u, 800u, 500u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_76_1'(./../hw_library/fully_connected.h:76:26) and 'VITIS_LOOP_77_2'(./../hw_library/fully_connected.h:77:30) in function 'FC<1u, 500u, 10u>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_144_8' (./../hw_library/pool.h:144:25) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_6' (./../hw_library/pool.h:141:23) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (./../hw_library/pool.h:167:24) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_4' (./../hw_library/pool.h:139:21) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_144_8' (./../hw_library/pool.h:144:25) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_6' (./../hw_library/pool.h:141:23) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (./../hw_library/pool.h:167:24) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_4' (./../hw_library/pool.h:139:21) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (./../hw_library/fixed_point_stream_convolution.h:78:20) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fixed_point_stream_convolution.h:121:9) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (./../hw_library/fixed_point_stream_convolution.h:96:20) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (./../hw_library/fixed_point_stream_convolution.h:78:20) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fixed_point_stream_convolution.h:121:9) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (./../hw_library/fixed_point_stream_convolution.h:96:20) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (./../hw_library/fully_connected.h:76:26) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fully_connected.h:112:24) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_3' (./../hw_library/fully_connected.h:92:26) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (./../hw_library/fully_connected.h:76:26) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_3' (./../hw_library/fully_connected.h:92:26) in function 'FC<1u, 500u, 10u>'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (./../hw_library/stream_convolution_slideWindow.h:107).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (./../hw_library/stream_convolution_slideWindow.h:107).
Execute           auto_get_db
Command         transform done; 8.521 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.523 seconds; current allocated memory: 565.117 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 18.104 sec.
Command     elaborate done; 47.461 sec.
Execute     ap_eval exec zip -j D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 1.273 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'LeNet_wrapper' ...
Execute       ap_set_top_model LeNet_wrapper 
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6' to 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1' to 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' to 'SCIG_5u_1u_28u_20u_24u_0u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_L2_L3' to 'SMM_1u_25u_20u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>' to 'SMM_1u_25u_20u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>' to 'pool_2u_20u_24u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6' to 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1' to 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' to 'SCIG_5u_20u_12u_50u_8u_0u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_L2_L3' to 'SMM_1u_500u_50u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>' to 'SMM_1u_500u_50u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>' to 'pool_2u_50u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_L2_L3' to 'FC_1u_800u_500u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>' to 'FC_1u_800u_500u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_L2' to 'FC_1u_500u_10u_Pipeline_L2'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>' to 'FC_1u_500u_10u_s'.
Command       ap_set_top_model done; 1.106 sec.
Execute       get_model_list LeNet_wrapper -filter all-wo-channel -topdown 
Execute       preproc_iomode -model LeNet_wrapper 
Execute       preproc_iomode -model AXI_DMA_MASTER 
Execute       preproc_iomode -model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 
Execute       preproc_iomode -model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 
Execute       preproc_iomode -model FC<1u, 500u, 10u> 
Execute       preproc_iomode -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7 
Execute       preproc_iomode -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
Execute       preproc_iomode -model FC<1u, 500u, 10u>_Pipeline_L2 
Execute       preproc_iomode -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6 
Execute       preproc_iomode -model FC<1u, 800u, 500u> 
Execute       preproc_iomode -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7 
Execute       preproc_iomode -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
Execute       preproc_iomode -model FC<1u, 800u, 500u>_Pipeline_L2_L3 
Execute       preproc_iomode -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6 
Execute       preproc_iomode -model pool<2u, 50u, 8u> 
Execute       preproc_iomode -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
Execute       preproc_iomode -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 
Execute       preproc_iomode -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
Execute       preproc_iomode -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13 
Execute       preproc_iomode -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1 
Execute       preproc_iomode -model SMM<1u, 500u, 50u> 
Execute       preproc_iomode -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7 
Execute       preproc_iomode -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       preproc_iomode -model SMM<1u, 500u, 50u>_Pipeline_L2_L3 
Execute       preproc_iomode -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 
Execute       preproc_iomode -model SCIG<5u, 20u, 12u, 50u, 8u, 0u> 
Execute       preproc_iomode -model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1 
Execute       preproc_iomode -model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6 
Execute       preproc_iomode -model pool<2u, 20u, 24u> 
Execute       preproc_iomode -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
Execute       preproc_iomode -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 
Execute       preproc_iomode -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
Execute       preproc_iomode -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13 
Execute       preproc_iomode -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1 
Execute       preproc_iomode -model SMM<1u, 25u, 20u> 
Execute       preproc_iomode -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7 
Execute       preproc_iomode -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       preproc_iomode -model SMM<1u, 25u, 20u>_Pipeline_L2_L3 
Execute       preproc_iomode -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 
Execute       preproc_iomode -model SCIG<5u, 1u, 28u, 20u, 24u, 0u> 
Execute       preproc_iomode -model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1 
Execute       preproc_iomode -model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6 
Execute       preproc_iomode -model AXI_DMA_SLAVE 
Execute       preproc_iomode -model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 
Execute       preproc_iomode -model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 
Execute       get_model_list LeNet_wrapper -filter all-wo-channel 
INFO-FLOW: Model list for configure: AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 AXI_DMA_SLAVE {SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6} {SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1} {SCIG<5u, 1u, 28u, 20u, 24u, 0u>} {SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6} {SMM<1u, 25u, 20u>_Pipeline_L2_L3} {SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2} {SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7} {SMM<1u, 25u, 20u>} {pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1} {pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13} {pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9} {pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10} {pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12} {pool<2u, 20u, 24u>} {SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6} {SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1} {SCIG<5u, 20u, 12u, 50u, 8u, 0u>} {SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6} {SMM<1u, 500u, 50u>_Pipeline_L2_L3} {SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2} {SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7} {SMM<1u, 500u, 50u>} {pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1} {pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13} {pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9} {pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10} {pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12} {pool<2u, 50u, 8u>} {FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6} {FC<1u, 800u, 500u>_Pipeline_L2_L3} {FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2} {FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7} {FC<1u, 800u, 500u>} {FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6} {FC<1u, 500u, 10u>_Pipeline_L2} {FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2} {FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7} {FC<1u, 500u, 10u>} AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 AXI_DMA_MASTER LeNet_wrapper
INFO-FLOW: Configuring Module : AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 ...
Execute       set_default_model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 
Execute       apply_spec_resource_limit AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 
INFO-FLOW: Configuring Module : AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 ...
Execute       set_default_model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 
Execute       apply_spec_resource_limit AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 
INFO-FLOW: Configuring Module : AXI_DMA_SLAVE ...
Execute       set_default_model AXI_DMA_SLAVE 
Execute       apply_spec_resource_limit AXI_DMA_SLAVE 
INFO-FLOW: Configuring Module : SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6 ...
Execute       set_default_model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6 
Execute       apply_spec_resource_limit SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6 
INFO-FLOW: Configuring Module : SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1 ...
Execute       set_default_model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1 
Execute       apply_spec_resource_limit SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1 
INFO-FLOW: Configuring Module : SCIG<5u, 1u, 28u, 20u, 24u, 0u> ...
Execute       set_default_model SCIG<5u, 1u, 28u, 20u, 24u, 0u> 
Execute       apply_spec_resource_limit SCIG<5u, 1u, 28u, 20u, 24u, 0u> 
INFO-FLOW: Configuring Module : SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 ...
Execute       set_default_model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 
Execute       apply_spec_resource_limit SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 
INFO-FLOW: Configuring Module : SMM<1u, 25u, 20u>_Pipeline_L2_L3 ...
Execute       set_default_model SMM<1u, 25u, 20u>_Pipeline_L2_L3 
Execute       apply_spec_resource_limit SMM<1u, 25u, 20u>_Pipeline_L2_L3 
INFO-FLOW: Configuring Module : SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 ...
Execute       set_default_model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       apply_spec_resource_limit SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
INFO-FLOW: Configuring Module : SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7 ...
Execute       set_default_model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7 
Execute       apply_spec_resource_limit SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7 
INFO-FLOW: Configuring Module : SMM<1u, 25u, 20u> ...
Execute       set_default_model SMM<1u, 25u, 20u> 
Execute       apply_spec_resource_limit SMM<1u, 25u, 20u> 
INFO-FLOW: Configuring Module : pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1 ...
Execute       set_default_model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1 
Execute       apply_spec_resource_limit pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1 
INFO-FLOW: Configuring Module : pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13 ...
Execute       set_default_model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13 
Execute       apply_spec_resource_limit pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13 
INFO-FLOW: Configuring Module : pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 ...
Execute       set_default_model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
Execute       apply_spec_resource_limit pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
INFO-FLOW: Configuring Module : pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 ...
Execute       set_default_model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 
Execute       apply_spec_resource_limit pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 
INFO-FLOW: Configuring Module : pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 ...
Execute       set_default_model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
Execute       apply_spec_resource_limit pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
INFO-FLOW: Configuring Module : pool<2u, 20u, 24u> ...
Execute       set_default_model pool<2u, 20u, 24u> 
Execute       apply_spec_resource_limit pool<2u, 20u, 24u> 
INFO-FLOW: Configuring Module : SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6 ...
Execute       set_default_model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6 
Execute       apply_spec_resource_limit SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6 
INFO-FLOW: Configuring Module : SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1 ...
Execute       set_default_model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1 
Execute       apply_spec_resource_limit SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1 
INFO-FLOW: Configuring Module : SCIG<5u, 20u, 12u, 50u, 8u, 0u> ...
Execute       set_default_model SCIG<5u, 20u, 12u, 50u, 8u, 0u> 
Execute       apply_spec_resource_limit SCIG<5u, 20u, 12u, 50u, 8u, 0u> 
INFO-FLOW: Configuring Module : SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 ...
Execute       set_default_model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 
Execute       apply_spec_resource_limit SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 
INFO-FLOW: Configuring Module : SMM<1u, 500u, 50u>_Pipeline_L2_L3 ...
Execute       set_default_model SMM<1u, 500u, 50u>_Pipeline_L2_L3 
Execute       apply_spec_resource_limit SMM<1u, 500u, 50u>_Pipeline_L2_L3 
INFO-FLOW: Configuring Module : SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 ...
Execute       set_default_model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       apply_spec_resource_limit SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
INFO-FLOW: Configuring Module : SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7 ...
Execute       set_default_model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7 
Execute       apply_spec_resource_limit SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7 
INFO-FLOW: Configuring Module : SMM<1u, 500u, 50u> ...
Execute       set_default_model SMM<1u, 500u, 50u> 
Execute       apply_spec_resource_limit SMM<1u, 500u, 50u> 
INFO-FLOW: Configuring Module : pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1 ...
Execute       set_default_model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1 
Execute       apply_spec_resource_limit pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1 
INFO-FLOW: Configuring Module : pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13 ...
Execute       set_default_model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13 
Execute       apply_spec_resource_limit pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13 
INFO-FLOW: Configuring Module : pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 ...
Execute       set_default_model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
Execute       apply_spec_resource_limit pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
INFO-FLOW: Configuring Module : pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 ...
Execute       set_default_model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 
Execute       apply_spec_resource_limit pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 
INFO-FLOW: Configuring Module : pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 ...
Execute       set_default_model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
Execute       apply_spec_resource_limit pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
INFO-FLOW: Configuring Module : pool<2u, 50u, 8u> ...
Execute       set_default_model pool<2u, 50u, 8u> 
Execute       apply_spec_resource_limit pool<2u, 50u, 8u> 
INFO-FLOW: Configuring Module : FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6 ...
Execute       set_default_model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6 
Execute       apply_spec_resource_limit FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6 
INFO-FLOW: Configuring Module : FC<1u, 800u, 500u>_Pipeline_L2_L3 ...
Execute       set_default_model FC<1u, 800u, 500u>_Pipeline_L2_L3 
Execute       apply_spec_resource_limit FC<1u, 800u, 500u>_Pipeline_L2_L3 
INFO-FLOW: Configuring Module : FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 ...
Execute       set_default_model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
Execute       apply_spec_resource_limit FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
INFO-FLOW: Configuring Module : FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7 ...
Execute       set_default_model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7 
Execute       apply_spec_resource_limit FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7 
INFO-FLOW: Configuring Module : FC<1u, 800u, 500u> ...
Execute       set_default_model FC<1u, 800u, 500u> 
Execute       apply_spec_resource_limit FC<1u, 800u, 500u> 
INFO-FLOW: Configuring Module : FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6 ...
Execute       set_default_model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6 
Execute       apply_spec_resource_limit FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6 
INFO-FLOW: Configuring Module : FC<1u, 500u, 10u>_Pipeline_L2 ...
Execute       set_default_model FC<1u, 500u, 10u>_Pipeline_L2 
Execute       apply_spec_resource_limit FC<1u, 500u, 10u>_Pipeline_L2 
INFO-FLOW: Configuring Module : FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 ...
Execute       set_default_model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
Execute       apply_spec_resource_limit FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
INFO-FLOW: Configuring Module : FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7 ...
Execute       set_default_model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7 
Execute       apply_spec_resource_limit FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7 
INFO-FLOW: Configuring Module : FC<1u, 500u, 10u> ...
Execute       set_default_model FC<1u, 500u, 10u> 
Execute       apply_spec_resource_limit FC<1u, 500u, 10u> 
INFO-FLOW: Configuring Module : AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 ...
Execute       set_default_model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 
Execute       apply_spec_resource_limit AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 
INFO-FLOW: Configuring Module : AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 ...
Execute       set_default_model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 
Execute       apply_spec_resource_limit AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 
INFO-FLOW: Configuring Module : AXI_DMA_MASTER ...
Execute       set_default_model AXI_DMA_MASTER 
Execute       apply_spec_resource_limit AXI_DMA_MASTER 
INFO-FLOW: Configuring Module : LeNet_wrapper ...
Execute       set_default_model LeNet_wrapper 
Execute       apply_spec_resource_limit LeNet_wrapper 
INFO-FLOW: Model list for preprocess: AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 AXI_DMA_SLAVE {SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6} {SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1} {SCIG<5u, 1u, 28u, 20u, 24u, 0u>} {SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6} {SMM<1u, 25u, 20u>_Pipeline_L2_L3} {SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2} {SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7} {SMM<1u, 25u, 20u>} {pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1} {pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13} {pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9} {pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10} {pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12} {pool<2u, 20u, 24u>} {SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6} {SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1} {SCIG<5u, 20u, 12u, 50u, 8u, 0u>} {SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6} {SMM<1u, 500u, 50u>_Pipeline_L2_L3} {SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2} {SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7} {SMM<1u, 500u, 50u>} {pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1} {pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13} {pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9} {pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10} {pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12} {pool<2u, 50u, 8u>} {FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6} {FC<1u, 800u, 500u>_Pipeline_L2_L3} {FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2} {FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7} {FC<1u, 800u, 500u>} {FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6} {FC<1u, 500u, 10u>_Pipeline_L2} {FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2} {FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7} {FC<1u, 500u, 10u>} AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 AXI_DMA_MASTER LeNet_wrapper
INFO-FLOW: Preprocessing Module: AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 ...
Execute       set_default_model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 
Execute       cdfg_preprocess -model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 
Execute       rtl_gen_preprocess AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 
INFO-FLOW: Preprocessing Module: AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 ...
Execute       set_default_model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 
Execute       cdfg_preprocess -model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 
Execute       rtl_gen_preprocess AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 
INFO-FLOW: Preprocessing Module: AXI_DMA_SLAVE ...
Execute       set_default_model AXI_DMA_SLAVE 
Execute       cdfg_preprocess -model AXI_DMA_SLAVE 
Command       cdfg_preprocess done; 0.303 sec.
Execute       rtl_gen_preprocess AXI_DMA_SLAVE 
INFO-FLOW: Preprocessing Module: SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6 ...
Execute       set_default_model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6 
Execute       cdfg_preprocess -model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6 
Execute       rtl_gen_preprocess SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6 
INFO-FLOW: Preprocessing Module: SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1 ...
Execute       set_default_model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1 
Execute       cdfg_preprocess -model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1 
Command       cdfg_preprocess done; 0.421 sec.
Execute       rtl_gen_preprocess SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1 
INFO-FLOW: Preprocessing Module: SCIG<5u, 1u, 28u, 20u, 24u, 0u> ...
Execute       set_default_model SCIG<5u, 1u, 28u, 20u, 24u, 0u> 
Execute       cdfg_preprocess -model SCIG<5u, 1u, 28u, 20u, 24u, 0u> 
Execute       rtl_gen_preprocess SCIG<5u, 1u, 28u, 20u, 24u, 0u> 
INFO-FLOW: Preprocessing Module: SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 ...
Execute       set_default_model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 
Execute       cdfg_preprocess -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 
Execute       rtl_gen_preprocess SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 
INFO-FLOW: Preprocessing Module: SMM<1u, 25u, 20u>_Pipeline_L2_L3 ...
Execute       set_default_model SMM<1u, 25u, 20u>_Pipeline_L2_L3 
Execute       cdfg_preprocess -model SMM<1u, 25u, 20u>_Pipeline_L2_L3 
Execute       rtl_gen_preprocess SMM<1u, 25u, 20u>_Pipeline_L2_L3 
INFO-FLOW: Preprocessing Module: SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 ...
Execute       set_default_model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       cdfg_preprocess -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       rtl_gen_preprocess SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
INFO-FLOW: Preprocessing Module: SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7 ...
Execute       set_default_model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7 
Execute       cdfg_preprocess -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7 
Execute       rtl_gen_preprocess SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7 
INFO-FLOW: Preprocessing Module: SMM<1u, 25u, 20u> ...
Execute       set_default_model SMM<1u, 25u, 20u> 
Execute       cdfg_preprocess -model SMM<1u, 25u, 20u> 
Execute       rtl_gen_preprocess SMM<1u, 25u, 20u> 
INFO-FLOW: Preprocessing Module: pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1 ...
Execute       set_default_model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1 
Execute       cdfg_preprocess -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1 
Execute       rtl_gen_preprocess pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1 
INFO-FLOW: Preprocessing Module: pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13 ...
Execute       set_default_model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13 
Execute       cdfg_preprocess -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13 
Execute       rtl_gen_preprocess pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13 
INFO-FLOW: Preprocessing Module: pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 ...
Execute       set_default_model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
Execute       cdfg_preprocess -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
Execute       rtl_gen_preprocess pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
INFO-FLOW: Preprocessing Module: pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 ...
Execute       set_default_model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 
Execute       cdfg_preprocess -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 
Execute       rtl_gen_preprocess pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 
INFO-FLOW: Preprocessing Module: pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 ...
Execute       set_default_model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
Execute       cdfg_preprocess -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
Execute       rtl_gen_preprocess pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
INFO-FLOW: Preprocessing Module: pool<2u, 20u, 24u> ...
Execute       set_default_model pool<2u, 20u, 24u> 
Execute       cdfg_preprocess -model pool<2u, 20u, 24u> 
Execute       rtl_gen_preprocess pool<2u, 20u, 24u> 
INFO-FLOW: Preprocessing Module: SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6 ...
Execute       set_default_model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6 
Execute       cdfg_preprocess -model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6 
Execute       rtl_gen_preprocess SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6 
INFO-FLOW: Preprocessing Module: SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1 ...
Execute       set_default_model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1 
Execute       cdfg_preprocess -model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1 
Execute       rtl_gen_preprocess SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1 
INFO-FLOW: Preprocessing Module: SCIG<5u, 20u, 12u, 50u, 8u, 0u> ...
Execute       set_default_model SCIG<5u, 20u, 12u, 50u, 8u, 0u> 
Execute       cdfg_preprocess -model SCIG<5u, 20u, 12u, 50u, 8u, 0u> 
Execute       rtl_gen_preprocess SCIG<5u, 20u, 12u, 50u, 8u, 0u> 
INFO-FLOW: Preprocessing Module: SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 ...
Execute       set_default_model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 
Execute       cdfg_preprocess -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 
Execute       rtl_gen_preprocess SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 
INFO-FLOW: Preprocessing Module: SMM<1u, 500u, 50u>_Pipeline_L2_L3 ...
Execute       set_default_model SMM<1u, 500u, 50u>_Pipeline_L2_L3 
Execute       cdfg_preprocess -model SMM<1u, 500u, 50u>_Pipeline_L2_L3 
Execute       rtl_gen_preprocess SMM<1u, 500u, 50u>_Pipeline_L2_L3 
INFO-FLOW: Preprocessing Module: SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 ...
Execute       set_default_model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       cdfg_preprocess -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       rtl_gen_preprocess SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
INFO-FLOW: Preprocessing Module: SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7 ...
Execute       set_default_model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7 
Execute       cdfg_preprocess -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7 
Execute       rtl_gen_preprocess SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7 
INFO-FLOW: Preprocessing Module: SMM<1u, 500u, 50u> ...
Execute       set_default_model SMM<1u, 500u, 50u> 
Execute       cdfg_preprocess -model SMM<1u, 500u, 50u> 
Execute       rtl_gen_preprocess SMM<1u, 500u, 50u> 
INFO-FLOW: Preprocessing Module: pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1 ...
Execute       set_default_model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1 
Execute       cdfg_preprocess -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1 
Execute       rtl_gen_preprocess pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1 
INFO-FLOW: Preprocessing Module: pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13 ...
Execute       set_default_model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13 
Execute       cdfg_preprocess -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13 
Execute       rtl_gen_preprocess pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13 
INFO-FLOW: Preprocessing Module: pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 ...
Execute       set_default_model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
Execute       cdfg_preprocess -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
Execute       rtl_gen_preprocess pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
INFO-FLOW: Preprocessing Module: pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 ...
Execute       set_default_model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 
Execute       cdfg_preprocess -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 
Execute       rtl_gen_preprocess pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 
INFO-FLOW: Preprocessing Module: pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 ...
Execute       set_default_model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
Execute       cdfg_preprocess -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
Execute       rtl_gen_preprocess pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
INFO-FLOW: Preprocessing Module: pool<2u, 50u, 8u> ...
Execute       set_default_model pool<2u, 50u, 8u> 
Execute       cdfg_preprocess -model pool<2u, 50u, 8u> 
Execute       rtl_gen_preprocess pool<2u, 50u, 8u> 
INFO-FLOW: Preprocessing Module: FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6 ...
Execute       set_default_model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6 
Execute       cdfg_preprocess -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6 
Execute       rtl_gen_preprocess FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6 
INFO-FLOW: Preprocessing Module: FC<1u, 800u, 500u>_Pipeline_L2_L3 ...
Execute       set_default_model FC<1u, 800u, 500u>_Pipeline_L2_L3 
Execute       cdfg_preprocess -model FC<1u, 800u, 500u>_Pipeline_L2_L3 
Execute       rtl_gen_preprocess FC<1u, 800u, 500u>_Pipeline_L2_L3 
INFO-FLOW: Preprocessing Module: FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 ...
Execute       set_default_model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
Execute       cdfg_preprocess -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
Execute       rtl_gen_preprocess FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
INFO-FLOW: Preprocessing Module: FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7 ...
Execute       set_default_model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7 
Execute       cdfg_preprocess -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7 
Execute       rtl_gen_preprocess FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7 
INFO-FLOW: Preprocessing Module: FC<1u, 800u, 500u> ...
Execute       set_default_model FC<1u, 800u, 500u> 
Execute       cdfg_preprocess -model FC<1u, 800u, 500u> 
Execute       rtl_gen_preprocess FC<1u, 800u, 500u> 
INFO-FLOW: Preprocessing Module: FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6 ...
Execute       set_default_model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6 
Execute       cdfg_preprocess -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6 
Execute       rtl_gen_preprocess FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6 
INFO-FLOW: Preprocessing Module: FC<1u, 500u, 10u>_Pipeline_L2 ...
Execute       set_default_model FC<1u, 500u, 10u>_Pipeline_L2 
Execute       cdfg_preprocess -model FC<1u, 500u, 10u>_Pipeline_L2 
Execute       rtl_gen_preprocess FC<1u, 500u, 10u>_Pipeline_L2 
INFO-FLOW: Preprocessing Module: FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 ...
Execute       set_default_model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
Execute       cdfg_preprocess -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
Execute       rtl_gen_preprocess FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
INFO-FLOW: Preprocessing Module: FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7 ...
Execute       set_default_model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7 
Execute       cdfg_preprocess -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7 
Execute       rtl_gen_preprocess FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7 
INFO-FLOW: Preprocessing Module: FC<1u, 500u, 10u> ...
Execute       set_default_model FC<1u, 500u, 10u> 
Execute       cdfg_preprocess -model FC<1u, 500u, 10u> 
Execute       rtl_gen_preprocess FC<1u, 500u, 10u> 
INFO-FLOW: Preprocessing Module: AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 ...
Execute       set_default_model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 
Execute       cdfg_preprocess -model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 
Execute       rtl_gen_preprocess AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 
INFO-FLOW: Preprocessing Module: AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 ...
Execute       set_default_model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 
Execute       cdfg_preprocess -model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 
Execute       rtl_gen_preprocess AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 
INFO-FLOW: Preprocessing Module: AXI_DMA_MASTER ...
Execute       set_default_model AXI_DMA_MASTER 
Execute       cdfg_preprocess -model AXI_DMA_MASTER 
Execute       rtl_gen_preprocess AXI_DMA_MASTER 
INFO-FLOW: Preprocessing Module: LeNet_wrapper ...
Execute       set_default_model LeNet_wrapper 
Execute       cdfg_preprocess -model LeNet_wrapper 
Execute       rtl_gen_preprocess LeNet_wrapper 
INFO-FLOW: Model list for synthesis: AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 AXI_DMA_SLAVE {SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6} {SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1} {SCIG<5u, 1u, 28u, 20u, 24u, 0u>} {SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6} {SMM<1u, 25u, 20u>_Pipeline_L2_L3} {SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2} {SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7} {SMM<1u, 25u, 20u>} {pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1} {pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13} {pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9} {pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10} {pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12} {pool<2u, 20u, 24u>} {SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6} {SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1} {SCIG<5u, 20u, 12u, 50u, 8u, 0u>} {SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6} {SMM<1u, 500u, 50u>_Pipeline_L2_L3} {SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2} {SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7} {SMM<1u, 500u, 50u>} {pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1} {pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13} {pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9} {pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10} {pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12} {pool<2u, 50u, 8u>} {FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6} {FC<1u, 800u, 500u>_Pipeline_L2_L3} {FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2} {FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7} {FC<1u, 800u, 500u>} {FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6} {FC<1u, 500u, 10u>_Pipeline_L2} {FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2} {FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7} {FC<1u, 500u, 10u>} AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 AXI_DMA_MASTER LeNet_wrapper
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 
Execute       schedule -model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.777 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.437 seconds; current allocated memory: 571.215 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.209 sec.
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2.sched.adb -f 
Command       db_write done; 0.305 sec.
INFO-FLOW: Finish scheduling AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2.
Execute       set_default_model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 
Execute       bind -model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.208 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.724 seconds; current allocated memory: 572.371 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2.bind.adb -f 
INFO-FLOW: Finish binding AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 
Execute       schedule -model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 572.875 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1.sched.adb -f 
INFO-FLOW: Finish scheduling AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1.
Execute       set_default_model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 
Execute       bind -model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 572.875 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1.bind.adb -f 
INFO-FLOW: Finish binding AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXI_DMA_SLAVE 
Execute       schedule -model AXI_DMA_SLAVE 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_slave.h:56) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'AXI_DMA_SLAVE' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_slave.h:56) [33]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.231 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 573.898 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE.sched.adb -f 
INFO-FLOW: Finish scheduling AXI_DMA_SLAVE.
Execute       set_default_model AXI_DMA_SLAVE 
Execute       bind -model AXI_DMA_SLAVE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 573.973 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE.bind.adb -f 
INFO-FLOW: Finish binding AXI_DMA_SLAVE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6 
Execute       schedule -model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 574.215 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6.sched.adb -f 
INFO-FLOW: Finish scheduling SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6.
Execute       set_default_model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6 
Execute       bind -model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.112 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 574.219 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6.bind.adb -f 
INFO-FLOW: Finish binding SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1 
Execute       schedule -model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_123_1'
WARNING: [HLS 200-871] Estimated clock period (9.868 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' consists of the following:
	'load' operation 32 bit ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) on local variable 'inp', ./../hw_library/stream_convolution_slideWindow.h:117 [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln126', ./../hw_library/stream_convolution_slideWindow.h:126) [44]  (2.552 ns)
	multiplexor before 'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [75]  (1.588 ns)
	'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [75]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln153', ./../hw_library/stream_convolution_slideWindow.h:153) [76]  (2.552 ns)
	multiplexor before 'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) ('inp', ./../hw_library/stream_convolution_slideWindow.h:172) [128]  (1.588 ns)
	'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) ('inp', ./../hw_library/stream_convolution_slideWindow.h:172) [128]  (0.000 ns)
	'store' operation 0 bit ('inp_write_ln117', ./../hw_library/stream_convolution_slideWindow.h:117) of variable 'inp' on local variable 'inp', ./../hw_library/stream_convolution_slideWindow.h:117 [129]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.251 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 575.484 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1.sched.adb -f 
INFO-FLOW: Finish scheduling SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1.
Execute       set_default_model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1 
Execute       bind -model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.102 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 575.637 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.295 sec.
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1.bind.adb -f 
INFO-FLOW: Finish binding SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SCIG<5u, 1u, 28u, 20u, 24u, 0u> 
Execute       schedule -model SCIG<5u, 1u, 28u, 20u, 24u, 0u> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_1u_28u_20u_24u_0u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [25]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.164 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.606 seconds; current allocated memory: 575.840 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_s.sched.adb -f 
INFO-FLOW: Finish scheduling SCIG<5u, 1u, 28u, 20u, 24u, 0u>.
Execute       set_default_model SCIG<5u, 1u, 28u, 20u, 24u, 0u> 
Execute       bind -model SCIG<5u, 1u, 28u, 20u, 24u, 0u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.137 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 575.934 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_s.bind.adb -f 
INFO-FLOW: Finish binding SCIG<5u, 1u, 28u, 20u, 24u, 0u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 
Execute       schedule -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_6'
WARNING: [HLS 200-871] Estimated clock period (7.951 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' consists of the following:
	'store' operation 0 bit ('phi_urem_write_ln0') of constant 0 on local variable 'phi_urem' [24]  (1.588 ns)
	'load' operation 5 bit ('phi_urem_load', ./../hw_library/fixed_point_stream_convolution.h:105) on local variable 'phi_urem' [27]  (0.000 ns)
	'add' operation 5 bit ('add_ln105_4', ./../hw_library/fixed_point_stream_convolution.h:105) [104]  (1.780 ns)
	'icmp' operation 1 bit ('icmp_ln105_2', ./../hw_library/fixed_point_stream_convolution.h:105) [105]  (1.780 ns)
	'select' operation 5 bit ('select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) [106]  (1.215 ns)
	'store' operation 0 bit ('phi_urem_write_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) of variable 'select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105 on local variable 'phi_urem' [109]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.296 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 576.488 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6.sched.adb -f 
INFO-FLOW: Finish scheduling SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6.
Execute       set_default_model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 
Execute       bind -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 576.570 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6.bind.adb -f 
INFO-FLOW: Finish binding SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SMM<1u, 25u, 20u>_Pipeline_L2_L3 
Execute       schedule -model SMM<1u, 25u, 20u>_Pipeline_L2_L3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.759 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.893 seconds; current allocated memory: 578.793 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_L2_L3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_L2_L3.sched.adb -f 
INFO-FLOW: Finish scheduling SMM<1u, 25u, 20u>_Pipeline_L2_L3.
Execute       set_default_model SMM<1u, 25u, 20u>_Pipeline_L2_L3 
Execute       bind -model SMM<1u, 25u, 20u>_Pipeline_L2_L3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.283 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 579.676 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_L2_L3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.428 sec.
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_L2_L3.bind.adb -f 
Command       db_write done; 0.9 sec.
INFO-FLOW: Finish binding SMM<1u, 25u, 20u>_Pipeline_L2_L3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       schedule -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
WARNING: [HLS 200-871] Estimated clock period (8.323 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:
	'store' operation 0 bit ('j_write_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) of constant 0 on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [28]  (1.588 ns)
	'load' operation 5 bit ('j_load', ./../hw_library/fixed_point_stream_convolution.h:79) on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [36]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [41]  (1.780 ns)
	'select' operation 5 bit ('select_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) [42]  (1.215 ns)
	'mul' operation 11 bit ('mul_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [51]  (3.740 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.404 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.865 seconds; current allocated memory: 580.582 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.sched.adb -f 
INFO-FLOW: Finish scheduling SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.
Execute       set_default_model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       bind -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.115 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 580.582 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.bind.adb -f 
INFO-FLOW: Finish binding SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7 
Execute       schedule -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_7'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.106 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 580.633 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7.sched.adb -f 
INFO-FLOW: Finish scheduling SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7.
Execute       set_default_model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7 
Execute       bind -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.107 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 580.648 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7.bind.adb -f 
INFO-FLOW: Finish binding SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SMM<1u, 25u, 20u> 
Execute       schedule -model SMM<1u, 25u, 20u> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_25u_20u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [92]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.169 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 581.461 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_s.sched.adb -f 
INFO-FLOW: Finish scheduling SMM<1u, 25u, 20u>.
Execute       set_default_model SMM<1u, 25u, 20u> 
Execute       bind -model SMM<1u, 25u, 20u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.121 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 581.461 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_s.bind.adb -f 
INFO-FLOW: Finish binding SMM<1u, 25u, 20u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1 
Execute       schedule -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.108 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 581.711 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1.sched.adb -f 
INFO-FLOW: Finish scheduling pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1.
Execute       set_default_model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1 
Execute       bind -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 581.711 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1.bind.adb -f 
INFO-FLOW: Finish binding pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13 
Execute       schedule -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_194_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 581.918 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13.sched.adb -f 
INFO-FLOW: Finish scheduling pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13.
Execute       set_default_model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13 
Execute       bind -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 581.918 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13.bind.adb -f 
INFO-FLOW: Finish binding pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
Execute       schedule -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'
WARNING: [HLS 200-871] Estimated clock period (8.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' consists of the following:
	'load' operation 32 bit ('acc_load', ./../hw_library/pool.h:148) on array 'acc' [34]  (2.322 ns)
	'select' operation 32 bit ('reuse_select', ./../hw_library/pool.h:145) [36]  (0.698 ns)
	'icmp' operation 1 bit ('icmp_ln148', ./../hw_library/pool.h:148) [37]  (2.552 ns)
	'select' operation 32 bit ('select_ln148', ./../hw_library/pool.h:148) [38]  (0.698 ns)
	'store' operation 0 bit ('acc_addr_write_ln148', ./../hw_library/pool.h:148) of variable 'select_ln148', ./../hw_library/pool.h:148 on array 'acc' [39]  (2.322 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.719 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.795 seconds; current allocated memory: 582.246 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.sched.adb -f 
INFO-FLOW: Finish scheduling pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.
Execute       set_default_model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
Execute       bind -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.38 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 582.488 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.bind.adb -f 
INFO-FLOW: Finish binding pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 
Execute       schedule -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_10'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 583.328 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10.sched.adb -f 
INFO-FLOW: Finish scheduling pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10.
Execute       set_default_model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 
Execute       bind -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 583.426 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10.bind.adb -f 
INFO-FLOW: Finish binding pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
Execute       schedule -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' consists of the following:
	'load' operation 32 bit ('outch_load', ./../hw_library/pool.h:168) on local variable 'outch', ./../hw_library/pool.h:168 [46]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln168', ./../hw_library/pool.h:168) [50]  (2.552 ns)
	'select' operation 32 bit ('select_ln167', ./../hw_library/pool.h:167) [51]  (0.698 ns)
	'add' operation 32 bit ('add_ln168', ./../hw_library/pool.h:168) [122]  (2.552 ns)
	'store' operation 0 bit ('outch_write_ln168', ./../hw_library/pool.h:168) of variable 'add_ln168', ./../hw_library/pool.h:168 on local variable 'outch', ./../hw_library/pool.h:168 [125]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.194 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 584.020 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.sched.adb -f 
INFO-FLOW: Finish scheduling pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.
Execute       set_default_model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
Execute       bind -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.132 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 584.219 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.bind.adb -f 
INFO-FLOW: Finish binding pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pool<2u, 20u, 24u> 
Execute       schedule -model pool<2u, 20u, 24u> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) [101]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.256 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 585.270 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_s.sched.adb -f 
INFO-FLOW: Finish scheduling pool<2u, 20u, 24u>.
Execute       set_default_model pool<2u, 20u, 24u> 
Execute       bind -model pool<2u, 20u, 24u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.183 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 585.520 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.164 sec.
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_s.bind.adb -f 
Command       db_write done; 0.428 sec.
INFO-FLOW: Finish binding pool<2u, 20u, 24u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6 
Execute       schedule -model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.209 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.039 seconds; current allocated memory: 585.906 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6.sched.adb -f 
INFO-FLOW: Finish scheduling SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6.
Execute       set_default_model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6 
Execute       bind -model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.107 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 585.977 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6.bind.adb -f 
INFO-FLOW: Finish binding SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1 
Execute       schedule -model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 20, Depth = 44, loop 'VITIS_LOOP_123_1'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' consists of the following:
	'load' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [30]  (0.000 ns)
	'add' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) [262]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln145', ./../hw_library/stream_convolution_slideWindow.h:145) [263]  (2.552 ns)
	'store' operation 0 bit ('inp_j_write_ln118', ./../hw_library/stream_convolution_slideWindow.h:118) of variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:144 on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [266]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.736 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.85 seconds; current allocated memory: 593.344 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.311 sec.
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1.sched.adb -f 
Command       db_write done; 0.341 sec.
INFO-FLOW: Finish scheduling SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1.
Execute       set_default_model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1 
Execute       bind -model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.288 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 593.406 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1.bind.adb -f 
Command       db_write done; 0.208 sec.
INFO-FLOW: Finish binding SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SCIG<5u, 20u, 12u, 50u, 8u, 0u> 
Execute       schedule -model SCIG<5u, 20u, 12u, 50u, 8u, 0u> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_20u_12u_50u_8u_0u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [27]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.166 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.536 seconds; current allocated memory: 593.410 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_s.sched.adb -f 
INFO-FLOW: Finish scheduling SCIG<5u, 20u, 12u, 50u, 8u, 0u>.
Execute       set_default_model SCIG<5u, 20u, 12u, 50u, 8u, 0u> 
Execute       bind -model SCIG<5u, 20u, 12u, 50u, 8u, 0u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.151 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 593.410 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_s.bind.adb -f 
INFO-FLOW: Finish binding SCIG<5u, 20u, 12u, 50u, 8u, 0u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 
Execute       schedule -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_6'
WARNING: [HLS 200-871] Estimated clock period (7.790 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' consists of the following:
	'store' operation 0 bit ('phi_urem_write_ln0') of constant 0 on local variable 'phi_urem' [32]  (1.588 ns)
	'load' operation 9 bit ('phi_urem_load', ./../hw_library/fixed_point_stream_convolution.h:105) on local variable 'phi_urem' [35]  (0.000 ns)
	'add' operation 9 bit ('add_ln105_2', ./../hw_library/fixed_point_stream_convolution.h:105) [140]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln105_1', ./../hw_library/fixed_point_stream_convolution.h:105) [141]  (1.823 ns)
	'select' operation 9 bit ('select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) [142]  (0.968 ns)
	'store' operation 0 bit ('phi_urem_write_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) of variable 'select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105 on local variable 'phi_urem' [145]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.347 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.169 seconds; current allocated memory: 593.422 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6.sched.adb -f 
INFO-FLOW: Finish scheduling SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6.
Execute       set_default_model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 
Execute       bind -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.133 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 593.422 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6.bind.adb -f 
INFO-FLOW: Finish binding SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SMM<1u, 500u, 50u>_Pipeline_L2_L3 
Execute       schedule -model SMM<1u, 500u, 50u>_Pipeline_L2_L3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.882 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.004 seconds; current allocated memory: 594.965 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_L2_L3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.155 sec.
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_L2_L3.sched.adb -f 
Command       db_write done; 0.34 sec.
INFO-FLOW: Finish scheduling SMM<1u, 500u, 50u>_Pipeline_L2_L3.
Execute       set_default_model SMM<1u, 500u, 50u>_Pipeline_L2_L3 
Execute       bind -model SMM<1u, 500u, 50u>_Pipeline_L2_L3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.203 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 595.613 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_L2_L3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_L2_L3.bind.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish binding SMM<1u, 500u, 50u>_Pipeline_L2_L3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       schedule -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
WARNING: [HLS 200-871] Estimated clock period (8.122 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:
	'store' operation 0 bit ('j_write_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) of constant 0 on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [36]  (1.588 ns)
	'load' operation 9 bit ('j_load', ./../hw_library/fixed_point_stream_convolution.h:79) on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [44]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [49]  (1.823 ns)
	'select' operation 9 bit ('select_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) [50]  (0.968 ns)
	'urem' operation 4 bit ('urem_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [76]  (3.743 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.273 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 596.668 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.sched.adb -f 
INFO-FLOW: Finish scheduling SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.
Execute       set_default_model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       bind -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.136 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 596.668 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.bind.adb -f 
INFO-FLOW: Finish binding SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7 
Execute       schedule -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_7'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 596.770 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7.sched.adb -f 
INFO-FLOW: Finish scheduling SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7.
Execute       set_default_model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7 
Execute       bind -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.115 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 596.770 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7.bind.adb -f 
INFO-FLOW: Finish binding SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SMM<1u, 500u, 50u> 
Execute       schedule -model SMM<1u, 500u, 50u> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [109]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.207 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 597.266 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_s.sched.adb -f 
INFO-FLOW: Finish scheduling SMM<1u, 500u, 50u>.
Execute       set_default_model SMM<1u, 500u, 50u> 
Execute       bind -model SMM<1u, 500u, 50u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.472 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.553 seconds; current allocated memory: 597.309 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.477 sec.
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_s.bind.adb -f 
INFO-FLOW: Finish binding SMM<1u, 500u, 50u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1 
Execute       schedule -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.104 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.681 seconds; current allocated memory: 597.609 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1.sched.adb -f 
INFO-FLOW: Finish scheduling pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1.
Execute       set_default_model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1 
Execute       bind -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.115 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 597.707 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1.bind.adb -f 
INFO-FLOW: Finish binding pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13 
Execute       schedule -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_194_13'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.139 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 597.871 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13.sched.adb -f 
INFO-FLOW: Finish scheduling pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13.
Execute       set_default_model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13 
Execute       bind -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.134 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 598.094 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13.bind.adb -f 
INFO-FLOW: Finish binding pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
Execute       schedule -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'
WARNING: [HLS 200-871] Estimated clock period (8.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' consists of the following:
	'load' operation 32 bit ('acc_load', ./../hw_library/pool.h:148) on array 'acc' [34]  (2.322 ns)
	'select' operation 32 bit ('reuse_select', ./../hw_library/pool.h:145) [36]  (0.698 ns)
	'icmp' operation 1 bit ('icmp_ln148', ./../hw_library/pool.h:148) [37]  (2.552 ns)
	'select' operation 32 bit ('select_ln148', ./../hw_library/pool.h:148) [38]  (0.698 ns)
	'store' operation 0 bit ('acc_addr_write_ln148', ./../hw_library/pool.h:148) of variable 'select_ln148', ./../hw_library/pool.h:148 on array 'acc' [39]  (2.322 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.174 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 598.578 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.sched.adb -f 
INFO-FLOW: Finish scheduling pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.
Execute       set_default_model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
Execute       bind -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.135 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 598.984 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.bind.adb -f 
INFO-FLOW: Finish binding pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 
Execute       schedule -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_10'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.121 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 599.043 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10.sched.adb -f 
INFO-FLOW: Finish scheduling pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10.
Execute       set_default_model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 
Execute       bind -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.116 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 599.168 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10.bind.adb -f 
INFO-FLOW: Finish binding pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
Execute       schedule -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' consists of the following:
	'load' operation 32 bit ('outch_load', ./../hw_library/pool.h:168) on local variable 'outch', ./../hw_library/pool.h:168 [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln168', ./../hw_library/pool.h:168) [34]  (2.552 ns)
	'select' operation 32 bit ('select_ln167', ./../hw_library/pool.h:167) [35]  (0.698 ns)
	'add' operation 32 bit ('add_ln168', ./../hw_library/pool.h:168) [66]  (2.552 ns)
	'store' operation 0 bit ('outch_write_ln168', ./../hw_library/pool.h:168) of variable 'add_ln168', ./../hw_library/pool.h:168 on local variable 'outch', ./../hw_library/pool.h:168 [69]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.916 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.027 seconds; current allocated memory: 599.730 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.sched.adb -f 
INFO-FLOW: Finish scheduling pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.
Execute       set_default_model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
Execute       bind -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.168 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 599.750 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.bind.adb -f 
INFO-FLOW: Finish binding pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pool<2u, 50u, 8u> 
Execute       schedule -model pool<2u, 50u, 8u> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) [145]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.241 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 600.871 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_s.sched.adb -f 
INFO-FLOW: Finish scheduling pool<2u, 50u, 8u>.
Execute       set_default_model pool<2u, 50u, 8u> 
Execute       bind -model pool<2u, 50u, 8u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.163 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 601.418 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_s.bind.adb -f 
INFO-FLOW: Finish binding pool<2u, 50u, 8u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6 
Execute       schedule -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_99_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.124 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 601.930 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6.sched.adb -f 
INFO-FLOW: Finish scheduling FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6.
Execute       set_default_model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6 
Execute       bind -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.168 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 601.930 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6.bind.adb -f 
INFO-FLOW: Finish binding FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FC<1u, 800u, 500u>_Pipeline_L2_L3 
Execute       schedule -model FC<1u, 800u, 500u>_Pipeline_L2_L3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sum_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln117) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.253 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 602.395 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_L2_L3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_L2_L3.sched.adb -f 
Command       db_write done; 0.429 sec.
INFO-FLOW: Finish scheduling FC<1u, 800u, 500u>_Pipeline_L2_L3.
Execute       set_default_model FC<1u, 800u, 500u>_Pipeline_L2_L3 
Execute       bind -model FC<1u, 800u, 500u>_Pipeline_L2_L3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.862 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.367 seconds; current allocated memory: 602.430 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_L2_L3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_L2_L3.bind.adb -f 
INFO-FLOW: Finish binding FC<1u, 800u, 500u>_Pipeline_L2_L3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
Execute       schedule -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.169 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 602.699 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.sched.adb -f 
INFO-FLOW: Finish scheduling FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.
Execute       set_default_model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
Execute       bind -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.108 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 602.926 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.bind.adb -f 
INFO-FLOW: Finish binding FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7 
Execute       schedule -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_7'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.104 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 603.055 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7.sched.adb -f 
INFO-FLOW: Finish scheduling FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7.
Execute       set_default_model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7 
Execute       bind -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.502 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 603.285 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7.bind.adb -f 
INFO-FLOW: Finish binding FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FC<1u, 800u, 500u> 
Execute       schedule -model FC<1u, 800u, 500u> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_800u_500u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) [69]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.307 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 604.059 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_s.sched.adb -f 
INFO-FLOW: Finish scheduling FC<1u, 800u, 500u>.
Execute       set_default_model FC<1u, 800u, 500u> 
Execute       bind -model FC<1u, 800u, 500u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.835 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.941 seconds; current allocated memory: 604.059 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_s.bind.adb -f 
INFO-FLOW: Finish binding FC<1u, 800u, 500u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6 
Execute       schedule -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_99_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.121 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 604.344 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6.sched.adb -f 
INFO-FLOW: Finish scheduling FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6.
Execute       set_default_model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6 
Execute       bind -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.126 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 604.359 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6.bind.adb -f 
INFO-FLOW: Finish binding FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FC<1u, 500u, 10u>_Pipeline_L2 
Execute       schedule -model FC<1u, 500u, 10u>_Pipeline_L2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.104 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 604.391 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_L2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_L2.sched.adb -f 
INFO-FLOW: Finish scheduling FC<1u, 500u, 10u>_Pipeline_L2.
Execute       set_default_model FC<1u, 500u, 10u>_Pipeline_L2 
Execute       bind -model FC<1u, 500u, 10u>_Pipeline_L2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.141 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 604.395 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_L2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.296 sec.
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_L2.bind.adb -f 
INFO-FLOW: Finish binding FC<1u, 500u, 10u>_Pipeline_L2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
Execute       schedule -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'
WARNING: [HLS 200-871] Estimated clock period (7.965 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' consists of the following:
	'store' operation 0 bit ('j_write_ln77', ./../hw_library/fully_connected.h:77) of constant 0 on local variable 'j', ./../hw_library/fully_connected.h:77 [14]  (1.588 ns)
	'load' operation 9 bit ('j_load', ./../hw_library/fully_connected.h:77) on local variable 'j', ./../hw_library/fully_connected.h:77 [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln77', ./../hw_library/fully_connected.h:77) [27]  (1.823 ns)
	'select' operation 4 bit ('select_ln76_2', ./../hw_library/fully_connected.h:76) [29]  (1.024 ns)
	'icmp' operation 1 bit ('ult', ./../hw_library/fully_connected.h:76) [31]  (2.552 ns)
	'xor' operation 1 bit ('rev', ./../hw_library/fully_connected.h:76) [32]  (0.000 ns)
	'or' operation 1 bit ('or_ln79', ./../hw_library/fully_connected.h:79) [37]  (0.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.201 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 604.504 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.sched.adb -f 
INFO-FLOW: Finish scheduling FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.
Execute       set_default_model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
Execute       bind -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.151 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 604.566 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.bind.adb -f 
INFO-FLOW: Finish binding FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7 
Execute       schedule -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_7'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.903 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 604.797 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7.sched.adb -f 
INFO-FLOW: Finish scheduling FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7.
Execute       set_default_model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7 
Execute       bind -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.233 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 604.797 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7.bind.adb -f 
INFO-FLOW: Finish binding FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FC<1u, 500u, 10u> 
Execute       schedule -model FC<1u, 500u, 10u> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) [63]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.238 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 605.402 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_s.sched.adb -f 
INFO-FLOW: Finish scheduling FC<1u, 500u, 10u>.
Execute       set_default_model FC<1u, 500u, 10u> 
Execute       bind -model FC<1u, 500u, 10u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.154 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 605.422 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.804 sec.
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_s.bind.adb -f 
INFO-FLOW: Finish binding FC<1u, 500u, 10u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 
Execute       schedule -model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.107 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.003 seconds; current allocated memory: 605.570 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2.sched.adb -f 
INFO-FLOW: Finish scheduling AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2.
Execute       set_default_model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 
Execute       bind -model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.883 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.911 seconds; current allocated memory: 605.574 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2.bind.adb -f 
INFO-FLOW: Finish binding AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 
Execute       schedule -model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.134 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 605.742 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1.sched.adb -f 
INFO-FLOW: Finish scheduling AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1.
Execute       set_default_model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 
Execute       bind -model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.134 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 606.305 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1.bind.adb -f 
INFO-FLOW: Finish binding AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXI_DMA_MASTER 
Execute       schedule -model AXI_DMA_MASTER 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_master.h:67) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'AXI_DMA_MASTER' consists of the following:
	'mul' operation 32 bit ('OFM_size_0', ./../hw_library/axi_dma_master.h:51) [50]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 606.734 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER.sched.adb -f 
INFO-FLOW: Finish scheduling AXI_DMA_MASTER.
Execute       set_default_model AXI_DMA_MASTER 
Execute       bind -model AXI_DMA_MASTER 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.185 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 607.117 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER.bind.adb -f 
INFO-FLOW: Finish binding AXI_DMA_MASTER.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LeNet_wrapper 
Execute       schedule -model LeNet_wrapper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 607.227 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.sched.adb -f 
INFO-FLOW: Finish scheduling LeNet_wrapper.
Execute       set_default_model LeNet_wrapper 
Execute       bind -model LeNet_wrapper 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.141 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 607.801 MB.
Execute       syn_report -verbosereport -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.bind.adb -f 
INFO-FLOW: Finish binding LeNet_wrapper.
Execute       get_model_list LeNet_wrapper -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 
Execute       rtl_gen_preprocess AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 
Execute       rtl_gen_preprocess AXI_DMA_SLAVE 
Execute       rtl_gen_preprocess SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6 
Execute       rtl_gen_preprocess SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1 
Execute       rtl_gen_preprocess SCIG<5u, 1u, 28u, 20u, 24u, 0u> 
Execute       rtl_gen_preprocess SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 
Execute       rtl_gen_preprocess SMM<1u, 25u, 20u>_Pipeline_L2_L3 
Execute       rtl_gen_preprocess SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       rtl_gen_preprocess SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7 
Execute       rtl_gen_preprocess SMM<1u, 25u, 20u> 
Execute       rtl_gen_preprocess pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1 
Execute       rtl_gen_preprocess pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13 
Execute       rtl_gen_preprocess pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
Execute       rtl_gen_preprocess pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 
Execute       rtl_gen_preprocess pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
Execute       rtl_gen_preprocess pool<2u, 20u, 24u> 
Execute       rtl_gen_preprocess SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6 
Execute       rtl_gen_preprocess SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1 
Execute       rtl_gen_preprocess SCIG<5u, 20u, 12u, 50u, 8u, 0u> 
Execute       rtl_gen_preprocess SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 
Execute       rtl_gen_preprocess SMM<1u, 500u, 50u>_Pipeline_L2_L3 
Execute       rtl_gen_preprocess SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       rtl_gen_preprocess SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7 
Execute       rtl_gen_preprocess SMM<1u, 500u, 50u> 
Execute       rtl_gen_preprocess pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1 
Execute       rtl_gen_preprocess pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13 
Execute       rtl_gen_preprocess pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
Execute       rtl_gen_preprocess pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 
Execute       rtl_gen_preprocess pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
Execute       rtl_gen_preprocess pool<2u, 50u, 8u> 
Execute       rtl_gen_preprocess FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6 
Execute       rtl_gen_preprocess FC<1u, 800u, 500u>_Pipeline_L2_L3 
Execute       rtl_gen_preprocess FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
Execute       rtl_gen_preprocess FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7 
Execute       rtl_gen_preprocess FC<1u, 800u, 500u> 
Execute       rtl_gen_preprocess FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6 
Execute       rtl_gen_preprocess FC<1u, 500u, 10u>_Pipeline_L2 
Execute       rtl_gen_preprocess FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
Execute       rtl_gen_preprocess FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7 
Execute       rtl_gen_preprocess FC<1u, 500u, 10u> 
Execute       rtl_gen_preprocess AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 
Execute       rtl_gen_preprocess AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 
Execute       rtl_gen_preprocess AXI_DMA_MASTER 
Execute       rtl_gen_preprocess LeNet_wrapper 
INFO-FLOW: Model list for RTL generation: AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 AXI_DMA_SLAVE {SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6} {SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1} {SCIG<5u, 1u, 28u, 20u, 24u, 0u>} {SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6} {SMM<1u, 25u, 20u>_Pipeline_L2_L3} {SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2} {SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7} {SMM<1u, 25u, 20u>} {pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1} {pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13} {pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9} {pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10} {pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12} {pool<2u, 20u, 24u>} {SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6} {SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1} {SCIG<5u, 20u, 12u, 50u, 8u, 0u>} {SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6} {SMM<1u, 500u, 50u>_Pipeline_L2_L3} {SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2} {SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7} {SMM<1u, 500u, 50u>} {pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1} {pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13} {pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9} {pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10} {pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12} {pool<2u, 50u, 8u>} {FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6} {FC<1u, 800u, 500u>_Pipeline_L2_L3} {FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2} {FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7} {FC<1u, 800u, 500u>} {FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6} {FC<1u, 500u, 10u>_Pipeline_L2} {FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2} {FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7} {FC<1u, 500u, 10u>} AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 AXI_DMA_MASTER LeNet_wrapper
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2'.
Command       create_rtl_model done; 1.094 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.397 seconds; current allocated memory: 610.156 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 
Execute       gen_rtl AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 
Execute       syn_report -csynth -model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.137 sec.
Execute       syn_report -verbosereport -model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.886 sec.
Execute       db_write -model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2.adb 
Execute       db_write -model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.175 sec.
Execute       gen_tb_info AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' pipeline 'VITIS_LOOP_49_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.487 seconds; current allocated memory: 611.594 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 
Execute       gen_rtl AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 
Execute       syn_report -csynth -model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1.adb 
Execute       db_write -model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model AXI_DMA_SLAVE -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
Command       create_rtl_model done; 0.171 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 613.074 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXI_DMA_SLAVE -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_AXI_DMA_SLAVE 
Execute       gen_rtl AXI_DMA_SLAVE -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_AXI_DMA_SLAVE 
Execute       syn_report -csynth -model AXI_DMA_SLAVE -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/AXI_DMA_SLAVE_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model AXI_DMA_SLAVE -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/AXI_DMA_SLAVE_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model AXI_DMA_SLAVE -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model AXI_DMA_SLAVE -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE.adb 
Execute       db_write -model AXI_DMA_SLAVE -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AXI_DMA_SLAVE -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' pipeline 'VITIS_LOOP_189_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.696 seconds; current allocated memory: 614.164 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6 
Execute       gen_rtl SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6 
Execute       syn_report -csynth -model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6.adb 
Command       db_write done; 0.106 sec.
Execute       db_write -model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.749 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.757 seconds; current allocated memory: 615.746 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1 
Execute       gen_rtl SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1 
Execute       syn_report -csynth -model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1.adb 
Execute       db_write -model SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SCIG<5u, 1u, 28u, 20u, 24u, 0u> -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_15ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_s'.
Command       create_rtl_model done; 0.682 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.715 seconds; current allocated memory: 617.969 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl SCIG<5u, 1u, 28u, 20u, 24u, 0u> -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_s 
Execute       gen_rtl SCIG<5u, 1u, 28u, 20u, 24u, 0u> -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_s 
Execute       syn_report -csynth -model SCIG<5u, 1u, 28u, 20u, 24u, 0u> -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SCIG_5u_1u_28u_20u_24u_0u_s_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model SCIG<5u, 1u, 28u, 20u, 24u, 0u> -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SCIG_5u_1u_28u_20u_24u_0u_s_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model SCIG<5u, 1u, 28u, 20u, 24u, 0u> -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_s.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model SCIG<5u, 1u, 28u, 20u, 24u, 0u> -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_s.adb 
Execute       db_write -model SCIG<5u, 1u, 28u, 20u, 24u, 0u> -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SCIG<5u, 1u, 28u, 20u, 24u, 0u> -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 619.020 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6 
Execute       gen_rtl SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6 
Execute       syn_report -csynth -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6.adb 
Execute       db_write -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SMM<1u, 25u, 20u>_Pipeline_L2_L3 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_L2_L3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_8_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_L2_L3'.
Command       create_rtl_model done; 0.517 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.022 seconds; current allocated memory: 622.914 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl SMM<1u, 25u, 20u>_Pipeline_L2_L3 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3 
Execute       gen_rtl SMM<1u, 25u, 20u>_Pipeline_L2_L3 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3 
Execute       syn_report -csynth -model SMM<1u, 25u, 20u>_Pipeline_L2_L3 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SMM_1u_25u_20u_Pipeline_L2_L3_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model SMM<1u, 25u, 20u>_Pipeline_L2_L3 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SMM_1u_25u_20u_Pipeline_L2_L3_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model SMM<1u, 25u, 20u>_Pipeline_L2_L3 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_L2_L3.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model SMM<1u, 25u, 20u>_Pipeline_L2_L3 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_L2_L3.adb 
Execute       db_write -model SMM<1u, 25u, 20u>_Pipeline_L2_L3 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SMM<1u, 25u, 20u>_Pipeline_L2_L3 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_L2_L3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_4ns_3_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
Command       create_rtl_model done; 0.183 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.006 seconds; current allocated memory: 627.344 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       gen_rtl SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       syn_report -csynth -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.adb 
Execute       db_write -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' pipeline 'VITIS_LOOP_149_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.711 seconds; current allocated memory: 629.008 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7 
Execute       gen_rtl SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7 
Execute       syn_report -csynth -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7.adb 
Execute       db_write -model SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SMM<1u, 25u, 20u> -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inteOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inthbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intocq' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs' using distributed RAMs.
Command       create_rtl_model done; 1.754 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.99 seconds; current allocated memory: 631.758 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl SMM<1u, 25u, 20u> -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_SMM_1u_25u_20u_s 
Execute       gen_rtl SMM<1u, 25u, 20u> -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_SMM_1u_25u_20u_s 
Execute       syn_report -csynth -model SMM<1u, 25u, 20u> -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SMM_1u_25u_20u_s_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model SMM<1u, 25u, 20u> -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SMM_1u_25u_20u_s_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model SMM<1u, 25u, 20u> -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_s.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model SMM<1u, 25u, 20u> -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_s.adb 
Execute       db_write -model SMM<1u, 25u, 20u> -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SMM<1u, 25u, 20u> -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 633.129 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1 
Execute       gen_rtl pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1 
Execute       syn_report -csynth -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1.adb 
Execute       db_write -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' pipeline 'VITIS_LOOP_194_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 634.668 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13 
Execute       gen_rtl pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13 
Execute       syn_report -csynth -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13.adb 
Execute       db_write -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline 'VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.56 seconds; current allocated memory: 635.262 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
Execute       gen_rtl pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
Execute       syn_report -csynth -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.adb 
Execute       db_write -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' pipeline 'VITIS_LOOP_153_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.378 seconds; current allocated memory: 636.934 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10 
Execute       gen_rtl pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10 
Execute       syn_report -csynth -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10.adb 
Execute       db_write -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline 'VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
Command       create_rtl_model done; 0.952 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.786 seconds; current allocated memory: 639.102 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
Execute       gen_rtl pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
Execute       syn_report -csynth -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.adb 
Execute       db_write -model pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pool<2u, 20u, 24u> -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
Command       create_rtl_model done; 0.381 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.085 seconds; current allocated memory: 643.145 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl pool<2u, 20u, 24u> -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_pool_2u_20u_24u_s 
Execute       gen_rtl pool<2u, 20u, 24u> -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_pool_2u_20u_24u_s 
Execute       syn_report -csynth -model pool<2u, 20u, 24u> -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/pool_2u_20u_24u_s_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model pool<2u, 20u, 24u> -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/pool_2u_20u_24u_s_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model pool<2u, 20u, 24u> -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_s.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model pool<2u, 20u, 24u> -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_s.adb 
Execute       db_write -model pool<2u, 20u, 24u> -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pool<2u, 20u, 24u> -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' pipeline 'VITIS_LOOP_189_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.766 seconds; current allocated memory: 645.555 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6 
Execute       gen_rtl SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6 
Execute       syn_report -csynth -model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6.adb 
Execute       db_write -model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 1.527 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.734 seconds; current allocated memory: 650.082 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1 
Execute       gen_rtl SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1 
Execute       syn_report -csynth -model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1.adb 
Command       db_write done; 0.141 sec.
Execute       db_write -model SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SCIG<5u, 20u, 12u, 50u, 8u, 0u> -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_12ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W' using distributed RAMs.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.902 seconds; current allocated memory: 657.340 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl SCIG<5u, 20u, 12u, 50u, 8u, 0u> -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s 
Execute       gen_rtl SCIG<5u, 20u, 12u, 50u, 8u, 0u> -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s 
Execute       syn_report -csynth -model SCIG<5u, 20u, 12u, 50u, 8u, 0u> -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SCIG_5u_20u_12u_50u_8u_0u_s_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model SCIG<5u, 20u, 12u, 50u, 8u, 0u> -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SCIG_5u_20u_12u_50u_8u_0u_s_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model SCIG<5u, 20u, 12u, 50u, 8u, 0u> -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_s.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model SCIG<5u, 20u, 12u, 50u, 8u, 0u> -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_s.adb 
Execute       db_write -model SCIG<5u, 20u, 12u, 50u, 8u, 0u> -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SCIG<5u, 20u, 12u, 50u, 8u, 0u> -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 658.152 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6 
Execute       gen_rtl SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6 
Execute       syn_report -csynth -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6.adb 
Execute       db_write -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SMM<1u, 500u, 50u>_Pipeline_L2_L3 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_L2_L3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_7ns_7ns_9ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_7ns_8ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_23_4_8_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_5ns_4_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_L2_L3'.
Command       create_rtl_model done; 0.675 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.226 seconds; current allocated memory: 663.449 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl SMM<1u, 500u, 50u>_Pipeline_L2_L3 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3 
Execute       gen_rtl SMM<1u, 500u, 50u>_Pipeline_L2_L3 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3 
Execute       syn_report -csynth -model SMM<1u, 500u, 50u>_Pipeline_L2_L3 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SMM_1u_500u_50u_Pipeline_L2_L3_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.217 sec.
Execute       syn_report -rtlxml -model SMM<1u, 500u, 50u>_Pipeline_L2_L3 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SMM_1u_500u_50u_Pipeline_L2_L3_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model SMM<1u, 500u, 50u>_Pipeline_L2_L3 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_L2_L3.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.749 sec.
Execute       db_write -model SMM<1u, 500u, 50u>_Pipeline_L2_L3 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_L2_L3.adb 
Command       db_write done; 0.196 sec.
Execute       db_write -model SMM<1u, 500u, 50u>_Pipeline_L2_L3 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SMM<1u, 500u, 50u>_Pipeline_L2_L3 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_L2_L3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_5ns_4_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
Command       create_rtl_model done; 0.254 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.962 seconds; current allocated memory: 671.566 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       gen_rtl SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
Execute       syn_report -csynth -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.adb 
Execute       db_write -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' pipeline 'VITIS_LOOP_149_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.739 seconds; current allocated memory: 673.180 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7 
Execute       gen_rtl SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7 
Execute       syn_report -csynth -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7.adb 
Execute       db_write -model SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SMM<1u, 500u, 50u> -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_insc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_invdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEKfY' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_8ns_39_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem' using distributed RAMs.
Command       create_rtl_model done; 2.47 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.045 seconds; current allocated memory: 677.242 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl SMM<1u, 500u, 50u> -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_SMM_1u_500u_50u_s 
Execute       gen_rtl SMM<1u, 500u, 50u> -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_SMM_1u_500u_50u_s 
Execute       syn_report -csynth -model SMM<1u, 500u, 50u> -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SMM_1u_500u_50u_s_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model SMM<1u, 500u, 50u> -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/SMM_1u_500u_50u_s_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model SMM<1u, 500u, 50u> -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_s.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model SMM<1u, 500u, 50u> -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_s.adb 
Execute       db_write -model SMM<1u, 500u, 50u> -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SMM<1u, 500u, 50u> -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.604 seconds; current allocated memory: 679.102 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1 
Execute       gen_rtl pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1 
Execute       syn_report -csynth -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1.adb 
Execute       db_write -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' pipeline 'VITIS_LOOP_194_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13'.
Command       create_rtl_model done; 0.379 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.659 seconds; current allocated memory: 679.719 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13 
Execute       gen_rtl pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13 
Execute       syn_report -csynth -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13.adb 
Execute       db_write -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline 'VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 680.762 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
Execute       gen_rtl pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
Execute       syn_report -csynth -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.adb 
Execute       db_write -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' pipeline 'VITIS_LOOP_153_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10'.
Command       create_rtl_model done; 0.109 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 682.172 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10 
Execute       gen_rtl pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10 
Execute       syn_report -csynth -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10.adb 
Execute       db_write -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline 'VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 683.406 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
Execute       gen_rtl pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
Execute       syn_report -csynth -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.89 sec.
Execute       syn_report -rtlxml -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.adb 
Command       db_write done; 0.212 sec.
Execute       db_write -model pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.186 sec.
Execute       gen_tb_info pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pool<2u, 50u, 8u> -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
Command       create_rtl_model done; 0.472 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.399 seconds; current allocated memory: 686.723 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl pool<2u, 50u, 8u> -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_pool_2u_50u_8u_s 
Execute       gen_rtl pool<2u, 50u, 8u> -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_pool_2u_50u_8u_s 
Execute       syn_report -csynth -model pool<2u, 50u, 8u> -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/pool_2u_50u_8u_s_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model pool<2u, 50u, 8u> -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/pool_2u_50u_8u_s_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model pool<2u, 50u, 8u> -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_s.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model pool<2u, 50u, 8u> -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_s.adb 
Execute       db_write -model pool<2u, 50u, 8u> -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pool<2u, 50u, 8u> -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' pipeline 'VITIS_LOOP_99_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.117 seconds; current allocated memory: 690.609 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6 
Execute       gen_rtl FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6 
Execute       syn_report -csynth -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6.adb 
Execute       db_write -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FC<1u, 800u, 500u>_Pipeline_L2_L3 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_L2_L3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_19s_10ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_L2_L3'.
Command       create_rtl_model done; 0.207 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.337 seconds; current allocated memory: 691.379 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl FC<1u, 800u, 500u>_Pipeline_L2_L3 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3 
Execute       gen_rtl FC<1u, 800u, 500u>_Pipeline_L2_L3 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3 
Execute       syn_report -csynth -model FC<1u, 800u, 500u>_Pipeline_L2_L3 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/FC_1u_800u_500u_Pipeline_L2_L3_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model FC<1u, 800u, 500u>_Pipeline_L2_L3 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/FC_1u_800u_500u_Pipeline_L2_L3_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model FC<1u, 800u, 500u>_Pipeline_L2_L3 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_L2_L3.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model FC<1u, 800u, 500u>_Pipeline_L2_L3 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_L2_L3.adb 
Execute       db_write -model FC<1u, 800u, 500u>_Pipeline_L2_L3 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FC<1u, 800u, 500u>_Pipeline_L2_L3 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_L2_L3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline 'VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_10ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
Command       create_rtl_model done; 0.101 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.662 seconds; current allocated memory: 692.859 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
Execute       gen_rtl FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
Execute       syn_report -csynth -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.adb 
Execute       db_write -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7' pipeline 'VITIS_LOOP_136_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 694.156 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7 
Execute       gen_rtl FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7 
Execute       syn_report -csynth -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7.adb 
Execute       db_write -model FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FC<1u, 800u, 500u> -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_11ns_42_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_800u_500u_s_B_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_800u_500u_s_A_RAM_S2P_BRAM_1R1W' using block RAMs.
Command       create_rtl_model done; 2.019 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.299 seconds; current allocated memory: 697.949 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl FC<1u, 800u, 500u> -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_FC_1u_800u_500u_s 
Execute       gen_rtl FC<1u, 800u, 500u> -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_FC_1u_800u_500u_s 
Execute       syn_report -csynth -model FC<1u, 800u, 500u> -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/FC_1u_800u_500u_s_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model FC<1u, 800u, 500u> -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/FC_1u_800u_500u_s_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model FC<1u, 800u, 500u> -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_s.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model FC<1u, 800u, 500u> -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_s.adb 
Execute       db_write -model FC<1u, 800u, 500u> -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FC<1u, 800u, 500u> -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6' pipeline 'VITIS_LOOP_99_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.533 seconds; current allocated memory: 697.949 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6 
Execute       gen_rtl FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6 
Execute       syn_report -csynth -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6.adb 
Execute       db_write -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FC<1u, 500u, 10u>_Pipeline_L2 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_L2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_L2' pipeline 'L2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_L2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 698.254 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl FC<1u, 500u, 10u>_Pipeline_L2 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_FC_1u_500u_10u_Pipeline_L2 
Execute       gen_rtl FC<1u, 500u, 10u>_Pipeline_L2 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_FC_1u_500u_10u_Pipeline_L2 
Execute       syn_report -csynth -model FC<1u, 500u, 10u>_Pipeline_L2 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/FC_1u_500u_10u_Pipeline_L2_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model FC<1u, 500u, 10u>_Pipeline_L2 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/FC_1u_500u_10u_Pipeline_L2_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model FC<1u, 500u, 10u>_Pipeline_L2 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_L2.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model FC<1u, 500u, 10u>_Pipeline_L2 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_L2.adb 
Execute       db_write -model FC<1u, 500u, 10u>_Pipeline_L2 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FC<1u, 500u, 10u>_Pipeline_L2 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_L2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline 'VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
Command       create_rtl_model done; 0.454 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.864 seconds; current allocated memory: 699.262 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
Execute       gen_rtl FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
Execute       syn_report -csynth -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.adb 
Execute       db_write -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7' pipeline 'VITIS_LOOP_136_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 700.492 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 
Execute       gen_rtl FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 
Execute       syn_report -csynth -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7.adb 
Execute       db_write -model FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FC<1u, 500u, 10u> -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_s'.
Command       create_rtl_model done; 0.366 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 702.586 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl FC<1u, 500u, 10u> -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_FC_1u_500u_10u_s 
Execute       gen_rtl FC<1u, 500u, 10u> -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_FC_1u_500u_10u_s 
Execute       syn_report -csynth -model FC<1u, 500u, 10u> -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/FC_1u_500u_10u_s_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model FC<1u, 500u, 10u> -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/FC_1u_500u_10u_s_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model FC<1u, 500u, 10u> -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_s.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model FC<1u, 500u, 10u> -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_s.adb 
Execute       db_write -model FC<1u, 500u, 10u> -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FC<1u, 500u, 10u> -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' pipeline 'VITIS_LOOP_74_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 703.383 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 
Execute       gen_rtl AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 
Execute       syn_report -csynth -model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2.adb 
Execute       db_write -model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1'.
Command       create_rtl_model done; 0.129 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.28 seconds; current allocated memory: 704.402 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 
Command       gen_rtl done; 0.699 sec.
Execute       gen_rtl AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 
Execute       syn_report -csynth -model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1.adb 
Execute       db_write -model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model AXI_DMA_MASTER -top_prefix LeNet_wrapper_ -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.068 seconds; current allocated memory: 706.297 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXI_DMA_MASTER -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper_AXI_DMA_MASTER 
Execute       gen_rtl AXI_DMA_MASTER -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper_AXI_DMA_MASTER 
Execute       syn_report -csynth -model AXI_DMA_MASTER -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/AXI_DMA_MASTER_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model AXI_DMA_MASTER -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/AXI_DMA_MASTER_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model AXI_DMA_MASTER -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model AXI_DMA_MASTER -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER.adb 
Execute       db_write -model AXI_DMA_MASTER -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AXI_DMA_MASTER -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LeNet_wrapper -top_prefix  -sub_prefix LeNet_wrapper_ -mg_file D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNet_wrapper/in_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNet_wrapper/out_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LeNet_wrapper' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for LeNet_wrapper
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_wrapper'.
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_U(LeNet_wrapper_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_U(LeNet_wrapper_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_6_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_7_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_8_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_5u_1u_28u_20u_24u_0u_U0_U(LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_25u_20u_U0_U(LeNet_wrapper_start_for_SMM_1u_25u_20u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2u_20u_24u_U0_U(LeNet_wrapper_start_for_pool_2u_20u_24u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_5u_20u_12u_50u_8u_0u_U0_U(LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_500u_50u_U0_U(LeNet_wrapper_start_for_SMM_1u_500u_50u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2u_50u_8u_U0_U(LeNet_wrapper_start_for_pool_2u_50u_8u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_800u_500u_U0_U(LeNet_wrapper_start_for_FC_1u_800u_500u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_500u_10u_U0_U(LeNet_wrapper_start_for_FC_1u_500u_10u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMA_MASTER_U0_U(LeNet_wrapper_start_for_AXI_DMA_MASTER_U0)' using Shift Registers.
Command       create_rtl_model done; 2.66 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.033 seconds; current allocated memory: 708.645 MB.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl LeNet_wrapper -istop -style xilinx -f -lang vhdl -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/vhdl/LeNet_wrapper 
Execute       gen_rtl LeNet_wrapper -istop -style xilinx -f -lang vlog -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/verilog/LeNet_wrapper 
Execute       syn_report -csynth -model LeNet_wrapper -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/LeNet_wrapper_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model LeNet_wrapper -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/LeNet_wrapper_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model LeNet_wrapper -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model LeNet_wrapper -f -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.adb 
Execute       db_write -model LeNet_wrapper -bindview -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LeNet_wrapper -p D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper 
Command       gen_tb_info done; 0.149 sec.
Execute       export_constraint_db -f -tool general -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.constraint.tcl 
Execute       syn_report -designview -model LeNet_wrapper -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.design.xml 
Command       syn_report done; 0.166 sec.
Execute       syn_report -csynthDesign -model LeNet_wrapper -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth.rpt -MHOut D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -wcfg -model LeNet_wrapper -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model LeNet_wrapper -o D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.protoinst 
Command       syn_report done; 0.331 sec.
Execute       sc_get_clocks LeNet_wrapper 
Execute       sc_get_portdomain LeNet_wrapper 
INFO-FLOW: Model list for RTL component generation: AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 AXI_DMA_SLAVE {SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6} {SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1} {SCIG<5u, 1u, 28u, 20u, 24u, 0u>} {SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6} {SMM<1u, 25u, 20u>_Pipeline_L2_L3} {SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2} {SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7} {SMM<1u, 25u, 20u>} {pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1} {pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13} {pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9} {pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10} {pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12} {pool<2u, 20u, 24u>} {SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6} {SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1} {SCIG<5u, 20u, 12u, 50u, 8u, 0u>} {SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6} {SMM<1u, 500u, 50u>_Pipeline_L2_L3} {SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2} {SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7} {SMM<1u, 500u, 50u>} {pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1} {pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13} {pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9} {pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10} {pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12} {pool<2u, 50u, 8u>} {FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6} {FC<1u, 800u, 500u>_Pipeline_L2_L3} {FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2} {FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7} {FC<1u, 800u, 500u>} {FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6} {FC<1u, 500u, 10u>_Pipeline_L2} {FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2} {FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7} {FC<1u, 500u, 10u>} AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 AXI_DMA_MASTER LeNet_wrapper
INFO-FLOW: Handling components in module [AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXI_DMA_SLAVE] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_mul_32s_32s_32_1_1.
INFO-FLOW: Append model LeNet_wrapper_mul_32s_32s_32_1_1
INFO-FLOW: Found component LeNet_wrapper_regslice_both.
INFO-FLOW: Append model LeNet_wrapper_regslice_both
INFO-FLOW: Handling components in module [SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W.
INFO-FLOW: Append model LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SCIG_5u_1u_28u_20u_24u_0u_s] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_s.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_mul_32s_15ns_32_2_1.
INFO-FLOW: Append model LeNet_wrapper_mul_32s_15ns_32_2_1
INFO-FLOW: Handling components in module [SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SMM_1u_25u_20u_Pipeline_L2_L3] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_L2_L3.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_mul_5ns_7ns_11_1_1.
INFO-FLOW: Append model LeNet_wrapper_mul_5ns_7ns_11_1_1
INFO-FLOW: Found component LeNet_wrapper_mul_4ns_6ns_9_1_1.
INFO-FLOW: Append model LeNet_wrapper_mul_4ns_6ns_9_1_1
INFO-FLOW: Found component LeNet_wrapper_sparsemux_9_2_8_1_1.
INFO-FLOW: Append model LeNet_wrapper_sparsemux_9_2_8_1_1
INFO-FLOW: Found component LeNet_wrapper_sparsemux_9_2_8_1_1.
INFO-FLOW: Append model LeNet_wrapper_sparsemux_9_2_8_1_1
INFO-FLOW: Found component LeNet_wrapper_sparsemux_9_2_8_1_1.
INFO-FLOW: Append model LeNet_wrapper_sparsemux_9_2_8_1_1
INFO-FLOW: Found component LeNet_wrapper_sparsemux_9_2_8_1_1.
INFO-FLOW: Append model LeNet_wrapper_sparsemux_9_2_8_1_1
INFO-FLOW: Found component LeNet_wrapper_mul_8s_8s_16_1_1.
INFO-FLOW: Append model LeNet_wrapper_mul_8s_8s_16_1_1
INFO-FLOW: Found component LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.
INFO-FLOW: Append model LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1
INFO-FLOW: Found component LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.
INFO-FLOW: Append model LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_urem_5ns_4ns_3_9_1.
INFO-FLOW: Append model LeNet_wrapper_urem_5ns_4ns_3_9_1
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SMM_1u_25u_20u_s] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_s.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_mul_32ns_32ns_64_2_1.
INFO-FLOW: Append model LeNet_wrapper_mul_32ns_32ns_64_2_1
INFO-FLOW: Found component LeNet_wrapper_mul_32s_32s_32_2_1.
INFO-FLOW: Append model LeNet_wrapper_mul_32s_32s_32_2_1
INFO-FLOW: Found component LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb.
INFO-FLOW: Append model LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb
INFO-FLOW: Found component LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs.
INFO-FLOW: Append model LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs
INFO-FLOW: Handling components in module [pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_sparsemux_25_4_32_1_1.
INFO-FLOW: Append model LeNet_wrapper_sparsemux_25_4_32_1_1
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pool_2u_20u_24u_s] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_s.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_mul_31ns_32ns_63_2_1.
INFO-FLOW: Append model LeNet_wrapper_mul_31ns_32ns_63_2_1
INFO-FLOW: Found component LeNet_wrapper_mul_32ns_31ns_63_2_1.
INFO-FLOW: Append model LeNet_wrapper_mul_32ns_31ns_63_2_1
INFO-FLOW: Found component LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W.
INFO-FLOW: Append model LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W
INFO-FLOW: Found component LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W.
INFO-FLOW: Append model LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W
INFO-FLOW: Handling components in module [SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W.
INFO-FLOW: Append model LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SCIG_5u_20u_12u_50u_8u_0u_s] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_s.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_mul_32s_12ns_32_2_1.
INFO-FLOW: Append model LeNet_wrapper_mul_32s_12ns_32_2_1
INFO-FLOW: Found component LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W.
INFO-FLOW: Append model LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W
INFO-FLOW: Handling components in module [SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SMM_1u_500u_50u_Pipeline_L2_L3] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_L2_L3.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_urem_7ns_5ns_4_11_1.
INFO-FLOW: Append model LeNet_wrapper_urem_7ns_5ns_4_11_1
INFO-FLOW: Found component LeNet_wrapper_mul_7ns_9ns_15_1_1.
INFO-FLOW: Append model LeNet_wrapper_mul_7ns_9ns_15_1_1
INFO-FLOW: Found component LeNet_wrapper_mul_8ns_10ns_17_1_1.
INFO-FLOW: Append model LeNet_wrapper_mul_8ns_10ns_17_1_1
INFO-FLOW: Found component LeNet_wrapper_mul_9ns_11ns_19_1_1.
INFO-FLOW: Append model LeNet_wrapper_mul_9ns_11ns_19_1_1
INFO-FLOW: Found component LeNet_wrapper_mul_12s_7ns_12_1_1.
INFO-FLOW: Append model LeNet_wrapper_mul_12s_7ns_12_1_1
INFO-FLOW: Found component LeNet_wrapper_sparsemux_23_4_8_1_1.
INFO-FLOW: Append model LeNet_wrapper_sparsemux_23_4_8_1_1
INFO-FLOW: Found component LeNet_wrapper_sparsemux_23_4_8_1_1.
INFO-FLOW: Append model LeNet_wrapper_sparsemux_23_4_8_1_1
INFO-FLOW: Found component LeNet_wrapper_sparsemux_23_4_8_1_1.
INFO-FLOW: Append model LeNet_wrapper_sparsemux_23_4_8_1_1
INFO-FLOW: Found component LeNet_wrapper_sparsemux_23_4_8_1_1.
INFO-FLOW: Append model LeNet_wrapper_sparsemux_23_4_8_1_1
INFO-FLOW: Found component LeNet_wrapper_sparsemux_23_4_8_1_1.
INFO-FLOW: Append model LeNet_wrapper_sparsemux_23_4_8_1_1
INFO-FLOW: Found component LeNet_wrapper_sparsemux_23_4_8_1_1.
INFO-FLOW: Append model LeNet_wrapper_sparsemux_23_4_8_1_1
INFO-FLOW: Found component LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1.
INFO-FLOW: Append model LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1
INFO-FLOW: Found component LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1.
INFO-FLOW: Append model LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_urem_9ns_5ns_4_13_1.
INFO-FLOW: Append model LeNet_wrapper_urem_9ns_5ns_4_13_1
INFO-FLOW: Found component LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1.
INFO-FLOW: Append model LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [SMM_1u_500u_50u_s] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_s.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_mul_32ns_8ns_39_2_1.
INFO-FLOW: Append model LeNet_wrapper_mul_32ns_8ns_39_2_1
INFO-FLOW: Found component LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA.
INFO-FLOW: Append model LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA
INFO-FLOW: Found component LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem.
INFO-FLOW: Append model LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem
INFO-FLOW: Handling components in module [pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_sparsemux_9_2_32_1_1.
INFO-FLOW: Append model LeNet_wrapper_sparsemux_9_2_32_1_1
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pool_2u_50u_8u_s] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_s.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W.
INFO-FLOW: Append model LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W
INFO-FLOW: Found component LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W.
INFO-FLOW: Append model LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W
INFO-FLOW: Handling components in module [FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FC_1u_800u_500u_Pipeline_L2_L3] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_L2_L3.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1.
INFO-FLOW: Append model LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1
INFO-FLOW: Found component LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1.
INFO-FLOW: Append model LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1.
INFO-FLOW: Append model LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FC_1u_800u_500u_s] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_s.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_mul_32ns_11ns_42_2_1.
INFO-FLOW: Append model LeNet_wrapper_mul_32ns_11ns_42_2_1
INFO-FLOW: Found component LeNet_wrapper_FC_1u_800u_500u_s_B_RAM_S2P_BRAM_1R1W.
INFO-FLOW: Append model LeNet_wrapper_FC_1u_800u_500u_s_B_RAM_S2P_BRAM_1R1W
INFO-FLOW: Found component LeNet_wrapper_FC_1u_800u_500u_s_A_RAM_S2P_BRAM_1R1W.
INFO-FLOW: Append model LeNet_wrapper_FC_1u_800u_500u_s_A_RAM_S2P_BRAM_1R1W
INFO-FLOW: Handling components in module [FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FC_1u_500u_10u_Pipeline_L2] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_L2.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FC_1u_500u_10u_s] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_s.compgen.tcl 
INFO-FLOW: Handling components in module [AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXI_DMA_MASTER] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_regslice_both.
INFO-FLOW: Append model LeNet_wrapper_regslice_both
INFO-FLOW: Handling components in module [LeNet_wrapper] ... 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.compgen.tcl 
INFO-FLOW: Found component LeNet_wrapper_fifo_w32_d50_A.
INFO-FLOW: Append model LeNet_wrapper_fifo_w32_d50_A
INFO-FLOW: Found component LeNet_wrapper_fifo_w32_d50_A.
INFO-FLOW: Append model LeNet_wrapper_fifo_w32_d50_A
INFO-FLOW: Found component LeNet_wrapper_fifo_w32_d2_S.
INFO-FLOW: Append model LeNet_wrapper_fifo_w32_d2_S
INFO-FLOW: Found component LeNet_wrapper_fifo_w32_d50_A.
INFO-FLOW: Append model LeNet_wrapper_fifo_w32_d50_A
INFO-FLOW: Found component LeNet_wrapper_fifo_w32_d50_A.
INFO-FLOW: Append model LeNet_wrapper_fifo_w32_d50_A
INFO-FLOW: Found component LeNet_wrapper_fifo_w32_d2_S.
INFO-FLOW: Append model LeNet_wrapper_fifo_w32_d2_S
INFO-FLOW: Found component LeNet_wrapper_fifo_w32_d50_A.
INFO-FLOW: Append model LeNet_wrapper_fifo_w32_d50_A
INFO-FLOW: Found component LeNet_wrapper_fifo_w32_d50_A.
INFO-FLOW: Append model LeNet_wrapper_fifo_w32_d50_A
INFO-FLOW: Found component LeNet_wrapper_fifo_w32_d50_A.
INFO-FLOW: Append model LeNet_wrapper_fifo_w32_d50_A
INFO-FLOW: Found component LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0.
INFO-FLOW: Append model LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0
INFO-FLOW: Found component LeNet_wrapper_start_for_SMM_1u_25u_20u_U0.
INFO-FLOW: Append model LeNet_wrapper_start_for_SMM_1u_25u_20u_U0
INFO-FLOW: Found component LeNet_wrapper_start_for_pool_2u_20u_24u_U0.
INFO-FLOW: Append model LeNet_wrapper_start_for_pool_2u_20u_24u_U0
INFO-FLOW: Found component LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0.
INFO-FLOW: Append model LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0
INFO-FLOW: Found component LeNet_wrapper_start_for_SMM_1u_500u_50u_U0.
INFO-FLOW: Append model LeNet_wrapper_start_for_SMM_1u_500u_50u_U0
INFO-FLOW: Found component LeNet_wrapper_start_for_pool_2u_50u_8u_U0.
INFO-FLOW: Append model LeNet_wrapper_start_for_pool_2u_50u_8u_U0
INFO-FLOW: Found component LeNet_wrapper_start_for_FC_1u_800u_500u_U0.
INFO-FLOW: Append model LeNet_wrapper_start_for_FC_1u_800u_500u_U0
INFO-FLOW: Found component LeNet_wrapper_start_for_FC_1u_500u_10u_U0.
INFO-FLOW: Append model LeNet_wrapper_start_for_FC_1u_500u_10u_U0
INFO-FLOW: Found component LeNet_wrapper_start_for_AXI_DMA_MASTER_U0.
INFO-FLOW: Append model LeNet_wrapper_start_for_AXI_DMA_MASTER_U0
INFO-FLOW: Append model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2
INFO-FLOW: Append model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1
INFO-FLOW: Append model AXI_DMA_SLAVE
INFO-FLOW: Append model SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6
INFO-FLOW: Append model SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1
INFO-FLOW: Append model SCIG_5u_1u_28u_20u_24u_0u_s
INFO-FLOW: Append model SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6
INFO-FLOW: Append model SMM_1u_25u_20u_Pipeline_L2_L3
INFO-FLOW: Append model SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2
INFO-FLOW: Append model SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7
INFO-FLOW: Append model SMM_1u_25u_20u_s
INFO-FLOW: Append model pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1
INFO-FLOW: Append model pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13
INFO-FLOW: Append model pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9
INFO-FLOW: Append model pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10
INFO-FLOW: Append model pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12
INFO-FLOW: Append model pool_2u_20u_24u_s
INFO-FLOW: Append model SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6
INFO-FLOW: Append model SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1
INFO-FLOW: Append model SCIG_5u_20u_12u_50u_8u_0u_s
INFO-FLOW: Append model SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6
INFO-FLOW: Append model SMM_1u_500u_50u_Pipeline_L2_L3
INFO-FLOW: Append model SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2
INFO-FLOW: Append model SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7
INFO-FLOW: Append model SMM_1u_500u_50u_s
INFO-FLOW: Append model pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1
INFO-FLOW: Append model pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13
INFO-FLOW: Append model pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9
INFO-FLOW: Append model pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10
INFO-FLOW: Append model pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12
INFO-FLOW: Append model pool_2u_50u_8u_s
INFO-FLOW: Append model FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6
INFO-FLOW: Append model FC_1u_800u_500u_Pipeline_L2_L3
INFO-FLOW: Append model FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2
INFO-FLOW: Append model FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7
INFO-FLOW: Append model FC_1u_800u_500u_s
INFO-FLOW: Append model FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6
INFO-FLOW: Append model FC_1u_500u_10u_Pipeline_L2
INFO-FLOW: Append model FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2
INFO-FLOW: Append model FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7
INFO-FLOW: Append model FC_1u_500u_10u_s
INFO-FLOW: Append model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2
INFO-FLOW: Append model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1
INFO-FLOW: Append model AXI_DMA_MASTER
INFO-FLOW: Append model LeNet_wrapper
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_mul_32s_32s_32_1_1 LeNet_wrapper_regslice_both LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_mul_32s_15ns_32_2_1 LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_mul_5ns_7ns_11_1_1 LeNet_wrapper_mul_4ns_6ns_9_1_1 LeNet_wrapper_sparsemux_9_2_8_1_1 LeNet_wrapper_sparsemux_9_2_8_1_1 LeNet_wrapper_sparsemux_9_2_8_1_1 LeNet_wrapper_sparsemux_9_2_8_1_1 LeNet_wrapper_mul_8s_8s_16_1_1 LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1 LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1 LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_urem_5ns_4ns_3_9_1 LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_mul_32ns_32ns_64_2_1 LeNet_wrapper_mul_32s_32s_32_2_1 LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_sparsemux_25_4_32_1_1 LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_mul_31ns_32ns_63_2_1 LeNet_wrapper_mul_32ns_31ns_63_2_1 LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_mul_32s_12ns_32_2_1 LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_urem_7ns_5ns_4_11_1 LeNet_wrapper_mul_7ns_9ns_15_1_1 LeNet_wrapper_mul_8ns_10ns_17_1_1 LeNet_wrapper_mul_9ns_11ns_19_1_1 LeNet_wrapper_mul_12s_7ns_12_1_1 LeNet_wrapper_sparsemux_23_4_8_1_1 LeNet_wrapper_sparsemux_23_4_8_1_1 LeNet_wrapper_sparsemux_23_4_8_1_1 LeNet_wrapper_sparsemux_23_4_8_1_1 LeNet_wrapper_sparsemux_23_4_8_1_1 LeNet_wrapper_sparsemux_23_4_8_1_1 LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1 LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1 LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_urem_9ns_5ns_4_13_1 LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1 LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_mul_32ns_8ns_39_2_1 LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_sparsemux_9_2_32_1_1 LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1 LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1 LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1 LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_mul_32ns_11ns_42_2_1 LeNet_wrapper_FC_1u_800u_500u_s_B_RAM_S2P_BRAM_1R1W LeNet_wrapper_FC_1u_800u_500u_s_A_RAM_S2P_BRAM_1R1W LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_flow_control_loop_pipe_sequential_init LeNet_wrapper_regslice_both LeNet_wrapper_fifo_w32_d50_A LeNet_wrapper_fifo_w32_d50_A LeNet_wrapper_fifo_w32_d2_S LeNet_wrapper_fifo_w32_d50_A LeNet_wrapper_fifo_w32_d50_A LeNet_wrapper_fifo_w32_d2_S LeNet_wrapper_fifo_w32_d50_A LeNet_wrapper_fifo_w32_d50_A LeNet_wrapper_fifo_w32_d50_A LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0 LeNet_wrapper_start_for_SMM_1u_25u_20u_U0 LeNet_wrapper_start_for_pool_2u_20u_24u_U0 LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0 LeNet_wrapper_start_for_SMM_1u_500u_50u_U0 LeNet_wrapper_start_for_pool_2u_50u_8u_U0 LeNet_wrapper_start_for_FC_1u_800u_500u_U0 LeNet_wrapper_start_for_FC_1u_500u_10u_U0 LeNet_wrapper_start_for_AXI_DMA_MASTER_U0 AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 AXI_DMA_SLAVE SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6 SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1 SCIG_5u_1u_28u_20u_24u_0u_s SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6 SMM_1u_25u_20u_Pipeline_L2_L3 SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7 SMM_1u_25u_20u_s pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1 pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13 pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10 pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 pool_2u_20u_24u_s SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6 SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1 SCIG_5u_20u_12u_50u_8u_0u_s SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6 SMM_1u_500u_50u_Pipeline_L2_L3 SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7 SMM_1u_500u_50u_s pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1 pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13 pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10 pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 pool_2u_50u_8u_s FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6 FC_1u_800u_500u_Pipeline_L2_L3 FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7 FC_1u_800u_500u_s FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6 FC_1u_500u_10u_Pipeline_L2 FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 FC_1u_500u_10u_s AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 AXI_DMA_MASTER LeNet_wrapper
INFO-FLOW: Generating D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model LeNet_wrapper_regslice_both
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_mul_32s_15ns_32_2_1
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_mul_5ns_7ns_11_1_1
INFO-FLOW: To file: write model LeNet_wrapper_mul_4ns_6ns_9_1_1
INFO-FLOW: To file: write model LeNet_wrapper_sparsemux_9_2_8_1_1
INFO-FLOW: To file: write model LeNet_wrapper_sparsemux_9_2_8_1_1
INFO-FLOW: To file: write model LeNet_wrapper_sparsemux_9_2_8_1_1
INFO-FLOW: To file: write model LeNet_wrapper_sparsemux_9_2_8_1_1
INFO-FLOW: To file: write model LeNet_wrapper_mul_8s_8s_16_1_1
INFO-FLOW: To file: write model LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1
INFO-FLOW: To file: write model LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_urem_5ns_4ns_3_9_1
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_mul_32ns_32ns_64_2_1
INFO-FLOW: To file: write model LeNet_wrapper_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb
INFO-FLOW: To file: write model LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_sparsemux_25_4_32_1_1
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_mul_31ns_32ns_63_2_1
INFO-FLOW: To file: write model LeNet_wrapper_mul_32ns_31ns_63_2_1
INFO-FLOW: To file: write model LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W
INFO-FLOW: To file: write model LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_mul_32s_12ns_32_2_1
INFO-FLOW: To file: write model LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_urem_7ns_5ns_4_11_1
INFO-FLOW: To file: write model LeNet_wrapper_mul_7ns_9ns_15_1_1
INFO-FLOW: To file: write model LeNet_wrapper_mul_8ns_10ns_17_1_1
INFO-FLOW: To file: write model LeNet_wrapper_mul_9ns_11ns_19_1_1
INFO-FLOW: To file: write model LeNet_wrapper_mul_12s_7ns_12_1_1
INFO-FLOW: To file: write model LeNet_wrapper_sparsemux_23_4_8_1_1
INFO-FLOW: To file: write model LeNet_wrapper_sparsemux_23_4_8_1_1
INFO-FLOW: To file: write model LeNet_wrapper_sparsemux_23_4_8_1_1
INFO-FLOW: To file: write model LeNet_wrapper_sparsemux_23_4_8_1_1
INFO-FLOW: To file: write model LeNet_wrapper_sparsemux_23_4_8_1_1
INFO-FLOW: To file: write model LeNet_wrapper_sparsemux_23_4_8_1_1
INFO-FLOW: To file: write model LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1
INFO-FLOW: To file: write model LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_urem_9ns_5ns_4_13_1
INFO-FLOW: To file: write model LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_mul_32ns_8ns_39_2_1
INFO-FLOW: To file: write model LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA
INFO-FLOW: To file: write model LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_sparsemux_9_2_32_1_1
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W
INFO-FLOW: To file: write model LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1
INFO-FLOW: To file: write model LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_mul_32ns_11ns_42_2_1
INFO-FLOW: To file: write model LeNet_wrapper_FC_1u_800u_500u_s_B_RAM_S2P_BRAM_1R1W
INFO-FLOW: To file: write model LeNet_wrapper_FC_1u_800u_500u_s_A_RAM_S2P_BRAM_1R1W
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LeNet_wrapper_regslice_both
INFO-FLOW: To file: write model LeNet_wrapper_fifo_w32_d50_A
INFO-FLOW: To file: write model LeNet_wrapper_fifo_w32_d50_A
INFO-FLOW: To file: write model LeNet_wrapper_fifo_w32_d2_S
INFO-FLOW: To file: write model LeNet_wrapper_fifo_w32_d50_A
INFO-FLOW: To file: write model LeNet_wrapper_fifo_w32_d50_A
INFO-FLOW: To file: write model LeNet_wrapper_fifo_w32_d2_S
INFO-FLOW: To file: write model LeNet_wrapper_fifo_w32_d50_A
INFO-FLOW: To file: write model LeNet_wrapper_fifo_w32_d50_A
INFO-FLOW: To file: write model LeNet_wrapper_fifo_w32_d50_A
INFO-FLOW: To file: write model LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0
INFO-FLOW: To file: write model LeNet_wrapper_start_for_SMM_1u_25u_20u_U0
INFO-FLOW: To file: write model LeNet_wrapper_start_for_pool_2u_20u_24u_U0
INFO-FLOW: To file: write model LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0
INFO-FLOW: To file: write model LeNet_wrapper_start_for_SMM_1u_500u_50u_U0
INFO-FLOW: To file: write model LeNet_wrapper_start_for_pool_2u_50u_8u_U0
INFO-FLOW: To file: write model LeNet_wrapper_start_for_FC_1u_800u_500u_U0
INFO-FLOW: To file: write model LeNet_wrapper_start_for_FC_1u_500u_10u_U0
INFO-FLOW: To file: write model LeNet_wrapper_start_for_AXI_DMA_MASTER_U0
INFO-FLOW: To file: write model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2
INFO-FLOW: To file: write model AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1
INFO-FLOW: To file: write model AXI_DMA_SLAVE
INFO-FLOW: To file: write model SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6
INFO-FLOW: To file: write model SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1
INFO-FLOW: To file: write model SCIG_5u_1u_28u_20u_24u_0u_s
INFO-FLOW: To file: write model SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6
INFO-FLOW: To file: write model SMM_1u_25u_20u_Pipeline_L2_L3
INFO-FLOW: To file: write model SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2
INFO-FLOW: To file: write model SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7
INFO-FLOW: To file: write model SMM_1u_25u_20u_s
INFO-FLOW: To file: write model pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1
INFO-FLOW: To file: write model pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13
INFO-FLOW: To file: write model pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9
INFO-FLOW: To file: write model pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10
INFO-FLOW: To file: write model pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12
INFO-FLOW: To file: write model pool_2u_20u_24u_s
INFO-FLOW: To file: write model SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6
INFO-FLOW: To file: write model SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1
INFO-FLOW: To file: write model SCIG_5u_20u_12u_50u_8u_0u_s
INFO-FLOW: To file: write model SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6
INFO-FLOW: To file: write model SMM_1u_500u_50u_Pipeline_L2_L3
INFO-FLOW: To file: write model SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2
INFO-FLOW: To file: write model SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7
INFO-FLOW: To file: write model SMM_1u_500u_50u_s
INFO-FLOW: To file: write model pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1
INFO-FLOW: To file: write model pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13
INFO-FLOW: To file: write model pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9
INFO-FLOW: To file: write model pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10
INFO-FLOW: To file: write model pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12
INFO-FLOW: To file: write model pool_2u_50u_8u_s
INFO-FLOW: To file: write model FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6
INFO-FLOW: To file: write model FC_1u_800u_500u_Pipeline_L2_L3
INFO-FLOW: To file: write model FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2
INFO-FLOW: To file: write model FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7
INFO-FLOW: To file: write model FC_1u_800u_500u_s
INFO-FLOW: To file: write model FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6
INFO-FLOW: To file: write model FC_1u_500u_10u_Pipeline_L2
INFO-FLOW: To file: write model FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2
INFO-FLOW: To file: write model FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7
INFO-FLOW: To file: write model FC_1u_500u_10u_s
INFO-FLOW: To file: write model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2
INFO-FLOW: To file: write model AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1
INFO-FLOW: To file: write model AXI_DMA_MASTER
INFO-FLOW: To file: write model LeNet_wrapper
INFO-FLOW: Generating D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Command       ap_source done; 0.939 sec.
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.111 sec.
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.146 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/vhdl' dstVlogDir='D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/vlog' tclDir='D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db' modelList='LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_32s_32s_32_1_1
LeNet_wrapper_regslice_both
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_32s_15ns_32_2_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_5ns_7ns_11_1_1
LeNet_wrapper_mul_4ns_6ns_9_1_1
LeNet_wrapper_sparsemux_9_2_8_1_1
LeNet_wrapper_sparsemux_9_2_8_1_1
LeNet_wrapper_sparsemux_9_2_8_1_1
LeNet_wrapper_sparsemux_9_2_8_1_1
LeNet_wrapper_mul_8s_8s_16_1_1
LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1
LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_urem_5ns_4ns_3_9_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_32ns_32ns_64_2_1
LeNet_wrapper_mul_32s_32s_32_2_1
LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb
LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_sparsemux_25_4_32_1_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_31ns_32ns_63_2_1
LeNet_wrapper_mul_32ns_31ns_63_2_1
LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W
LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_32s_12ns_32_2_1
LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_urem_7ns_5ns_4_11_1
LeNet_wrapper_mul_7ns_9ns_15_1_1
LeNet_wrapper_mul_8ns_10ns_17_1_1
LeNet_wrapper_mul_9ns_11ns_19_1_1
LeNet_wrapper_mul_12s_7ns_12_1_1
LeNet_wrapper_sparsemux_23_4_8_1_1
LeNet_wrapper_sparsemux_23_4_8_1_1
LeNet_wrapper_sparsemux_23_4_8_1_1
LeNet_wrapper_sparsemux_23_4_8_1_1
LeNet_wrapper_sparsemux_23_4_8_1_1
LeNet_wrapper_sparsemux_23_4_8_1_1
LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1
LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_urem_9ns_5ns_4_13_1
LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_32ns_8ns_39_2_1
LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA
LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_sparsemux_9_2_32_1_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W
LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1
LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_32ns_11ns_42_2_1
LeNet_wrapper_FC_1u_800u_500u_s_B_RAM_S2P_BRAM_1R1W
LeNet_wrapper_FC_1u_800u_500u_s_A_RAM_S2P_BRAM_1R1W
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_regslice_both
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_fifo_w32_d2_S
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_fifo_w32_d2_S
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0
LeNet_wrapper_start_for_SMM_1u_25u_20u_U0
LeNet_wrapper_start_for_pool_2u_20u_24u_U0
LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0
LeNet_wrapper_start_for_SMM_1u_500u_50u_U0
LeNet_wrapper_start_for_pool_2u_50u_8u_U0
LeNet_wrapper_start_for_FC_1u_800u_500u_U0
LeNet_wrapper_start_for_FC_1u_500u_10u_U0
LeNet_wrapper_start_for_AXI_DMA_MASTER_U0
AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2
AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1
AXI_DMA_SLAVE
SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6
SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1
SCIG_5u_1u_28u_20u_24u_0u_s
SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6
SMM_1u_25u_20u_Pipeline_L2_L3
SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2
SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7
SMM_1u_25u_20u_s
pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1
pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13
pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9
pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10
pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12
pool_2u_20u_24u_s
SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6
SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1
SCIG_5u_20u_12u_50u_8u_0u_s
SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6
SMM_1u_500u_50u_Pipeline_L2_L3
SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2
SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7
SMM_1u_500u_50u_s
pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1
pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13
pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9
pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10
pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12
pool_2u_50u_8u_s
FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6
FC_1u_800u_500u_Pipeline_L2_L3
FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2
FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7
FC_1u_800u_500u_s
FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6
FC_1u_500u_10u_Pipeline_L2
FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2
FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7
FC_1u_500u_10u_s
AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2
AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1
AXI_DMA_MASTER
LeNet_wrapper
' expOnly='0'
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_s.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_L2_L3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command       ap_source done; 0.141 sec.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_s.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_s.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_s.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_L2_L3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command       ap_source done; 0.145 sec.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_s.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_s.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_L2_L3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command       ap_source done; 0.148 sec.
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_s.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_L2.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_s.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER.compgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 13.853 seconds; current allocated memory: 712.254 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='LeNet_wrapper_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 1.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_32s_32s_32_1_1
LeNet_wrapper_regslice_both
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_32s_15ns_32_2_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_5ns_7ns_11_1_1
LeNet_wrapper_mul_4ns_6ns_9_1_1
LeNet_wrapper_sparsemux_9_2_8_1_1
LeNet_wrapper_sparsemux_9_2_8_1_1
LeNet_wrapper_sparsemux_9_2_8_1_1
LeNet_wrapper_sparsemux_9_2_8_1_1
LeNet_wrapper_mul_8s_8s_16_1_1
LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1
LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_urem_5ns_4ns_3_9_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_32ns_32ns_64_2_1
LeNet_wrapper_mul_32s_32s_32_2_1
LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb
LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_sparsemux_25_4_32_1_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_31ns_32ns_63_2_1
LeNet_wrapper_mul_32ns_31ns_63_2_1
LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W
LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_32s_12ns_32_2_1
LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_urem_7ns_5ns_4_11_1
LeNet_wrapper_mul_7ns_9ns_15_1_1
LeNet_wrapper_mul_8ns_10ns_17_1_1
LeNet_wrapper_mul_9ns_11ns_19_1_1
LeNet_wrapper_mul_12s_7ns_12_1_1
LeNet_wrapper_sparsemux_23_4_8_1_1
LeNet_wrapper_sparsemux_23_4_8_1_1
LeNet_wrapper_sparsemux_23_4_8_1_1
LeNet_wrapper_sparsemux_23_4_8_1_1
LeNet_wrapper_sparsemux_23_4_8_1_1
LeNet_wrapper_sparsemux_23_4_8_1_1
LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1
LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_urem_9ns_5ns_4_13_1
LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_32ns_8ns_39_2_1
LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA
LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_sparsemux_9_2_32_1_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W
LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1
LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_32ns_11ns_42_2_1
LeNet_wrapper_FC_1u_800u_500u_s_B_RAM_S2P_BRAM_1R1W
LeNet_wrapper_FC_1u_800u_500u_s_A_RAM_S2P_BRAM_1R1W
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_regslice_both
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_fifo_w32_d2_S
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_fifo_w32_d2_S
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0
LeNet_wrapper_start_for_SMM_1u_25u_20u_U0
LeNet_wrapper_start_for_pool_2u_20u_24u_U0
LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0
LeNet_wrapper_start_for_SMM_1u_500u_50u_U0
LeNet_wrapper_start_for_pool_2u_50u_8u_U0
LeNet_wrapper_start_for_FC_1u_800u_500u_U0
LeNet_wrapper_start_for_FC_1u_500u_10u_U0
LeNet_wrapper_start_for_AXI_DMA_MASTER_U0
AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2
AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1
AXI_DMA_SLAVE
SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6
SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1
SCIG_5u_1u_28u_20u_24u_0u_s
SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6
SMM_1u_25u_20u_Pipeline_L2_L3
SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2
SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7
SMM_1u_25u_20u_s
pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1
pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13
pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9
pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10
pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12
pool_2u_20u_24u_s
SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6
SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1
SCIG_5u_20u_12u_50u_8u_0u_s
SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6
SMM_1u_500u_50u_Pipeline_L2_L3
SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2
SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7
SMM_1u_500u_50u_s
pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1
pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13
pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9
pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10
pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12
pool_2u_50u_8u_s
FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6
FC_1u_800u_500u_Pipeline_L2_L3
FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2
FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7
FC_1u_800u_500u_s
FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6
FC_1u_500u_10u_Pipeline_L2
FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2
FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7
FC_1u_500u_10u_s
AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2
AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1
AXI_DMA_MASTER
LeNet_wrapper
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/top-io-be.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.compgen.dataonly.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_s.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_L2_L3.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_s.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_s.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_s.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_L2_L3.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_s.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_s.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_L2_L3.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_s.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_L2.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_s.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.tbgen.tcl 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.constraint.tcl 
Execute       sc_get_clocks LeNet_wrapper 
Execute       source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST LeNet_wrapper MODULE2INSTS {LeNet_wrapper LeNet_wrapper AXI_DMA_SLAVE AXI_DMA_SLAVE_U0 AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2_fu_67 AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1_fu_76 SCIG_5u_1u_28u_20u_24u_0u_s SCIG_5u_1u_28u_20u_24u_0u_U0 SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6 grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6_fu_58 SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1 grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67 SMM_1u_25u_20u_s SMM_1u_25u_20u_U0 SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6 grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120 SMM_1u_25u_20u_Pipeline_L2_L3 grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141 SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176 SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7 grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200 pool_2u_20u_24u_s pool_2u_20u_24u_U0 pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1 grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384 pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13 grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400 pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409 pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418 pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10 grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439 SCIG_5u_20u_12u_50u_8u_0u_s SCIG_5u_20u_12u_50u_8u_0u_U0 SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6 grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6_fu_70 SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1 grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79 SMM_1u_500u_50u_s SMM_1u_500u_50u_U0 SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6 grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136 SMM_1u_500u_50u_Pipeline_L2_L3 grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165 SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216 SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7 grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7_fu_248 pool_2u_50u_8u_s pool_2u_50u_8u_U0 pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1 grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1_fu_652 pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13 grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13_fu_660 pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_669 pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_678 pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10 grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691 FC_1u_800u_500u_s FC_1u_800u_500u_U0 FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6 grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6_fu_94 FC_1u_800u_500u_Pipeline_L2_L3 grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103 FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_114 FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7 grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7_fu_126 FC_1u_500u_10u_s FC_1u_500u_10u_U0 FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6 grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6_fu_82 FC_1u_500u_10u_Pipeline_L2 grp_FC_1u_500u_10u_Pipeline_L2_fu_89 FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_96 FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7_fu_106 AXI_DMA_MASTER AXI_DMA_MASTER_U0 AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2_fu_67 AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1_fu_77} INST2MODULE {LeNet_wrapper LeNet_wrapper AXI_DMA_SLAVE_U0 AXI_DMA_SLAVE grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2_fu_67 AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1_fu_76 AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 SCIG_5u_1u_28u_20u_24u_0u_U0 SCIG_5u_1u_28u_20u_24u_0u_s grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6_fu_58 SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6 grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67 SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1 SMM_1u_25u_20u_U0 SMM_1u_25u_20u_s grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120 SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6 grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141 SMM_1u_25u_20u_Pipeline_L2_L3 grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176 SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200 SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7 pool_2u_20u_24u_U0 pool_2u_20u_24u_s grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384 pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1 grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400 pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13 grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409 pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418 pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439 pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10 SCIG_5u_20u_12u_50u_8u_0u_U0 SCIG_5u_20u_12u_50u_8u_0u_s grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6_fu_70 SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6 grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79 SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1 SMM_1u_500u_50u_U0 SMM_1u_500u_50u_s grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136 SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6 grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165 SMM_1u_500u_50u_Pipeline_L2_L3 grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216 SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7_fu_248 SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7 pool_2u_50u_8u_U0 pool_2u_50u_8u_s grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1_fu_652 pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1 grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13_fu_660 pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13 grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_669 pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_678 pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691 pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10 FC_1u_800u_500u_U0 FC_1u_800u_500u_s grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6_fu_94 FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6 grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103 FC_1u_800u_500u_Pipeline_L2_L3 grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_114 FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7_fu_126 FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7 FC_1u_500u_10u_U0 FC_1u_500u_10u_s grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6_fu_82 FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6 grp_FC_1u_500u_10u_Pipeline_L2_fu_89 FC_1u_500u_10u_Pipeline_L2 grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_96 FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7_fu_106 FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 AXI_DMA_MASTER_U0 AXI_DMA_MASTER grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2_fu_67 AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1_fu_77 AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1} INSTDATA {LeNet_wrapper {DEPTH 1 CHILDREN {AXI_DMA_SLAVE_U0 SCIG_5u_1u_28u_20u_24u_0u_U0 SMM_1u_25u_20u_U0 pool_2u_20u_24u_U0 SCIG_5u_20u_12u_50u_8u_0u_U0 SMM_1u_500u_50u_U0 pool_2u_50u_8u_U0 FC_1u_800u_500u_U0 FC_1u_500u_10u_U0 AXI_DMA_MASTER_U0}} AXI_DMA_SLAVE_U0 {DEPTH 2 CHILDREN {grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2_fu_67 grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1_fu_76}} grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2_fu_67 {DEPTH 3 CHILDREN {}} grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1_fu_76 {DEPTH 3 CHILDREN {}} SCIG_5u_1u_28u_20u_24u_0u_U0 {DEPTH 2 CHILDREN {grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6_fu_58 grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67}} grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6_fu_58 {DEPTH 3 CHILDREN {}} grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67 {DEPTH 3 CHILDREN {}} SMM_1u_25u_20u_U0 {DEPTH 2 CHILDREN {grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120 grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141 grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176 grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200}} grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120 {DEPTH 3 CHILDREN {}} grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141 {DEPTH 3 CHILDREN {}} grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176 {DEPTH 3 CHILDREN {}} grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200 {DEPTH 3 CHILDREN {}} pool_2u_20u_24u_U0 {DEPTH 2 CHILDREN {grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384 grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400 grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409 grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418 grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439}} grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384 {DEPTH 3 CHILDREN {}} grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400 {DEPTH 3 CHILDREN {}} grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409 {DEPTH 3 CHILDREN {}} grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418 {DEPTH 3 CHILDREN {}} grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439 {DEPTH 3 CHILDREN {}} SCIG_5u_20u_12u_50u_8u_0u_U0 {DEPTH 2 CHILDREN {grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6_fu_70 grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79}} grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6_fu_70 {DEPTH 3 CHILDREN {}} grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79 {DEPTH 3 CHILDREN {}} SMM_1u_500u_50u_U0 {DEPTH 2 CHILDREN {grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136 grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165 grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216 grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7_fu_248}} grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136 {DEPTH 3 CHILDREN {}} grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165 {DEPTH 3 CHILDREN {}} grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216 {DEPTH 3 CHILDREN {}} grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7_fu_248 {DEPTH 3 CHILDREN {}} pool_2u_50u_8u_U0 {DEPTH 2 CHILDREN {grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1_fu_652 grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13_fu_660 grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_669 grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_678 grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691}} grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1_fu_652 {DEPTH 3 CHILDREN {}} grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13_fu_660 {DEPTH 3 CHILDREN {}} grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_669 {DEPTH 3 CHILDREN {}} grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_678 {DEPTH 3 CHILDREN {}} grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691 {DEPTH 3 CHILDREN {}} FC_1u_800u_500u_U0 {DEPTH 2 CHILDREN {grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6_fu_94 grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103 grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_114 grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7_fu_126}} grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6_fu_94 {DEPTH 3 CHILDREN {}} grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103 {DEPTH 3 CHILDREN {}} grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_114 {DEPTH 3 CHILDREN {}} grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7_fu_126 {DEPTH 3 CHILDREN {}} FC_1u_500u_10u_U0 {DEPTH 2 CHILDREN {grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6_fu_82 grp_FC_1u_500u_10u_Pipeline_L2_fu_89 grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_96 grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7_fu_106}} grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6_fu_82 {DEPTH 3 CHILDREN {}} grp_FC_1u_500u_10u_Pipeline_L2_fu_89 {DEPTH 3 CHILDREN {}} grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_96 {DEPTH 3 CHILDREN {}} grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7_fu_106 {DEPTH 3 CHILDREN {}} AXI_DMA_MASTER_U0 {DEPTH 2 CHILDREN {grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2_fu_67 grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1_fu_77}} grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2_fu_67 {DEPTH 3 CHILDREN {}} grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1_fu_77 {DEPTH 3 CHILDREN {}}} MODULEDATA {AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_19_fu_71_p2 SOURCE ./../hw_library/axi_dma_slave.h:63 VARIABLE i_19 LOOP VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_20_fu_71_p2 SOURCE ./../hw_library/axi_dma_slave.h:49 VARIABLE i_20 LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AXI_DMA_SLAVE {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U7 SOURCE ./../hw_library/axi_dma_slave.h:56 VARIABLE KER_size_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U9 SOURCE ./../hw_library/axi_dma_slave.h:57 VARIABLE KER_size_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U10 SOURCE ./../hw_library/axi_dma_slave.h:58 VARIABLE KER_bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U8 SOURCE ./../hw_library/axi_dma_slave.h:42 VARIABLE IFM_size_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U11 SOURCE ./../hw_library/axi_dma_slave.h:43 VARIABLE IFM_size_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U12 SOURCE ./../hw_library/axi_dma_slave.h:44 VARIABLE IFM_bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 0 BRAM 0 URAM 0}} SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_12_fu_68_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:189 VARIABLE i_12 LOOP VITIS_LOOP_189_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputBuf_U SOURCE ./../hw_library/stream_convolution_slideWindow.h:107 VARIABLE inputBuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 10500 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_14_fu_234_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:123 VARIABLE i_14 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inp_9_fu_292_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:143 VARIABLE inp_9 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inp_j_5_fu_300_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:144 VARIABLE inp_j_5 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inp_i_7_fu_317_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:147 VARIABLE inp_i_7 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_fu_356_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:156 VARIABLE add_ln156 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_fu_382_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:156 VARIABLE sub_ln156 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME kx_2_fu_400_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:162 VARIABLE kx_2 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ky_2_fu_420_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:165 VARIABLE ky_2 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ox_2_fu_445_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:168 VARIABLE ox_2 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME oy_3_fu_475_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:171 VARIABLE oy_3 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 8 URAM 0}} SCIG_5u_1u_28u_20u_24u_0u_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U25 SOURCE ./../hw_library/stream_convolution_slideWindow.h:183 VARIABLE KER_size_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U26 SOURCE ./../hw_library/stream_convolution_slideWindow.h:184 VARIABLE KER_size_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U27 SOURCE ./../hw_library/stream_convolution_slideWindow.h:185 VARIABLE KER_bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_32_2_1_U24 SOURCE ./../hw_library/stream_convolution_slideWindow.h:72 VARIABLE mul36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 2 BRAM 8 URAM 0}} SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_263_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_3_fu_316_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:105 VARIABLE add_ln105_3 LOOP VITIS_LOOP_105_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_4_fu_283_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:105 VARIABLE add_ln105_4 LOOP VITIS_LOOP_105_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} SMM_1u_25u_20u_Pipeline_L2_L3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_2_fu_631_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:121 VARIABLE add_ln121_2 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_643_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:121 VARIABLE add_ln121 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_683_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:123 VARIABLE add_ln123 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_17_4_1_U60 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE mul_ln127 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U56 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE mul_ln127_6 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_9_1_1_U41 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE mul_ln127_12 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U58 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE mul_ln127_7 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_9_1_1_U42 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE mul_ln127_13 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_17_4_1_U61 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE mul_ln127_8 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U40 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE mul_ln127_14 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_12_fu_891_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE add_ln127_12 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U57 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE mul_ln127_9 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U43 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE mul_ln127_15 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_13_fu_935_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE add_ln127_13 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U59 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE mul_ln127_10 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U58 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE add_ln127 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_17_4_1_U60 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE add_ln127_6 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U59 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE add_ln127_7 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_17_4_1_U61 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE add_ln127_8 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_9_fu_1288_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE add_ln127_9 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_2_fu_1307_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE sum_2 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_723_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:124 VARIABLE add_ln124 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln130_fu_1321_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:130 VARIABLE sub_ln130 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln130_2_fu_1359_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:130 VARIABLE sub_ln130_2 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}}} AREA {DSP 4 BRAM 0 URAM 0}} SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_2_fu_290_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:78 VARIABLE add_ln78_2 LOOP VITIS_LOOP_78_1_VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_368_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:78 VARIABLE add_ln78 LOOP VITIS_LOOP_78_1_VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U87 SOURCE ./../hw_library/fixed_point_stream_convolution.h:79 VARIABLE mul_ln79 LOOP VITIS_LOOP_78_1_VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_407_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:84 VARIABLE add_ln84 LOOP VITIS_LOOP_78_1_VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_349_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:79 VARIABLE add_ln79 LOOP VITIS_LOOP_78_1_VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_8_fu_68_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:149 VARIABLE i_8 LOOP VITIS_LOOP_149_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} SMM_1u_25u_20u_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U105 SOURCE {} VARIABLE A_COL_ITER LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_2_1_U104 SOURCE ./../hw_library/fixed_point_stream_convolution.h:30 VARIABLE bound11 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_284_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:96 VARIABLE add_ln96 LOOP VITIS_LOOP_96_3_VITIS_LOOP_102_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U106 SOURCE ./../hw_library/fixed_point_stream_convolution.h:75 VARIABLE mul_ln75 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U105 SOURCE ./../hw_library/fixed_point_stream_convolution.h:75 VARIABLE mul_ln75_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U107 SOURCE ./../hw_library/fixed_point_stream_convolution.h:143 VARIABLE KER_size_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U108 SOURCE ./../hw_library/fixed_point_stream_convolution.h:144 VARIABLE KER_size_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U109 SOURCE ./../hw_library/fixed_point_stream_convolution.h:145 VARIABLE KER_bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 80 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 80 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 80 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 80 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 80 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 80 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 80 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 4 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 4 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 4 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 4 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 4 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 4 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 4 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}}} AREA {DSP 14 BRAM 7 URAM 0}} pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_294_p2 SOURCE ./../hw_library/pool.h:123 VARIABLE add_ln123 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_68_p2 SOURCE ./../hw_library/pool.h:194 VARIABLE i_4 LOOP VITIS_LOOP_194_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_fu_124_p2 SOURCE ./../hw_library/pool.h:144 VARIABLE add_ln144 LOOP VITIS_LOOP_144_8_VITIS_LOOP_145_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_165_p2 SOURCE ./../hw_library/pool.h:145 VARIABLE add_ln145 LOOP VITIS_LOOP_144_8_VITIS_LOOP_145_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_338_p2 SOURCE ./../hw_library/pool.h:153 VARIABLE add_ln153 LOOP VITIS_LOOP_153_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_2_fu_392_p2 SOURCE ./../hw_library/pool.h:167 VARIABLE add_ln167_2 LOOP VITIS_LOOP_167_11_VITIS_LOOP_168_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_404_p2 SOURCE ./../hw_library/pool.h:167 VARIABLE add_ln167 LOOP VITIS_LOOP_167_11_VITIS_LOOP_168_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_452_p2 SOURCE ./../hw_library/pool.h:168 VARIABLE add_ln168 LOOP VITIS_LOOP_167_11_VITIS_LOOP_168_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pool_2u_20u_24u_s {BINDINFO {{BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME buf_U SOURCE ./../hw_library/pool.h:119 VARIABLE buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 20 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME buf_1_U SOURCE ./../hw_library/pool.h:119 VARIABLE buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 20 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME buf_2_U SOURCE ./../hw_library/pool.h:119 VARIABLE buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 20 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME buf_3_U SOURCE ./../hw_library/pool.h:119 VARIABLE buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 20 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME buf_4_U SOURCE ./../hw_library/pool.h:119 VARIABLE buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 20 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME buf_5_U SOURCE ./../hw_library/pool.h:119 VARIABLE buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 20 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME buf_6_U SOURCE ./../hw_library/pool.h:119 VARIABLE buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 20 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME buf_7_U SOURCE ./../hw_library/pool.h:119 VARIABLE buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 20 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME buf_8_U SOURCE ./../hw_library/pool.h:119 VARIABLE buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 20 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME buf_9_U SOURCE ./../hw_library/pool.h:119 VARIABLE buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 20 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME buf_10_U SOURCE ./../hw_library/pool.h:119 VARIABLE buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 20 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME buf_11_U SOURCE ./../hw_library/pool.h:119 VARIABLE buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 20 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME acc_U SOURCE ./../hw_library/pool.h:121 VARIABLE acc LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 20 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U170 SOURCE ./../hw_library/pool.h:188 VARIABLE KER_size_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U171 SOURCE ./../hw_library/pool.h:189 VARIABLE KER_size_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U172 SOURCE ./../hw_library/pool.h:190 VARIABLE KER_bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_63_2_1_U168 SOURCE ./../hw_library/pool.h:138 VARIABLE mul_ln138 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_31ns_63_2_1_U169 SOURCE ./../hw_library/pool.h:138 VARIABLE mul_ln138_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_557_p2 SOURCE ./../hw_library/pool.h:139 VARIABLE add_ln139 LOOP VITIS_LOOP_139_4_VITIS_LOOP_140_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_568_p2 SOURCE ./../hw_library/pool.h:141 VARIABLE add_ln141 LOOP VITIS_LOOP_141_6_VITIS_LOOP_142_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_fu_591_p2 SOURCE ./../hw_library/pool.h:142 VARIABLE add_ln142 LOOP VITIS_LOOP_141_6_VITIS_LOOP_142_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 8 BRAM 0 URAM 0}} SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_9_fu_68_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:189 VARIABLE i_9 LOOP VITIS_LOOP_189_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME inputBuf_U SOURCE ./../hw_library/stream_convolution_slideWindow.h:107 VARIABLE inputBuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 10500 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_11_fu_827_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:123 VARIABLE i_11 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mul71_fu_1170_p2 SOURCE {} VARIABLE mul71 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_1236_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:141 VARIABLE add_ln141 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_1_fu_1251_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:141 VARIABLE add_ln141_1 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_2_fu_1266_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:141 VARIABLE add_ln141_2 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_3_fu_1281_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:141 VARIABLE add_ln141_3 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_4_fu_1296_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:141 VARIABLE add_ln141_4 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_5_fu_1311_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:141 VARIABLE add_ln141_5 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_6_fu_1326_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:141 VARIABLE add_ln141_6 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_7_fu_1341_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:141 VARIABLE add_ln141_7 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_8_fu_1356_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:141 VARIABLE add_ln141_8 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_9_fu_1371_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:141 VARIABLE add_ln141_9 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_10_fu_1386_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:141 VARIABLE add_ln141_10 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_11_fu_1401_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:141 VARIABLE add_ln141_11 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_12_fu_1416_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:141 VARIABLE add_ln141_12 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_13_fu_1430_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:141 VARIABLE add_ln141_13 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_14_fu_1440_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:141 VARIABLE add_ln141_14 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_15_fu_1450_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:141 VARIABLE add_ln141_15 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inp_6_fu_857_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:143 VARIABLE inp_6 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inp_j_3_fu_863_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:144 VARIABLE inp_j_3 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inp_i_4_fu_880_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:147 VARIABLE inp_i_4 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_958_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:123 VARIABLE tmp LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp17_fu_984_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:123 VARIABLE tmp17 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME thr_mul39_fu_1111_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:123 VARIABLE thr_mul39 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_1509_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:159 VARIABLE add_ln159 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_1_fu_1524_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:159 VARIABLE add_ln159_1 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_2_fu_1539_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:159 VARIABLE add_ln159_2 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_3_fu_1554_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:159 VARIABLE add_ln159_3 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_4_fu_1569_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:159 VARIABLE add_ln159_4 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_5_fu_1584_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:159 VARIABLE add_ln159_5 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_6_fu_1599_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:159 VARIABLE add_ln159_6 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_7_fu_1614_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:159 VARIABLE add_ln159_7 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_8_fu_1629_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:159 VARIABLE add_ln159_8 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_9_fu_1644_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:159 VARIABLE add_ln159_9 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_10_fu_1659_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:159 VARIABLE add_ln159_10 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_11_fu_1674_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:159 VARIABLE add_ln159_11 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_12_fu_1689_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:159 VARIABLE add_ln159_12 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_13_fu_1704_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:159 VARIABLE add_ln159_13 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_14_fu_1719_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:159 VARIABLE add_ln159_14 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_15_fu_1734_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:159 VARIABLE add_ln159_15 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME kx_1_fu_1006_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:162 VARIABLE kx_1 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ky_1_fu_1026_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:165 VARIABLE ky_1 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ox_1_fu_1051_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:168 VARIABLE ox_1 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME oy_1_fu_1081_p2 SOURCE ./../hw_library/stream_convolution_slideWindow.h:171 VARIABLE oy_1 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 8 URAM 0}} SCIG_5u_20u_12u_50u_8u_0u_s {BINDINFO {{BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME inElem_U SOURCE {} VARIABLE inElem LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U188 SOURCE ./../hw_library/stream_convolution_slideWindow.h:183 VARIABLE KER_size_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U189 SOURCE ./../hw_library/stream_convolution_slideWindow.h:184 VARIABLE KER_size_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U190 SOURCE ./../hw_library/stream_convolution_slideWindow.h:185 VARIABLE KER_bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_32_2_1_U187 SOURCE ./../hw_library/stream_convolution_slideWindow.h:72 VARIABLE mul36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 2 BRAM 8 URAM 0}} SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_351_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_1_fu_404_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:105 VARIABLE add_ln105_1 LOOP VITIS_LOOP_105_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_2_fu_371_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:105 VARIABLE add_ln105_2 LOOP VITIS_LOOP_105_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} SMM_1u_500u_50u_Pipeline_L2_L3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_1_fu_1391_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:121 VARIABLE add_ln121_1 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_1476_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:121 VARIABLE add_ln121 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_7ns_12_1_1_U212 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE mul_ln127_6 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_1493_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:123 VARIABLE add_ln123 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_1_fu_1448_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:123 VARIABLE add_ln123_1 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_7ns_8ns_10ns_19_4_1_U228 SOURCE ./../hw_library/fixed_point_stream_convolution.h:123 VARIABLE add_ln123_2 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_3_fu_1498_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:123 VARIABLE add_ln123_3 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_7ns_7ns_9ns_17_4_1_U229 SOURCE ./../hw_library/fixed_point_stream_convolution.h:123 VARIABLE add_ln123_4 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U209 SOURCE ./../hw_library/fixed_point_stream_convolution.h:123 VARIABLE mul_ln123 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_5_fu_1596_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE add_ln127_5 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_17_4_1_U232 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE mul_ln127 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_7ns_7ns_9ns_17_4_1_U229 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE mul_ln127_7 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_6_fu_1644_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE add_ln127_6 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U226 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE mul_ln127_1 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U210 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE mul_ln127_8 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_7_fu_1681_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE add_ln127_7 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U230 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE mul_ln127_2 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_7ns_8ns_10ns_19_4_1_U228 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE mul_ln127_9 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_8_fu_1729_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE add_ln127_8 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_17_4_1_U233 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE mul_ln127_3 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U211 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE mul_ln127_10 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_9_fu_1766_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE add_ln127_9 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U227 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE mul_ln127_4 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U213 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE mul_ln127_11 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_10_fu_1803_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE add_ln127_10 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U231 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE mul_ln127_5 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U230 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE add_ln127 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_17_4_1_U232 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE add_ln127_1 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U231 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE add_ln127_2 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_17_4_1_U233 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE add_ln127_3 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_4_fu_2501_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE add_ln127_4 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_1_fu_2520_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:127 VARIABLE sum_1 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_1420_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:124 VARIABLE add_ln124 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln130_fu_2534_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:130 VARIABLE sub_ln130 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln130_1_fu_2572_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:130 VARIABLE sub_ln130_1 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}}} AREA {DSP 9 BRAM 0 URAM 0}} SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_1_fu_380_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:78 VARIABLE add_ln78_1 LOOP VITIS_LOOP_78_1_VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_457_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:78 VARIABLE add_ln78 LOOP VITIS_LOOP_78_1_VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_12_4_1_U273 SOURCE ./../hw_library/fixed_point_stream_convolution.h:84 VARIABLE mul_ln84 LOOP VITIS_LOOP_78_1_VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U272 SOURCE ./../hw_library/fixed_point_stream_convolution.h:79 VARIABLE mul_ln79 LOOP VITIS_LOOP_78_1_VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_12_4_1_U273 SOURCE ./../hw_library/fixed_point_stream_convolution.h:84 VARIABLE add_ln84 LOOP VITIS_LOOP_78_1_VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_419_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:79 VARIABLE add_ln79 LOOP VITIS_LOOP_78_1_VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_6_fu_68_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:149 VARIABLE i_6 LOOP VITIS_LOOP_149_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} SMM_1u_500u_50u_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U296 SOURCE {} VARIABLE A_COL_ITER LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_8ns_39_2_1_U295 SOURCE {} VARIABLE bound4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_2_1_U294 SOURCE ./../hw_library/fixed_point_stream_convolution.h:30 VARIABLE bound11 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_334_p2 SOURCE ./../hw_library/fixed_point_stream_convolution.h:96 VARIABLE add_ln96 LOOP VITIS_LOOP_96_3_VITIS_LOOP_102_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U297 SOURCE ./../hw_library/fixed_point_stream_convolution.h:75 VARIABLE mul_ln75 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U296 SOURCE ./../hw_library/fixed_point_stream_convolution.h:75 VARIABLE mul_ln75_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U298 SOURCE ./../hw_library/fixed_point_stream_convolution.h:143 VARIABLE KER_size_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U299 SOURCE ./../hw_library/fixed_point_stream_convolution.h:144 VARIABLE KER_size_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U300 SOURCE ./../hw_library/fixed_point_stream_convolution.h:145 VARIABLE KER_bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 2300 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 2300 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 2300 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 2300 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 2300 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 2300 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 2300 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 2300 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 2300 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 2300 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_U SOURCE {} VARIABLE p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 2300 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 46 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 46 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 46 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 46 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 46 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 46 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 46 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 46 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 46 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_U SOURCE {} VARIABLE void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 46 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_U SOURCE {} VARIABLE p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 46 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}}} AREA {DSP 23 BRAM 22 URAM 0}} pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_134_p2 SOURCE ./../hw_library/pool.h:123 VARIABLE add_ln123 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_68_p2 SOURCE ./../hw_library/pool.h:194 VARIABLE i_2 LOOP VITIS_LOOP_194_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_fu_124_p2 SOURCE ./../hw_library/pool.h:144 VARIABLE add_ln144 LOOP VITIS_LOOP_144_8_VITIS_LOOP_145_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_165_p2 SOURCE ./../hw_library/pool.h:145 VARIABLE add_ln145 LOOP VITIS_LOOP_144_8_VITIS_LOOP_145_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_170_p2 SOURCE ./../hw_library/pool.h:153 VARIABLE add_ln153 LOOP VITIS_LOOP_153_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_1_fu_216_p2 SOURCE ./../hw_library/pool.h:167 VARIABLE add_ln167_1 LOOP VITIS_LOOP_167_11_VITIS_LOOP_168_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_228_p2 SOURCE ./../hw_library/pool.h:167 VARIABLE add_ln167 LOOP VITIS_LOOP_167_11_VITIS_LOOP_168_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_268_p2 SOURCE ./../hw_library/pool.h:168 VARIABLE add_ln168 LOOP VITIS_LOOP_167_11_VITIS_LOOP_168_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pool_2u_50u_8u_s {BINDINFO {{BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME buf_U SOURCE ./../hw_library/pool.h:119 VARIABLE buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME buf_1_U SOURCE ./../hw_library/pool.h:119 VARIABLE buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME buf_2_U SOURCE ./../hw_library/pool.h:119 VARIABLE buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME buf_3_U SOURCE ./../hw_library/pool.h:119 VARIABLE buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME acc_U SOURCE ./../hw_library/pool.h:121 VARIABLE acc LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U336 SOURCE ./../hw_library/pool.h:188 VARIABLE KER_size_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U337 SOURCE ./../hw_library/pool.h:189 VARIABLE KER_size_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U338 SOURCE ./../hw_library/pool.h:190 VARIABLE KER_bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_63_2_1_U334 SOURCE ./../hw_library/pool.h:138 VARIABLE mul_ln138 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_31ns_63_2_1_U335 SOURCE ./../hw_library/pool.h:138 VARIABLE mul_ln138_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_801_p2 SOURCE ./../hw_library/pool.h:139 VARIABLE add_ln139 LOOP VITIS_LOOP_139_4_VITIS_LOOP_140_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_812_p2 SOURCE ./../hw_library/pool.h:141 VARIABLE add_ln141 LOOP VITIS_LOOP_141_6_VITIS_LOOP_142_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_fu_835_p2 SOURCE ./../hw_library/pool.h:142 VARIABLE add_ln142 LOOP VITIS_LOOP_141_6_VITIS_LOOP_142_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 8 BRAM 0 URAM 0}} FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_108_p2 SOURCE ./../hw_library/fully_connected.h:99 VARIABLE add_ln99 LOOP VITIS_LOOP_99_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} FC_1u_800u_500u_Pipeline_L2_L3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_1_fu_157_p2 SOURCE ./../hw_library/fully_connected.h:112 VARIABLE add_ln112_1 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_169_p2 SOURCE ./../hw_library/fully_connected.h:112 VARIABLE add_ln112 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_19s_10ns_10ns_19_4_1_U346 SOURCE ./../hw_library/fully_connected.h:117 VARIABLE mul_ln117_1 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_19s_10ns_10ns_19_4_1_U346 SOURCE ./../hw_library/fully_connected.h:117 VARIABLE add_ln117 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16ns_16_4_1_U347 SOURCE ./../hw_library/fully_connected.h:117 VARIABLE mul_ln117 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16ns_16_4_1_U347 SOURCE ./../hw_library/fully_connected.h:117 VARIABLE sum_3 LOOP L2_L3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_201_p2 SOURCE ./../hw_library/fully_connected.h:114 VARIABLE add_ln114 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln120_fu_267_p2 SOURCE ./../hw_library/fully_connected.h:120 VARIABLE sub_ln120 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln120_1_fu_287_p2 SOURCE ./../hw_library/fully_connected.h:120 VARIABLE sub_ln120_1 LOOP L2_L3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}}} AREA {DSP 2 BRAM 0 URAM 0}} FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_150_p2 SOURCE ./../hw_library/fully_connected.h:76 VARIABLE add_ln76_1 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_162_p2 SOURCE ./../hw_library/fully_connected.h:76 VARIABLE add_ln76 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_10ns_10ns_19_4_1_U354 SOURCE ./../hw_library/fully_connected.h:81 VARIABLE mul_ln81 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_10ns_10ns_19_4_1_U354 SOURCE ./../hw_library/fully_connected.h:81 VARIABLE add_ln81 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_230_p2 SOURCE ./../hw_library/fully_connected.h:77 VARIABLE add_ln77 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_16_fu_68_p2 SOURCE ./../hw_library/fully_connected.h:136 VARIABLE i_16 LOOP VITIS_LOOP_136_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} FC_1u_800u_500u_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U366 SOURCE {} VARIABLE A_COL_ITER LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_11ns_42_2_1_U365 SOURCE {} VARIABLE bound4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_2_1_U364 SOURCE ./../hw_library/fully_connected.h:31 VARIABLE bound11 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_fu_212_p2 SOURCE ./../hw_library/fully_connected.h:92 VARIABLE add_ln92 LOOP VITIS_LOOP_92_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U367 SOURCE ./../hw_library/fully_connected.h:73 VARIABLE mul_ln73 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U366 SOURCE ./../hw_library/fully_connected.h:73 VARIABLE mul_ln73_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U368 SOURCE ./../hw_library/fully_connected.h:130 VARIABLE KER_size_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U369 SOURCE ./../hw_library/fully_connected.h:131 VARIABLE KER_size_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U370 SOURCE ./../hw_library/fully_connected.h:132 VARIABLE KER_bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME B_U SOURCE {} VARIABLE B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 256 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 400000 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME A_U SOURCE {} VARIABLE A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 800 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}}} AREA {DSP 15 BRAM 257 URAM 0}} FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_66_p2 SOURCE ./../hw_library/fully_connected.h:99 VARIABLE add_ln99 LOOP VITIS_LOOP_99_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} FC_1u_500u_10u_Pipeline_L2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ib_2_fu_58_p2 SOURCE ./../hw_library/fully_connected.h:112 VARIABLE ib_2 LOOP L2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_2_fu_116_p2 SOURCE ./../hw_library/fully_connected.h:76 VARIABLE add_ln76_2 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_128_p2 SOURCE ./../hw_library/fully_connected.h:76 VARIABLE add_ln76 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_194_p2 SOURCE ./../hw_library/fully_connected.h:77 VARIABLE add_ln77 LOOP VITIS_LOOP_76_1_VITIS_LOOP_77_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_18_fu_68_p2 SOURCE ./../hw_library/fully_connected.h:136 VARIABLE i_18 LOOP VITIS_LOOP_136_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} FC_1u_500u_10u_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U388 SOURCE {} VARIABLE A_COL_ITER LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_2_1_U387 SOURCE ./../hw_library/fully_connected.h:31 VARIABLE bound4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_fu_182_p2 SOURCE ./../hw_library/fully_connected.h:92 VARIABLE add_ln92 LOOP VITIS_LOOP_92_3_VITIS_LOOP_97_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U389 SOURCE ./../hw_library/fully_connected.h:73 VARIABLE mul_ln73 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U388 SOURCE ./../hw_library/fully_connected.h:73 VARIABLE mul_ln73_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U390 SOURCE ./../hw_library/fully_connected.h:130 VARIABLE KER_size_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U391 SOURCE ./../hw_library/fully_connected.h:131 VARIABLE KER_size_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U392 SOURCE ./../hw_library/fully_connected.h:132 VARIABLE KER_bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 10 BRAM 0 URAM 0}} AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_21_fu_81_p2 SOURCE ./../hw_library/axi_dma_master.h:74 VARIABLE i_21 LOOP VITIS_LOOP_74_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_22_fu_81_p2 SOURCE ./../hw_library/axi_dma_master.h:58 VARIABLE i_22 LOOP VITIS_LOOP_58_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AXI_DMA_MASTER {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U403 SOURCE ./../hw_library/axi_dma_master.h:67 VARIABLE KER_size_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U405 SOURCE ./../hw_library/axi_dma_master.h:68 VARIABLE KER_size_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U406 SOURCE ./../hw_library/axi_dma_master.h:69 VARIABLE KER_bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub56_fu_149_p2 SOURCE ./../hw_library/axi_dma_master.h:69 VARIABLE sub56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U404 SOURCE ./../hw_library/axi_dma_master.h:51 VARIABLE OFM_size_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U407 SOURCE ./../hw_library/axi_dma_master.h:52 VARIABLE OFM_size_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_32s_32s_32_1_1_U408 SOURCE ./../hw_library/axi_dma_master.h:53 VARIABLE OFM_bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_163_p2 SOURCE ./../hw_library/axi_dma_master.h:53 VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} LeNet_wrapper {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME connect_0_U SOURCE LeNet_wrapper.cpp:13 VARIABLE connect_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 50 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME connect_1_U SOURCE LeNet_wrapper.cpp:13 VARIABLE connect_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 50 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME connect_2_U SOURCE LeNet_wrapper.cpp:13 VARIABLE connect_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME connect_3_U SOURCE LeNet_wrapper.cpp:13 VARIABLE connect_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 50 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME connect_4_U SOURCE LeNet_wrapper.cpp:13 VARIABLE connect_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 50 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME connect_5_U SOURCE LeNet_wrapper.cpp:13 VARIABLE connect_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME connect_6_U SOURCE LeNet_wrapper.cpp:13 VARIABLE connect_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 50 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME connect_7_U SOURCE LeNet_wrapper.cpp:13 VARIABLE connect_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 50 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME connect_8_U SOURCE LeNet_wrapper.cpp:13 VARIABLE connect_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 50 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 82 BRAM 316 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (4):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ./../hw_library/fixed_point_stream_convolution.h:16:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ./../hw_library/fixed_point_stream_convolution.h:16:0 msg_body {array_partition dim=2 type=cyclic factor=7 variable=_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B 1 LeNet_wrapper ./../hw_library/fixed_point_stream_convolution.h:16:0 ./../hw_library/fixed_point_stream_convolution.h:125:9void SMM<1u, 25u, 20u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ./../hw_library/fixed_point_stream_convolution.h:16:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ./../hw_library/fixed_point_stream_convolution.h:16:0 msg_body {array_partition dim=2 type=cyclic factor=11 variable=_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A 1 LeNet_wrapper ./../hw_library/fixed_point_stream_convolution.h:16:0 ./../hw_library/fixed_point_stream_convolution.h:125:9void SMM<1u, 500u, 50u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ./../hw_library/fixed_point_stream_convolution.h:16:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ./../hw_library/fixed_point_stream_convolution.h:16:0 msg_body {array_partition dim=2 type=cyclic factor=11 variable=_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B 1 LeNet_wrapper ./../hw_library/fixed_point_stream_convolution.h:16:0 ./../hw_library/fixed_point_stream_convolution.h:125:9void SMM<1u, 500u, 50u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ./../hw_library/pool.h:119:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ./../hw_library/pool.h:119:6 msg_body {array_partition dim=2 type=complete  variable=buf 1 pool<2u, 50u, 8u> ./../hw_library/pool.h:119:6 buf}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.579 seconds; current allocated memory: 729.594 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for LeNet_wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for LeNet_wrapper.
Execute       syn_report -model LeNet_wrapper -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 79.42 MHz
Command     autosyn done; 128.023 sec.
Command   csynth_design done; 176.995 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 31 seconds. CPU system time: 13 seconds. Elapsed time: 176.995 seconds; current allocated memory: 609.699 MB.
Command ap_source done; 179.125 sec.
Execute cleanup_all 
Command cleanup_all done; 0.807 sec.
INFO-FLOW: Workspace D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1 opened at Sun Nov 03 13:46:15 +0700 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: E:/downloads/.xinstall/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/downloads/.xinstall/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.085 sec.
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.295 sec.
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.328 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.437 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5
Execute     config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.672 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Command     create_platform done; 0.146 sec.
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.119 sec.
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.164 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.341 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -flow syn -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 -rtl verilog -vivado_clock 10 
Execute   source ./LeNet_wrapper/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./LeNet_wrapper/solution1/directives.tcl
Execute     set_directive_top -name LeNet_wrapper LeNet_wrapper 
INFO: [HLS 200-1510] Running: set_directive_top -name LeNet_wrapper LeNet_wrapper 
Execute   export_design -flow syn -rtl verilog -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 
Execute     config_export -flow=syn -format=ip_catalog -output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow syn -format ip_catalog -rtl verilog
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.136 sec.
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.18 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=LeNet_wrapper xml_exists=0
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to LeNet_wrapper
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=151 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_32s_32s_32_1_1
LeNet_wrapper_regslice_both
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_32s_15ns_32_2_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_5ns_7ns_11_1_1
LeNet_wrapper_mul_4ns_6ns_9_1_1
LeNet_wrapper_sparsemux_9_2_8_1_1
LeNet_wrapper_sparsemux_9_2_8_1_1
LeNet_wrapper_sparsemux_9_2_8_1_1
LeNet_wrapper_sparsemux_9_2_8_1_1
LeNet_wrapper_mul_8s_8s_16_1_1
LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1
LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_urem_5ns_4ns_3_9_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_32ns_32ns_64_2_1
LeNet_wrapper_mul_32s_32s_32_2_1
LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb
LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_sparsemux_25_4_32_1_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_31ns_32ns_63_2_1
LeNet_wrapper_mul_32ns_31ns_63_2_1
LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W
LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_32s_12ns_32_2_1
LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_urem_7ns_5ns_4_11_1
LeNet_wrapper_mul_7ns_9ns_15_1_1
LeNet_wrapper_mul_8ns_10ns_17_1_1
LeNet_wrapper_mul_9ns_11ns_19_1_1
LeNet_wrapper_mul_12s_7ns_12_1_1
LeNet_wrapper_sparsemux_23_4_8_1_1
LeNet_wrapper_sparsemux_23_4_8_1_1
LeNet_wrapper_sparsemux_23_4_8_1_1
LeNet_wrapper_sparsemux_23_4_8_1_1
LeNet_wrapper_sparsemux_23_4_8_1_1
LeNet_wrapper_sparsemux_23_4_8_1_1
LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1
LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_urem_9ns_5ns_4_13_1
LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_32ns_8ns_39_2_1
LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA
LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_sparsemux_9_2_32_1_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W
LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1
LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_mul_32ns_11ns_42_2_1
LeNet_wrapper_FC_1u_800u_500u_s_B_RAM_S2P_BRAM_1R1W
LeNet_wrapper_FC_1u_800u_500u_s_A_RAM_S2P_BRAM_1R1W
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_flow_control_loop_pipe_sequential_init
LeNet_wrapper_regslice_both
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_fifo_w32_d2_S
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_fifo_w32_d2_S
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_fifo_w32_d50_A
LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0
LeNet_wrapper_start_for_SMM_1u_25u_20u_U0
LeNet_wrapper_start_for_pool_2u_20u_24u_U0
LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0
LeNet_wrapper_start_for_SMM_1u_500u_50u_U0
LeNet_wrapper_start_for_pool_2u_50u_8u_U0
LeNet_wrapper_start_for_FC_1u_800u_500u_U0
LeNet_wrapper_start_for_FC_1u_500u_10u_U0
LeNet_wrapper_start_for_AXI_DMA_MASTER_U0
AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2
AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1
AXI_DMA_SLAVE
SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6
SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1
SCIG_5u_1u_28u_20u_24u_0u_s
SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6
SMM_1u_25u_20u_Pipeline_L2_L3
SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2
SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7
SMM_1u_25u_20u_s
pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1
pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13
pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9
pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10
pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12
pool_2u_20u_24u_s
SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6
SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1
SCIG_5u_20u_12u_50u_8u_0u_s
SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6
SMM_1u_500u_50u_Pipeline_L2_L3
SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2
SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7
SMM_1u_500u_50u_s
pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1
pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13
pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9
pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10
pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12
pool_2u_50u_8u_s
FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6
FC_1u_800u_500u_Pipeline_L2_L3
FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2
FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7
FC_1u_800u_500u_s
FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6
FC_1u_500u_10u_Pipeline_L2
FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2
FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7
FC_1u_500u_10u_s
AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2
AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1
AXI_DMA_MASTER
LeNet_wrapper
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/top-io-be.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.compgen.dataonly.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_SLAVE.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_1u_28u_20u_24u_0u_s.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_L2_L3.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_25u_20u_s.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_20u_24u_s.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SCIG_5u_20u_12u_50u_8u_0u_s.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_L2_L3.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/SMM_1u_500u_50u_s.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/pool_2u_50u_8u_s.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_L2_L3.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_800u_500u_s.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_L2.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/FC_1u_500u_10u_s.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/AXI_DMA_MASTER.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.constraint.tcl 
Execute     sc_get_clocks LeNet_wrapper 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to LeNet_wrapper
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=LeNet_wrapper
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.rtl_wrap.cfg.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.tbgen.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.constraint.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.118 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl verilog'
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.126 sec.
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.178 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.constraint.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/LeNet_wrapper.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.128 sec.
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/downloads/.xinstall/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.238 sec.
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog syn exec D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/implsyn.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix LeNet_wrapper_ TopModuleNoPrefix LeNet_wrapper TopModuleWithPrefix LeNet_wrapper' export_design_flow='syn' impl_dir='D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xc7z020-clg484-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode00000265F9151954' export_design_flow='syn' export_rpt='D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s ip_lenet5/export.zip 
INFO: [HLS 200-802] Generated output file ip_lenet5/export.zip
Command   export_design done; 844.121 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 844.121 seconds; current allocated memory: 14.551 MB.
Command ap_source done; 846.356 sec.
Execute cleanup_all 
