
AMS-CC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0002f010  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000868  0802f1a0  0802f1a0  0003f1a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802fa08  0802fa08  000414ac  2**0
                  CONTENTS
  4 .ARM          00000008  0802fa08  0802fa08  0003fa08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802fa10  0802fa10  000414ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802fa10  0802fa10  0003fa10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0802fa14  0802fa14  0003fa14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000014ac  20000000  0802fa18  00040000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000414ac  2**0
                  CONTENTS
 10 .bss          0001d9bc  200014b0  200014b0  000414b0  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2001ee6c  2001ee6c  000414b0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000414ac  2**0
                  CONTENTS, READONLY
 13 .debug_info   0005c8c5  00000000  00000000  000414dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00009fb9  00000000  00000000  0009dda1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000054d8  00000000  00000000  000a7d60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00004f50  00000000  00000000  000ad238  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002c890  00000000  00000000  000b2188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0004355b  00000000  00000000  000dea18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001017a0  00000000  00000000  00121f73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000c8  00000000  00000000  00223713  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000171f8  00000000  00000000  002237dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200014b0 	.word	0x200014b0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0802f188 	.word	0x0802f188

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200014b4 	.word	0x200014b4
 80001cc:	0802f188 	.word	0x0802f188

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	2001edb8 	.word	0x2001edb8

08000264 <__aeabi_drsub>:
 8000264:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000268:	e002      	b.n	8000270 <__adddf3>
 800026a:	bf00      	nop

0800026c <__aeabi_dsub>:
 800026c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000270 <__adddf3>:
 8000270:	b530      	push	{r4, r5, lr}
 8000272:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000276:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800027a:	ea94 0f05 	teq	r4, r5
 800027e:	bf08      	it	eq
 8000280:	ea90 0f02 	teqeq	r0, r2
 8000284:	bf1f      	itttt	ne
 8000286:	ea54 0c00 	orrsne.w	ip, r4, r0
 800028a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800028e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000292:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000296:	f000 80e2 	beq.w	800045e <__adddf3+0x1ee>
 800029a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800029e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002a2:	bfb8      	it	lt
 80002a4:	426d      	neglt	r5, r5
 80002a6:	dd0c      	ble.n	80002c2 <__adddf3+0x52>
 80002a8:	442c      	add	r4, r5
 80002aa:	ea80 0202 	eor.w	r2, r0, r2
 80002ae:	ea81 0303 	eor.w	r3, r1, r3
 80002b2:	ea82 0000 	eor.w	r0, r2, r0
 80002b6:	ea83 0101 	eor.w	r1, r3, r1
 80002ba:	ea80 0202 	eor.w	r2, r0, r2
 80002be:	ea81 0303 	eor.w	r3, r1, r3
 80002c2:	2d36      	cmp	r5, #54	; 0x36
 80002c4:	bf88      	it	hi
 80002c6:	bd30      	pophi	{r4, r5, pc}
 80002c8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002cc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002d0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002d4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002d8:	d002      	beq.n	80002e0 <__adddf3+0x70>
 80002da:	4240      	negs	r0, r0
 80002dc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002e0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002e8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002ec:	d002      	beq.n	80002f4 <__adddf3+0x84>
 80002ee:	4252      	negs	r2, r2
 80002f0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002f4:	ea94 0f05 	teq	r4, r5
 80002f8:	f000 80a7 	beq.w	800044a <__adddf3+0x1da>
 80002fc:	f1a4 0401 	sub.w	r4, r4, #1
 8000300:	f1d5 0e20 	rsbs	lr, r5, #32
 8000304:	db0d      	blt.n	8000322 <__adddf3+0xb2>
 8000306:	fa02 fc0e 	lsl.w	ip, r2, lr
 800030a:	fa22 f205 	lsr.w	r2, r2, r5
 800030e:	1880      	adds	r0, r0, r2
 8000310:	f141 0100 	adc.w	r1, r1, #0
 8000314:	fa03 f20e 	lsl.w	r2, r3, lr
 8000318:	1880      	adds	r0, r0, r2
 800031a:	fa43 f305 	asr.w	r3, r3, r5
 800031e:	4159      	adcs	r1, r3
 8000320:	e00e      	b.n	8000340 <__adddf3+0xd0>
 8000322:	f1a5 0520 	sub.w	r5, r5, #32
 8000326:	f10e 0e20 	add.w	lr, lr, #32
 800032a:	2a01      	cmp	r2, #1
 800032c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000330:	bf28      	it	cs
 8000332:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	18c0      	adds	r0, r0, r3
 800033c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000340:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000344:	d507      	bpl.n	8000356 <__adddf3+0xe6>
 8000346:	f04f 0e00 	mov.w	lr, #0
 800034a:	f1dc 0c00 	rsbs	ip, ip, #0
 800034e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000352:	eb6e 0101 	sbc.w	r1, lr, r1
 8000356:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800035a:	d31b      	bcc.n	8000394 <__adddf3+0x124>
 800035c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000360:	d30c      	bcc.n	800037c <__adddf3+0x10c>
 8000362:	0849      	lsrs	r1, r1, #1
 8000364:	ea5f 0030 	movs.w	r0, r0, rrx
 8000368:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800036c:	f104 0401 	add.w	r4, r4, #1
 8000370:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000374:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000378:	f080 809a 	bcs.w	80004b0 <__adddf3+0x240>
 800037c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000380:	bf08      	it	eq
 8000382:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000386:	f150 0000 	adcs.w	r0, r0, #0
 800038a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800038e:	ea41 0105 	orr.w	r1, r1, r5
 8000392:	bd30      	pop	{r4, r5, pc}
 8000394:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000398:	4140      	adcs	r0, r0
 800039a:	eb41 0101 	adc.w	r1, r1, r1
 800039e:	3c01      	subs	r4, #1
 80003a0:	bf28      	it	cs
 80003a2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003a6:	d2e9      	bcs.n	800037c <__adddf3+0x10c>
 80003a8:	f091 0f00 	teq	r1, #0
 80003ac:	bf04      	itt	eq
 80003ae:	4601      	moveq	r1, r0
 80003b0:	2000      	moveq	r0, #0
 80003b2:	fab1 f381 	clz	r3, r1
 80003b6:	bf08      	it	eq
 80003b8:	3320      	addeq	r3, #32
 80003ba:	f1a3 030b 	sub.w	r3, r3, #11
 80003be:	f1b3 0220 	subs.w	r2, r3, #32
 80003c2:	da0c      	bge.n	80003de <__adddf3+0x16e>
 80003c4:	320c      	adds	r2, #12
 80003c6:	dd08      	ble.n	80003da <__adddf3+0x16a>
 80003c8:	f102 0c14 	add.w	ip, r2, #20
 80003cc:	f1c2 020c 	rsb	r2, r2, #12
 80003d0:	fa01 f00c 	lsl.w	r0, r1, ip
 80003d4:	fa21 f102 	lsr.w	r1, r1, r2
 80003d8:	e00c      	b.n	80003f4 <__adddf3+0x184>
 80003da:	f102 0214 	add.w	r2, r2, #20
 80003de:	bfd8      	it	le
 80003e0:	f1c2 0c20 	rsble	ip, r2, #32
 80003e4:	fa01 f102 	lsl.w	r1, r1, r2
 80003e8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003ec:	bfdc      	itt	le
 80003ee:	ea41 010c 	orrle.w	r1, r1, ip
 80003f2:	4090      	lslle	r0, r2
 80003f4:	1ae4      	subs	r4, r4, r3
 80003f6:	bfa2      	ittt	ge
 80003f8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003fc:	4329      	orrge	r1, r5
 80003fe:	bd30      	popge	{r4, r5, pc}
 8000400:	ea6f 0404 	mvn.w	r4, r4
 8000404:	3c1f      	subs	r4, #31
 8000406:	da1c      	bge.n	8000442 <__adddf3+0x1d2>
 8000408:	340c      	adds	r4, #12
 800040a:	dc0e      	bgt.n	800042a <__adddf3+0x1ba>
 800040c:	f104 0414 	add.w	r4, r4, #20
 8000410:	f1c4 0220 	rsb	r2, r4, #32
 8000414:	fa20 f004 	lsr.w	r0, r0, r4
 8000418:	fa01 f302 	lsl.w	r3, r1, r2
 800041c:	ea40 0003 	orr.w	r0, r0, r3
 8000420:	fa21 f304 	lsr.w	r3, r1, r4
 8000424:	ea45 0103 	orr.w	r1, r5, r3
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	f1c4 040c 	rsb	r4, r4, #12
 800042e:	f1c4 0220 	rsb	r2, r4, #32
 8000432:	fa20 f002 	lsr.w	r0, r0, r2
 8000436:	fa01 f304 	lsl.w	r3, r1, r4
 800043a:	ea40 0003 	orr.w	r0, r0, r3
 800043e:	4629      	mov	r1, r5
 8000440:	bd30      	pop	{r4, r5, pc}
 8000442:	fa21 f004 	lsr.w	r0, r1, r4
 8000446:	4629      	mov	r1, r5
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	f094 0f00 	teq	r4, #0
 800044e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000452:	bf06      	itte	eq
 8000454:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000458:	3401      	addeq	r4, #1
 800045a:	3d01      	subne	r5, #1
 800045c:	e74e      	b.n	80002fc <__adddf3+0x8c>
 800045e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000462:	bf18      	it	ne
 8000464:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000468:	d029      	beq.n	80004be <__adddf3+0x24e>
 800046a:	ea94 0f05 	teq	r4, r5
 800046e:	bf08      	it	eq
 8000470:	ea90 0f02 	teqeq	r0, r2
 8000474:	d005      	beq.n	8000482 <__adddf3+0x212>
 8000476:	ea54 0c00 	orrs.w	ip, r4, r0
 800047a:	bf04      	itt	eq
 800047c:	4619      	moveq	r1, r3
 800047e:	4610      	moveq	r0, r2
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea91 0f03 	teq	r1, r3
 8000486:	bf1e      	ittt	ne
 8000488:	2100      	movne	r1, #0
 800048a:	2000      	movne	r0, #0
 800048c:	bd30      	popne	{r4, r5, pc}
 800048e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000492:	d105      	bne.n	80004a0 <__adddf3+0x230>
 8000494:	0040      	lsls	r0, r0, #1
 8000496:	4149      	adcs	r1, r1
 8000498:	bf28      	it	cs
 800049a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800049e:	bd30      	pop	{r4, r5, pc}
 80004a0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004a4:	bf3c      	itt	cc
 80004a6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004aa:	bd30      	popcc	{r4, r5, pc}
 80004ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004b0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004b4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004b8:	f04f 0000 	mov.w	r0, #0
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004c2:	bf1a      	itte	ne
 80004c4:	4619      	movne	r1, r3
 80004c6:	4610      	movne	r0, r2
 80004c8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004cc:	bf1c      	itt	ne
 80004ce:	460b      	movne	r3, r1
 80004d0:	4602      	movne	r2, r0
 80004d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004d6:	bf06      	itte	eq
 80004d8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004dc:	ea91 0f03 	teqeq	r1, r3
 80004e0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004e4:	bd30      	pop	{r4, r5, pc}
 80004e6:	bf00      	nop

080004e8 <__aeabi_ui2d>:
 80004e8:	f090 0f00 	teq	r0, #0
 80004ec:	bf04      	itt	eq
 80004ee:	2100      	moveq	r1, #0
 80004f0:	4770      	bxeq	lr
 80004f2:	b530      	push	{r4, r5, lr}
 80004f4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fc:	f04f 0500 	mov.w	r5, #0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e750      	b.n	80003a8 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_i2d>:
 8000508:	f090 0f00 	teq	r0, #0
 800050c:	bf04      	itt	eq
 800050e:	2100      	moveq	r1, #0
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000518:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800051c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000520:	bf48      	it	mi
 8000522:	4240      	negmi	r0, r0
 8000524:	f04f 0100 	mov.w	r1, #0
 8000528:	e73e      	b.n	80003a8 <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_f2d>:
 800052c:	0042      	lsls	r2, r0, #1
 800052e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000532:	ea4f 0131 	mov.w	r1, r1, rrx
 8000536:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800053a:	bf1f      	itttt	ne
 800053c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000540:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000544:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000548:	4770      	bxne	lr
 800054a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800054e:	bf08      	it	eq
 8000550:	4770      	bxeq	lr
 8000552:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000556:	bf04      	itt	eq
 8000558:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000564:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000568:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800056c:	e71c      	b.n	80003a8 <__adddf3+0x138>
 800056e:	bf00      	nop

08000570 <__aeabi_ul2d>:
 8000570:	ea50 0201 	orrs.w	r2, r0, r1
 8000574:	bf08      	it	eq
 8000576:	4770      	bxeq	lr
 8000578:	b530      	push	{r4, r5, lr}
 800057a:	f04f 0500 	mov.w	r5, #0
 800057e:	e00a      	b.n	8000596 <__aeabi_l2d+0x16>

08000580 <__aeabi_l2d>:
 8000580:	ea50 0201 	orrs.w	r2, r0, r1
 8000584:	bf08      	it	eq
 8000586:	4770      	bxeq	lr
 8000588:	b530      	push	{r4, r5, lr}
 800058a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800058e:	d502      	bpl.n	8000596 <__aeabi_l2d+0x16>
 8000590:	4240      	negs	r0, r0
 8000592:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000596:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800059a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800059e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005a2:	f43f aed8 	beq.w	8000356 <__adddf3+0xe6>
 80005a6:	f04f 0203 	mov.w	r2, #3
 80005aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ae:	bf18      	it	ne
 80005b0:	3203      	addne	r2, #3
 80005b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005b6:	bf18      	it	ne
 80005b8:	3203      	addne	r2, #3
 80005ba:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005be:	f1c2 0320 	rsb	r3, r2, #32
 80005c2:	fa00 fc03 	lsl.w	ip, r0, r3
 80005c6:	fa20 f002 	lsr.w	r0, r0, r2
 80005ca:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ce:	ea40 000e 	orr.w	r0, r0, lr
 80005d2:	fa21 f102 	lsr.w	r1, r1, r2
 80005d6:	4414      	add	r4, r2
 80005d8:	e6bd      	b.n	8000356 <__adddf3+0xe6>
 80005da:	bf00      	nop

080005dc <__aeabi_dmul>:
 80005dc:	b570      	push	{r4, r5, r6, lr}
 80005de:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005e2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005e6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ea:	bf1d      	ittte	ne
 80005ec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005f0:	ea94 0f0c 	teqne	r4, ip
 80005f4:	ea95 0f0c 	teqne	r5, ip
 80005f8:	f000 f8de 	bleq	80007b8 <__aeabi_dmul+0x1dc>
 80005fc:	442c      	add	r4, r5
 80005fe:	ea81 0603 	eor.w	r6, r1, r3
 8000602:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000606:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800060a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800060e:	bf18      	it	ne
 8000610:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800061c:	d038      	beq.n	8000690 <__aeabi_dmul+0xb4>
 800061e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000622:	f04f 0500 	mov.w	r5, #0
 8000626:	fbe1 e502 	umlal	lr, r5, r1, r2
 800062a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800062e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000632:	f04f 0600 	mov.w	r6, #0
 8000636:	fbe1 5603 	umlal	r5, r6, r1, r3
 800063a:	f09c 0f00 	teq	ip, #0
 800063e:	bf18      	it	ne
 8000640:	f04e 0e01 	orrne.w	lr, lr, #1
 8000644:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000648:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800064c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000650:	d204      	bcs.n	800065c <__aeabi_dmul+0x80>
 8000652:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000656:	416d      	adcs	r5, r5
 8000658:	eb46 0606 	adc.w	r6, r6, r6
 800065c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000660:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000664:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000668:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800066c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000670:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000674:	bf88      	it	hi
 8000676:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800067a:	d81e      	bhi.n	80006ba <__aeabi_dmul+0xde>
 800067c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000680:	bf08      	it	eq
 8000682:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000686:	f150 0000 	adcs.w	r0, r0, #0
 800068a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800068e:	bd70      	pop	{r4, r5, r6, pc}
 8000690:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000694:	ea46 0101 	orr.w	r1, r6, r1
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	ea81 0103 	eor.w	r1, r1, r3
 80006a0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006a4:	bfc2      	ittt	gt
 80006a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ae:	bd70      	popgt	{r4, r5, r6, pc}
 80006b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006b4:	f04f 0e00 	mov.w	lr, #0
 80006b8:	3c01      	subs	r4, #1
 80006ba:	f300 80ab 	bgt.w	8000814 <__aeabi_dmul+0x238>
 80006be:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006c2:	bfde      	ittt	le
 80006c4:	2000      	movle	r0, #0
 80006c6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ca:	bd70      	pople	{r4, r5, r6, pc}
 80006cc:	f1c4 0400 	rsb	r4, r4, #0
 80006d0:	3c20      	subs	r4, #32
 80006d2:	da35      	bge.n	8000740 <__aeabi_dmul+0x164>
 80006d4:	340c      	adds	r4, #12
 80006d6:	dc1b      	bgt.n	8000710 <__aeabi_dmul+0x134>
 80006d8:	f104 0414 	add.w	r4, r4, #20
 80006dc:	f1c4 0520 	rsb	r5, r4, #32
 80006e0:	fa00 f305 	lsl.w	r3, r0, r5
 80006e4:	fa20 f004 	lsr.w	r0, r0, r4
 80006e8:	fa01 f205 	lsl.w	r2, r1, r5
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	fa21 f604 	lsr.w	r6, r1, r4
 8000700:	eb42 0106 	adc.w	r1, r2, r6
 8000704:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000708:	bf08      	it	eq
 800070a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070e:	bd70      	pop	{r4, r5, r6, pc}
 8000710:	f1c4 040c 	rsb	r4, r4, #12
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f304 	lsl.w	r3, r0, r4
 800071c:	fa20 f005 	lsr.w	r0, r0, r5
 8000720:	fa01 f204 	lsl.w	r2, r1, r4
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000730:	f141 0100 	adc.w	r1, r1, #0
 8000734:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000738:	bf08      	it	eq
 800073a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073e:	bd70      	pop	{r4, r5, r6, pc}
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f205 	lsl.w	r2, r0, r5
 8000748:	ea4e 0e02 	orr.w	lr, lr, r2
 800074c:	fa20 f304 	lsr.w	r3, r0, r4
 8000750:	fa01 f205 	lsl.w	r2, r1, r5
 8000754:	ea43 0302 	orr.w	r3, r3, r2
 8000758:	fa21 f004 	lsr.w	r0, r1, r4
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	fa21 f204 	lsr.w	r2, r1, r4
 8000764:	ea20 0002 	bic.w	r0, r0, r2
 8000768:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800076c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000770:	bf08      	it	eq
 8000772:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000776:	bd70      	pop	{r4, r5, r6, pc}
 8000778:	f094 0f00 	teq	r4, #0
 800077c:	d10f      	bne.n	800079e <__aeabi_dmul+0x1c2>
 800077e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000782:	0040      	lsls	r0, r0, #1
 8000784:	eb41 0101 	adc.w	r1, r1, r1
 8000788:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800078c:	bf08      	it	eq
 800078e:	3c01      	subeq	r4, #1
 8000790:	d0f7      	beq.n	8000782 <__aeabi_dmul+0x1a6>
 8000792:	ea41 0106 	orr.w	r1, r1, r6
 8000796:	f095 0f00 	teq	r5, #0
 800079a:	bf18      	it	ne
 800079c:	4770      	bxne	lr
 800079e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007a2:	0052      	lsls	r2, r2, #1
 80007a4:	eb43 0303 	adc.w	r3, r3, r3
 80007a8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007ac:	bf08      	it	eq
 80007ae:	3d01      	subeq	r5, #1
 80007b0:	d0f7      	beq.n	80007a2 <__aeabi_dmul+0x1c6>
 80007b2:	ea43 0306 	orr.w	r3, r3, r6
 80007b6:	4770      	bx	lr
 80007b8:	ea94 0f0c 	teq	r4, ip
 80007bc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007c0:	bf18      	it	ne
 80007c2:	ea95 0f0c 	teqne	r5, ip
 80007c6:	d00c      	beq.n	80007e2 <__aeabi_dmul+0x206>
 80007c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007cc:	bf18      	it	ne
 80007ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007d2:	d1d1      	bne.n	8000778 <__aeabi_dmul+0x19c>
 80007d4:	ea81 0103 	eor.w	r1, r1, r3
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
 80007e2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e6:	bf06      	itte	eq
 80007e8:	4610      	moveq	r0, r2
 80007ea:	4619      	moveq	r1, r3
 80007ec:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f0:	d019      	beq.n	8000826 <__aeabi_dmul+0x24a>
 80007f2:	ea94 0f0c 	teq	r4, ip
 80007f6:	d102      	bne.n	80007fe <__aeabi_dmul+0x222>
 80007f8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007fc:	d113      	bne.n	8000826 <__aeabi_dmul+0x24a>
 80007fe:	ea95 0f0c 	teq	r5, ip
 8000802:	d105      	bne.n	8000810 <__aeabi_dmul+0x234>
 8000804:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000808:	bf1c      	itt	ne
 800080a:	4610      	movne	r0, r2
 800080c:	4619      	movne	r1, r3
 800080e:	d10a      	bne.n	8000826 <__aeabi_dmul+0x24a>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800081c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000820:	f04f 0000 	mov.w	r0, #0
 8000824:	bd70      	pop	{r4, r5, r6, pc}
 8000826:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800082a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800082e:	bd70      	pop	{r4, r5, r6, pc}

08000830 <__aeabi_ddiv>:
 8000830:	b570      	push	{r4, r5, r6, lr}
 8000832:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000836:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800083a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800083e:	bf1d      	ittte	ne
 8000840:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000844:	ea94 0f0c 	teqne	r4, ip
 8000848:	ea95 0f0c 	teqne	r5, ip
 800084c:	f000 f8a7 	bleq	800099e <__aeabi_ddiv+0x16e>
 8000850:	eba4 0405 	sub.w	r4, r4, r5
 8000854:	ea81 0e03 	eor.w	lr, r1, r3
 8000858:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800085c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000860:	f000 8088 	beq.w	8000974 <__aeabi_ddiv+0x144>
 8000864:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000868:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800086c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000870:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000874:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000878:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800087c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000880:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000884:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000888:	429d      	cmp	r5, r3
 800088a:	bf08      	it	eq
 800088c:	4296      	cmpeq	r6, r2
 800088e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000892:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000896:	d202      	bcs.n	800089e <__aeabi_ddiv+0x6e>
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	1ab6      	subs	r6, r6, r2
 80008a0:	eb65 0503 	sbc.w	r5, r5, r3
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ae:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008b2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ba:	bf22      	ittt	cs
 80008bc:	1ab6      	subcs	r6, r6, r2
 80008be:	4675      	movcs	r5, lr
 80008c0:	ea40 000c 	orrcs.w	r0, r0, ip
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ce:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d2:	bf22      	ittt	cs
 80008d4:	1ab6      	subcs	r6, r6, r2
 80008d6:	4675      	movcs	r5, lr
 80008d8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008dc:	085b      	lsrs	r3, r3, #1
 80008de:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ea:	bf22      	ittt	cs
 80008ec:	1ab6      	subcs	r6, r6, r2
 80008ee:	4675      	movcs	r5, lr
 80008f0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fe:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000902:	bf22      	ittt	cs
 8000904:	1ab6      	subcs	r6, r6, r2
 8000906:	4675      	movcs	r5, lr
 8000908:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800090c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000910:	d018      	beq.n	8000944 <__aeabi_ddiv+0x114>
 8000912:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000916:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800091a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800091e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000922:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000926:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800092a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800092e:	d1c0      	bne.n	80008b2 <__aeabi_ddiv+0x82>
 8000930:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000934:	d10b      	bne.n	800094e <__aeabi_ddiv+0x11e>
 8000936:	ea41 0100 	orr.w	r1, r1, r0
 800093a:	f04f 0000 	mov.w	r0, #0
 800093e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000942:	e7b6      	b.n	80008b2 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	bf04      	itt	eq
 800094a:	4301      	orreq	r1, r0
 800094c:	2000      	moveq	r0, #0
 800094e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000952:	bf88      	it	hi
 8000954:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000958:	f63f aeaf 	bhi.w	80006ba <__aeabi_dmul+0xde>
 800095c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000960:	bf04      	itt	eq
 8000962:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000966:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800096a:	f150 0000 	adcs.w	r0, r0, #0
 800096e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000972:	bd70      	pop	{r4, r5, r6, pc}
 8000974:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000978:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800097c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000980:	bfc2      	ittt	gt
 8000982:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000986:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800098a:	bd70      	popgt	{r4, r5, r6, pc}
 800098c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000990:	f04f 0e00 	mov.w	lr, #0
 8000994:	3c01      	subs	r4, #1
 8000996:	e690      	b.n	80006ba <__aeabi_dmul+0xde>
 8000998:	ea45 0e06 	orr.w	lr, r5, r6
 800099c:	e68d      	b.n	80006ba <__aeabi_dmul+0xde>
 800099e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009a2:	ea94 0f0c 	teq	r4, ip
 80009a6:	bf08      	it	eq
 80009a8:	ea95 0f0c 	teqeq	r5, ip
 80009ac:	f43f af3b 	beq.w	8000826 <__aeabi_dmul+0x24a>
 80009b0:	ea94 0f0c 	teq	r4, ip
 80009b4:	d10a      	bne.n	80009cc <__aeabi_ddiv+0x19c>
 80009b6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ba:	f47f af34 	bne.w	8000826 <__aeabi_dmul+0x24a>
 80009be:	ea95 0f0c 	teq	r5, ip
 80009c2:	f47f af25 	bne.w	8000810 <__aeabi_dmul+0x234>
 80009c6:	4610      	mov	r0, r2
 80009c8:	4619      	mov	r1, r3
 80009ca:	e72c      	b.n	8000826 <__aeabi_dmul+0x24a>
 80009cc:	ea95 0f0c 	teq	r5, ip
 80009d0:	d106      	bne.n	80009e0 <__aeabi_ddiv+0x1b0>
 80009d2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009d6:	f43f aefd 	beq.w	80007d4 <__aeabi_dmul+0x1f8>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e722      	b.n	8000826 <__aeabi_dmul+0x24a>
 80009e0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009e4:	bf18      	it	ne
 80009e6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ea:	f47f aec5 	bne.w	8000778 <__aeabi_dmul+0x19c>
 80009ee:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009f2:	f47f af0d 	bne.w	8000810 <__aeabi_dmul+0x234>
 80009f6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009fa:	f47f aeeb 	bne.w	80007d4 <__aeabi_dmul+0x1f8>
 80009fe:	e712      	b.n	8000826 <__aeabi_dmul+0x24a>

08000a00 <__gedf2>:
 8000a00:	f04f 3cff 	mov.w	ip, #4294967295
 8000a04:	e006      	b.n	8000a14 <__cmpdf2+0x4>
 8000a06:	bf00      	nop

08000a08 <__ledf2>:
 8000a08:	f04f 0c01 	mov.w	ip, #1
 8000a0c:	e002      	b.n	8000a14 <__cmpdf2+0x4>
 8000a0e:	bf00      	nop

08000a10 <__cmpdf2>:
 8000a10:	f04f 0c01 	mov.w	ip, #1
 8000a14:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a24:	bf18      	it	ne
 8000a26:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a2a:	d01b      	beq.n	8000a64 <__cmpdf2+0x54>
 8000a2c:	b001      	add	sp, #4
 8000a2e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a32:	bf0c      	ite	eq
 8000a34:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a38:	ea91 0f03 	teqne	r1, r3
 8000a3c:	bf02      	ittt	eq
 8000a3e:	ea90 0f02 	teqeq	r0, r2
 8000a42:	2000      	moveq	r0, #0
 8000a44:	4770      	bxeq	lr
 8000a46:	f110 0f00 	cmn.w	r0, #0
 8000a4a:	ea91 0f03 	teq	r1, r3
 8000a4e:	bf58      	it	pl
 8000a50:	4299      	cmppl	r1, r3
 8000a52:	bf08      	it	eq
 8000a54:	4290      	cmpeq	r0, r2
 8000a56:	bf2c      	ite	cs
 8000a58:	17d8      	asrcs	r0, r3, #31
 8000a5a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a5e:	f040 0001 	orr.w	r0, r0, #1
 8000a62:	4770      	bx	lr
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	d102      	bne.n	8000a74 <__cmpdf2+0x64>
 8000a6e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a72:	d107      	bne.n	8000a84 <__cmpdf2+0x74>
 8000a74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d1d6      	bne.n	8000a2c <__cmpdf2+0x1c>
 8000a7e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a82:	d0d3      	beq.n	8000a2c <__cmpdf2+0x1c>
 8000a84:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop

08000a8c <__aeabi_cdrcmple>:
 8000a8c:	4684      	mov	ip, r0
 8000a8e:	4610      	mov	r0, r2
 8000a90:	4662      	mov	r2, ip
 8000a92:	468c      	mov	ip, r1
 8000a94:	4619      	mov	r1, r3
 8000a96:	4663      	mov	r3, ip
 8000a98:	e000      	b.n	8000a9c <__aeabi_cdcmpeq>
 8000a9a:	bf00      	nop

08000a9c <__aeabi_cdcmpeq>:
 8000a9c:	b501      	push	{r0, lr}
 8000a9e:	f7ff ffb7 	bl	8000a10 <__cmpdf2>
 8000aa2:	2800      	cmp	r0, #0
 8000aa4:	bf48      	it	mi
 8000aa6:	f110 0f00 	cmnmi.w	r0, #0
 8000aaa:	bd01      	pop	{r0, pc}

08000aac <__aeabi_dcmpeq>:
 8000aac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab0:	f7ff fff4 	bl	8000a9c <__aeabi_cdcmpeq>
 8000ab4:	bf0c      	ite	eq
 8000ab6:	2001      	moveq	r0, #1
 8000ab8:	2000      	movne	r0, #0
 8000aba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000abe:	bf00      	nop

08000ac0 <__aeabi_dcmplt>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff ffea 	bl	8000a9c <__aeabi_cdcmpeq>
 8000ac8:	bf34      	ite	cc
 8000aca:	2001      	movcc	r0, #1
 8000acc:	2000      	movcs	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmple>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffe0 	bl	8000a9c <__aeabi_cdcmpeq>
 8000adc:	bf94      	ite	ls
 8000ade:	2001      	movls	r0, #1
 8000ae0:	2000      	movhi	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmpge>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffce 	bl	8000a8c <__aeabi_cdrcmple>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpgt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffc4 	bl	8000a8c <__aeabi_cdrcmple>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpun>:
 8000b10:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b18:	d102      	bne.n	8000b20 <__aeabi_dcmpun+0x10>
 8000b1a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b1e:	d10a      	bne.n	8000b36 <__aeabi_dcmpun+0x26>
 8000b20:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b28:	d102      	bne.n	8000b30 <__aeabi_dcmpun+0x20>
 8000b2a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b2e:	d102      	bne.n	8000b36 <__aeabi_dcmpun+0x26>
 8000b30:	f04f 0000 	mov.w	r0, #0
 8000b34:	4770      	bx	lr
 8000b36:	f04f 0001 	mov.w	r0, #1
 8000b3a:	4770      	bx	lr

08000b3c <__aeabi_d2iz>:
 8000b3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b40:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b44:	d215      	bcs.n	8000b72 <__aeabi_d2iz+0x36>
 8000b46:	d511      	bpl.n	8000b6c <__aeabi_d2iz+0x30>
 8000b48:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b50:	d912      	bls.n	8000b78 <__aeabi_d2iz+0x3c>
 8000b52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b5e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b62:	fa23 f002 	lsr.w	r0, r3, r2
 8000b66:	bf18      	it	ne
 8000b68:	4240      	negne	r0, r0
 8000b6a:	4770      	bx	lr
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b76:	d105      	bne.n	8000b84 <__aeabi_d2iz+0x48>
 8000b78:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b7c:	bf08      	it	eq
 8000b7e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b82:	4770      	bx	lr
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <__aeabi_d2uiz>:
 8000b8c:	004a      	lsls	r2, r1, #1
 8000b8e:	d211      	bcs.n	8000bb4 <__aeabi_d2uiz+0x28>
 8000b90:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b94:	d211      	bcs.n	8000bba <__aeabi_d2uiz+0x2e>
 8000b96:	d50d      	bpl.n	8000bb4 <__aeabi_d2uiz+0x28>
 8000b98:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba0:	d40e      	bmi.n	8000bc0 <__aeabi_d2uiz+0x34>
 8000ba2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000baa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bbe:	d102      	bne.n	8000bc6 <__aeabi_d2uiz+0x3a>
 8000bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bc4:	4770      	bx	lr
 8000bc6:	f04f 0000 	mov.w	r0, #0
 8000bca:	4770      	bx	lr

08000bcc <__aeabi_d2f>:
 8000bcc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bd0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd4:	bf24      	itt	cs
 8000bd6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bda:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bde:	d90d      	bls.n	8000bfc <__aeabi_d2f+0x30>
 8000be0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bec:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bf0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf4:	bf08      	it	eq
 8000bf6:	f020 0001 	biceq.w	r0, r0, #1
 8000bfa:	4770      	bx	lr
 8000bfc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c00:	d121      	bne.n	8000c46 <__aeabi_d2f+0x7a>
 8000c02:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c06:	bfbc      	itt	lt
 8000c08:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c0c:	4770      	bxlt	lr
 8000c0e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c12:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c16:	f1c2 0218 	rsb	r2, r2, #24
 8000c1a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c22:	fa20 f002 	lsr.w	r0, r0, r2
 8000c26:	bf18      	it	ne
 8000c28:	f040 0001 	orrne.w	r0, r0, #1
 8000c2c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c30:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c34:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c38:	ea40 000c 	orr.w	r0, r0, ip
 8000c3c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c40:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c44:	e7cc      	b.n	8000be0 <__aeabi_d2f+0x14>
 8000c46:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c4a:	d107      	bne.n	8000c5c <__aeabi_d2f+0x90>
 8000c4c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c50:	bf1e      	ittt	ne
 8000c52:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c56:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c5a:	4770      	bxne	lr
 8000c5c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c60:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c64:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop

08000c6c <__aeabi_uldivmod>:
 8000c6c:	b953      	cbnz	r3, 8000c84 <__aeabi_uldivmod+0x18>
 8000c6e:	b94a      	cbnz	r2, 8000c84 <__aeabi_uldivmod+0x18>
 8000c70:	2900      	cmp	r1, #0
 8000c72:	bf08      	it	eq
 8000c74:	2800      	cmpeq	r0, #0
 8000c76:	bf1c      	itt	ne
 8000c78:	f04f 31ff 	movne.w	r1, #4294967295
 8000c7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c80:	f000 b9a4 	b.w	8000fcc <__aeabi_idiv0>
 8000c84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c8c:	f000 f83c 	bl	8000d08 <__udivmoddi4>
 8000c90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c98:	b004      	add	sp, #16
 8000c9a:	4770      	bx	lr

08000c9c <__aeabi_d2lz>:
 8000c9c:	b538      	push	{r3, r4, r5, lr}
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	4604      	mov	r4, r0
 8000ca4:	460d      	mov	r5, r1
 8000ca6:	f7ff ff0b 	bl	8000ac0 <__aeabi_dcmplt>
 8000caa:	b928      	cbnz	r0, 8000cb8 <__aeabi_d2lz+0x1c>
 8000cac:	4620      	mov	r0, r4
 8000cae:	4629      	mov	r1, r5
 8000cb0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cb4:	f000 b80a 	b.w	8000ccc <__aeabi_d2ulz>
 8000cb8:	4620      	mov	r0, r4
 8000cba:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cbe:	f000 f805 	bl	8000ccc <__aeabi_d2ulz>
 8000cc2:	4240      	negs	r0, r0
 8000cc4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cc8:	bd38      	pop	{r3, r4, r5, pc}
 8000cca:	bf00      	nop

08000ccc <__aeabi_d2ulz>:
 8000ccc:	b5d0      	push	{r4, r6, r7, lr}
 8000cce:	4b0c      	ldr	r3, [pc, #48]	; (8000d00 <__aeabi_d2ulz+0x34>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	4606      	mov	r6, r0
 8000cd4:	460f      	mov	r7, r1
 8000cd6:	f7ff fc81 	bl	80005dc <__aeabi_dmul>
 8000cda:	f7ff ff57 	bl	8000b8c <__aeabi_d2uiz>
 8000cde:	4604      	mov	r4, r0
 8000ce0:	f7ff fc02 	bl	80004e8 <__aeabi_ui2d>
 8000ce4:	4b07      	ldr	r3, [pc, #28]	; (8000d04 <__aeabi_d2ulz+0x38>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	f7ff fc78 	bl	80005dc <__aeabi_dmul>
 8000cec:	4602      	mov	r2, r0
 8000cee:	460b      	mov	r3, r1
 8000cf0:	4630      	mov	r0, r6
 8000cf2:	4639      	mov	r1, r7
 8000cf4:	f7ff faba 	bl	800026c <__aeabi_dsub>
 8000cf8:	f7ff ff48 	bl	8000b8c <__aeabi_d2uiz>
 8000cfc:	4621      	mov	r1, r4
 8000cfe:	bdd0      	pop	{r4, r6, r7, pc}
 8000d00:	3df00000 	.word	0x3df00000
 8000d04:	41f00000 	.word	0x41f00000

08000d08 <__udivmoddi4>:
 8000d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d0c:	9d08      	ldr	r5, [sp, #32]
 8000d0e:	4604      	mov	r4, r0
 8000d10:	468c      	mov	ip, r1
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	f040 8083 	bne.w	8000e1e <__udivmoddi4+0x116>
 8000d18:	428a      	cmp	r2, r1
 8000d1a:	4617      	mov	r7, r2
 8000d1c:	d947      	bls.n	8000dae <__udivmoddi4+0xa6>
 8000d1e:	fab2 f282 	clz	r2, r2
 8000d22:	b142      	cbz	r2, 8000d36 <__udivmoddi4+0x2e>
 8000d24:	f1c2 0020 	rsb	r0, r2, #32
 8000d28:	fa24 f000 	lsr.w	r0, r4, r0
 8000d2c:	4091      	lsls	r1, r2
 8000d2e:	4097      	lsls	r7, r2
 8000d30:	ea40 0c01 	orr.w	ip, r0, r1
 8000d34:	4094      	lsls	r4, r2
 8000d36:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d3a:	0c23      	lsrs	r3, r4, #16
 8000d3c:	fbbc f6f8 	udiv	r6, ip, r8
 8000d40:	fa1f fe87 	uxth.w	lr, r7
 8000d44:	fb08 c116 	mls	r1, r8, r6, ip
 8000d48:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d4c:	fb06 f10e 	mul.w	r1, r6, lr
 8000d50:	4299      	cmp	r1, r3
 8000d52:	d909      	bls.n	8000d68 <__udivmoddi4+0x60>
 8000d54:	18fb      	adds	r3, r7, r3
 8000d56:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d5a:	f080 8119 	bcs.w	8000f90 <__udivmoddi4+0x288>
 8000d5e:	4299      	cmp	r1, r3
 8000d60:	f240 8116 	bls.w	8000f90 <__udivmoddi4+0x288>
 8000d64:	3e02      	subs	r6, #2
 8000d66:	443b      	add	r3, r7
 8000d68:	1a5b      	subs	r3, r3, r1
 8000d6a:	b2a4      	uxth	r4, r4
 8000d6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d70:	fb08 3310 	mls	r3, r8, r0, r3
 8000d74:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d78:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d7c:	45a6      	cmp	lr, r4
 8000d7e:	d909      	bls.n	8000d94 <__udivmoddi4+0x8c>
 8000d80:	193c      	adds	r4, r7, r4
 8000d82:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d86:	f080 8105 	bcs.w	8000f94 <__udivmoddi4+0x28c>
 8000d8a:	45a6      	cmp	lr, r4
 8000d8c:	f240 8102 	bls.w	8000f94 <__udivmoddi4+0x28c>
 8000d90:	3802      	subs	r0, #2
 8000d92:	443c      	add	r4, r7
 8000d94:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d98:	eba4 040e 	sub.w	r4, r4, lr
 8000d9c:	2600      	movs	r6, #0
 8000d9e:	b11d      	cbz	r5, 8000da8 <__udivmoddi4+0xa0>
 8000da0:	40d4      	lsrs	r4, r2
 8000da2:	2300      	movs	r3, #0
 8000da4:	e9c5 4300 	strd	r4, r3, [r5]
 8000da8:	4631      	mov	r1, r6
 8000daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dae:	b902      	cbnz	r2, 8000db2 <__udivmoddi4+0xaa>
 8000db0:	deff      	udf	#255	; 0xff
 8000db2:	fab2 f282 	clz	r2, r2
 8000db6:	2a00      	cmp	r2, #0
 8000db8:	d150      	bne.n	8000e5c <__udivmoddi4+0x154>
 8000dba:	1bcb      	subs	r3, r1, r7
 8000dbc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dc0:	fa1f f887 	uxth.w	r8, r7
 8000dc4:	2601      	movs	r6, #1
 8000dc6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000dca:	0c21      	lsrs	r1, r4, #16
 8000dcc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd4:	fb08 f30c 	mul.w	r3, r8, ip
 8000dd8:	428b      	cmp	r3, r1
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0xe4>
 8000ddc:	1879      	adds	r1, r7, r1
 8000dde:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0xe2>
 8000de4:	428b      	cmp	r3, r1
 8000de6:	f200 80e9 	bhi.w	8000fbc <__udivmoddi4+0x2b4>
 8000dea:	4684      	mov	ip, r0
 8000dec:	1ac9      	subs	r1, r1, r3
 8000dee:	b2a3      	uxth	r3, r4
 8000df0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000df4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000df8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dfc:	fb08 f800 	mul.w	r8, r8, r0
 8000e00:	45a0      	cmp	r8, r4
 8000e02:	d907      	bls.n	8000e14 <__udivmoddi4+0x10c>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e0a:	d202      	bcs.n	8000e12 <__udivmoddi4+0x10a>
 8000e0c:	45a0      	cmp	r8, r4
 8000e0e:	f200 80d9 	bhi.w	8000fc4 <__udivmoddi4+0x2bc>
 8000e12:	4618      	mov	r0, r3
 8000e14:	eba4 0408 	sub.w	r4, r4, r8
 8000e18:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e1c:	e7bf      	b.n	8000d9e <__udivmoddi4+0x96>
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d909      	bls.n	8000e36 <__udivmoddi4+0x12e>
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	f000 80b1 	beq.w	8000f8a <__udivmoddi4+0x282>
 8000e28:	2600      	movs	r6, #0
 8000e2a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e2e:	4630      	mov	r0, r6
 8000e30:	4631      	mov	r1, r6
 8000e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e36:	fab3 f683 	clz	r6, r3
 8000e3a:	2e00      	cmp	r6, #0
 8000e3c:	d14a      	bne.n	8000ed4 <__udivmoddi4+0x1cc>
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d302      	bcc.n	8000e48 <__udivmoddi4+0x140>
 8000e42:	4282      	cmp	r2, r0
 8000e44:	f200 80b8 	bhi.w	8000fb8 <__udivmoddi4+0x2b0>
 8000e48:	1a84      	subs	r4, r0, r2
 8000e4a:	eb61 0103 	sbc.w	r1, r1, r3
 8000e4e:	2001      	movs	r0, #1
 8000e50:	468c      	mov	ip, r1
 8000e52:	2d00      	cmp	r5, #0
 8000e54:	d0a8      	beq.n	8000da8 <__udivmoddi4+0xa0>
 8000e56:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e5a:	e7a5      	b.n	8000da8 <__udivmoddi4+0xa0>
 8000e5c:	f1c2 0320 	rsb	r3, r2, #32
 8000e60:	fa20 f603 	lsr.w	r6, r0, r3
 8000e64:	4097      	lsls	r7, r2
 8000e66:	fa01 f002 	lsl.w	r0, r1, r2
 8000e6a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e6e:	40d9      	lsrs	r1, r3
 8000e70:	4330      	orrs	r0, r6
 8000e72:	0c03      	lsrs	r3, r0, #16
 8000e74:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e78:	fa1f f887 	uxth.w	r8, r7
 8000e7c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e84:	fb06 f108 	mul.w	r1, r6, r8
 8000e88:	4299      	cmp	r1, r3
 8000e8a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e8e:	d909      	bls.n	8000ea4 <__udivmoddi4+0x19c>
 8000e90:	18fb      	adds	r3, r7, r3
 8000e92:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e96:	f080 808d 	bcs.w	8000fb4 <__udivmoddi4+0x2ac>
 8000e9a:	4299      	cmp	r1, r3
 8000e9c:	f240 808a 	bls.w	8000fb4 <__udivmoddi4+0x2ac>
 8000ea0:	3e02      	subs	r6, #2
 8000ea2:	443b      	add	r3, r7
 8000ea4:	1a5b      	subs	r3, r3, r1
 8000ea6:	b281      	uxth	r1, r0
 8000ea8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000eac:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb4:	fb00 f308 	mul.w	r3, r0, r8
 8000eb8:	428b      	cmp	r3, r1
 8000eba:	d907      	bls.n	8000ecc <__udivmoddi4+0x1c4>
 8000ebc:	1879      	adds	r1, r7, r1
 8000ebe:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ec2:	d273      	bcs.n	8000fac <__udivmoddi4+0x2a4>
 8000ec4:	428b      	cmp	r3, r1
 8000ec6:	d971      	bls.n	8000fac <__udivmoddi4+0x2a4>
 8000ec8:	3802      	subs	r0, #2
 8000eca:	4439      	add	r1, r7
 8000ecc:	1acb      	subs	r3, r1, r3
 8000ece:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000ed2:	e778      	b.n	8000dc6 <__udivmoddi4+0xbe>
 8000ed4:	f1c6 0c20 	rsb	ip, r6, #32
 8000ed8:	fa03 f406 	lsl.w	r4, r3, r6
 8000edc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000ee0:	431c      	orrs	r4, r3
 8000ee2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000ee6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000eee:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ef2:	431f      	orrs	r7, r3
 8000ef4:	0c3b      	lsrs	r3, r7, #16
 8000ef6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efa:	fa1f f884 	uxth.w	r8, r4
 8000efe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f02:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f06:	fb09 fa08 	mul.w	sl, r9, r8
 8000f0a:	458a      	cmp	sl, r1
 8000f0c:	fa02 f206 	lsl.w	r2, r2, r6
 8000f10:	fa00 f306 	lsl.w	r3, r0, r6
 8000f14:	d908      	bls.n	8000f28 <__udivmoddi4+0x220>
 8000f16:	1861      	adds	r1, r4, r1
 8000f18:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f1c:	d248      	bcs.n	8000fb0 <__udivmoddi4+0x2a8>
 8000f1e:	458a      	cmp	sl, r1
 8000f20:	d946      	bls.n	8000fb0 <__udivmoddi4+0x2a8>
 8000f22:	f1a9 0902 	sub.w	r9, r9, #2
 8000f26:	4421      	add	r1, r4
 8000f28:	eba1 010a 	sub.w	r1, r1, sl
 8000f2c:	b2bf      	uxth	r7, r7
 8000f2e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f32:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f36:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f3a:	fb00 f808 	mul.w	r8, r0, r8
 8000f3e:	45b8      	cmp	r8, r7
 8000f40:	d907      	bls.n	8000f52 <__udivmoddi4+0x24a>
 8000f42:	19e7      	adds	r7, r4, r7
 8000f44:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f48:	d22e      	bcs.n	8000fa8 <__udivmoddi4+0x2a0>
 8000f4a:	45b8      	cmp	r8, r7
 8000f4c:	d92c      	bls.n	8000fa8 <__udivmoddi4+0x2a0>
 8000f4e:	3802      	subs	r0, #2
 8000f50:	4427      	add	r7, r4
 8000f52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f56:	eba7 0708 	sub.w	r7, r7, r8
 8000f5a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f5e:	454f      	cmp	r7, r9
 8000f60:	46c6      	mov	lr, r8
 8000f62:	4649      	mov	r1, r9
 8000f64:	d31a      	bcc.n	8000f9c <__udivmoddi4+0x294>
 8000f66:	d017      	beq.n	8000f98 <__udivmoddi4+0x290>
 8000f68:	b15d      	cbz	r5, 8000f82 <__udivmoddi4+0x27a>
 8000f6a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f6e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f72:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f76:	40f2      	lsrs	r2, r6
 8000f78:	ea4c 0202 	orr.w	r2, ip, r2
 8000f7c:	40f7      	lsrs	r7, r6
 8000f7e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f82:	2600      	movs	r6, #0
 8000f84:	4631      	mov	r1, r6
 8000f86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f8a:	462e      	mov	r6, r5
 8000f8c:	4628      	mov	r0, r5
 8000f8e:	e70b      	b.n	8000da8 <__udivmoddi4+0xa0>
 8000f90:	4606      	mov	r6, r0
 8000f92:	e6e9      	b.n	8000d68 <__udivmoddi4+0x60>
 8000f94:	4618      	mov	r0, r3
 8000f96:	e6fd      	b.n	8000d94 <__udivmoddi4+0x8c>
 8000f98:	4543      	cmp	r3, r8
 8000f9a:	d2e5      	bcs.n	8000f68 <__udivmoddi4+0x260>
 8000f9c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fa0:	eb69 0104 	sbc.w	r1, r9, r4
 8000fa4:	3801      	subs	r0, #1
 8000fa6:	e7df      	b.n	8000f68 <__udivmoddi4+0x260>
 8000fa8:	4608      	mov	r0, r1
 8000faa:	e7d2      	b.n	8000f52 <__udivmoddi4+0x24a>
 8000fac:	4660      	mov	r0, ip
 8000fae:	e78d      	b.n	8000ecc <__udivmoddi4+0x1c4>
 8000fb0:	4681      	mov	r9, r0
 8000fb2:	e7b9      	b.n	8000f28 <__udivmoddi4+0x220>
 8000fb4:	4666      	mov	r6, ip
 8000fb6:	e775      	b.n	8000ea4 <__udivmoddi4+0x19c>
 8000fb8:	4630      	mov	r0, r6
 8000fba:	e74a      	b.n	8000e52 <__udivmoddi4+0x14a>
 8000fbc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fc0:	4439      	add	r1, r7
 8000fc2:	e713      	b.n	8000dec <__udivmoddi4+0xe4>
 8000fc4:	3802      	subs	r0, #2
 8000fc6:	443c      	add	r4, r7
 8000fc8:	e724      	b.n	8000e14 <__udivmoddi4+0x10c>
 8000fca:	bf00      	nop

08000fcc <__aeabi_idiv0>:
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop

08000fd0 <pack_left_shift_u8>:

static inline uint8_t pack_left_shift_u8(
    uint8_t value,
    uint8_t shift,
    uint8_t mask)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	71fb      	strb	r3, [r7, #7]
 8000fda:	460b      	mov	r3, r1
 8000fdc:	71bb      	strb	r3, [r7, #6]
 8000fde:	4613      	mov	r3, r2
 8000fe0:	717b      	strb	r3, [r7, #5]
    return (uint8_t)((uint8_t)(value << shift) & mask);
 8000fe2:	79fa      	ldrb	r2, [r7, #7]
 8000fe4:	79bb      	ldrb	r3, [r7, #6]
 8000fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fea:	b2da      	uxtb	r2, r3
 8000fec:	797b      	ldrb	r3, [r7, #5]
 8000fee:	4013      	ands	r3, r2
 8000ff0:	b2db      	uxtb	r3, r3
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	370c      	adds	r7, #12
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr

08000ffe <pack_left_shift_u16>:

static inline uint8_t pack_left_shift_u16(
    uint16_t value,
    uint8_t shift,
    uint8_t mask)
{
 8000ffe:	b480      	push	{r7}
 8001000:	b083      	sub	sp, #12
 8001002:	af00      	add	r7, sp, #0
 8001004:	4603      	mov	r3, r0
 8001006:	80fb      	strh	r3, [r7, #6]
 8001008:	460b      	mov	r3, r1
 800100a:	717b      	strb	r3, [r7, #5]
 800100c:	4613      	mov	r3, r2
 800100e:	713b      	strb	r3, [r7, #4]
    return (uint8_t)((uint8_t)(value << shift) & mask);
 8001010:	88fa      	ldrh	r2, [r7, #6]
 8001012:	797b      	ldrb	r3, [r7, #5]
 8001014:	fa02 f303 	lsl.w	r3, r2, r3
 8001018:	b2da      	uxtb	r2, r3
 800101a:	793b      	ldrb	r3, [r7, #4]
 800101c:	4013      	ands	r3, r2
 800101e:	b2db      	uxtb	r3, r3
}
 8001020:	4618      	mov	r0, r3
 8001022:	370c      	adds	r7, #12
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr

0800102c <pack_right_shift_u16>:

static inline uint8_t pack_right_shift_u16(
    uint16_t value,
    uint8_t shift,
    uint8_t mask)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	4603      	mov	r3, r0
 8001034:	80fb      	strh	r3, [r7, #6]
 8001036:	460b      	mov	r3, r1
 8001038:	717b      	strb	r3, [r7, #5]
 800103a:	4613      	mov	r3, r2
 800103c:	713b      	strb	r3, [r7, #4]
    return (uint8_t)((uint8_t)(value >> shift) & mask);
 800103e:	88fa      	ldrh	r2, [r7, #6]
 8001040:	797b      	ldrb	r3, [r7, #5]
 8001042:	fa42 f303 	asr.w	r3, r2, r3
 8001046:	b2da      	uxtb	r2, r3
 8001048:	793b      	ldrb	r3, [r7, #4]
 800104a:	4013      	ands	r3, r2
 800104c:	b2db      	uxtb	r3, r3
}
 800104e:	4618      	mov	r0, r3
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr

0800105a <unpack_left_shift_u16>:

static inline uint16_t unpack_left_shift_u16(
    uint8_t value,
    uint8_t shift,
    uint8_t mask)
{
 800105a:	b480      	push	{r7}
 800105c:	b083      	sub	sp, #12
 800105e:	af00      	add	r7, sp, #0
 8001060:	4603      	mov	r3, r0
 8001062:	71fb      	strb	r3, [r7, #7]
 8001064:	460b      	mov	r3, r1
 8001066:	71bb      	strb	r3, [r7, #6]
 8001068:	4613      	mov	r3, r2
 800106a:	717b      	strb	r3, [r7, #5]
    return (uint16_t)((uint16_t)(value & mask) << shift);
 800106c:	79fa      	ldrb	r2, [r7, #7]
 800106e:	797b      	ldrb	r3, [r7, #5]
 8001070:	4013      	ands	r3, r2
 8001072:	b2db      	uxtb	r3, r3
 8001074:	461a      	mov	r2, r3
 8001076:	79bb      	ldrb	r3, [r7, #6]
 8001078:	fa02 f303 	lsl.w	r3, r2, r3
 800107c:	b29b      	uxth	r3, r3
}
 800107e:	4618      	mov	r0, r3
 8001080:	370c      	adds	r7, #12
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr

0800108a <unpack_right_shift_u8>:

static inline uint8_t unpack_right_shift_u8(
    uint8_t value,
    uint8_t shift,
    uint8_t mask)
{
 800108a:	b480      	push	{r7}
 800108c:	b083      	sub	sp, #12
 800108e:	af00      	add	r7, sp, #0
 8001090:	4603      	mov	r3, r0
 8001092:	71fb      	strb	r3, [r7, #7]
 8001094:	460b      	mov	r3, r1
 8001096:	71bb      	strb	r3, [r7, #6]
 8001098:	4613      	mov	r3, r2
 800109a:	717b      	strb	r3, [r7, #5]
    return (uint8_t)((uint8_t)(value & mask) >> shift);
 800109c:	79fa      	ldrb	r2, [r7, #7]
 800109e:	797b      	ldrb	r3, [r7, #5]
 80010a0:	4013      	ands	r3, r2
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	461a      	mov	r2, r3
 80010a6:	79bb      	ldrb	r3, [r7, #6]
 80010a8:	fa42 f303 	asr.w	r3, r2, r3
 80010ac:	b2db      	uxtb	r3, r3
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	370c      	adds	r7, #12
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr

080010ba <unpack_right_shift_u16>:

static inline uint16_t unpack_right_shift_u16(
    uint8_t value,
    uint8_t shift,
    uint8_t mask)
{
 80010ba:	b480      	push	{r7}
 80010bc:	b083      	sub	sp, #12
 80010be:	af00      	add	r7, sp, #0
 80010c0:	4603      	mov	r3, r0
 80010c2:	71fb      	strb	r3, [r7, #7]
 80010c4:	460b      	mov	r3, r1
 80010c6:	71bb      	strb	r3, [r7, #6]
 80010c8:	4613      	mov	r3, r2
 80010ca:	717b      	strb	r3, [r7, #5]
    return (uint16_t)((uint16_t)(value & mask) >> shift);
 80010cc:	79fa      	ldrb	r2, [r7, #7]
 80010ce:	797b      	ldrb	r3, [r7, #5]
 80010d0:	4013      	ands	r3, r2
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	461a      	mov	r2, r3
 80010d6:	79bb      	ldrb	r3, [r7, #6]
 80010d8:	fa42 f303 	asr.w	r3, r2, r3
 80010dc:	b29b      	uxth	r3, r3
}
 80010de:	4618      	mov	r0, r3
 80010e0:	370c      	adds	r7, #12
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr

080010ea <can1_ams_status_1_pack>:

int can1_ams_status_1_pack(
    uint8_t *dst_p,
    const struct can1_ams_status_1_t *src_p,
    size_t size)
{
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b086      	sub	sp, #24
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	60f8      	str	r0, [r7, #12]
 80010f2:	60b9      	str	r1, [r7, #8]
 80010f4:	607a      	str	r2, [r7, #4]
    uint16_t max_cell_temperature;
    uint16_t min_cell_temperature;

    if (size < 8u) {
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2b07      	cmp	r3, #7
 80010fa:	d802      	bhi.n	8001102 <can1_ams_status_1_pack+0x18>
        return (-EINVAL);
 80010fc:	f06f 0315 	mvn.w	r3, #21
 8001100:	e0fa      	b.n	80012f8 <can1_ams_status_1_pack+0x20e>
    }

    memset(&dst_p[0], 0, 8);
 8001102:	2208      	movs	r2, #8
 8001104:	2100      	movs	r1, #0
 8001106:	68f8      	ldr	r0, [r7, #12]
 8001108:	f02d fa52 	bl	802e5b0 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->charging_status, 0u, 0x03u);
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	2203      	movs	r2, #3
 8001112:	2100      	movs	r1, #0
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff ff5b 	bl	8000fd0 <pack_left_shift_u8>
 800111a:	4603      	mov	r3, r0
 800111c:	461a      	mov	r2, r3
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	4313      	orrs	r3, r2
 8001124:	b2da      	uxtb	r2, r3
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	701a      	strb	r2, [r3, #0]
    dst_p[0] |= pack_left_shift_u8(src_p->air1_closed, 2u, 0x04u);
 800112a:	68bb      	ldr	r3, [r7, #8]
 800112c:	785b      	ldrb	r3, [r3, #1]
 800112e:	2204      	movs	r2, #4
 8001130:	2102      	movs	r1, #2
 8001132:	4618      	mov	r0, r3
 8001134:	f7ff ff4c 	bl	8000fd0 <pack_left_shift_u8>
 8001138:	4603      	mov	r3, r0
 800113a:	461a      	mov	r2, r3
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	4313      	orrs	r3, r2
 8001142:	b2da      	uxtb	r2, r3
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	701a      	strb	r2, [r3, #0]
    dst_p[0] |= pack_left_shift_u8(src_p->air2_closed, 3u, 0x08u);
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	789b      	ldrb	r3, [r3, #2]
 800114c:	2208      	movs	r2, #8
 800114e:	2103      	movs	r1, #3
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff ff3d 	bl	8000fd0 <pack_left_shift_u8>
 8001156:	4603      	mov	r3, r0
 8001158:	461a      	mov	r2, r3
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	4313      	orrs	r3, r2
 8001160:	b2da      	uxtb	r2, r3
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	701a      	strb	r2, [r3, #0]
    dst_p[0] |= pack_left_shift_u8(src_p->sc_closed, 4u, 0x10u);
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	78db      	ldrb	r3, [r3, #3]
 800116a:	2210      	movs	r2, #16
 800116c:	2104      	movs	r1, #4
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff ff2e 	bl	8000fd0 <pack_left_shift_u8>
 8001174:	4603      	mov	r3, r0
 8001176:	461a      	mov	r2, r3
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	4313      	orrs	r3, r2
 800117e:	b2da      	uxtb	r2, r3
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	701a      	strb	r2, [r3, #0]
    dst_p[0] |= pack_left_shift_u8(src_p->pre_charge_status, 5u, 0x20u);
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	791b      	ldrb	r3, [r3, #4]
 8001188:	2220      	movs	r2, #32
 800118a:	2105      	movs	r1, #5
 800118c:	4618      	mov	r0, r3
 800118e:	f7ff ff1f 	bl	8000fd0 <pack_left_shift_u8>
 8001192:	4603      	mov	r3, r0
 8001194:	461a      	mov	r2, r3
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	4313      	orrs	r3, r2
 800119c:	b2da      	uxtb	r2, r3
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	701a      	strb	r2, [r3, #0]
    dst_p[0] |= pack_left_shift_u8(src_p->ams_error, 6u, 0x40u);
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	795b      	ldrb	r3, [r3, #5]
 80011a6:	2240      	movs	r2, #64	; 0x40
 80011a8:	2106      	movs	r1, #6
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff ff10 	bl	8000fd0 <pack_left_shift_u8>
 80011b0:	4603      	mov	r3, r0
 80011b2:	461a      	mov	r2, r3
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	4313      	orrs	r3, r2
 80011ba:	b2da      	uxtb	r2, r3
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	701a      	strb	r2, [r3, #0]
    dst_p[0] |= pack_left_shift_u8(src_p->imd_error, 7u, 0x80u);
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	799b      	ldrb	r3, [r3, #6]
 80011c4:	2280      	movs	r2, #128	; 0x80
 80011c6:	2107      	movs	r1, #7
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff ff01 	bl	8000fd0 <pack_left_shift_u8>
 80011ce:	4603      	mov	r3, r0
 80011d0:	461a      	mov	r2, r3
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	4313      	orrs	r3, r2
 80011d8:	b2da      	uxtb	r2, r3
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->state_of_charge, 0u, 0xffu);
 80011de:	68bb      	ldr	r3, [r7, #8]
 80011e0:	79db      	ldrb	r3, [r3, #7]
 80011e2:	22ff      	movs	r2, #255	; 0xff
 80011e4:	2100      	movs	r1, #0
 80011e6:	4618      	mov	r0, r3
 80011e8:	f7ff fef2 	bl	8000fd0 <pack_left_shift_u8>
 80011ec:	4603      	mov	r3, r0
 80011ee:	4619      	mov	r1, r3
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	3301      	adds	r3, #1
 80011f4:	781a      	ldrb	r2, [r3, #0]
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	3301      	adds	r3, #1
 80011fa:	430a      	orrs	r2, r1
 80011fc:	b2d2      	uxtb	r2, r2
 80011fe:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->min_cell_voltage, 0u, 0xffu);
 8001200:	68bb      	ldr	r3, [r7, #8]
 8001202:	7a1b      	ldrb	r3, [r3, #8]
 8001204:	22ff      	movs	r2, #255	; 0xff
 8001206:	2100      	movs	r1, #0
 8001208:	4618      	mov	r0, r3
 800120a:	f7ff fee1 	bl	8000fd0 <pack_left_shift_u8>
 800120e:	4603      	mov	r3, r0
 8001210:	4619      	mov	r1, r3
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	3302      	adds	r3, #2
 8001216:	781a      	ldrb	r2, [r3, #0]
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	3302      	adds	r3, #2
 800121c:	430a      	orrs	r2, r1
 800121e:	b2d2      	uxtb	r2, r2
 8001220:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_left_shift_u8(src_p->max_cell_voltage, 0u, 0xffu);
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	7a5b      	ldrb	r3, [r3, #9]
 8001226:	22ff      	movs	r2, #255	; 0xff
 8001228:	2100      	movs	r1, #0
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff fed0 	bl	8000fd0 <pack_left_shift_u8>
 8001230:	4603      	mov	r3, r0
 8001232:	4619      	mov	r1, r3
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	3303      	adds	r3, #3
 8001238:	781a      	ldrb	r2, [r3, #0]
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	3303      	adds	r3, #3
 800123e:	430a      	orrs	r2, r1
 8001240:	b2d2      	uxtb	r2, r2
 8001242:	701a      	strb	r2, [r3, #0]
    min_cell_temperature = (uint16_t)src_p->min_cell_temperature;
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800124a:	82fb      	strh	r3, [r7, #22]
    dst_p[4] |= pack_left_shift_u16(min_cell_temperature, 0u, 0xffu);
 800124c:	8afb      	ldrh	r3, [r7, #22]
 800124e:	22ff      	movs	r2, #255	; 0xff
 8001250:	2100      	movs	r1, #0
 8001252:	4618      	mov	r0, r3
 8001254:	f7ff fed3 	bl	8000ffe <pack_left_shift_u16>
 8001258:	4603      	mov	r3, r0
 800125a:	4619      	mov	r1, r3
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	3304      	adds	r3, #4
 8001260:	781a      	ldrb	r2, [r3, #0]
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	3304      	adds	r3, #4
 8001266:	430a      	orrs	r2, r1
 8001268:	b2d2      	uxtb	r2, r2
 800126a:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_right_shift_u16(min_cell_temperature, 8u, 0x0fu);
 800126c:	8afb      	ldrh	r3, [r7, #22]
 800126e:	220f      	movs	r2, #15
 8001270:	2108      	movs	r1, #8
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff feda 	bl	800102c <pack_right_shift_u16>
 8001278:	4603      	mov	r3, r0
 800127a:	4619      	mov	r1, r3
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	3305      	adds	r3, #5
 8001280:	781a      	ldrb	r2, [r3, #0]
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	3305      	adds	r3, #5
 8001286:	430a      	orrs	r2, r1
 8001288:	b2d2      	uxtb	r2, r2
 800128a:	701a      	strb	r2, [r3, #0]
    max_cell_temperature = (uint16_t)src_p->max_cell_temperature;
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001292:	82bb      	strh	r3, [r7, #20]
    dst_p[5] |= pack_left_shift_u16(max_cell_temperature, 4u, 0xf0u);
 8001294:	8abb      	ldrh	r3, [r7, #20]
 8001296:	22f0      	movs	r2, #240	; 0xf0
 8001298:	2104      	movs	r1, #4
 800129a:	4618      	mov	r0, r3
 800129c:	f7ff feaf 	bl	8000ffe <pack_left_shift_u16>
 80012a0:	4603      	mov	r3, r0
 80012a2:	4619      	mov	r1, r3
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	3305      	adds	r3, #5
 80012a8:	781a      	ldrb	r2, [r3, #0]
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	3305      	adds	r3, #5
 80012ae:	430a      	orrs	r2, r1
 80012b0:	b2d2      	uxtb	r2, r2
 80012b2:	701a      	strb	r2, [r3, #0]
    dst_p[6] |= pack_right_shift_u16(max_cell_temperature, 4u, 0xffu);
 80012b4:	8abb      	ldrh	r3, [r7, #20]
 80012b6:	22ff      	movs	r2, #255	; 0xff
 80012b8:	2104      	movs	r1, #4
 80012ba:	4618      	mov	r0, r3
 80012bc:	f7ff feb6 	bl	800102c <pack_right_shift_u16>
 80012c0:	4603      	mov	r3, r0
 80012c2:	4619      	mov	r1, r3
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	3306      	adds	r3, #6
 80012c8:	781a      	ldrb	r2, [r3, #0]
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	3306      	adds	r3, #6
 80012ce:	430a      	orrs	r2, r1
 80012d0:	b2d2      	uxtb	r2, r2
 80012d2:	701a      	strb	r2, [r3, #0]
    dst_p[7] |= pack_left_shift_u8(src_p->fan_speed, 0u, 0xffu);
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	7b9b      	ldrb	r3, [r3, #14]
 80012d8:	22ff      	movs	r2, #255	; 0xff
 80012da:	2100      	movs	r1, #0
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff fe77 	bl	8000fd0 <pack_left_shift_u8>
 80012e2:	4603      	mov	r3, r0
 80012e4:	4619      	mov	r1, r3
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	3307      	adds	r3, #7
 80012ea:	781a      	ldrb	r2, [r3, #0]
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	3307      	adds	r3, #7
 80012f0:	430a      	orrs	r2, r1
 80012f2:	b2d2      	uxtb	r2, r2
 80012f4:	701a      	strb	r2, [r3, #0]

    return (8);
 80012f6:	2308      	movs	r3, #8
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3718      	adds	r7, #24
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}

08001300 <can1_ams_status_1_unpack>:

int can1_ams_status_1_unpack(
    struct can1_ams_status_1_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b086      	sub	sp, #24
 8001304:	af00      	add	r7, sp, #0
 8001306:	60f8      	str	r0, [r7, #12]
 8001308:	60b9      	str	r1, [r7, #8]
 800130a:	607a      	str	r2, [r7, #4]
    uint16_t max_cell_temperature;
    uint16_t min_cell_temperature;

    if (size < 8u) {
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2b07      	cmp	r3, #7
 8001310:	d802      	bhi.n	8001318 <can1_ams_status_1_unpack+0x18>
        return (-EINVAL);
 8001312:	f06f 0315 	mvn.w	r3, #21
 8001316:	e0c9      	b.n	80014ac <can1_ams_status_1_unpack+0x1ac>
    }

    dst_p->charging_status = unpack_right_shift_u8(src_p[0], 0u, 0x03u);
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	2203      	movs	r2, #3
 800131e:	2100      	movs	r1, #0
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff feb2 	bl	800108a <unpack_right_shift_u8>
 8001326:	4603      	mov	r3, r0
 8001328:	461a      	mov	r2, r3
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	701a      	strb	r2, [r3, #0]
    dst_p->air1_closed = unpack_right_shift_u8(src_p[0], 2u, 0x04u);
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	2204      	movs	r2, #4
 8001334:	2102      	movs	r1, #2
 8001336:	4618      	mov	r0, r3
 8001338:	f7ff fea7 	bl	800108a <unpack_right_shift_u8>
 800133c:	4603      	mov	r3, r0
 800133e:	461a      	mov	r2, r3
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	705a      	strb	r2, [r3, #1]
    dst_p->air2_closed = unpack_right_shift_u8(src_p[0], 3u, 0x08u);
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2208      	movs	r2, #8
 800134a:	2103      	movs	r1, #3
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff fe9c 	bl	800108a <unpack_right_shift_u8>
 8001352:	4603      	mov	r3, r0
 8001354:	461a      	mov	r2, r3
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	709a      	strb	r2, [r3, #2]
    dst_p->sc_closed = unpack_right_shift_u8(src_p[0], 4u, 0x10u);
 800135a:	68bb      	ldr	r3, [r7, #8]
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	2210      	movs	r2, #16
 8001360:	2104      	movs	r1, #4
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff fe91 	bl	800108a <unpack_right_shift_u8>
 8001368:	4603      	mov	r3, r0
 800136a:	461a      	mov	r2, r3
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	70da      	strb	r2, [r3, #3]
    dst_p->pre_charge_status = unpack_right_shift_u8(src_p[0], 5u, 0x20u);
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	2220      	movs	r2, #32
 8001376:	2105      	movs	r1, #5
 8001378:	4618      	mov	r0, r3
 800137a:	f7ff fe86 	bl	800108a <unpack_right_shift_u8>
 800137e:	4603      	mov	r3, r0
 8001380:	461a      	mov	r2, r3
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	711a      	strb	r2, [r3, #4]
    dst_p->ams_error = unpack_right_shift_u8(src_p[0], 6u, 0x40u);
 8001386:	68bb      	ldr	r3, [r7, #8]
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	2240      	movs	r2, #64	; 0x40
 800138c:	2106      	movs	r1, #6
 800138e:	4618      	mov	r0, r3
 8001390:	f7ff fe7b 	bl	800108a <unpack_right_shift_u8>
 8001394:	4603      	mov	r3, r0
 8001396:	461a      	mov	r2, r3
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	715a      	strb	r2, [r3, #5]
    dst_p->imd_error = unpack_right_shift_u8(src_p[0], 7u, 0x80u);
 800139c:	68bb      	ldr	r3, [r7, #8]
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	2280      	movs	r2, #128	; 0x80
 80013a2:	2107      	movs	r1, #7
 80013a4:	4618      	mov	r0, r3
 80013a6:	f7ff fe70 	bl	800108a <unpack_right_shift_u8>
 80013aa:	4603      	mov	r3, r0
 80013ac:	461a      	mov	r2, r3
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	719a      	strb	r2, [r3, #6]
    dst_p->state_of_charge = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 80013b2:	68bb      	ldr	r3, [r7, #8]
 80013b4:	3301      	adds	r3, #1
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	22ff      	movs	r2, #255	; 0xff
 80013ba:	2100      	movs	r1, #0
 80013bc:	4618      	mov	r0, r3
 80013be:	f7ff fe64 	bl	800108a <unpack_right_shift_u8>
 80013c2:	4603      	mov	r3, r0
 80013c4:	461a      	mov	r2, r3
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	71da      	strb	r2, [r3, #7]
    dst_p->min_cell_voltage = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 80013ca:	68bb      	ldr	r3, [r7, #8]
 80013cc:	3302      	adds	r3, #2
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	22ff      	movs	r2, #255	; 0xff
 80013d2:	2100      	movs	r1, #0
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7ff fe58 	bl	800108a <unpack_right_shift_u8>
 80013da:	4603      	mov	r3, r0
 80013dc:	461a      	mov	r2, r3
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	721a      	strb	r2, [r3, #8]
    dst_p->max_cell_voltage = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 80013e2:	68bb      	ldr	r3, [r7, #8]
 80013e4:	3303      	adds	r3, #3
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	22ff      	movs	r2, #255	; 0xff
 80013ea:	2100      	movs	r1, #0
 80013ec:	4618      	mov	r0, r3
 80013ee:	f7ff fe4c 	bl	800108a <unpack_right_shift_u8>
 80013f2:	4603      	mov	r3, r0
 80013f4:	461a      	mov	r2, r3
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	725a      	strb	r2, [r3, #9]
    min_cell_temperature = unpack_right_shift_u16(src_p[4], 0u, 0xffu);
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	3304      	adds	r3, #4
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	22ff      	movs	r2, #255	; 0xff
 8001402:	2100      	movs	r1, #0
 8001404:	4618      	mov	r0, r3
 8001406:	f7ff fe58 	bl	80010ba <unpack_right_shift_u16>
 800140a:	4603      	mov	r3, r0
 800140c:	82bb      	strh	r3, [r7, #20]
    min_cell_temperature |= unpack_left_shift_u16(src_p[5], 8u, 0x0fu);
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	3305      	adds	r3, #5
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	220f      	movs	r2, #15
 8001416:	2108      	movs	r1, #8
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff fe1e 	bl	800105a <unpack_left_shift_u16>
 800141e:	4603      	mov	r3, r0
 8001420:	461a      	mov	r2, r3
 8001422:	8abb      	ldrh	r3, [r7, #20]
 8001424:	4313      	orrs	r3, r2
 8001426:	82bb      	strh	r3, [r7, #20]

    if ((min_cell_temperature & (1u << 11)) != 0u) {
 8001428:	8abb      	ldrh	r3, [r7, #20]
 800142a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800142e:	2b00      	cmp	r3, #0
 8001430:	d005      	beq.n	800143e <can1_ams_status_1_unpack+0x13e>
        min_cell_temperature |= 0xf000u;
 8001432:	8abb      	ldrh	r3, [r7, #20]
 8001434:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8001438:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800143c:	82bb      	strh	r3, [r7, #20]
    }

    dst_p->min_cell_temperature = (int16_t)min_cell_temperature;
 800143e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	815a      	strh	r2, [r3, #10]
    max_cell_temperature = unpack_right_shift_u16(src_p[5], 4u, 0xf0u);
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	3305      	adds	r3, #5
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	22f0      	movs	r2, #240	; 0xf0
 800144e:	2104      	movs	r1, #4
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff fe32 	bl	80010ba <unpack_right_shift_u16>
 8001456:	4603      	mov	r3, r0
 8001458:	82fb      	strh	r3, [r7, #22]
    max_cell_temperature |= unpack_left_shift_u16(src_p[6], 4u, 0xffu);
 800145a:	68bb      	ldr	r3, [r7, #8]
 800145c:	3306      	adds	r3, #6
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	22ff      	movs	r2, #255	; 0xff
 8001462:	2104      	movs	r1, #4
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff fdf8 	bl	800105a <unpack_left_shift_u16>
 800146a:	4603      	mov	r3, r0
 800146c:	461a      	mov	r2, r3
 800146e:	8afb      	ldrh	r3, [r7, #22]
 8001470:	4313      	orrs	r3, r2
 8001472:	82fb      	strh	r3, [r7, #22]

    if ((max_cell_temperature & (1u << 11)) != 0u) {
 8001474:	8afb      	ldrh	r3, [r7, #22]
 8001476:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800147a:	2b00      	cmp	r3, #0
 800147c:	d005      	beq.n	800148a <can1_ams_status_1_unpack+0x18a>
        max_cell_temperature |= 0xf000u;
 800147e:	8afb      	ldrh	r3, [r7, #22]
 8001480:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8001484:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8001488:	82fb      	strh	r3, [r7, #22]
    }

    dst_p->max_cell_temperature = (int16_t)max_cell_temperature;
 800148a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	819a      	strh	r2, [r3, #12]
    dst_p->fan_speed = unpack_right_shift_u8(src_p[7], 0u, 0xffu);
 8001492:	68bb      	ldr	r3, [r7, #8]
 8001494:	3307      	adds	r3, #7
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	22ff      	movs	r2, #255	; 0xff
 800149a:	2100      	movs	r1, #0
 800149c:	4618      	mov	r0, r3
 800149e:	f7ff fdf4 	bl	800108a <unpack_right_shift_u8>
 80014a2:	4603      	mov	r3, r0
 80014a4:	461a      	mov	r2, r3
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	739a      	strb	r2, [r3, #14]

    return (0);
 80014aa:	2300      	movs	r3, #0
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	3718      	adds	r7, #24
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <can1_ams_status_1_charging_status_encode>:

uint8_t can1_ams_status_1_charging_status_encode(double value)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)(value);
 80014be:	e9d7 0100 	ldrd	r0, r1, [r7]
 80014c2:	f7ff fb63 	bl	8000b8c <__aeabi_d2uiz>
 80014c6:	4603      	mov	r3, r0
 80014c8:	b2db      	uxtb	r3, r3
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3708      	adds	r7, #8
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}

080014d2 <can1_ams_status_1_charging_status_decode>:

double can1_ams_status_1_charging_status_decode(uint8_t value)
{
 80014d2:	b580      	push	{r7, lr}
 80014d4:	b082      	sub	sp, #8
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	4603      	mov	r3, r0
 80014da:	71fb      	strb	r3, [r7, #7]
    return ((double)value);
 80014dc:	79fb      	ldrb	r3, [r7, #7]
 80014de:	4618      	mov	r0, r3
 80014e0:	f7ff f802 	bl	80004e8 <__aeabi_ui2d>
 80014e4:	4602      	mov	r2, r0
 80014e6:	460b      	mov	r3, r1
 80014e8:	ec43 2b17 	vmov	d7, r2, r3
}
 80014ec:	eeb0 0a47 	vmov.f32	s0, s14
 80014f0:	eef0 0a67 	vmov.f32	s1, s15
 80014f4:	3708      	adds	r7, #8
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}

080014fa <can1_ams_status_1_air1_closed_encode>:
{
    return (value <= 3u);
}

uint8_t can1_ams_status_1_air1_closed_encode(double value)
{
 80014fa:	b580      	push	{r7, lr}
 80014fc:	b082      	sub	sp, #8
 80014fe:	af00      	add	r7, sp, #0
 8001500:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)(value);
 8001504:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001508:	f7ff fb40 	bl	8000b8c <__aeabi_d2uiz>
 800150c:	4603      	mov	r3, r0
 800150e:	b2db      	uxtb	r3, r3
}
 8001510:	4618      	mov	r0, r3
 8001512:	3708      	adds	r7, #8
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}

08001518 <can1_ams_status_1_air1_closed_decode>:

double can1_ams_status_1_air1_closed_decode(uint8_t value)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	4603      	mov	r3, r0
 8001520:	71fb      	strb	r3, [r7, #7]
    return ((double)value);
 8001522:	79fb      	ldrb	r3, [r7, #7]
 8001524:	4618      	mov	r0, r3
 8001526:	f7fe ffdf 	bl	80004e8 <__aeabi_ui2d>
 800152a:	4602      	mov	r2, r0
 800152c:	460b      	mov	r3, r1
 800152e:	ec43 2b17 	vmov	d7, r2, r3
}
 8001532:	eeb0 0a47 	vmov.f32	s0, s14
 8001536:	eef0 0a67 	vmov.f32	s1, s15
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}

08001540 <can1_ams_status_1_air2_closed_encode>:
{
    return (value <= 1u);
}

uint8_t can1_ams_status_1_air2_closed_encode(double value)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
 8001546:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)(value);
 800154a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800154e:	f7ff fb1d 	bl	8000b8c <__aeabi_d2uiz>
 8001552:	4603      	mov	r3, r0
 8001554:	b2db      	uxtb	r3, r3
}
 8001556:	4618      	mov	r0, r3
 8001558:	3708      	adds	r7, #8
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}

0800155e <can1_ams_status_1_air2_closed_decode>:

double can1_ams_status_1_air2_closed_decode(uint8_t value)
{
 800155e:	b580      	push	{r7, lr}
 8001560:	b082      	sub	sp, #8
 8001562:	af00      	add	r7, sp, #0
 8001564:	4603      	mov	r3, r0
 8001566:	71fb      	strb	r3, [r7, #7]
    return ((double)value);
 8001568:	79fb      	ldrb	r3, [r7, #7]
 800156a:	4618      	mov	r0, r3
 800156c:	f7fe ffbc 	bl	80004e8 <__aeabi_ui2d>
 8001570:	4602      	mov	r2, r0
 8001572:	460b      	mov	r3, r1
 8001574:	ec43 2b17 	vmov	d7, r2, r3
}
 8001578:	eeb0 0a47 	vmov.f32	s0, s14
 800157c:	eef0 0a67 	vmov.f32	s1, s15
 8001580:	3708      	adds	r7, #8
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}

08001586 <can1_ams_status_1_sc_closed_encode>:
{
    return (value <= 1u);
}

uint8_t can1_ams_status_1_sc_closed_encode(double value)
{
 8001586:	b580      	push	{r7, lr}
 8001588:	b082      	sub	sp, #8
 800158a:	af00      	add	r7, sp, #0
 800158c:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)(value);
 8001590:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001594:	f7ff fafa 	bl	8000b8c <__aeabi_d2uiz>
 8001598:	4603      	mov	r3, r0
 800159a:	b2db      	uxtb	r3, r3
}
 800159c:	4618      	mov	r0, r3
 800159e:	3708      	adds	r7, #8
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <can1_ams_status_1_sc_closed_decode>:

double can1_ams_status_1_sc_closed_decode(uint8_t value)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	4603      	mov	r3, r0
 80015ac:	71fb      	strb	r3, [r7, #7]
    return ((double)value);
 80015ae:	79fb      	ldrb	r3, [r7, #7]
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7fe ff99 	bl	80004e8 <__aeabi_ui2d>
 80015b6:	4602      	mov	r2, r0
 80015b8:	460b      	mov	r3, r1
 80015ba:	ec43 2b17 	vmov	d7, r2, r3
}
 80015be:	eeb0 0a47 	vmov.f32	s0, s14
 80015c2:	eef0 0a67 	vmov.f32	s1, s15
 80015c6:	3708      	adds	r7, #8
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <can1_ams_status_1_pre_charge_status_encode>:
{
    return (value <= 1u);
}

uint8_t can1_ams_status_1_pre_charge_status_encode(double value)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)(value);
 80015d6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80015da:	f7ff fad7 	bl	8000b8c <__aeabi_d2uiz>
 80015de:	4603      	mov	r3, r0
 80015e0:	b2db      	uxtb	r3, r3
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}

080015ea <can1_ams_status_1_pre_charge_status_decode>:

double can1_ams_status_1_pre_charge_status_decode(uint8_t value)
{
 80015ea:	b580      	push	{r7, lr}
 80015ec:	b082      	sub	sp, #8
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	4603      	mov	r3, r0
 80015f2:	71fb      	strb	r3, [r7, #7]
    return ((double)value);
 80015f4:	79fb      	ldrb	r3, [r7, #7]
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7fe ff76 	bl	80004e8 <__aeabi_ui2d>
 80015fc:	4602      	mov	r2, r0
 80015fe:	460b      	mov	r3, r1
 8001600:	ec43 2b17 	vmov	d7, r2, r3
}
 8001604:	eeb0 0a47 	vmov.f32	s0, s14
 8001608:	eef0 0a67 	vmov.f32	s1, s15
 800160c:	3708      	adds	r7, #8
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}

08001612 <can1_ams_status_1_ams_error_encode>:
{
    return (value <= 1u);
}

uint8_t can1_ams_status_1_ams_error_encode(double value)
{
 8001612:	b580      	push	{r7, lr}
 8001614:	b082      	sub	sp, #8
 8001616:	af00      	add	r7, sp, #0
 8001618:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)(value);
 800161c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001620:	f7ff fab4 	bl	8000b8c <__aeabi_d2uiz>
 8001624:	4603      	mov	r3, r0
 8001626:	b2db      	uxtb	r3, r3
}
 8001628:	4618      	mov	r0, r3
 800162a:	3708      	adds	r7, #8
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}

08001630 <can1_ams_status_1_ams_error_decode>:

double can1_ams_status_1_ams_error_decode(uint8_t value)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	4603      	mov	r3, r0
 8001638:	71fb      	strb	r3, [r7, #7]
    return ((double)value);
 800163a:	79fb      	ldrb	r3, [r7, #7]
 800163c:	4618      	mov	r0, r3
 800163e:	f7fe ff53 	bl	80004e8 <__aeabi_ui2d>
 8001642:	4602      	mov	r2, r0
 8001644:	460b      	mov	r3, r1
 8001646:	ec43 2b17 	vmov	d7, r2, r3
}
 800164a:	eeb0 0a47 	vmov.f32	s0, s14
 800164e:	eef0 0a67 	vmov.f32	s1, s15
 8001652:	3708      	adds	r7, #8
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}

08001658 <can1_ams_status_1_imd_error_encode>:
{
    return (value <= 1u);
}

uint8_t can1_ams_status_1_imd_error_encode(double value)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)(value);
 8001662:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001666:	f7ff fa91 	bl	8000b8c <__aeabi_d2uiz>
 800166a:	4603      	mov	r3, r0
 800166c:	b2db      	uxtb	r3, r3
}
 800166e:	4618      	mov	r0, r3
 8001670:	3708      	adds	r7, #8
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}

08001676 <can1_ams_status_1_imd_error_decode>:

double can1_ams_status_1_imd_error_decode(uint8_t value)
{
 8001676:	b580      	push	{r7, lr}
 8001678:	b082      	sub	sp, #8
 800167a:	af00      	add	r7, sp, #0
 800167c:	4603      	mov	r3, r0
 800167e:	71fb      	strb	r3, [r7, #7]
    return ((double)value);
 8001680:	79fb      	ldrb	r3, [r7, #7]
 8001682:	4618      	mov	r0, r3
 8001684:	f7fe ff30 	bl	80004e8 <__aeabi_ui2d>
 8001688:	4602      	mov	r2, r0
 800168a:	460b      	mov	r3, r1
 800168c:	ec43 2b17 	vmov	d7, r2, r3
}
 8001690:	eeb0 0a47 	vmov.f32	s0, s14
 8001694:	eef0 0a67 	vmov.f32	s1, s15
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}

0800169e <can1_ams_status_1_state_of_charge_encode>:
{
    return (value <= 1u);
}

uint8_t can1_ams_status_1_state_of_charge_encode(double value)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	b082      	sub	sp, #8
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)(value);
 80016a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80016ac:	f7ff fa6e 	bl	8000b8c <__aeabi_d2uiz>
 80016b0:	4603      	mov	r3, r0
 80016b2:	b2db      	uxtb	r3, r3
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	3708      	adds	r7, #8
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}

080016bc <can1_ams_status_1_state_of_charge_decode>:

double can1_ams_status_1_state_of_charge_decode(uint8_t value)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	4603      	mov	r3, r0
 80016c4:	71fb      	strb	r3, [r7, #7]
    return ((double)value);
 80016c6:	79fb      	ldrb	r3, [r7, #7]
 80016c8:	4618      	mov	r0, r3
 80016ca:	f7fe ff0d 	bl	80004e8 <__aeabi_ui2d>
 80016ce:	4602      	mov	r2, r0
 80016d0:	460b      	mov	r3, r1
 80016d2:	ec43 2b17 	vmov	d7, r2, r3
}
 80016d6:	eeb0 0a47 	vmov.f32	s0, s14
 80016da:	eef0 0a67 	vmov.f32	s1, s15
 80016de:	3708      	adds	r7, #8
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	0000      	movs	r0, r0
	...

080016e8 <can1_ams_status_1_min_cell_voltage_encode>:
{
    return (value <= 100u);
}

uint8_t can1_ams_status_1_min_cell_voltage_encode(double value)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80016f2:	f04f 0200 	mov.w	r2, #0
 80016f6:	4b10      	ldr	r3, [pc, #64]	; (8001738 <can1_ams_status_1_min_cell_voltage_encode+0x50>)
 80016f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80016fc:	f7fe fdb6 	bl	800026c <__aeabi_dsub>
 8001700:	4602      	mov	r2, r0
 8001702:	460b      	mov	r3, r1
 8001704:	4610      	mov	r0, r2
 8001706:	4619      	mov	r1, r3
 8001708:	a309      	add	r3, pc, #36	; (adr r3, 8001730 <can1_ams_status_1_min_cell_voltage_encode+0x48>)
 800170a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800170e:	f7ff f88f 	bl	8000830 <__aeabi_ddiv>
 8001712:	4602      	mov	r2, r0
 8001714:	460b      	mov	r3, r1
 8001716:	4610      	mov	r0, r2
 8001718:	4619      	mov	r1, r3
 800171a:	f7ff fa37 	bl	8000b8c <__aeabi_d2uiz>
 800171e:	4603      	mov	r3, r0
 8001720:	b2db      	uxtb	r3, r3
}
 8001722:	4618      	mov	r0, r3
 8001724:	3708      	adds	r7, #8
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	f3af 8000 	nop.w
 8001730:	fcce1c58 	.word	0xfcce1c58
 8001734:	3f800e6a 	.word	0x3f800e6a
 8001738:	40040000 	.word	0x40040000
 800173c:	00000000 	.word	0x00000000

08001740 <can1_ams_status_1_min_cell_voltage_decode>:

double can1_ams_status_1_min_cell_voltage_decode(uint8_t value)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	4603      	mov	r3, r0
 8001748:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800174a:	79fb      	ldrb	r3, [r7, #7]
 800174c:	4618      	mov	r0, r3
 800174e:	f7fe fecb 	bl	80004e8 <__aeabi_ui2d>
 8001752:	a30e      	add	r3, pc, #56	; (adr r3, 800178c <can1_ams_status_1_min_cell_voltage_decode+0x4c>)
 8001754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001758:	f7fe ff40 	bl	80005dc <__aeabi_dmul>
 800175c:	4602      	mov	r2, r0
 800175e:	460b      	mov	r3, r1
 8001760:	4610      	mov	r0, r2
 8001762:	4619      	mov	r1, r3
 8001764:	f04f 0200 	mov.w	r2, #0
 8001768:	4b07      	ldr	r3, [pc, #28]	; (8001788 <can1_ams_status_1_min_cell_voltage_decode+0x48>)
 800176a:	f7fe fd81 	bl	8000270 <__adddf3>
 800176e:	4602      	mov	r2, r0
 8001770:	460b      	mov	r3, r1
 8001772:	ec43 2b17 	vmov	d7, r2, r3
}
 8001776:	eeb0 0a47 	vmov.f32	s0, s14
 800177a:	eef0 0a67 	vmov.f32	s1, s15
 800177e:	3708      	adds	r7, #8
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	f3af 8000 	nop.w
 8001788:	40040000 	.word	0x40040000
 800178c:	fcce1c58 	.word	0xfcce1c58
 8001790:	3f800e6a 	.word	0x3f800e6a
 8001794:	00000000 	.word	0x00000000

08001798 <can1_ams_status_1_max_cell_voltage_encode>:

    return (true);
}

uint8_t can1_ams_status_1_max_cell_voltage_encode(double value)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
 800179e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80017a2:	f04f 0200 	mov.w	r2, #0
 80017a6:	4b10      	ldr	r3, [pc, #64]	; (80017e8 <can1_ams_status_1_max_cell_voltage_encode+0x50>)
 80017a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80017ac:	f7fe fd5e 	bl	800026c <__aeabi_dsub>
 80017b0:	4602      	mov	r2, r0
 80017b2:	460b      	mov	r3, r1
 80017b4:	4610      	mov	r0, r2
 80017b6:	4619      	mov	r1, r3
 80017b8:	a309      	add	r3, pc, #36	; (adr r3, 80017e0 <can1_ams_status_1_max_cell_voltage_encode+0x48>)
 80017ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017be:	f7ff f837 	bl	8000830 <__aeabi_ddiv>
 80017c2:	4602      	mov	r2, r0
 80017c4:	460b      	mov	r3, r1
 80017c6:	4610      	mov	r0, r2
 80017c8:	4619      	mov	r1, r3
 80017ca:	f7ff f9df 	bl	8000b8c <__aeabi_d2uiz>
 80017ce:	4603      	mov	r3, r0
 80017d0:	b2db      	uxtb	r3, r3
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	f3af 8000 	nop.w
 80017e0:	fcce1c58 	.word	0xfcce1c58
 80017e4:	3f800e6a 	.word	0x3f800e6a
 80017e8:	40040000 	.word	0x40040000
 80017ec:	00000000 	.word	0x00000000

080017f0 <can1_ams_status_1_max_cell_voltage_decode>:

double can1_ams_status_1_max_cell_voltage_decode(uint8_t value)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4603      	mov	r3, r0
 80017f8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80017fa:	79fb      	ldrb	r3, [r7, #7]
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7fe fe73 	bl	80004e8 <__aeabi_ui2d>
 8001802:	a30e      	add	r3, pc, #56	; (adr r3, 800183c <can1_ams_status_1_max_cell_voltage_decode+0x4c>)
 8001804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001808:	f7fe fee8 	bl	80005dc <__aeabi_dmul>
 800180c:	4602      	mov	r2, r0
 800180e:	460b      	mov	r3, r1
 8001810:	4610      	mov	r0, r2
 8001812:	4619      	mov	r1, r3
 8001814:	f04f 0200 	mov.w	r2, #0
 8001818:	4b07      	ldr	r3, [pc, #28]	; (8001838 <can1_ams_status_1_max_cell_voltage_decode+0x48>)
 800181a:	f7fe fd29 	bl	8000270 <__adddf3>
 800181e:	4602      	mov	r2, r0
 8001820:	460b      	mov	r3, r1
 8001822:	ec43 2b17 	vmov	d7, r2, r3
}
 8001826:	eeb0 0a47 	vmov.f32	s0, s14
 800182a:	eef0 0a67 	vmov.f32	s1, s15
 800182e:	3708      	adds	r7, #8
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	f3af 8000 	nop.w
 8001838:	40040000 	.word	0x40040000
 800183c:	fcce1c58 	.word	0xfcce1c58
 8001840:	3f800e6a 	.word	0x3f800e6a
 8001844:	00000000 	.word	0x00000000

08001848 <can1_ams_status_1_min_cell_temperature_encode>:

    return (true);
}

int16_t can1_ams_status_1_min_cell_temperature_encode(double value)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 8001852:	f04f 0200 	mov.w	r2, #0
 8001856:	4b10      	ldr	r3, [pc, #64]	; (8001898 <can1_ams_status_1_min_cell_temperature_encode+0x50>)
 8001858:	e9d7 0100 	ldrd	r0, r1, [r7]
 800185c:	f7fe fd08 	bl	8000270 <__adddf3>
 8001860:	4602      	mov	r2, r0
 8001862:	460b      	mov	r3, r1
 8001864:	4610      	mov	r0, r2
 8001866:	4619      	mov	r1, r3
 8001868:	a309      	add	r3, pc, #36	; (adr r3, 8001890 <can1_ams_status_1_min_cell_temperature_encode+0x48>)
 800186a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800186e:	f7fe ffdf 	bl	8000830 <__aeabi_ddiv>
 8001872:	4602      	mov	r2, r0
 8001874:	460b      	mov	r3, r1
 8001876:	4610      	mov	r0, r2
 8001878:	4619      	mov	r1, r3
 800187a:	f7ff f95f 	bl	8000b3c <__aeabi_d2iz>
 800187e:	4603      	mov	r3, r0
 8001880:	b21b      	sxth	r3, r3
}
 8001882:	4618      	mov	r0, r3
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	f3af 8000 	nop.w
 8001890:	757928e1 	.word	0x757928e1
 8001894:	3fa9018e 	.word	0x3fa9018e
 8001898:	40240000 	.word	0x40240000
 800189c:	00000000 	.word	0x00000000

080018a0 <can1_ams_status_1_min_cell_temperature_decode>:

double can1_ams_status_1_min_cell_temperature_decode(int16_t value)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 80018aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7fe fe2a 	bl	8000508 <__aeabi_i2d>
 80018b4:	a30d      	add	r3, pc, #52	; (adr r3, 80018ec <can1_ams_status_1_min_cell_temperature_decode+0x4c>)
 80018b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ba:	f7fe fe8f 	bl	80005dc <__aeabi_dmul>
 80018be:	4602      	mov	r2, r0
 80018c0:	460b      	mov	r3, r1
 80018c2:	4610      	mov	r0, r2
 80018c4:	4619      	mov	r1, r3
 80018c6:	f04f 0200 	mov.w	r2, #0
 80018ca:	4b07      	ldr	r3, [pc, #28]	; (80018e8 <can1_ams_status_1_min_cell_temperature_decode+0x48>)
 80018cc:	f7fe fcce 	bl	800026c <__aeabi_dsub>
 80018d0:	4602      	mov	r2, r0
 80018d2:	460b      	mov	r3, r1
 80018d4:	ec43 2b17 	vmov	d7, r2, r3
}
 80018d8:	eeb0 0a47 	vmov.f32	s0, s14
 80018dc:	eef0 0a67 	vmov.f32	s1, s15
 80018e0:	3708      	adds	r7, #8
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	40240000 	.word	0x40240000
 80018ec:	757928e1 	.word	0x757928e1
 80018f0:	3fa9018e 	.word	0x3fa9018e
 80018f4:	00000000 	.word	0x00000000

080018f8 <can1_ams_status_1_max_cell_temperature_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_status_1_max_cell_temperature_encode(double value)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 8001902:	f04f 0200 	mov.w	r2, #0
 8001906:	4b10      	ldr	r3, [pc, #64]	; (8001948 <can1_ams_status_1_max_cell_temperature_encode+0x50>)
 8001908:	e9d7 0100 	ldrd	r0, r1, [r7]
 800190c:	f7fe fcb0 	bl	8000270 <__adddf3>
 8001910:	4602      	mov	r2, r0
 8001912:	460b      	mov	r3, r1
 8001914:	4610      	mov	r0, r2
 8001916:	4619      	mov	r1, r3
 8001918:	a309      	add	r3, pc, #36	; (adr r3, 8001940 <can1_ams_status_1_max_cell_temperature_encode+0x48>)
 800191a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800191e:	f7fe ff87 	bl	8000830 <__aeabi_ddiv>
 8001922:	4602      	mov	r2, r0
 8001924:	460b      	mov	r3, r1
 8001926:	4610      	mov	r0, r2
 8001928:	4619      	mov	r1, r3
 800192a:	f7ff f907 	bl	8000b3c <__aeabi_d2iz>
 800192e:	4603      	mov	r3, r0
 8001930:	b21b      	sxth	r3, r3
}
 8001932:	4618      	mov	r0, r3
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	f3af 8000 	nop.w
 8001940:	757928e1 	.word	0x757928e1
 8001944:	3fa9018e 	.word	0x3fa9018e
 8001948:	40240000 	.word	0x40240000
 800194c:	00000000 	.word	0x00000000

08001950 <can1_ams_status_1_max_cell_temperature_decode>:

double can1_ams_status_1_max_cell_temperature_decode(int16_t value)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	4603      	mov	r3, r0
 8001958:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800195a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800195e:	4618      	mov	r0, r3
 8001960:	f7fe fdd2 	bl	8000508 <__aeabi_i2d>
 8001964:	a30d      	add	r3, pc, #52	; (adr r3, 800199c <can1_ams_status_1_max_cell_temperature_decode+0x4c>)
 8001966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800196a:	f7fe fe37 	bl	80005dc <__aeabi_dmul>
 800196e:	4602      	mov	r2, r0
 8001970:	460b      	mov	r3, r1
 8001972:	4610      	mov	r0, r2
 8001974:	4619      	mov	r1, r3
 8001976:	f04f 0200 	mov.w	r2, #0
 800197a:	4b07      	ldr	r3, [pc, #28]	; (8001998 <can1_ams_status_1_max_cell_temperature_decode+0x48>)
 800197c:	f7fe fc76 	bl	800026c <__aeabi_dsub>
 8001980:	4602      	mov	r2, r0
 8001982:	460b      	mov	r3, r1
 8001984:	ec43 2b17 	vmov	d7, r2, r3
}
 8001988:	eeb0 0a47 	vmov.f32	s0, s14
 800198c:	eef0 0a67 	vmov.f32	s1, s15
 8001990:	3708      	adds	r7, #8
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	40240000 	.word	0x40240000
 800199c:	757928e1 	.word	0x757928e1
 80019a0:	3fa9018e 	.word	0x3fa9018e

080019a4 <can1_ams_status_1_fan_speed_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

uint8_t can1_ams_status_1_fan_speed_encode(double value)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)(value);
 80019ae:	e9d7 0100 	ldrd	r0, r1, [r7]
 80019b2:	f7ff f8eb 	bl	8000b8c <__aeabi_d2uiz>
 80019b6:	4603      	mov	r3, r0
 80019b8:	b2db      	uxtb	r3, r3
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <can1_ams_status_1_fan_speed_decode>:

double can1_ams_status_1_fan_speed_decode(uint8_t value)
{
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b082      	sub	sp, #8
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	4603      	mov	r3, r0
 80019ca:	71fb      	strb	r3, [r7, #7]
    return ((double)value);
 80019cc:	79fb      	ldrb	r3, [r7, #7]
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7fe fd8a 	bl	80004e8 <__aeabi_ui2d>
 80019d4:	4602      	mov	r2, r0
 80019d6:	460b      	mov	r3, r1
 80019d8:	ec43 2b17 	vmov	d7, r2, r3
}
 80019dc:	eeb0 0a47 	vmov.f32	s0, s14
 80019e0:	eef0 0a67 	vmov.f32	s1, s15
 80019e4:	3708      	adds	r7, #8
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}

080019ea <can1_dbu_status_1_pack>:

int can1_dbu_status_1_pack(
    uint8_t *dst_p,
    const struct can1_dbu_status_1_t *src_p,
    size_t size)
{
 80019ea:	b580      	push	{r7, lr}
 80019ec:	b086      	sub	sp, #24
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	60f8      	str	r0, [r7, #12]
 80019f2:	60b9      	str	r1, [r7, #8]
 80019f4:	607a      	str	r2, [r7, #4]
    uint16_t dbu_temperature;

    if (size < 8u) {
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2b07      	cmp	r3, #7
 80019fa:	d802      	bhi.n	8001a02 <can1_dbu_status_1_pack+0x18>
        return (-EINVAL);
 80019fc:	f06f 0315 	mvn.w	r3, #21
 8001a00:	e045      	b.n	8001a8e <can1_dbu_status_1_pack+0xa4>
    }

    memset(&dst_p[0], 0, 8);
 8001a02:	2208      	movs	r2, #8
 8001a04:	2100      	movs	r1, #0
 8001a06:	68f8      	ldr	r0, [r7, #12]
 8001a08:	f02c fdd2 	bl	802e5b0 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->activate_ts_button, 0u, 0x01u);
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	2201      	movs	r2, #1
 8001a12:	2100      	movs	r1, #0
 8001a14:	4618      	mov	r0, r3
 8001a16:	f7ff fadb 	bl	8000fd0 <pack_left_shift_u8>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	4313      	orrs	r3, r2
 8001a24:	b2da      	uxtb	r2, r3
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	701a      	strb	r2, [r3, #0]
    dst_p[0] |= pack_left_shift_u8(src_p->ready_to_drive_button, 1u, 0x02u);
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	785b      	ldrb	r3, [r3, #1]
 8001a2e:	2202      	movs	r2, #2
 8001a30:	2101      	movs	r1, #1
 8001a32:	4618      	mov	r0, r3
 8001a34:	f7ff facc 	bl	8000fd0 <pack_left_shift_u8>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	4313      	orrs	r3, r2
 8001a42:	b2da      	uxtb	r2, r3
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	701a      	strb	r2, [r3, #0]
    dbu_temperature = (uint16_t)src_p->dbu_temperature;
 8001a48:	68bb      	ldr	r3, [r7, #8]
 8001a4a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001a4e:	82fb      	strh	r3, [r7, #22]
    dst_p[0] |= pack_left_shift_u16(dbu_temperature, 4u, 0xf0u);
 8001a50:	8afb      	ldrh	r3, [r7, #22]
 8001a52:	22f0      	movs	r2, #240	; 0xf0
 8001a54:	2104      	movs	r1, #4
 8001a56:	4618      	mov	r0, r3
 8001a58:	f7ff fad1 	bl	8000ffe <pack_left_shift_u16>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	461a      	mov	r2, r3
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	4313      	orrs	r3, r2
 8001a66:	b2da      	uxtb	r2, r3
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_right_shift_u16(dbu_temperature, 4u, 0xffu);
 8001a6c:	8afb      	ldrh	r3, [r7, #22]
 8001a6e:	22ff      	movs	r2, #255	; 0xff
 8001a70:	2104      	movs	r1, #4
 8001a72:	4618      	mov	r0, r3
 8001a74:	f7ff fada 	bl	800102c <pack_right_shift_u16>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	3301      	adds	r3, #1
 8001a80:	781a      	ldrb	r2, [r3, #0]
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	3301      	adds	r3, #1
 8001a86:	430a      	orrs	r2, r1
 8001a88:	b2d2      	uxtb	r2, r2
 8001a8a:	701a      	strb	r2, [r3, #0]

    return (8);
 8001a8c:	2308      	movs	r3, #8
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3718      	adds	r7, #24
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <can1_dbu_status_1_unpack>:

int can1_dbu_status_1_unpack(
    struct can1_dbu_status_1_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
 8001a96:	b580      	push	{r7, lr}
 8001a98:	b086      	sub	sp, #24
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	60f8      	str	r0, [r7, #12]
 8001a9e:	60b9      	str	r1, [r7, #8]
 8001aa0:	607a      	str	r2, [r7, #4]
    uint16_t dbu_temperature;

    if (size < 8u) {
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2b07      	cmp	r3, #7
 8001aa6:	d802      	bhi.n	8001aae <can1_dbu_status_1_unpack+0x18>
        return (-EINVAL);
 8001aa8:	f06f 0315 	mvn.w	r3, #21
 8001aac:	e03b      	b.n	8001b26 <can1_dbu_status_1_unpack+0x90>
    }

    dst_p->activate_ts_button = unpack_right_shift_u8(src_p[0], 0u, 0x01u);
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	2100      	movs	r1, #0
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7ff fae7 	bl	800108a <unpack_right_shift_u8>
 8001abc:	4603      	mov	r3, r0
 8001abe:	461a      	mov	r2, r3
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	701a      	strb	r2, [r3, #0]
    dst_p->ready_to_drive_button = unpack_right_shift_u8(src_p[0], 1u, 0x02u);
 8001ac4:	68bb      	ldr	r3, [r7, #8]
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	2202      	movs	r2, #2
 8001aca:	2101      	movs	r1, #1
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7ff fadc 	bl	800108a <unpack_right_shift_u8>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	461a      	mov	r2, r3
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	705a      	strb	r2, [r3, #1]
    dbu_temperature = unpack_right_shift_u16(src_p[0], 4u, 0xf0u);
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	22f0      	movs	r2, #240	; 0xf0
 8001ae0:	2104      	movs	r1, #4
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7ff fae9 	bl	80010ba <unpack_right_shift_u16>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	82fb      	strh	r3, [r7, #22]
    dbu_temperature |= unpack_left_shift_u16(src_p[1], 4u, 0xffu);
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	3301      	adds	r3, #1
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	22ff      	movs	r2, #255	; 0xff
 8001af4:	2104      	movs	r1, #4
 8001af6:	4618      	mov	r0, r3
 8001af8:	f7ff faaf 	bl	800105a <unpack_left_shift_u16>
 8001afc:	4603      	mov	r3, r0
 8001afe:	461a      	mov	r2, r3
 8001b00:	8afb      	ldrh	r3, [r7, #22]
 8001b02:	4313      	orrs	r3, r2
 8001b04:	82fb      	strh	r3, [r7, #22]

    if ((dbu_temperature & (1u << 11)) != 0u) {
 8001b06:	8afb      	ldrh	r3, [r7, #22]
 8001b08:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d005      	beq.n	8001b1c <can1_dbu_status_1_unpack+0x86>
        dbu_temperature |= 0xf000u;
 8001b10:	8afb      	ldrh	r3, [r7, #22]
 8001b12:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8001b16:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8001b1a:	82fb      	strh	r3, [r7, #22]
    }

    dst_p->dbu_temperature = (int16_t)dbu_temperature;
 8001b1c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	805a      	strh	r2, [r3, #2]

    return (0);
 8001b24:	2300      	movs	r3, #0
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3718      	adds	r7, #24
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}

08001b2e <can1_dbu_status_1_activate_ts_button_encode>:

uint8_t can1_dbu_status_1_activate_ts_button_encode(double value)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	b082      	sub	sp, #8
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)(value);
 8001b38:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001b3c:	f7ff f826 	bl	8000b8c <__aeabi_d2uiz>
 8001b40:	4603      	mov	r3, r0
 8001b42:	b2db      	uxtb	r3, r3
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	3708      	adds	r7, #8
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <can1_dbu_status_1_activate_ts_button_decode>:

double can1_dbu_status_1_activate_ts_button_decode(uint8_t value)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	4603      	mov	r3, r0
 8001b54:	71fb      	strb	r3, [r7, #7]
    return ((double)value);
 8001b56:	79fb      	ldrb	r3, [r7, #7]
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f7fe fcc5 	bl	80004e8 <__aeabi_ui2d>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	460b      	mov	r3, r1
 8001b62:	ec43 2b17 	vmov	d7, r2, r3
}
 8001b66:	eeb0 0a47 	vmov.f32	s0, s14
 8001b6a:	eef0 0a67 	vmov.f32	s1, s15
 8001b6e:	3708      	adds	r7, #8
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}

08001b74 <can1_dbu_status_1_ready_to_drive_button_encode>:
{
    return (value <= 1u);
}

uint8_t can1_dbu_status_1_ready_to_drive_button_encode(double value)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)(value);
 8001b7e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001b82:	f7ff f803 	bl	8000b8c <__aeabi_d2uiz>
 8001b86:	4603      	mov	r3, r0
 8001b88:	b2db      	uxtb	r3, r3
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <can1_dbu_status_1_ready_to_drive_button_decode>:

double can1_dbu_status_1_ready_to_drive_button_decode(uint8_t value)
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	b082      	sub	sp, #8
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	4603      	mov	r3, r0
 8001b9a:	71fb      	strb	r3, [r7, #7]
    return ((double)value);
 8001b9c:	79fb      	ldrb	r3, [r7, #7]
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f7fe fca2 	bl	80004e8 <__aeabi_ui2d>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	460b      	mov	r3, r1
 8001ba8:	ec43 2b17 	vmov	d7, r2, r3
}
 8001bac:	eeb0 0a47 	vmov.f32	s0, s14
 8001bb0:	eef0 0a67 	vmov.f32	s1, s15
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	0000      	movs	r0, r0
 8001bbc:	0000      	movs	r0, r0
	...

08001bc0 <can1_dbu_status_1_dbu_temperature_encode>:
{
    return (value <= 1u);
}

int16_t can1_dbu_status_1_dbu_temperature_encode(double value)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 8001bca:	f04f 0200 	mov.w	r2, #0
 8001bce:	4b10      	ldr	r3, [pc, #64]	; (8001c10 <can1_dbu_status_1_dbu_temperature_encode+0x50>)
 8001bd0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001bd4:	f7fe fb4c 	bl	8000270 <__adddf3>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	460b      	mov	r3, r1
 8001bdc:	4610      	mov	r0, r2
 8001bde:	4619      	mov	r1, r3
 8001be0:	a309      	add	r3, pc, #36	; (adr r3, 8001c08 <can1_dbu_status_1_dbu_temperature_encode+0x48>)
 8001be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001be6:	f7fe fe23 	bl	8000830 <__aeabi_ddiv>
 8001bea:	4602      	mov	r2, r0
 8001bec:	460b      	mov	r3, r1
 8001bee:	4610      	mov	r0, r2
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	f7fe ffa3 	bl	8000b3c <__aeabi_d2iz>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	b21b      	sxth	r3, r3
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3708      	adds	r7, #8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	f3af 8000 	nop.w
 8001c08:	757928e1 	.word	0x757928e1
 8001c0c:	3fa9018e 	.word	0x3fa9018e
 8001c10:	40240000 	.word	0x40240000
 8001c14:	00000000 	.word	0x00000000

08001c18 <can1_dbu_status_1_dbu_temperature_decode>:

double can1_dbu_status_1_dbu_temperature_decode(int16_t value)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	4603      	mov	r3, r0
 8001c20:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 8001c22:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7fe fc6e 	bl	8000508 <__aeabi_i2d>
 8001c2c:	a30d      	add	r3, pc, #52	; (adr r3, 8001c64 <can1_dbu_status_1_dbu_temperature_decode+0x4c>)
 8001c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c32:	f7fe fcd3 	bl	80005dc <__aeabi_dmul>
 8001c36:	4602      	mov	r2, r0
 8001c38:	460b      	mov	r3, r1
 8001c3a:	4610      	mov	r0, r2
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	f04f 0200 	mov.w	r2, #0
 8001c42:	4b07      	ldr	r3, [pc, #28]	; (8001c60 <can1_dbu_status_1_dbu_temperature_decode+0x48>)
 8001c44:	f7fe fb12 	bl	800026c <__aeabi_dsub>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	ec43 2b17 	vmov	d7, r2, r3
}
 8001c50:	eeb0 0a47 	vmov.f32	s0, s14
 8001c54:	eef0 0a67 	vmov.f32	s1, s15
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	40240000 	.word	0x40240000
 8001c64:	757928e1 	.word	0x757928e1
 8001c68:	3fa9018e 	.word	0x3fa9018e

08001c6c <can1_ams_temperatures_pack>:

int can1_ams_temperatures_pack(
    uint8_t *dst_p,
    const struct can1_ams_temperatures_t *src_p,
    size_t size)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b086      	sub	sp, #24
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	60f8      	str	r0, [r7, #12]
 8001c74:	60b9      	str	r1, [r7, #8]
 8001c76:	607a      	str	r2, [r7, #4]
    uint16_t aux_1_temperature;
    uint16_t aux_2_temperature;
    uint16_t fuse_resistor_temperature;
    uint16_t pre_charge_resistor_temperature;

    if (size < 6u) {
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2b05      	cmp	r3, #5
 8001c7c:	d802      	bhi.n	8001c84 <can1_ams_temperatures_pack+0x18>
        return (-EINVAL);
 8001c7e:	f06f 0315 	mvn.w	r3, #21
 8001c82:	e093      	b.n	8001dac <can1_ams_temperatures_pack+0x140>
    }

    memset(&dst_p[0], 0, 6);
 8001c84:	2206      	movs	r2, #6
 8001c86:	2100      	movs	r1, #0
 8001c88:	68f8      	ldr	r0, [r7, #12]
 8001c8a:	f02c fc91 	bl	802e5b0 <memset>

    pre_charge_resistor_temperature = (uint16_t)src_p->pre_charge_resistor_temperature;
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c94:	82fb      	strh	r3, [r7, #22]
    dst_p[0] |= pack_left_shift_u16(pre_charge_resistor_temperature, 0u, 0xffu);
 8001c96:	8afb      	ldrh	r3, [r7, #22]
 8001c98:	22ff      	movs	r2, #255	; 0xff
 8001c9a:	2100      	movs	r1, #0
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f7ff f9ae 	bl	8000ffe <pack_left_shift_u16>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	4313      	orrs	r3, r2
 8001cac:	b2da      	uxtb	r2, r3
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_right_shift_u16(pre_charge_resistor_temperature, 8u, 0x0fu);
 8001cb2:	8afb      	ldrh	r3, [r7, #22]
 8001cb4:	220f      	movs	r2, #15
 8001cb6:	2108      	movs	r1, #8
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7ff f9b7 	bl	800102c <pack_right_shift_u16>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	781a      	ldrb	r2, [r3, #0]
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	3301      	adds	r3, #1
 8001ccc:	430a      	orrs	r2, r1
 8001cce:	b2d2      	uxtb	r2, r2
 8001cd0:	701a      	strb	r2, [r3, #0]
    fuse_resistor_temperature = (uint16_t)src_p->fuse_resistor_temperature;
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001cd8:	82bb      	strh	r3, [r7, #20]
    dst_p[1] |= pack_left_shift_u16(fuse_resistor_temperature, 4u, 0xf0u);
 8001cda:	8abb      	ldrh	r3, [r7, #20]
 8001cdc:	22f0      	movs	r2, #240	; 0xf0
 8001cde:	2104      	movs	r1, #4
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f7ff f98c 	bl	8000ffe <pack_left_shift_u16>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	4619      	mov	r1, r3
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	3301      	adds	r3, #1
 8001cee:	781a      	ldrb	r2, [r3, #0]
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	430a      	orrs	r2, r1
 8001cf6:	b2d2      	uxtb	r2, r2
 8001cf8:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_right_shift_u16(fuse_resistor_temperature, 4u, 0xffu);
 8001cfa:	8abb      	ldrh	r3, [r7, #20]
 8001cfc:	22ff      	movs	r2, #255	; 0xff
 8001cfe:	2104      	movs	r1, #4
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7ff f993 	bl	800102c <pack_right_shift_u16>
 8001d06:	4603      	mov	r3, r0
 8001d08:	4619      	mov	r1, r3
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	3302      	adds	r3, #2
 8001d0e:	781a      	ldrb	r2, [r3, #0]
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	3302      	adds	r3, #2
 8001d14:	430a      	orrs	r2, r1
 8001d16:	b2d2      	uxtb	r2, r2
 8001d18:	701a      	strb	r2, [r3, #0]
    aux_1_temperature = (uint16_t)src_p->aux_1_temperature;
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001d20:	827b      	strh	r3, [r7, #18]
    dst_p[3] |= pack_left_shift_u16(aux_1_temperature, 0u, 0xffu);
 8001d22:	8a7b      	ldrh	r3, [r7, #18]
 8001d24:	22ff      	movs	r2, #255	; 0xff
 8001d26:	2100      	movs	r1, #0
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7ff f968 	bl	8000ffe <pack_left_shift_u16>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	4619      	mov	r1, r3
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	3303      	adds	r3, #3
 8001d36:	781a      	ldrb	r2, [r3, #0]
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	3303      	adds	r3, #3
 8001d3c:	430a      	orrs	r2, r1
 8001d3e:	b2d2      	uxtb	r2, r2
 8001d40:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_right_shift_u16(aux_1_temperature, 8u, 0x0fu);
 8001d42:	8a7b      	ldrh	r3, [r7, #18]
 8001d44:	220f      	movs	r2, #15
 8001d46:	2108      	movs	r1, #8
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7ff f96f 	bl	800102c <pack_right_shift_u16>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	4619      	mov	r1, r3
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	3304      	adds	r3, #4
 8001d56:	781a      	ldrb	r2, [r3, #0]
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	3304      	adds	r3, #4
 8001d5c:	430a      	orrs	r2, r1
 8001d5e:	b2d2      	uxtb	r2, r2
 8001d60:	701a      	strb	r2, [r3, #0]
    aux_2_temperature = (uint16_t)src_p->aux_2_temperature;
 8001d62:	68bb      	ldr	r3, [r7, #8]
 8001d64:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001d68:	823b      	strh	r3, [r7, #16]
    dst_p[4] |= pack_left_shift_u16(aux_2_temperature, 4u, 0xf0u);
 8001d6a:	8a3b      	ldrh	r3, [r7, #16]
 8001d6c:	22f0      	movs	r2, #240	; 0xf0
 8001d6e:	2104      	movs	r1, #4
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff f944 	bl	8000ffe <pack_left_shift_u16>
 8001d76:	4603      	mov	r3, r0
 8001d78:	4619      	mov	r1, r3
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	3304      	adds	r3, #4
 8001d7e:	781a      	ldrb	r2, [r3, #0]
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	3304      	adds	r3, #4
 8001d84:	430a      	orrs	r2, r1
 8001d86:	b2d2      	uxtb	r2, r2
 8001d88:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_right_shift_u16(aux_2_temperature, 4u, 0xffu);
 8001d8a:	8a3b      	ldrh	r3, [r7, #16]
 8001d8c:	22ff      	movs	r2, #255	; 0xff
 8001d8e:	2104      	movs	r1, #4
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7ff f94b 	bl	800102c <pack_right_shift_u16>
 8001d96:	4603      	mov	r3, r0
 8001d98:	4619      	mov	r1, r3
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	3305      	adds	r3, #5
 8001d9e:	781a      	ldrb	r2, [r3, #0]
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	3305      	adds	r3, #5
 8001da4:	430a      	orrs	r2, r1
 8001da6:	b2d2      	uxtb	r2, r2
 8001da8:	701a      	strb	r2, [r3, #0]

    return (6);
 8001daa:	2306      	movs	r3, #6
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	3718      	adds	r7, #24
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}

08001db4 <can1_ams_temperatures_unpack>:

int can1_ams_temperatures_unpack(
    struct can1_ams_temperatures_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b086      	sub	sp, #24
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	60f8      	str	r0, [r7, #12]
 8001dbc:	60b9      	str	r1, [r7, #8]
 8001dbe:	607a      	str	r2, [r7, #4]
    uint16_t aux_1_temperature;
    uint16_t aux_2_temperature;
    uint16_t fuse_resistor_temperature;
    uint16_t pre_charge_resistor_temperature;

    if (size < 6u) {
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2b05      	cmp	r3, #5
 8001dc4:	d802      	bhi.n	8001dcc <can1_ams_temperatures_unpack+0x18>
        return (-EINVAL);
 8001dc6:	f06f 0315 	mvn.w	r3, #21
 8001dca:	e097      	b.n	8001efc <can1_ams_temperatures_unpack+0x148>
    }

    pre_charge_resistor_temperature = unpack_right_shift_u16(src_p[0], 0u, 0xffu);
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	22ff      	movs	r2, #255	; 0xff
 8001dd2:	2100      	movs	r1, #0
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7ff f970 	bl	80010ba <unpack_right_shift_u16>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	823b      	strh	r3, [r7, #16]
    pre_charge_resistor_temperature |= unpack_left_shift_u16(src_p[1], 8u, 0x0fu);
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	3301      	adds	r3, #1
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	220f      	movs	r2, #15
 8001de6:	2108      	movs	r1, #8
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7ff f936 	bl	800105a <unpack_left_shift_u16>
 8001dee:	4603      	mov	r3, r0
 8001df0:	461a      	mov	r2, r3
 8001df2:	8a3b      	ldrh	r3, [r7, #16]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	823b      	strh	r3, [r7, #16]

    if ((pre_charge_resistor_temperature & (1u << 11)) != 0u) {
 8001df8:	8a3b      	ldrh	r3, [r7, #16]
 8001dfa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d005      	beq.n	8001e0e <can1_ams_temperatures_unpack+0x5a>
        pre_charge_resistor_temperature |= 0xf000u;
 8001e02:	8a3b      	ldrh	r3, [r7, #16]
 8001e04:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8001e08:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8001e0c:	823b      	strh	r3, [r7, #16]
    }

    dst_p->pre_charge_resistor_temperature = (int16_t)pre_charge_resistor_temperature;
 8001e0e:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	801a      	strh	r2, [r3, #0]
    fuse_resistor_temperature = unpack_right_shift_u16(src_p[1], 4u, 0xf0u);
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	3301      	adds	r3, #1
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	22f0      	movs	r2, #240	; 0xf0
 8001e1e:	2104      	movs	r1, #4
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7ff f94a 	bl	80010ba <unpack_right_shift_u16>
 8001e26:	4603      	mov	r3, r0
 8001e28:	827b      	strh	r3, [r7, #18]
    fuse_resistor_temperature |= unpack_left_shift_u16(src_p[2], 4u, 0xffu);
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	3302      	adds	r3, #2
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	22ff      	movs	r2, #255	; 0xff
 8001e32:	2104      	movs	r1, #4
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7ff f910 	bl	800105a <unpack_left_shift_u16>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	461a      	mov	r2, r3
 8001e3e:	8a7b      	ldrh	r3, [r7, #18]
 8001e40:	4313      	orrs	r3, r2
 8001e42:	827b      	strh	r3, [r7, #18]

    if ((fuse_resistor_temperature & (1u << 11)) != 0u) {
 8001e44:	8a7b      	ldrh	r3, [r7, #18]
 8001e46:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d005      	beq.n	8001e5a <can1_ams_temperatures_unpack+0xa6>
        fuse_resistor_temperature |= 0xf000u;
 8001e4e:	8a7b      	ldrh	r3, [r7, #18]
 8001e50:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8001e54:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8001e58:	827b      	strh	r3, [r7, #18]
    }

    dst_p->fuse_resistor_temperature = (int16_t)fuse_resistor_temperature;
 8001e5a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	805a      	strh	r2, [r3, #2]
    aux_1_temperature = unpack_right_shift_u16(src_p[3], 0u, 0xffu);
 8001e62:	68bb      	ldr	r3, [r7, #8]
 8001e64:	3303      	adds	r3, #3
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	22ff      	movs	r2, #255	; 0xff
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f7ff f924 	bl	80010ba <unpack_right_shift_u16>
 8001e72:	4603      	mov	r3, r0
 8001e74:	82fb      	strh	r3, [r7, #22]
    aux_1_temperature |= unpack_left_shift_u16(src_p[4], 8u, 0x0fu);
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	3304      	adds	r3, #4
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	220f      	movs	r2, #15
 8001e7e:	2108      	movs	r1, #8
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7ff f8ea 	bl	800105a <unpack_left_shift_u16>
 8001e86:	4603      	mov	r3, r0
 8001e88:	461a      	mov	r2, r3
 8001e8a:	8afb      	ldrh	r3, [r7, #22]
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	82fb      	strh	r3, [r7, #22]

    if ((aux_1_temperature & (1u << 11)) != 0u) {
 8001e90:	8afb      	ldrh	r3, [r7, #22]
 8001e92:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d005      	beq.n	8001ea6 <can1_ams_temperatures_unpack+0xf2>
        aux_1_temperature |= 0xf000u;
 8001e9a:	8afb      	ldrh	r3, [r7, #22]
 8001e9c:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8001ea0:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8001ea4:	82fb      	strh	r3, [r7, #22]
    }

    dst_p->aux_1_temperature = (int16_t)aux_1_temperature;
 8001ea6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	809a      	strh	r2, [r3, #4]
    aux_2_temperature = unpack_right_shift_u16(src_p[4], 4u, 0xf0u);
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	3304      	adds	r3, #4
 8001eb2:	781b      	ldrb	r3, [r3, #0]
 8001eb4:	22f0      	movs	r2, #240	; 0xf0
 8001eb6:	2104      	movs	r1, #4
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7ff f8fe 	bl	80010ba <unpack_right_shift_u16>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	82bb      	strh	r3, [r7, #20]
    aux_2_temperature |= unpack_left_shift_u16(src_p[5], 4u, 0xffu);
 8001ec2:	68bb      	ldr	r3, [r7, #8]
 8001ec4:	3305      	adds	r3, #5
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	22ff      	movs	r2, #255	; 0xff
 8001eca:	2104      	movs	r1, #4
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f7ff f8c4 	bl	800105a <unpack_left_shift_u16>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	8abb      	ldrh	r3, [r7, #20]
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	82bb      	strh	r3, [r7, #20]

    if ((aux_2_temperature & (1u << 11)) != 0u) {
 8001edc:	8abb      	ldrh	r3, [r7, #20]
 8001ede:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d005      	beq.n	8001ef2 <can1_ams_temperatures_unpack+0x13e>
        aux_2_temperature |= 0xf000u;
 8001ee6:	8abb      	ldrh	r3, [r7, #20]
 8001ee8:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8001eec:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8001ef0:	82bb      	strh	r3, [r7, #20]
    }

    dst_p->aux_2_temperature = (int16_t)aux_2_temperature;
 8001ef2:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	80da      	strh	r2, [r3, #6]

    return (0);
 8001efa:	2300      	movs	r3, #0
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3718      	adds	r7, #24
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	0000      	movs	r0, r0
	...

08001f08 <can1_ams_temperatures_pre_charge_resistor_temperature_encode>:

int16_t can1_ams_temperatures_pre_charge_resistor_temperature_encode(double value)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 8001f12:	f04f 0200 	mov.w	r2, #0
 8001f16:	4b10      	ldr	r3, [pc, #64]	; (8001f58 <can1_ams_temperatures_pre_charge_resistor_temperature_encode+0x50>)
 8001f18:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001f1c:	f7fe f9a8 	bl	8000270 <__adddf3>
 8001f20:	4602      	mov	r2, r0
 8001f22:	460b      	mov	r3, r1
 8001f24:	4610      	mov	r0, r2
 8001f26:	4619      	mov	r1, r3
 8001f28:	a309      	add	r3, pc, #36	; (adr r3, 8001f50 <can1_ams_temperatures_pre_charge_resistor_temperature_encode+0x48>)
 8001f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f2e:	f7fe fc7f 	bl	8000830 <__aeabi_ddiv>
 8001f32:	4602      	mov	r2, r0
 8001f34:	460b      	mov	r3, r1
 8001f36:	4610      	mov	r0, r2
 8001f38:	4619      	mov	r1, r3
 8001f3a:	f7fe fdff 	bl	8000b3c <__aeabi_d2iz>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	b21b      	sxth	r3, r3
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3708      	adds	r7, #8
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	f3af 8000 	nop.w
 8001f50:	757928e1 	.word	0x757928e1
 8001f54:	3fa9018e 	.word	0x3fa9018e
 8001f58:	40240000 	.word	0x40240000
 8001f5c:	00000000 	.word	0x00000000

08001f60 <can1_ams_temperatures_pre_charge_resistor_temperature_decode>:

double can1_ams_temperatures_pre_charge_resistor_temperature_decode(int16_t value)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	4603      	mov	r3, r0
 8001f68:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 8001f6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7fe faca 	bl	8000508 <__aeabi_i2d>
 8001f74:	a30d      	add	r3, pc, #52	; (adr r3, 8001fac <can1_ams_temperatures_pre_charge_resistor_temperature_decode+0x4c>)
 8001f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f7a:	f7fe fb2f 	bl	80005dc <__aeabi_dmul>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	460b      	mov	r3, r1
 8001f82:	4610      	mov	r0, r2
 8001f84:	4619      	mov	r1, r3
 8001f86:	f04f 0200 	mov.w	r2, #0
 8001f8a:	4b07      	ldr	r3, [pc, #28]	; (8001fa8 <can1_ams_temperatures_pre_charge_resistor_temperature_decode+0x48>)
 8001f8c:	f7fe f96e 	bl	800026c <__aeabi_dsub>
 8001f90:	4602      	mov	r2, r0
 8001f92:	460b      	mov	r3, r1
 8001f94:	ec43 2b17 	vmov	d7, r2, r3
}
 8001f98:	eeb0 0a47 	vmov.f32	s0, s14
 8001f9c:	eef0 0a67 	vmov.f32	s1, s15
 8001fa0:	3708      	adds	r7, #8
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	40240000 	.word	0x40240000
 8001fac:	757928e1 	.word	0x757928e1
 8001fb0:	3fa9018e 	.word	0x3fa9018e
 8001fb4:	00000000 	.word	0x00000000

08001fb8 <can1_ams_temperatures_fuse_resistor_temperature_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_temperatures_fuse_resistor_temperature_encode(double value)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 8001fc2:	f04f 0200 	mov.w	r2, #0
 8001fc6:	4b10      	ldr	r3, [pc, #64]	; (8002008 <can1_ams_temperatures_fuse_resistor_temperature_encode+0x50>)
 8001fc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001fcc:	f7fe f950 	bl	8000270 <__adddf3>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	460b      	mov	r3, r1
 8001fd4:	4610      	mov	r0, r2
 8001fd6:	4619      	mov	r1, r3
 8001fd8:	a309      	add	r3, pc, #36	; (adr r3, 8002000 <can1_ams_temperatures_fuse_resistor_temperature_encode+0x48>)
 8001fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fde:	f7fe fc27 	bl	8000830 <__aeabi_ddiv>
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	460b      	mov	r3, r1
 8001fe6:	4610      	mov	r0, r2
 8001fe8:	4619      	mov	r1, r3
 8001fea:	f7fe fda7 	bl	8000b3c <__aeabi_d2iz>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	b21b      	sxth	r3, r3
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	f3af 8000 	nop.w
 8002000:	757928e1 	.word	0x757928e1
 8002004:	3fa9018e 	.word	0x3fa9018e
 8002008:	40240000 	.word	0x40240000
 800200c:	00000000 	.word	0x00000000

08002010 <can1_ams_temperatures_fuse_resistor_temperature_decode>:

double can1_ams_temperatures_fuse_resistor_temperature_decode(int16_t value)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	4603      	mov	r3, r0
 8002018:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800201a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800201e:	4618      	mov	r0, r3
 8002020:	f7fe fa72 	bl	8000508 <__aeabi_i2d>
 8002024:	a30d      	add	r3, pc, #52	; (adr r3, 800205c <can1_ams_temperatures_fuse_resistor_temperature_decode+0x4c>)
 8002026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800202a:	f7fe fad7 	bl	80005dc <__aeabi_dmul>
 800202e:	4602      	mov	r2, r0
 8002030:	460b      	mov	r3, r1
 8002032:	4610      	mov	r0, r2
 8002034:	4619      	mov	r1, r3
 8002036:	f04f 0200 	mov.w	r2, #0
 800203a:	4b07      	ldr	r3, [pc, #28]	; (8002058 <can1_ams_temperatures_fuse_resistor_temperature_decode+0x48>)
 800203c:	f7fe f916 	bl	800026c <__aeabi_dsub>
 8002040:	4602      	mov	r2, r0
 8002042:	460b      	mov	r3, r1
 8002044:	ec43 2b17 	vmov	d7, r2, r3
}
 8002048:	eeb0 0a47 	vmov.f32	s0, s14
 800204c:	eef0 0a67 	vmov.f32	s1, s15
 8002050:	3708      	adds	r7, #8
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	40240000 	.word	0x40240000
 800205c:	757928e1 	.word	0x757928e1
 8002060:	3fa9018e 	.word	0x3fa9018e
 8002064:	00000000 	.word	0x00000000

08002068 <can1_ams_temperatures_aux_1_temperature_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_temperatures_aux_1_temperature_encode(double value)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 8002072:	f04f 0200 	mov.w	r2, #0
 8002076:	4b10      	ldr	r3, [pc, #64]	; (80020b8 <can1_ams_temperatures_aux_1_temperature_encode+0x50>)
 8002078:	e9d7 0100 	ldrd	r0, r1, [r7]
 800207c:	f7fe f8f8 	bl	8000270 <__adddf3>
 8002080:	4602      	mov	r2, r0
 8002082:	460b      	mov	r3, r1
 8002084:	4610      	mov	r0, r2
 8002086:	4619      	mov	r1, r3
 8002088:	a309      	add	r3, pc, #36	; (adr r3, 80020b0 <can1_ams_temperatures_aux_1_temperature_encode+0x48>)
 800208a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800208e:	f7fe fbcf 	bl	8000830 <__aeabi_ddiv>
 8002092:	4602      	mov	r2, r0
 8002094:	460b      	mov	r3, r1
 8002096:	4610      	mov	r0, r2
 8002098:	4619      	mov	r1, r3
 800209a:	f7fe fd4f 	bl	8000b3c <__aeabi_d2iz>
 800209e:	4603      	mov	r3, r0
 80020a0:	b21b      	sxth	r3, r3
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3708      	adds	r7, #8
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	f3af 8000 	nop.w
 80020b0:	757928e1 	.word	0x757928e1
 80020b4:	3fa9018e 	.word	0x3fa9018e
 80020b8:	40240000 	.word	0x40240000
 80020bc:	00000000 	.word	0x00000000

080020c0 <can1_ams_temperatures_aux_1_temperature_decode>:

double can1_ams_temperatures_aux_1_temperature_decode(int16_t value)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	4603      	mov	r3, r0
 80020c8:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 80020ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020ce:	4618      	mov	r0, r3
 80020d0:	f7fe fa1a 	bl	8000508 <__aeabi_i2d>
 80020d4:	a30d      	add	r3, pc, #52	; (adr r3, 800210c <can1_ams_temperatures_aux_1_temperature_decode+0x4c>)
 80020d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020da:	f7fe fa7f 	bl	80005dc <__aeabi_dmul>
 80020de:	4602      	mov	r2, r0
 80020e0:	460b      	mov	r3, r1
 80020e2:	4610      	mov	r0, r2
 80020e4:	4619      	mov	r1, r3
 80020e6:	f04f 0200 	mov.w	r2, #0
 80020ea:	4b07      	ldr	r3, [pc, #28]	; (8002108 <can1_ams_temperatures_aux_1_temperature_decode+0x48>)
 80020ec:	f7fe f8be 	bl	800026c <__aeabi_dsub>
 80020f0:	4602      	mov	r2, r0
 80020f2:	460b      	mov	r3, r1
 80020f4:	ec43 2b17 	vmov	d7, r2, r3
}
 80020f8:	eeb0 0a47 	vmov.f32	s0, s14
 80020fc:	eef0 0a67 	vmov.f32	s1, s15
 8002100:	3708      	adds	r7, #8
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	40240000 	.word	0x40240000
 800210c:	757928e1 	.word	0x757928e1
 8002110:	3fa9018e 	.word	0x3fa9018e
 8002114:	00000000 	.word	0x00000000

08002118 <can1_ams_temperatures_aux_2_temperature_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_temperatures_aux_2_temperature_encode(double value)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
 800211e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 8002122:	f04f 0200 	mov.w	r2, #0
 8002126:	4b10      	ldr	r3, [pc, #64]	; (8002168 <can1_ams_temperatures_aux_2_temperature_encode+0x50>)
 8002128:	e9d7 0100 	ldrd	r0, r1, [r7]
 800212c:	f7fe f8a0 	bl	8000270 <__adddf3>
 8002130:	4602      	mov	r2, r0
 8002132:	460b      	mov	r3, r1
 8002134:	4610      	mov	r0, r2
 8002136:	4619      	mov	r1, r3
 8002138:	a309      	add	r3, pc, #36	; (adr r3, 8002160 <can1_ams_temperatures_aux_2_temperature_encode+0x48>)
 800213a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800213e:	f7fe fb77 	bl	8000830 <__aeabi_ddiv>
 8002142:	4602      	mov	r2, r0
 8002144:	460b      	mov	r3, r1
 8002146:	4610      	mov	r0, r2
 8002148:	4619      	mov	r1, r3
 800214a:	f7fe fcf7 	bl	8000b3c <__aeabi_d2iz>
 800214e:	4603      	mov	r3, r0
 8002150:	b21b      	sxth	r3, r3
}
 8002152:	4618      	mov	r0, r3
 8002154:	3708      	adds	r7, #8
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	f3af 8000 	nop.w
 8002160:	757928e1 	.word	0x757928e1
 8002164:	3fa9018e 	.word	0x3fa9018e
 8002168:	40240000 	.word	0x40240000
 800216c:	00000000 	.word	0x00000000

08002170 <can1_ams_temperatures_aux_2_temperature_decode>:

double can1_ams_temperatures_aux_2_temperature_decode(int16_t value)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	4603      	mov	r3, r0
 8002178:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800217a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800217e:	4618      	mov	r0, r3
 8002180:	f7fe f9c2 	bl	8000508 <__aeabi_i2d>
 8002184:	a30d      	add	r3, pc, #52	; (adr r3, 80021bc <can1_ams_temperatures_aux_2_temperature_decode+0x4c>)
 8002186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800218a:	f7fe fa27 	bl	80005dc <__aeabi_dmul>
 800218e:	4602      	mov	r2, r0
 8002190:	460b      	mov	r3, r1
 8002192:	4610      	mov	r0, r2
 8002194:	4619      	mov	r1, r3
 8002196:	f04f 0200 	mov.w	r2, #0
 800219a:	4b07      	ldr	r3, [pc, #28]	; (80021b8 <can1_ams_temperatures_aux_2_temperature_decode+0x48>)
 800219c:	f7fe f866 	bl	800026c <__aeabi_dsub>
 80021a0:	4602      	mov	r2, r0
 80021a2:	460b      	mov	r3, r1
 80021a4:	ec43 2b17 	vmov	d7, r2, r3
}
 80021a8:	eeb0 0a47 	vmov.f32	s0, s14
 80021ac:	eef0 0a67 	vmov.f32	s1, s15
 80021b0:	3708      	adds	r7, #8
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	40240000 	.word	0x40240000
 80021bc:	757928e1 	.word	0x757928e1
 80021c0:	3fa9018e 	.word	0x3fa9018e

080021c4 <can1_ams_cell_voltages_pack>:

int can1_ams_cell_voltages_pack(
    uint8_t *dst_p,
    const struct can1_ams_cell_voltages_t *src_p,
    size_t size)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b084      	sub	sp, #16
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	60f8      	str	r0, [r7, #12]
 80021cc:	60b9      	str	r1, [r7, #8]
 80021ce:	607a      	str	r2, [r7, #4]
    if (size < 7u) {
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2b06      	cmp	r3, #6
 80021d4:	d803      	bhi.n	80021de <can1_ams_cell_voltages_pack+0x1a>
        return (-EINVAL);
 80021d6:	f06f 0315 	mvn.w	r3, #21
 80021da:	f001 b931 	b.w	8003440 <can1_ams_cell_voltages_pack+0x127c>
    }

    memset(&dst_p[0], 0, 7);
 80021de:	2207      	movs	r2, #7
 80021e0:	2100      	movs	r1, #0
 80021e2:	68f8      	ldr	r0, [r7, #12]
 80021e4:	f02c f9e4 	bl	802e5b0 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->voltage_multiplexor, 0u, 0xffu);
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	781b      	ldrb	r3, [r3, #0]
 80021ec:	22ff      	movs	r2, #255	; 0xff
 80021ee:	2100      	movs	r1, #0
 80021f0:	4618      	mov	r0, r3
 80021f2:	f7fe feed 	bl	8000fd0 <pack_left_shift_u8>
 80021f6:	4603      	mov	r3, r0
 80021f8:	461a      	mov	r2, r3
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	4313      	orrs	r3, r2
 8002200:	b2da      	uxtb	r2, r3
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	701a      	strb	r2, [r3, #0]

    switch (src_p->voltage_multiplexor) {
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	2b17      	cmp	r3, #23
 800220c:	f201 8116 	bhi.w	800343c <can1_ams_cell_voltages_pack+0x1278>
 8002210:	a201      	add	r2, pc, #4	; (adr r2, 8002218 <can1_ams_cell_voltages_pack+0x54>)
 8002212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002216:	bf00      	nop
 8002218:	08002279 	.word	0x08002279
 800221c:	08002351 	.word	0x08002351
 8002220:	08002405 	.word	0x08002405
 8002224:	080024dd 	.word	0x080024dd
 8002228:	0800256d 	.word	0x0800256d
 800222c:	08002645 	.word	0x08002645
 8002230:	080026f9 	.word	0x080026f9
 8002234:	080027d1 	.word	0x080027d1
 8002238:	08002863 	.word	0x08002863
 800223c:	0800293d 	.word	0x0800293d
 8002240:	080029f3 	.word	0x080029f3
 8002244:	08002acd 	.word	0x08002acd
 8002248:	08002b5f 	.word	0x08002b5f
 800224c:	08002c39 	.word	0x08002c39
 8002250:	08002ced 	.word	0x08002ced
 8002254:	08002dc5 	.word	0x08002dc5
 8002258:	08002e55 	.word	0x08002e55
 800225c:	08002f2d 	.word	0x08002f2d
 8002260:	08002fe1 	.word	0x08002fe1
 8002264:	080030b9 	.word	0x080030b9
 8002268:	08003149 	.word	0x08003149
 800226c:	08003221 	.word	0x08003221
 8002270:	080032d5 	.word	0x080032d5
 8002274:	080033ad 	.word	0x080033ad

    case 0:
        dst_p[1] |= pack_left_shift_u8(src_p->v1s1, 0u, 0xffu);
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	785b      	ldrb	r3, [r3, #1]
 800227c:	22ff      	movs	r2, #255	; 0xff
 800227e:	2100      	movs	r1, #0
 8002280:	4618      	mov	r0, r3
 8002282:	f7fe fea5 	bl	8000fd0 <pack_left_shift_u8>
 8002286:	4603      	mov	r3, r0
 8002288:	4619      	mov	r1, r3
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	3301      	adds	r3, #1
 800228e:	781a      	ldrb	r2, [r3, #0]
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	3301      	adds	r3, #1
 8002294:	430a      	orrs	r2, r1
 8002296:	b2d2      	uxtb	r2, r2
 8002298:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u8(src_p->v2s1, 0u, 0xffu);
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	7e5b      	ldrb	r3, [r3, #25]
 800229e:	22ff      	movs	r2, #255	; 0xff
 80022a0:	2100      	movs	r1, #0
 80022a2:	4618      	mov	r0, r3
 80022a4:	f7fe fe94 	bl	8000fd0 <pack_left_shift_u8>
 80022a8:	4603      	mov	r3, r0
 80022aa:	4619      	mov	r1, r3
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	3302      	adds	r3, #2
 80022b0:	781a      	ldrb	r2, [r3, #0]
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	3302      	adds	r3, #2
 80022b6:	430a      	orrs	r2, r1
 80022b8:	b2d2      	uxtb	r2, r2
 80022ba:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_left_shift_u8(src_p->v3s1, 0u, 0xffu);
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80022c2:	22ff      	movs	r2, #255	; 0xff
 80022c4:	2100      	movs	r1, #0
 80022c6:	4618      	mov	r0, r3
 80022c8:	f7fe fe82 	bl	8000fd0 <pack_left_shift_u8>
 80022cc:	4603      	mov	r3, r0
 80022ce:	4619      	mov	r1, r3
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	3303      	adds	r3, #3
 80022d4:	781a      	ldrb	r2, [r3, #0]
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	3303      	adds	r3, #3
 80022da:	430a      	orrs	r2, r1
 80022dc:	b2d2      	uxtb	r2, r2
 80022de:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_left_shift_u8(src_p->v4s1, 0u, 0xffu);
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80022e6:	22ff      	movs	r2, #255	; 0xff
 80022e8:	2100      	movs	r1, #0
 80022ea:	4618      	mov	r0, r3
 80022ec:	f7fe fe70 	bl	8000fd0 <pack_left_shift_u8>
 80022f0:	4603      	mov	r3, r0
 80022f2:	4619      	mov	r1, r3
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	3304      	adds	r3, #4
 80022f8:	781a      	ldrb	r2, [r3, #0]
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	3304      	adds	r3, #4
 80022fe:	430a      	orrs	r2, r1
 8002300:	b2d2      	uxtb	r2, r2
 8002302:	701a      	strb	r2, [r3, #0]
        dst_p[5] |= pack_left_shift_u8(src_p->v5s1, 0u, 0xffu);
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800230a:	22ff      	movs	r2, #255	; 0xff
 800230c:	2100      	movs	r1, #0
 800230e:	4618      	mov	r0, r3
 8002310:	f7fe fe5e 	bl	8000fd0 <pack_left_shift_u8>
 8002314:	4603      	mov	r3, r0
 8002316:	4619      	mov	r1, r3
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	3305      	adds	r3, #5
 800231c:	781a      	ldrb	r2, [r3, #0]
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	3305      	adds	r3, #5
 8002322:	430a      	orrs	r2, r1
 8002324:	b2d2      	uxtb	r2, r2
 8002326:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_left_shift_u8(src_p->v6s1, 0u, 0xffu);
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 800232e:	22ff      	movs	r2, #255	; 0xff
 8002330:	2100      	movs	r1, #0
 8002332:	4618      	mov	r0, r3
 8002334:	f7fe fe4c 	bl	8000fd0 <pack_left_shift_u8>
 8002338:	4603      	mov	r3, r0
 800233a:	4619      	mov	r1, r3
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	3306      	adds	r3, #6
 8002340:	781a      	ldrb	r2, [r3, #0]
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	3306      	adds	r3, #6
 8002346:	430a      	orrs	r2, r1
 8002348:	b2d2      	uxtb	r2, r2
 800234a:	701a      	strb	r2, [r3, #0]
        break;
 800234c:	f001 b877 	b.w	800343e <can1_ams_cell_voltages_pack+0x127a>

    case 1:
        dst_p[1] |= pack_left_shift_u8(src_p->v7s1, 0u, 0xffu);
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	789b      	ldrb	r3, [r3, #2]
 8002354:	22ff      	movs	r2, #255	; 0xff
 8002356:	2100      	movs	r1, #0
 8002358:	4618      	mov	r0, r3
 800235a:	f7fe fe39 	bl	8000fd0 <pack_left_shift_u8>
 800235e:	4603      	mov	r3, r0
 8002360:	4619      	mov	r1, r3
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	3301      	adds	r3, #1
 8002366:	781a      	ldrb	r2, [r3, #0]
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	3301      	adds	r3, #1
 800236c:	430a      	orrs	r2, r1
 800236e:	b2d2      	uxtb	r2, r2
 8002370:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u8(src_p->v8s1, 0u, 0xffu);
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	7e9b      	ldrb	r3, [r3, #26]
 8002376:	22ff      	movs	r2, #255	; 0xff
 8002378:	2100      	movs	r1, #0
 800237a:	4618      	mov	r0, r3
 800237c:	f7fe fe28 	bl	8000fd0 <pack_left_shift_u8>
 8002380:	4603      	mov	r3, r0
 8002382:	4619      	mov	r1, r3
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	3302      	adds	r3, #2
 8002388:	781a      	ldrb	r2, [r3, #0]
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	3302      	adds	r3, #2
 800238e:	430a      	orrs	r2, r1
 8002390:	b2d2      	uxtb	r2, r2
 8002392:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_left_shift_u8(src_p->v9s1, 0u, 0xffu);
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800239a:	22ff      	movs	r2, #255	; 0xff
 800239c:	2100      	movs	r1, #0
 800239e:	4618      	mov	r0, r3
 80023a0:	f7fe fe16 	bl	8000fd0 <pack_left_shift_u8>
 80023a4:	4603      	mov	r3, r0
 80023a6:	4619      	mov	r1, r3
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	3303      	adds	r3, #3
 80023ac:	781a      	ldrb	r2, [r3, #0]
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	3303      	adds	r3, #3
 80023b2:	430a      	orrs	r2, r1
 80023b4:	b2d2      	uxtb	r2, r2
 80023b6:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_left_shift_u8(src_p->v10s1, 0u, 0xffu);
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 80023be:	22ff      	movs	r2, #255	; 0xff
 80023c0:	2100      	movs	r1, #0
 80023c2:	4618      	mov	r0, r3
 80023c4:	f7fe fe04 	bl	8000fd0 <pack_left_shift_u8>
 80023c8:	4603      	mov	r3, r0
 80023ca:	4619      	mov	r1, r3
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	3304      	adds	r3, #4
 80023d0:	781a      	ldrb	r2, [r3, #0]
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	3304      	adds	r3, #4
 80023d6:	430a      	orrs	r2, r1
 80023d8:	b2d2      	uxtb	r2, r2
 80023da:	701a      	strb	r2, [r3, #0]
        dst_p[5] |= pack_left_shift_u8(src_p->v11s1, 0u, 0xffu);
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 80023e2:	22ff      	movs	r2, #255	; 0xff
 80023e4:	2100      	movs	r1, #0
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7fe fdf2 	bl	8000fd0 <pack_left_shift_u8>
 80023ec:	4603      	mov	r3, r0
 80023ee:	4619      	mov	r1, r3
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	3305      	adds	r3, #5
 80023f4:	781a      	ldrb	r2, [r3, #0]
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	3305      	adds	r3, #5
 80023fa:	430a      	orrs	r2, r1
 80023fc:	b2d2      	uxtb	r2, r2
 80023fe:	701a      	strb	r2, [r3, #0]
        break;
 8002400:	f001 b81d 	b.w	800343e <can1_ams_cell_voltages_pack+0x127a>

    case 2:
        dst_p[1] |= pack_left_shift_u8(src_p->v1s2, 0u, 0xffu);
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	78db      	ldrb	r3, [r3, #3]
 8002408:	22ff      	movs	r2, #255	; 0xff
 800240a:	2100      	movs	r1, #0
 800240c:	4618      	mov	r0, r3
 800240e:	f7fe fddf 	bl	8000fd0 <pack_left_shift_u8>
 8002412:	4603      	mov	r3, r0
 8002414:	4619      	mov	r1, r3
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	3301      	adds	r3, #1
 800241a:	781a      	ldrb	r2, [r3, #0]
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	3301      	adds	r3, #1
 8002420:	430a      	orrs	r2, r1
 8002422:	b2d2      	uxtb	r2, r2
 8002424:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u8(src_p->v2s2, 0u, 0xffu);
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	7edb      	ldrb	r3, [r3, #27]
 800242a:	22ff      	movs	r2, #255	; 0xff
 800242c:	2100      	movs	r1, #0
 800242e:	4618      	mov	r0, r3
 8002430:	f7fe fdce 	bl	8000fd0 <pack_left_shift_u8>
 8002434:	4603      	mov	r3, r0
 8002436:	4619      	mov	r1, r3
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	3302      	adds	r3, #2
 800243c:	781a      	ldrb	r2, [r3, #0]
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	3302      	adds	r3, #2
 8002442:	430a      	orrs	r2, r1
 8002444:	b2d2      	uxtb	r2, r2
 8002446:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_left_shift_u8(src_p->v3s2, 0u, 0xffu);
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800244e:	22ff      	movs	r2, #255	; 0xff
 8002450:	2100      	movs	r1, #0
 8002452:	4618      	mov	r0, r3
 8002454:	f7fe fdbc 	bl	8000fd0 <pack_left_shift_u8>
 8002458:	4603      	mov	r3, r0
 800245a:	4619      	mov	r1, r3
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	3303      	adds	r3, #3
 8002460:	781a      	ldrb	r2, [r3, #0]
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	3303      	adds	r3, #3
 8002466:	430a      	orrs	r2, r1
 8002468:	b2d2      	uxtb	r2, r2
 800246a:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_left_shift_u8(src_p->v4s2, 0u, 0xffu);
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 8002472:	22ff      	movs	r2, #255	; 0xff
 8002474:	2100      	movs	r1, #0
 8002476:	4618      	mov	r0, r3
 8002478:	f7fe fdaa 	bl	8000fd0 <pack_left_shift_u8>
 800247c:	4603      	mov	r3, r0
 800247e:	4619      	mov	r1, r3
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	3304      	adds	r3, #4
 8002484:	781a      	ldrb	r2, [r3, #0]
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	3304      	adds	r3, #4
 800248a:	430a      	orrs	r2, r1
 800248c:	b2d2      	uxtb	r2, r2
 800248e:	701a      	strb	r2, [r3, #0]
        dst_p[5] |= pack_left_shift_u8(src_p->v5s2, 0u, 0xffu);
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	f893 3063 	ldrb.w	r3, [r3, #99]	; 0x63
 8002496:	22ff      	movs	r2, #255	; 0xff
 8002498:	2100      	movs	r1, #0
 800249a:	4618      	mov	r0, r3
 800249c:	f7fe fd98 	bl	8000fd0 <pack_left_shift_u8>
 80024a0:	4603      	mov	r3, r0
 80024a2:	4619      	mov	r1, r3
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	3305      	adds	r3, #5
 80024a8:	781a      	ldrb	r2, [r3, #0]
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	3305      	adds	r3, #5
 80024ae:	430a      	orrs	r2, r1
 80024b0:	b2d2      	uxtb	r2, r2
 80024b2:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_left_shift_u8(src_p->v6s2, 0u, 0xffu);
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80024ba:	22ff      	movs	r2, #255	; 0xff
 80024bc:	2100      	movs	r1, #0
 80024be:	4618      	mov	r0, r3
 80024c0:	f7fe fd86 	bl	8000fd0 <pack_left_shift_u8>
 80024c4:	4603      	mov	r3, r0
 80024c6:	4619      	mov	r1, r3
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	3306      	adds	r3, #6
 80024cc:	781a      	ldrb	r2, [r3, #0]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	3306      	adds	r3, #6
 80024d2:	430a      	orrs	r2, r1
 80024d4:	b2d2      	uxtb	r2, r2
 80024d6:	701a      	strb	r2, [r3, #0]
        break;
 80024d8:	f000 bfb1 	b.w	800343e <can1_ams_cell_voltages_pack+0x127a>

    case 3:
        dst_p[1] |= pack_left_shift_u8(src_p->v7s2, 0u, 0xffu);
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	791b      	ldrb	r3, [r3, #4]
 80024e0:	22ff      	movs	r2, #255	; 0xff
 80024e2:	2100      	movs	r1, #0
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7fe fd73 	bl	8000fd0 <pack_left_shift_u8>
 80024ea:	4603      	mov	r3, r0
 80024ec:	4619      	mov	r1, r3
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	3301      	adds	r3, #1
 80024f2:	781a      	ldrb	r2, [r3, #0]
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	3301      	adds	r3, #1
 80024f8:	430a      	orrs	r2, r1
 80024fa:	b2d2      	uxtb	r2, r2
 80024fc:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u8(src_p->v8s2, 0u, 0xffu);
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	7f1b      	ldrb	r3, [r3, #28]
 8002502:	22ff      	movs	r2, #255	; 0xff
 8002504:	2100      	movs	r1, #0
 8002506:	4618      	mov	r0, r3
 8002508:	f7fe fd62 	bl	8000fd0 <pack_left_shift_u8>
 800250c:	4603      	mov	r3, r0
 800250e:	4619      	mov	r1, r3
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	3302      	adds	r3, #2
 8002514:	781a      	ldrb	r2, [r3, #0]
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	3302      	adds	r3, #2
 800251a:	430a      	orrs	r2, r1
 800251c:	b2d2      	uxtb	r2, r2
 800251e:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_left_shift_u8(src_p->v9s2, 0u, 0xffu);
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002526:	22ff      	movs	r2, #255	; 0xff
 8002528:	2100      	movs	r1, #0
 800252a:	4618      	mov	r0, r3
 800252c:	f7fe fd50 	bl	8000fd0 <pack_left_shift_u8>
 8002530:	4603      	mov	r3, r0
 8002532:	4619      	mov	r1, r3
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	3303      	adds	r3, #3
 8002538:	781a      	ldrb	r2, [r3, #0]
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	3303      	adds	r3, #3
 800253e:	430a      	orrs	r2, r1
 8002540:	b2d2      	uxtb	r2, r2
 8002542:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_left_shift_u8(src_p->v10s2, 0u, 0xffu);
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800254a:	22ff      	movs	r2, #255	; 0xff
 800254c:	2100      	movs	r1, #0
 800254e:	4618      	mov	r0, r3
 8002550:	f7fe fd3e 	bl	8000fd0 <pack_left_shift_u8>
 8002554:	4603      	mov	r3, r0
 8002556:	4619      	mov	r1, r3
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	3304      	adds	r3, #4
 800255c:	781a      	ldrb	r2, [r3, #0]
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	3304      	adds	r3, #4
 8002562:	430a      	orrs	r2, r1
 8002564:	b2d2      	uxtb	r2, r2
 8002566:	701a      	strb	r2, [r3, #0]
        break;
 8002568:	f000 bf69 	b.w	800343e <can1_ams_cell_voltages_pack+0x127a>

    case 4:
        dst_p[1] |= pack_left_shift_u8(src_p->v1s3, 0u, 0xffu);
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	795b      	ldrb	r3, [r3, #5]
 8002570:	22ff      	movs	r2, #255	; 0xff
 8002572:	2100      	movs	r1, #0
 8002574:	4618      	mov	r0, r3
 8002576:	f7fe fd2b 	bl	8000fd0 <pack_left_shift_u8>
 800257a:	4603      	mov	r3, r0
 800257c:	4619      	mov	r1, r3
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	3301      	adds	r3, #1
 8002582:	781a      	ldrb	r2, [r3, #0]
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	3301      	adds	r3, #1
 8002588:	430a      	orrs	r2, r1
 800258a:	b2d2      	uxtb	r2, r2
 800258c:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u8(src_p->v2s3, 0u, 0xffu);
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	7f5b      	ldrb	r3, [r3, #29]
 8002592:	22ff      	movs	r2, #255	; 0xff
 8002594:	2100      	movs	r1, #0
 8002596:	4618      	mov	r0, r3
 8002598:	f7fe fd1a 	bl	8000fd0 <pack_left_shift_u8>
 800259c:	4603      	mov	r3, r0
 800259e:	4619      	mov	r1, r3
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	3302      	adds	r3, #2
 80025a4:	781a      	ldrb	r2, [r3, #0]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	3302      	adds	r3, #2
 80025aa:	430a      	orrs	r2, r1
 80025ac:	b2d2      	uxtb	r2, r2
 80025ae:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_left_shift_u8(src_p->v3s3, 0u, 0xffu);
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80025b6:	22ff      	movs	r2, #255	; 0xff
 80025b8:	2100      	movs	r1, #0
 80025ba:	4618      	mov	r0, r3
 80025bc:	f7fe fd08 	bl	8000fd0 <pack_left_shift_u8>
 80025c0:	4603      	mov	r3, r0
 80025c2:	4619      	mov	r1, r3
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	3303      	adds	r3, #3
 80025c8:	781a      	ldrb	r2, [r3, #0]
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	3303      	adds	r3, #3
 80025ce:	430a      	orrs	r2, r1
 80025d0:	b2d2      	uxtb	r2, r2
 80025d2:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_left_shift_u8(src_p->v4s3, 0u, 0xffu);
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80025da:	22ff      	movs	r2, #255	; 0xff
 80025dc:	2100      	movs	r1, #0
 80025de:	4618      	mov	r0, r3
 80025e0:	f7fe fcf6 	bl	8000fd0 <pack_left_shift_u8>
 80025e4:	4603      	mov	r3, r0
 80025e6:	4619      	mov	r1, r3
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	3304      	adds	r3, #4
 80025ec:	781a      	ldrb	r2, [r3, #0]
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	3304      	adds	r3, #4
 80025f2:	430a      	orrs	r2, r1
 80025f4:	b2d2      	uxtb	r2, r2
 80025f6:	701a      	strb	r2, [r3, #0]
        dst_p[5] |= pack_left_shift_u8(src_p->v5s3, 0u, 0xffu);
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80025fe:	22ff      	movs	r2, #255	; 0xff
 8002600:	2100      	movs	r1, #0
 8002602:	4618      	mov	r0, r3
 8002604:	f7fe fce4 	bl	8000fd0 <pack_left_shift_u8>
 8002608:	4603      	mov	r3, r0
 800260a:	4619      	mov	r1, r3
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	3305      	adds	r3, #5
 8002610:	781a      	ldrb	r2, [r3, #0]
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	3305      	adds	r3, #5
 8002616:	430a      	orrs	r2, r1
 8002618:	b2d2      	uxtb	r2, r2
 800261a:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_left_shift_u8(src_p->v6s3, 0u, 0xffu);
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8002622:	22ff      	movs	r2, #255	; 0xff
 8002624:	2100      	movs	r1, #0
 8002626:	4618      	mov	r0, r3
 8002628:	f7fe fcd2 	bl	8000fd0 <pack_left_shift_u8>
 800262c:	4603      	mov	r3, r0
 800262e:	4619      	mov	r1, r3
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	3306      	adds	r3, #6
 8002634:	781a      	ldrb	r2, [r3, #0]
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	3306      	adds	r3, #6
 800263a:	430a      	orrs	r2, r1
 800263c:	b2d2      	uxtb	r2, r2
 800263e:	701a      	strb	r2, [r3, #0]
        break;
 8002640:	f000 befd 	b.w	800343e <can1_ams_cell_voltages_pack+0x127a>

    case 5:
        dst_p[1] |= pack_left_shift_u8(src_p->v7s3, 0u, 0xffu);
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	799b      	ldrb	r3, [r3, #6]
 8002648:	22ff      	movs	r2, #255	; 0xff
 800264a:	2100      	movs	r1, #0
 800264c:	4618      	mov	r0, r3
 800264e:	f7fe fcbf 	bl	8000fd0 <pack_left_shift_u8>
 8002652:	4603      	mov	r3, r0
 8002654:	4619      	mov	r1, r3
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	3301      	adds	r3, #1
 800265a:	781a      	ldrb	r2, [r3, #0]
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	3301      	adds	r3, #1
 8002660:	430a      	orrs	r2, r1
 8002662:	b2d2      	uxtb	r2, r2
 8002664:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u8(src_p->v8s3, 0u, 0xffu);
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	7f9b      	ldrb	r3, [r3, #30]
 800266a:	22ff      	movs	r2, #255	; 0xff
 800266c:	2100      	movs	r1, #0
 800266e:	4618      	mov	r0, r3
 8002670:	f7fe fcae 	bl	8000fd0 <pack_left_shift_u8>
 8002674:	4603      	mov	r3, r0
 8002676:	4619      	mov	r1, r3
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	3302      	adds	r3, #2
 800267c:	781a      	ldrb	r2, [r3, #0]
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	3302      	adds	r3, #2
 8002682:	430a      	orrs	r2, r1
 8002684:	b2d2      	uxtb	r2, r2
 8002686:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_left_shift_u8(src_p->v9s3, 0u, 0xffu);
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800268e:	22ff      	movs	r2, #255	; 0xff
 8002690:	2100      	movs	r1, #0
 8002692:	4618      	mov	r0, r3
 8002694:	f7fe fc9c 	bl	8000fd0 <pack_left_shift_u8>
 8002698:	4603      	mov	r3, r0
 800269a:	4619      	mov	r1, r3
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	3303      	adds	r3, #3
 80026a0:	781a      	ldrb	r2, [r3, #0]
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	3303      	adds	r3, #3
 80026a6:	430a      	orrs	r2, r1
 80026a8:	b2d2      	uxtb	r2, r2
 80026aa:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_left_shift_u8(src_p->v10s3, 0u, 0xffu);
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 80026b2:	22ff      	movs	r2, #255	; 0xff
 80026b4:	2100      	movs	r1, #0
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7fe fc8a 	bl	8000fd0 <pack_left_shift_u8>
 80026bc:	4603      	mov	r3, r0
 80026be:	4619      	mov	r1, r3
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	3304      	adds	r3, #4
 80026c4:	781a      	ldrb	r2, [r3, #0]
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	3304      	adds	r3, #4
 80026ca:	430a      	orrs	r2, r1
 80026cc:	b2d2      	uxtb	r2, r2
 80026ce:	701a      	strb	r2, [r3, #0]
        dst_p[5] |= pack_left_shift_u8(src_p->v11s3, 0u, 0xffu);
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	f893 3065 	ldrb.w	r3, [r3, #101]	; 0x65
 80026d6:	22ff      	movs	r2, #255	; 0xff
 80026d8:	2100      	movs	r1, #0
 80026da:	4618      	mov	r0, r3
 80026dc:	f7fe fc78 	bl	8000fd0 <pack_left_shift_u8>
 80026e0:	4603      	mov	r3, r0
 80026e2:	4619      	mov	r1, r3
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	3305      	adds	r3, #5
 80026e8:	781a      	ldrb	r2, [r3, #0]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	3305      	adds	r3, #5
 80026ee:	430a      	orrs	r2, r1
 80026f0:	b2d2      	uxtb	r2, r2
 80026f2:	701a      	strb	r2, [r3, #0]
        break;
 80026f4:	f000 bea3 	b.w	800343e <can1_ams_cell_voltages_pack+0x127a>

    case 6:
        dst_p[1] |= pack_left_shift_u8(src_p->v1s4, 0u, 0xffu);
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	79db      	ldrb	r3, [r3, #7]
 80026fc:	22ff      	movs	r2, #255	; 0xff
 80026fe:	2100      	movs	r1, #0
 8002700:	4618      	mov	r0, r3
 8002702:	f7fe fc65 	bl	8000fd0 <pack_left_shift_u8>
 8002706:	4603      	mov	r3, r0
 8002708:	4619      	mov	r1, r3
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	3301      	adds	r3, #1
 800270e:	781a      	ldrb	r2, [r3, #0]
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	3301      	adds	r3, #1
 8002714:	430a      	orrs	r2, r1
 8002716:	b2d2      	uxtb	r2, r2
 8002718:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u8(src_p->v2s4, 0u, 0xffu);
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	7fdb      	ldrb	r3, [r3, #31]
 800271e:	22ff      	movs	r2, #255	; 0xff
 8002720:	2100      	movs	r1, #0
 8002722:	4618      	mov	r0, r3
 8002724:	f7fe fc54 	bl	8000fd0 <pack_left_shift_u8>
 8002728:	4603      	mov	r3, r0
 800272a:	4619      	mov	r1, r3
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	3302      	adds	r3, #2
 8002730:	781a      	ldrb	r2, [r3, #0]
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	3302      	adds	r3, #2
 8002736:	430a      	orrs	r2, r1
 8002738:	b2d2      	uxtb	r2, r2
 800273a:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_left_shift_u8(src_p->v3s4, 0u, 0xffu);
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8002742:	22ff      	movs	r2, #255	; 0xff
 8002744:	2100      	movs	r1, #0
 8002746:	4618      	mov	r0, r3
 8002748:	f7fe fc42 	bl	8000fd0 <pack_left_shift_u8>
 800274c:	4603      	mov	r3, r0
 800274e:	4619      	mov	r1, r3
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	3303      	adds	r3, #3
 8002754:	781a      	ldrb	r2, [r3, #0]
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	3303      	adds	r3, #3
 800275a:	430a      	orrs	r2, r1
 800275c:	b2d2      	uxtb	r2, r2
 800275e:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_left_shift_u8(src_p->v4s4, 0u, 0xffu);
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	f893 304f 	ldrb.w	r3, [r3, #79]	; 0x4f
 8002766:	22ff      	movs	r2, #255	; 0xff
 8002768:	2100      	movs	r1, #0
 800276a:	4618      	mov	r0, r3
 800276c:	f7fe fc30 	bl	8000fd0 <pack_left_shift_u8>
 8002770:	4603      	mov	r3, r0
 8002772:	4619      	mov	r1, r3
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	3304      	adds	r3, #4
 8002778:	781a      	ldrb	r2, [r3, #0]
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	3304      	adds	r3, #4
 800277e:	430a      	orrs	r2, r1
 8002780:	b2d2      	uxtb	r2, r2
 8002782:	701a      	strb	r2, [r3, #0]
        dst_p[5] |= pack_left_shift_u8(src_p->v5s4, 0u, 0xffu);
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 800278a:	22ff      	movs	r2, #255	; 0xff
 800278c:	2100      	movs	r1, #0
 800278e:	4618      	mov	r0, r3
 8002790:	f7fe fc1e 	bl	8000fd0 <pack_left_shift_u8>
 8002794:	4603      	mov	r3, r0
 8002796:	4619      	mov	r1, r3
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	3305      	adds	r3, #5
 800279c:	781a      	ldrb	r2, [r3, #0]
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	3305      	adds	r3, #5
 80027a2:	430a      	orrs	r2, r1
 80027a4:	b2d2      	uxtb	r2, r2
 80027a6:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_left_shift_u8(src_p->v6s4, 0u, 0xffu);
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 80027ae:	22ff      	movs	r2, #255	; 0xff
 80027b0:	2100      	movs	r1, #0
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7fe fc0c 	bl	8000fd0 <pack_left_shift_u8>
 80027b8:	4603      	mov	r3, r0
 80027ba:	4619      	mov	r1, r3
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	3306      	adds	r3, #6
 80027c0:	781a      	ldrb	r2, [r3, #0]
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	3306      	adds	r3, #6
 80027c6:	430a      	orrs	r2, r1
 80027c8:	b2d2      	uxtb	r2, r2
 80027ca:	701a      	strb	r2, [r3, #0]
        break;
 80027cc:	f000 be37 	b.w	800343e <can1_ams_cell_voltages_pack+0x127a>

    case 7:
        dst_p[1] |= pack_left_shift_u8(src_p->v7s4, 0u, 0xffu);
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	7a1b      	ldrb	r3, [r3, #8]
 80027d4:	22ff      	movs	r2, #255	; 0xff
 80027d6:	2100      	movs	r1, #0
 80027d8:	4618      	mov	r0, r3
 80027da:	f7fe fbf9 	bl	8000fd0 <pack_left_shift_u8>
 80027de:	4603      	mov	r3, r0
 80027e0:	4619      	mov	r1, r3
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	3301      	adds	r3, #1
 80027e6:	781a      	ldrb	r2, [r3, #0]
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	3301      	adds	r3, #1
 80027ec:	430a      	orrs	r2, r1
 80027ee:	b2d2      	uxtb	r2, r2
 80027f0:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u8(src_p->v8s4, 0u, 0xffu);
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027f8:	22ff      	movs	r2, #255	; 0xff
 80027fa:	2100      	movs	r1, #0
 80027fc:	4618      	mov	r0, r3
 80027fe:	f7fe fbe7 	bl	8000fd0 <pack_left_shift_u8>
 8002802:	4603      	mov	r3, r0
 8002804:	4619      	mov	r1, r3
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	3302      	adds	r3, #2
 800280a:	781a      	ldrb	r2, [r3, #0]
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	3302      	adds	r3, #2
 8002810:	430a      	orrs	r2, r1
 8002812:	b2d2      	uxtb	r2, r2
 8002814:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_left_shift_u8(src_p->v9s4, 0u, 0xffu);
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800281c:	22ff      	movs	r2, #255	; 0xff
 800281e:	2100      	movs	r1, #0
 8002820:	4618      	mov	r0, r3
 8002822:	f7fe fbd5 	bl	8000fd0 <pack_left_shift_u8>
 8002826:	4603      	mov	r3, r0
 8002828:	4619      	mov	r1, r3
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	3303      	adds	r3, #3
 800282e:	781a      	ldrb	r2, [r3, #0]
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	3303      	adds	r3, #3
 8002834:	430a      	orrs	r2, r1
 8002836:	b2d2      	uxtb	r2, r2
 8002838:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_left_shift_u8(src_p->v10s4, 0u, 0xffu);
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002840:	22ff      	movs	r2, #255	; 0xff
 8002842:	2100      	movs	r1, #0
 8002844:	4618      	mov	r0, r3
 8002846:	f7fe fbc3 	bl	8000fd0 <pack_left_shift_u8>
 800284a:	4603      	mov	r3, r0
 800284c:	4619      	mov	r1, r3
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	3304      	adds	r3, #4
 8002852:	781a      	ldrb	r2, [r3, #0]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	3304      	adds	r3, #4
 8002858:	430a      	orrs	r2, r1
 800285a:	b2d2      	uxtb	r2, r2
 800285c:	701a      	strb	r2, [r3, #0]
        break;
 800285e:	f000 bdee 	b.w	800343e <can1_ams_cell_voltages_pack+0x127a>

    case 8:
        dst_p[1] |= pack_left_shift_u8(src_p->v1s5, 0u, 0xffu);
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	7a5b      	ldrb	r3, [r3, #9]
 8002866:	22ff      	movs	r2, #255	; 0xff
 8002868:	2100      	movs	r1, #0
 800286a:	4618      	mov	r0, r3
 800286c:	f7fe fbb0 	bl	8000fd0 <pack_left_shift_u8>
 8002870:	4603      	mov	r3, r0
 8002872:	4619      	mov	r1, r3
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	3301      	adds	r3, #1
 8002878:	781a      	ldrb	r2, [r3, #0]
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	3301      	adds	r3, #1
 800287e:	430a      	orrs	r2, r1
 8002880:	b2d2      	uxtb	r2, r2
 8002882:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u8(src_p->v2s5, 0u, 0xffu);
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800288a:	22ff      	movs	r2, #255	; 0xff
 800288c:	2100      	movs	r1, #0
 800288e:	4618      	mov	r0, r3
 8002890:	f7fe fb9e 	bl	8000fd0 <pack_left_shift_u8>
 8002894:	4603      	mov	r3, r0
 8002896:	4619      	mov	r1, r3
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	3302      	adds	r3, #2
 800289c:	781a      	ldrb	r2, [r3, #0]
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	3302      	adds	r3, #2
 80028a2:	430a      	orrs	r2, r1
 80028a4:	b2d2      	uxtb	r2, r2
 80028a6:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_left_shift_u8(src_p->v3s5, 0u, 0xffu);
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80028ae:	22ff      	movs	r2, #255	; 0xff
 80028b0:	2100      	movs	r1, #0
 80028b2:	4618      	mov	r0, r3
 80028b4:	f7fe fb8c 	bl	8000fd0 <pack_left_shift_u8>
 80028b8:	4603      	mov	r3, r0
 80028ba:	4619      	mov	r1, r3
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	3303      	adds	r3, #3
 80028c0:	781a      	ldrb	r2, [r3, #0]
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	3303      	adds	r3, #3
 80028c6:	430a      	orrs	r2, r1
 80028c8:	b2d2      	uxtb	r2, r2
 80028ca:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_left_shift_u8(src_p->v4s5, 0u, 0xffu);
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80028d2:	22ff      	movs	r2, #255	; 0xff
 80028d4:	2100      	movs	r1, #0
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7fe fb7a 	bl	8000fd0 <pack_left_shift_u8>
 80028dc:	4603      	mov	r3, r0
 80028de:	4619      	mov	r1, r3
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	3304      	adds	r3, #4
 80028e4:	781a      	ldrb	r2, [r3, #0]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	3304      	adds	r3, #4
 80028ea:	430a      	orrs	r2, r1
 80028ec:	b2d2      	uxtb	r2, r2
 80028ee:	701a      	strb	r2, [r3, #0]
        dst_p[5] |= pack_left_shift_u8(src_p->v5s5, 0u, 0xffu);
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 80028f6:	22ff      	movs	r2, #255	; 0xff
 80028f8:	2100      	movs	r1, #0
 80028fa:	4618      	mov	r0, r3
 80028fc:	f7fe fb68 	bl	8000fd0 <pack_left_shift_u8>
 8002900:	4603      	mov	r3, r0
 8002902:	4619      	mov	r1, r3
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	3305      	adds	r3, #5
 8002908:	781a      	ldrb	r2, [r3, #0]
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	3305      	adds	r3, #5
 800290e:	430a      	orrs	r2, r1
 8002910:	b2d2      	uxtb	r2, r2
 8002912:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_left_shift_u8(src_p->v6s5, 0u, 0xffu);
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	f893 3077 	ldrb.w	r3, [r3, #119]	; 0x77
 800291a:	22ff      	movs	r2, #255	; 0xff
 800291c:	2100      	movs	r1, #0
 800291e:	4618      	mov	r0, r3
 8002920:	f7fe fb56 	bl	8000fd0 <pack_left_shift_u8>
 8002924:	4603      	mov	r3, r0
 8002926:	4619      	mov	r1, r3
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	3306      	adds	r3, #6
 800292c:	781a      	ldrb	r2, [r3, #0]
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	3306      	adds	r3, #6
 8002932:	430a      	orrs	r2, r1
 8002934:	b2d2      	uxtb	r2, r2
 8002936:	701a      	strb	r2, [r3, #0]
        break;
 8002938:	f000 bd81 	b.w	800343e <can1_ams_cell_voltages_pack+0x127a>

    case 9:
        dst_p[1] |= pack_left_shift_u8(src_p->v7s5, 0u, 0xffu);
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	7a9b      	ldrb	r3, [r3, #10]
 8002940:	22ff      	movs	r2, #255	; 0xff
 8002942:	2100      	movs	r1, #0
 8002944:	4618      	mov	r0, r3
 8002946:	f7fe fb43 	bl	8000fd0 <pack_left_shift_u8>
 800294a:	4603      	mov	r3, r0
 800294c:	4619      	mov	r1, r3
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	3301      	adds	r3, #1
 8002952:	781a      	ldrb	r2, [r3, #0]
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	3301      	adds	r3, #1
 8002958:	430a      	orrs	r2, r1
 800295a:	b2d2      	uxtb	r2, r2
 800295c:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u8(src_p->v8s5, 0u, 0xffu);
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8002964:	22ff      	movs	r2, #255	; 0xff
 8002966:	2100      	movs	r1, #0
 8002968:	4618      	mov	r0, r3
 800296a:	f7fe fb31 	bl	8000fd0 <pack_left_shift_u8>
 800296e:	4603      	mov	r3, r0
 8002970:	4619      	mov	r1, r3
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	3302      	adds	r3, #2
 8002976:	781a      	ldrb	r2, [r3, #0]
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	3302      	adds	r3, #2
 800297c:	430a      	orrs	r2, r1
 800297e:	b2d2      	uxtb	r2, r2
 8002980:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_left_shift_u8(src_p->v9s5, 0u, 0xffu);
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002988:	22ff      	movs	r2, #255	; 0xff
 800298a:	2100      	movs	r1, #0
 800298c:	4618      	mov	r0, r3
 800298e:	f7fe fb1f 	bl	8000fd0 <pack_left_shift_u8>
 8002992:	4603      	mov	r3, r0
 8002994:	4619      	mov	r1, r3
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	3303      	adds	r3, #3
 800299a:	781a      	ldrb	r2, [r3, #0]
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	3303      	adds	r3, #3
 80029a0:	430a      	orrs	r2, r1
 80029a2:	b2d2      	uxtb	r2, r2
 80029a4:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_left_shift_u8(src_p->v10s5, 0u, 0xffu);
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80029ac:	22ff      	movs	r2, #255	; 0xff
 80029ae:	2100      	movs	r1, #0
 80029b0:	4618      	mov	r0, r3
 80029b2:	f7fe fb0d 	bl	8000fd0 <pack_left_shift_u8>
 80029b6:	4603      	mov	r3, r0
 80029b8:	4619      	mov	r1, r3
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	3304      	adds	r3, #4
 80029be:	781a      	ldrb	r2, [r3, #0]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	3304      	adds	r3, #4
 80029c4:	430a      	orrs	r2, r1
 80029c6:	b2d2      	uxtb	r2, r2
 80029c8:	701a      	strb	r2, [r3, #0]
        dst_p[5] |= pack_left_shift_u8(src_p->v11s5, 0u, 0xffu);
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 80029d0:	22ff      	movs	r2, #255	; 0xff
 80029d2:	2100      	movs	r1, #0
 80029d4:	4618      	mov	r0, r3
 80029d6:	f7fe fafb 	bl	8000fd0 <pack_left_shift_u8>
 80029da:	4603      	mov	r3, r0
 80029dc:	4619      	mov	r1, r3
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	3305      	adds	r3, #5
 80029e2:	781a      	ldrb	r2, [r3, #0]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	3305      	adds	r3, #5
 80029e8:	430a      	orrs	r2, r1
 80029ea:	b2d2      	uxtb	r2, r2
 80029ec:	701a      	strb	r2, [r3, #0]
        break;
 80029ee:	f000 bd26 	b.w	800343e <can1_ams_cell_voltages_pack+0x127a>

    case 10:
        dst_p[1] |= pack_left_shift_u8(src_p->v1s6, 0u, 0xffu);
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	7adb      	ldrb	r3, [r3, #11]
 80029f6:	22ff      	movs	r2, #255	; 0xff
 80029f8:	2100      	movs	r1, #0
 80029fa:	4618      	mov	r0, r3
 80029fc:	f7fe fae8 	bl	8000fd0 <pack_left_shift_u8>
 8002a00:	4603      	mov	r3, r0
 8002a02:	4619      	mov	r1, r3
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	3301      	adds	r3, #1
 8002a08:	781a      	ldrb	r2, [r3, #0]
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	3301      	adds	r3, #1
 8002a0e:	430a      	orrs	r2, r1
 8002a10:	b2d2      	uxtb	r2, r2
 8002a12:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u8(src_p->v2s6, 0u, 0xffu);
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002a1a:	22ff      	movs	r2, #255	; 0xff
 8002a1c:	2100      	movs	r1, #0
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7fe fad6 	bl	8000fd0 <pack_left_shift_u8>
 8002a24:	4603      	mov	r3, r0
 8002a26:	4619      	mov	r1, r3
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	3302      	adds	r3, #2
 8002a2c:	781a      	ldrb	r2, [r3, #0]
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	3302      	adds	r3, #2
 8002a32:	430a      	orrs	r2, r1
 8002a34:	b2d2      	uxtb	r2, r2
 8002a36:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_left_shift_u8(src_p->v3s6, 0u, 0xffu);
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8002a3e:	22ff      	movs	r2, #255	; 0xff
 8002a40:	2100      	movs	r1, #0
 8002a42:	4618      	mov	r0, r3
 8002a44:	f7fe fac4 	bl	8000fd0 <pack_left_shift_u8>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	3303      	adds	r3, #3
 8002a50:	781a      	ldrb	r2, [r3, #0]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	3303      	adds	r3, #3
 8002a56:	430a      	orrs	r2, r1
 8002a58:	b2d2      	uxtb	r2, r2
 8002a5a:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_left_shift_u8(src_p->v4s6, 0u, 0xffu);
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8002a62:	22ff      	movs	r2, #255	; 0xff
 8002a64:	2100      	movs	r1, #0
 8002a66:	4618      	mov	r0, r3
 8002a68:	f7fe fab2 	bl	8000fd0 <pack_left_shift_u8>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	4619      	mov	r1, r3
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	3304      	adds	r3, #4
 8002a74:	781a      	ldrb	r2, [r3, #0]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	3304      	adds	r3, #4
 8002a7a:	430a      	orrs	r2, r1
 8002a7c:	b2d2      	uxtb	r2, r2
 8002a7e:	701a      	strb	r2, [r3, #0]
        dst_p[5] |= pack_left_shift_u8(src_p->v5s6, 0u, 0xffu);
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8002a86:	22ff      	movs	r2, #255	; 0xff
 8002a88:	2100      	movs	r1, #0
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7fe faa0 	bl	8000fd0 <pack_left_shift_u8>
 8002a90:	4603      	mov	r3, r0
 8002a92:	4619      	mov	r1, r3
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	3305      	adds	r3, #5
 8002a98:	781a      	ldrb	r2, [r3, #0]
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	3305      	adds	r3, #5
 8002a9e:	430a      	orrs	r2, r1
 8002aa0:	b2d2      	uxtb	r2, r2
 8002aa2:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_left_shift_u8(src_p->v6s6, 0u, 0xffu);
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8002aaa:	22ff      	movs	r2, #255	; 0xff
 8002aac:	2100      	movs	r1, #0
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7fe fa8e 	bl	8000fd0 <pack_left_shift_u8>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	4619      	mov	r1, r3
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	3306      	adds	r3, #6
 8002abc:	781a      	ldrb	r2, [r3, #0]
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	3306      	adds	r3, #6
 8002ac2:	430a      	orrs	r2, r1
 8002ac4:	b2d2      	uxtb	r2, r2
 8002ac6:	701a      	strb	r2, [r3, #0]
        break;
 8002ac8:	f000 bcb9 	b.w	800343e <can1_ams_cell_voltages_pack+0x127a>

    case 11:
        dst_p[1] |= pack_left_shift_u8(src_p->v7s6, 0u, 0xffu);
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	7b1b      	ldrb	r3, [r3, #12]
 8002ad0:	22ff      	movs	r2, #255	; 0xff
 8002ad2:	2100      	movs	r1, #0
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f7fe fa7b 	bl	8000fd0 <pack_left_shift_u8>
 8002ada:	4603      	mov	r3, r0
 8002adc:	4619      	mov	r1, r3
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	3301      	adds	r3, #1
 8002ae2:	781a      	ldrb	r2, [r3, #0]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	430a      	orrs	r2, r1
 8002aea:	b2d2      	uxtb	r2, r2
 8002aec:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u8(src_p->v8s6, 0u, 0xffu);
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002af4:	22ff      	movs	r2, #255	; 0xff
 8002af6:	2100      	movs	r1, #0
 8002af8:	4618      	mov	r0, r3
 8002afa:	f7fe fa69 	bl	8000fd0 <pack_left_shift_u8>
 8002afe:	4603      	mov	r3, r0
 8002b00:	4619      	mov	r1, r3
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	3302      	adds	r3, #2
 8002b06:	781a      	ldrb	r2, [r3, #0]
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	3302      	adds	r3, #2
 8002b0c:	430a      	orrs	r2, r1
 8002b0e:	b2d2      	uxtb	r2, r2
 8002b10:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_left_shift_u8(src_p->v9s6, 0u, 0xffu);
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b18:	22ff      	movs	r2, #255	; 0xff
 8002b1a:	2100      	movs	r1, #0
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f7fe fa57 	bl	8000fd0 <pack_left_shift_u8>
 8002b22:	4603      	mov	r3, r0
 8002b24:	4619      	mov	r1, r3
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	3303      	adds	r3, #3
 8002b2a:	781a      	ldrb	r2, [r3, #0]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	3303      	adds	r3, #3
 8002b30:	430a      	orrs	r2, r1
 8002b32:	b2d2      	uxtb	r2, r2
 8002b34:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_left_shift_u8(src_p->v10s6, 0u, 0xffu);
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002b3c:	22ff      	movs	r2, #255	; 0xff
 8002b3e:	2100      	movs	r1, #0
 8002b40:	4618      	mov	r0, r3
 8002b42:	f7fe fa45 	bl	8000fd0 <pack_left_shift_u8>
 8002b46:	4603      	mov	r3, r0
 8002b48:	4619      	mov	r1, r3
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	3304      	adds	r3, #4
 8002b4e:	781a      	ldrb	r2, [r3, #0]
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	3304      	adds	r3, #4
 8002b54:	430a      	orrs	r2, r1
 8002b56:	b2d2      	uxtb	r2, r2
 8002b58:	701a      	strb	r2, [r3, #0]
        break;
 8002b5a:	f000 bc70 	b.w	800343e <can1_ams_cell_voltages_pack+0x127a>

    case 12:
        dst_p[1] |= pack_left_shift_u8(src_p->v1s7, 0u, 0xffu);
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	7b5b      	ldrb	r3, [r3, #13]
 8002b62:	22ff      	movs	r2, #255	; 0xff
 8002b64:	2100      	movs	r1, #0
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7fe fa32 	bl	8000fd0 <pack_left_shift_u8>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	4619      	mov	r1, r3
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	3301      	adds	r3, #1
 8002b74:	781a      	ldrb	r2, [r3, #0]
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	3301      	adds	r3, #1
 8002b7a:	430a      	orrs	r2, r1
 8002b7c:	b2d2      	uxtb	r2, r2
 8002b7e:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u8(src_p->v2s7, 0u, 0xffu);
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002b86:	22ff      	movs	r2, #255	; 0xff
 8002b88:	2100      	movs	r1, #0
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f7fe fa20 	bl	8000fd0 <pack_left_shift_u8>
 8002b90:	4603      	mov	r3, r0
 8002b92:	4619      	mov	r1, r3
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	3302      	adds	r3, #2
 8002b98:	781a      	ldrb	r2, [r3, #0]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	3302      	adds	r3, #2
 8002b9e:	430a      	orrs	r2, r1
 8002ba0:	b2d2      	uxtb	r2, r2
 8002ba2:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_left_shift_u8(src_p->v3s7, 0u, 0xffu);
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002baa:	22ff      	movs	r2, #255	; 0xff
 8002bac:	2100      	movs	r1, #0
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f7fe fa0e 	bl	8000fd0 <pack_left_shift_u8>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	3303      	adds	r3, #3
 8002bbc:	781a      	ldrb	r2, [r3, #0]
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	3303      	adds	r3, #3
 8002bc2:	430a      	orrs	r2, r1
 8002bc4:	b2d2      	uxtb	r2, r2
 8002bc6:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_left_shift_u8(src_p->v4s7, 0u, 0xffu);
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8002bce:	22ff      	movs	r2, #255	; 0xff
 8002bd0:	2100      	movs	r1, #0
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f7fe f9fc 	bl	8000fd0 <pack_left_shift_u8>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	4619      	mov	r1, r3
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	3304      	adds	r3, #4
 8002be0:	781a      	ldrb	r2, [r3, #0]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	3304      	adds	r3, #4
 8002be6:	430a      	orrs	r2, r1
 8002be8:	b2d2      	uxtb	r2, r2
 8002bea:	701a      	strb	r2, [r3, #0]
        dst_p[5] |= pack_left_shift_u8(src_p->v5s7, 0u, 0xffu);
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8002bf2:	22ff      	movs	r2, #255	; 0xff
 8002bf4:	2100      	movs	r1, #0
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f7fe f9ea 	bl	8000fd0 <pack_left_shift_u8>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	4619      	mov	r1, r3
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	3305      	adds	r3, #5
 8002c04:	781a      	ldrb	r2, [r3, #0]
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	3305      	adds	r3, #5
 8002c0a:	430a      	orrs	r2, r1
 8002c0c:	b2d2      	uxtb	r2, r2
 8002c0e:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_left_shift_u8(src_p->v6s7, 0u, 0xffu);
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 8002c16:	22ff      	movs	r2, #255	; 0xff
 8002c18:	2100      	movs	r1, #0
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f7fe f9d8 	bl	8000fd0 <pack_left_shift_u8>
 8002c20:	4603      	mov	r3, r0
 8002c22:	4619      	mov	r1, r3
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	3306      	adds	r3, #6
 8002c28:	781a      	ldrb	r2, [r3, #0]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	3306      	adds	r3, #6
 8002c2e:	430a      	orrs	r2, r1
 8002c30:	b2d2      	uxtb	r2, r2
 8002c32:	701a      	strb	r2, [r3, #0]
        break;
 8002c34:	f000 bc03 	b.w	800343e <can1_ams_cell_voltages_pack+0x127a>

    case 13:
        dst_p[1] |= pack_left_shift_u8(src_p->v7s7, 0u, 0xffu);
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	7b9b      	ldrb	r3, [r3, #14]
 8002c3c:	22ff      	movs	r2, #255	; 0xff
 8002c3e:	2100      	movs	r1, #0
 8002c40:	4618      	mov	r0, r3
 8002c42:	f7fe f9c5 	bl	8000fd0 <pack_left_shift_u8>
 8002c46:	4603      	mov	r3, r0
 8002c48:	4619      	mov	r1, r3
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	3301      	adds	r3, #1
 8002c4e:	781a      	ldrb	r2, [r3, #0]
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	3301      	adds	r3, #1
 8002c54:	430a      	orrs	r2, r1
 8002c56:	b2d2      	uxtb	r2, r2
 8002c58:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u8(src_p->v8s7, 0u, 0xffu);
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002c60:	22ff      	movs	r2, #255	; 0xff
 8002c62:	2100      	movs	r1, #0
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7fe f9b3 	bl	8000fd0 <pack_left_shift_u8>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	3302      	adds	r3, #2
 8002c72:	781a      	ldrb	r2, [r3, #0]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	3302      	adds	r3, #2
 8002c78:	430a      	orrs	r2, r1
 8002c7a:	b2d2      	uxtb	r2, r2
 8002c7c:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_left_shift_u8(src_p->v9s7, 0u, 0xffu);
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002c84:	22ff      	movs	r2, #255	; 0xff
 8002c86:	2100      	movs	r1, #0
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f7fe f9a1 	bl	8000fd0 <pack_left_shift_u8>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	4619      	mov	r1, r3
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	3303      	adds	r3, #3
 8002c96:	781a      	ldrb	r2, [r3, #0]
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	3303      	adds	r3, #3
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	b2d2      	uxtb	r2, r2
 8002ca0:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_left_shift_u8(src_p->v10s7, 0u, 0xffu);
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8002ca8:	22ff      	movs	r2, #255	; 0xff
 8002caa:	2100      	movs	r1, #0
 8002cac:	4618      	mov	r0, r3
 8002cae:	f7fe f98f 	bl	8000fd0 <pack_left_shift_u8>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	4619      	mov	r1, r3
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	3304      	adds	r3, #4
 8002cba:	781a      	ldrb	r2, [r3, #0]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	3304      	adds	r3, #4
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	b2d2      	uxtb	r2, r2
 8002cc4:	701a      	strb	r2, [r3, #0]
        dst_p[5] |= pack_left_shift_u8(src_p->v11s7, 0u, 0xffu);
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
 8002ccc:	22ff      	movs	r2, #255	; 0xff
 8002cce:	2100      	movs	r1, #0
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f7fe f97d 	bl	8000fd0 <pack_left_shift_u8>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	4619      	mov	r1, r3
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	3305      	adds	r3, #5
 8002cde:	781a      	ldrb	r2, [r3, #0]
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	3305      	adds	r3, #5
 8002ce4:	430a      	orrs	r2, r1
 8002ce6:	b2d2      	uxtb	r2, r2
 8002ce8:	701a      	strb	r2, [r3, #0]
        break;
 8002cea:	e3a8      	b.n	800343e <can1_ams_cell_voltages_pack+0x127a>

    case 14:
        dst_p[1] |= pack_left_shift_u8(src_p->v1s8, 0u, 0xffu);
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	7bdb      	ldrb	r3, [r3, #15]
 8002cf0:	22ff      	movs	r2, #255	; 0xff
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f7fe f96b 	bl	8000fd0 <pack_left_shift_u8>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	3301      	adds	r3, #1
 8002d02:	781a      	ldrb	r2, [r3, #0]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	3301      	adds	r3, #1
 8002d08:	430a      	orrs	r2, r1
 8002d0a:	b2d2      	uxtb	r2, r2
 8002d0c:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u8(src_p->v2s8, 0u, 0xffu);
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002d14:	22ff      	movs	r2, #255	; 0xff
 8002d16:	2100      	movs	r1, #0
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7fe f959 	bl	8000fd0 <pack_left_shift_u8>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	4619      	mov	r1, r3
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	3302      	adds	r3, #2
 8002d26:	781a      	ldrb	r2, [r3, #0]
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	3302      	adds	r3, #2
 8002d2c:	430a      	orrs	r2, r1
 8002d2e:	b2d2      	uxtb	r2, r2
 8002d30:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_left_shift_u8(src_p->v3s8, 0u, 0xffu);
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002d38:	22ff      	movs	r2, #255	; 0xff
 8002d3a:	2100      	movs	r1, #0
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f7fe f947 	bl	8000fd0 <pack_left_shift_u8>
 8002d42:	4603      	mov	r3, r0
 8002d44:	4619      	mov	r1, r3
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	3303      	adds	r3, #3
 8002d4a:	781a      	ldrb	r2, [r3, #0]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	3303      	adds	r3, #3
 8002d50:	430a      	orrs	r2, r1
 8002d52:	b2d2      	uxtb	r2, r2
 8002d54:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_left_shift_u8(src_p->v4s8, 0u, 0xffu);
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	f893 3057 	ldrb.w	r3, [r3, #87]	; 0x57
 8002d5c:	22ff      	movs	r2, #255	; 0xff
 8002d5e:	2100      	movs	r1, #0
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7fe f935 	bl	8000fd0 <pack_left_shift_u8>
 8002d66:	4603      	mov	r3, r0
 8002d68:	4619      	mov	r1, r3
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	3304      	adds	r3, #4
 8002d6e:	781a      	ldrb	r2, [r3, #0]
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	3304      	adds	r3, #4
 8002d74:	430a      	orrs	r2, r1
 8002d76:	b2d2      	uxtb	r2, r2
 8002d78:	701a      	strb	r2, [r3, #0]
        dst_p[5] |= pack_left_shift_u8(src_p->v5s8, 0u, 0xffu);
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8002d80:	22ff      	movs	r2, #255	; 0xff
 8002d82:	2100      	movs	r1, #0
 8002d84:	4618      	mov	r0, r3
 8002d86:	f7fe f923 	bl	8000fd0 <pack_left_shift_u8>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	4619      	mov	r1, r3
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	3305      	adds	r3, #5
 8002d92:	781a      	ldrb	r2, [r3, #0]
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	3305      	adds	r3, #5
 8002d98:	430a      	orrs	r2, r1
 8002d9a:	b2d2      	uxtb	r2, r2
 8002d9c:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_left_shift_u8(src_p->v6s8, 0u, 0xffu);
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	f893 307a 	ldrb.w	r3, [r3, #122]	; 0x7a
 8002da4:	22ff      	movs	r2, #255	; 0xff
 8002da6:	2100      	movs	r1, #0
 8002da8:	4618      	mov	r0, r3
 8002daa:	f7fe f911 	bl	8000fd0 <pack_left_shift_u8>
 8002dae:	4603      	mov	r3, r0
 8002db0:	4619      	mov	r1, r3
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	3306      	adds	r3, #6
 8002db6:	781a      	ldrb	r2, [r3, #0]
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	3306      	adds	r3, #6
 8002dbc:	430a      	orrs	r2, r1
 8002dbe:	b2d2      	uxtb	r2, r2
 8002dc0:	701a      	strb	r2, [r3, #0]
        break;
 8002dc2:	e33c      	b.n	800343e <can1_ams_cell_voltages_pack+0x127a>

    case 15:
        dst_p[1] |= pack_left_shift_u8(src_p->v7s8, 0u, 0xffu);
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	7c1b      	ldrb	r3, [r3, #16]
 8002dc8:	22ff      	movs	r2, #255	; 0xff
 8002dca:	2100      	movs	r1, #0
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f7fe f8ff 	bl	8000fd0 <pack_left_shift_u8>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	3301      	adds	r3, #1
 8002dda:	781a      	ldrb	r2, [r3, #0]
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	3301      	adds	r3, #1
 8002de0:	430a      	orrs	r2, r1
 8002de2:	b2d2      	uxtb	r2, r2
 8002de4:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u8(src_p->v8s8, 0u, 0xffu);
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002dec:	22ff      	movs	r2, #255	; 0xff
 8002dee:	2100      	movs	r1, #0
 8002df0:	4618      	mov	r0, r3
 8002df2:	f7fe f8ed 	bl	8000fd0 <pack_left_shift_u8>
 8002df6:	4603      	mov	r3, r0
 8002df8:	4619      	mov	r1, r3
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	3302      	adds	r3, #2
 8002dfe:	781a      	ldrb	r2, [r3, #0]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	3302      	adds	r3, #2
 8002e04:	430a      	orrs	r2, r1
 8002e06:	b2d2      	uxtb	r2, r2
 8002e08:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_left_shift_u8(src_p->v9s8, 0u, 0xffu);
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e10:	22ff      	movs	r2, #255	; 0xff
 8002e12:	2100      	movs	r1, #0
 8002e14:	4618      	mov	r0, r3
 8002e16:	f7fe f8db 	bl	8000fd0 <pack_left_shift_u8>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	3303      	adds	r3, #3
 8002e22:	781a      	ldrb	r2, [r3, #0]
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	3303      	adds	r3, #3
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	b2d2      	uxtb	r2, r2
 8002e2c:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_left_shift_u8(src_p->v10s8, 0u, 0xffu);
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002e34:	22ff      	movs	r2, #255	; 0xff
 8002e36:	2100      	movs	r1, #0
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f7fe f8c9 	bl	8000fd0 <pack_left_shift_u8>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	4619      	mov	r1, r3
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	3304      	adds	r3, #4
 8002e46:	781a      	ldrb	r2, [r3, #0]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	3304      	adds	r3, #4
 8002e4c:	430a      	orrs	r2, r1
 8002e4e:	b2d2      	uxtb	r2, r2
 8002e50:	701a      	strb	r2, [r3, #0]
        break;
 8002e52:	e2f4      	b.n	800343e <can1_ams_cell_voltages_pack+0x127a>

    case 16:
        dst_p[1] |= pack_left_shift_u8(src_p->v1s9, 0u, 0xffu);
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	7c5b      	ldrb	r3, [r3, #17]
 8002e58:	22ff      	movs	r2, #255	; 0xff
 8002e5a:	2100      	movs	r1, #0
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f7fe f8b7 	bl	8000fd0 <pack_left_shift_u8>
 8002e62:	4603      	mov	r3, r0
 8002e64:	4619      	mov	r1, r3
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	3301      	adds	r3, #1
 8002e6a:	781a      	ldrb	r2, [r3, #0]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	3301      	adds	r3, #1
 8002e70:	430a      	orrs	r2, r1
 8002e72:	b2d2      	uxtb	r2, r2
 8002e74:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u8(src_p->v2s9, 0u, 0xffu);
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002e7c:	22ff      	movs	r2, #255	; 0xff
 8002e7e:	2100      	movs	r1, #0
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7fe f8a5 	bl	8000fd0 <pack_left_shift_u8>
 8002e86:	4603      	mov	r3, r0
 8002e88:	4619      	mov	r1, r3
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	3302      	adds	r3, #2
 8002e8e:	781a      	ldrb	r2, [r3, #0]
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	3302      	adds	r3, #2
 8002e94:	430a      	orrs	r2, r1
 8002e96:	b2d2      	uxtb	r2, r2
 8002e98:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_left_shift_u8(src_p->v3s9, 0u, 0xffu);
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ea0:	22ff      	movs	r2, #255	; 0xff
 8002ea2:	2100      	movs	r1, #0
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7fe f893 	bl	8000fd0 <pack_left_shift_u8>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	4619      	mov	r1, r3
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	3303      	adds	r3, #3
 8002eb2:	781a      	ldrb	r2, [r3, #0]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	3303      	adds	r3, #3
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	b2d2      	uxtb	r2, r2
 8002ebc:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_left_shift_u8(src_p->v4s9, 0u, 0xffu);
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8002ec4:	22ff      	movs	r2, #255	; 0xff
 8002ec6:	2100      	movs	r1, #0
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f7fe f881 	bl	8000fd0 <pack_left_shift_u8>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	3304      	adds	r3, #4
 8002ed6:	781a      	ldrb	r2, [r3, #0]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	3304      	adds	r3, #4
 8002edc:	430a      	orrs	r2, r1
 8002ede:	b2d2      	uxtb	r2, r2
 8002ee0:	701a      	strb	r2, [r3, #0]
        dst_p[5] |= pack_left_shift_u8(src_p->v5s9, 0u, 0xffu);
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	f893 306d 	ldrb.w	r3, [r3, #109]	; 0x6d
 8002ee8:	22ff      	movs	r2, #255	; 0xff
 8002eea:	2100      	movs	r1, #0
 8002eec:	4618      	mov	r0, r3
 8002eee:	f7fe f86f 	bl	8000fd0 <pack_left_shift_u8>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	4619      	mov	r1, r3
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	3305      	adds	r3, #5
 8002efa:	781a      	ldrb	r2, [r3, #0]
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	3305      	adds	r3, #5
 8002f00:	430a      	orrs	r2, r1
 8002f02:	b2d2      	uxtb	r2, r2
 8002f04:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_left_shift_u8(src_p->v6s9, 0u, 0xffu);
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	f893 307b 	ldrb.w	r3, [r3, #123]	; 0x7b
 8002f0c:	22ff      	movs	r2, #255	; 0xff
 8002f0e:	2100      	movs	r1, #0
 8002f10:	4618      	mov	r0, r3
 8002f12:	f7fe f85d 	bl	8000fd0 <pack_left_shift_u8>
 8002f16:	4603      	mov	r3, r0
 8002f18:	4619      	mov	r1, r3
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	3306      	adds	r3, #6
 8002f1e:	781a      	ldrb	r2, [r3, #0]
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	3306      	adds	r3, #6
 8002f24:	430a      	orrs	r2, r1
 8002f26:	b2d2      	uxtb	r2, r2
 8002f28:	701a      	strb	r2, [r3, #0]
        break;
 8002f2a:	e288      	b.n	800343e <can1_ams_cell_voltages_pack+0x127a>

    case 17:
        dst_p[1] |= pack_left_shift_u8(src_p->v7s9, 0u, 0xffu);
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	7c9b      	ldrb	r3, [r3, #18]
 8002f30:	22ff      	movs	r2, #255	; 0xff
 8002f32:	2100      	movs	r1, #0
 8002f34:	4618      	mov	r0, r3
 8002f36:	f7fe f84b 	bl	8000fd0 <pack_left_shift_u8>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	3301      	adds	r3, #1
 8002f42:	781a      	ldrb	r2, [r3, #0]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	3301      	adds	r3, #1
 8002f48:	430a      	orrs	r2, r1
 8002f4a:	b2d2      	uxtb	r2, r2
 8002f4c:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u8(src_p->v8s9, 0u, 0xffu);
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8002f54:	22ff      	movs	r2, #255	; 0xff
 8002f56:	2100      	movs	r1, #0
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f7fe f839 	bl	8000fd0 <pack_left_shift_u8>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	4619      	mov	r1, r3
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	3302      	adds	r3, #2
 8002f66:	781a      	ldrb	r2, [r3, #0]
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	3302      	adds	r3, #2
 8002f6c:	430a      	orrs	r2, r1
 8002f6e:	b2d2      	uxtb	r2, r2
 8002f70:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_left_shift_u8(src_p->v9s9, 0u, 0xffu);
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002f78:	22ff      	movs	r2, #255	; 0xff
 8002f7a:	2100      	movs	r1, #0
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f7fe f827 	bl	8000fd0 <pack_left_shift_u8>
 8002f82:	4603      	mov	r3, r0
 8002f84:	4619      	mov	r1, r3
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	3303      	adds	r3, #3
 8002f8a:	781a      	ldrb	r2, [r3, #0]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	3303      	adds	r3, #3
 8002f90:	430a      	orrs	r2, r1
 8002f92:	b2d2      	uxtb	r2, r2
 8002f94:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_left_shift_u8(src_p->v10s9, 0u, 0xffu);
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	f893 305a 	ldrb.w	r3, [r3, #90]	; 0x5a
 8002f9c:	22ff      	movs	r2, #255	; 0xff
 8002f9e:	2100      	movs	r1, #0
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f7fe f815 	bl	8000fd0 <pack_left_shift_u8>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	4619      	mov	r1, r3
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	3304      	adds	r3, #4
 8002fae:	781a      	ldrb	r2, [r3, #0]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	3304      	adds	r3, #4
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	b2d2      	uxtb	r2, r2
 8002fb8:	701a      	strb	r2, [r3, #0]
        dst_p[5] |= pack_left_shift_u8(src_p->v11s9, 0u, 0xffu);
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	f893 306e 	ldrb.w	r3, [r3, #110]	; 0x6e
 8002fc0:	22ff      	movs	r2, #255	; 0xff
 8002fc2:	2100      	movs	r1, #0
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7fe f803 	bl	8000fd0 <pack_left_shift_u8>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	4619      	mov	r1, r3
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	3305      	adds	r3, #5
 8002fd2:	781a      	ldrb	r2, [r3, #0]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	3305      	adds	r3, #5
 8002fd8:	430a      	orrs	r2, r1
 8002fda:	b2d2      	uxtb	r2, r2
 8002fdc:	701a      	strb	r2, [r3, #0]
        break;
 8002fde:	e22e      	b.n	800343e <can1_ams_cell_voltages_pack+0x127a>

    case 18:
        dst_p[1] |= pack_left_shift_u8(src_p->v1s10, 0u, 0xffu);
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	7cdb      	ldrb	r3, [r3, #19]
 8002fe4:	22ff      	movs	r2, #255	; 0xff
 8002fe6:	2100      	movs	r1, #0
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7fd fff1 	bl	8000fd0 <pack_left_shift_u8>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	4619      	mov	r1, r3
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	3301      	adds	r3, #1
 8002ff6:	781a      	ldrb	r2, [r3, #0]
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	430a      	orrs	r2, r1
 8002ffe:	b2d2      	uxtb	r2, r2
 8003000:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u8(src_p->v2s10, 0u, 0xffu);
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8003008:	22ff      	movs	r2, #255	; 0xff
 800300a:	2100      	movs	r1, #0
 800300c:	4618      	mov	r0, r3
 800300e:	f7fd ffdf 	bl	8000fd0 <pack_left_shift_u8>
 8003012:	4603      	mov	r3, r0
 8003014:	4619      	mov	r1, r3
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	3302      	adds	r3, #2
 800301a:	781a      	ldrb	r2, [r3, #0]
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	3302      	adds	r3, #2
 8003020:	430a      	orrs	r2, r1
 8003022:	b2d2      	uxtb	r2, r2
 8003024:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_left_shift_u8(src_p->v3s10, 0u, 0xffu);
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800302c:	22ff      	movs	r2, #255	; 0xff
 800302e:	2100      	movs	r1, #0
 8003030:	4618      	mov	r0, r3
 8003032:	f7fd ffcd 	bl	8000fd0 <pack_left_shift_u8>
 8003036:	4603      	mov	r3, r0
 8003038:	4619      	mov	r1, r3
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	3303      	adds	r3, #3
 800303e:	781a      	ldrb	r2, [r3, #0]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	3303      	adds	r3, #3
 8003044:	430a      	orrs	r2, r1
 8003046:	b2d2      	uxtb	r2, r2
 8003048:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_left_shift_u8(src_p->v4s10, 0u, 0xffu);
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 8003050:	22ff      	movs	r2, #255	; 0xff
 8003052:	2100      	movs	r1, #0
 8003054:	4618      	mov	r0, r3
 8003056:	f7fd ffbb 	bl	8000fd0 <pack_left_shift_u8>
 800305a:	4603      	mov	r3, r0
 800305c:	4619      	mov	r1, r3
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	3304      	adds	r3, #4
 8003062:	781a      	ldrb	r2, [r3, #0]
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	3304      	adds	r3, #4
 8003068:	430a      	orrs	r2, r1
 800306a:	b2d2      	uxtb	r2, r2
 800306c:	701a      	strb	r2, [r3, #0]
        dst_p[5] |= pack_left_shift_u8(src_p->v5s10, 0u, 0xffu);
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	f893 306f 	ldrb.w	r3, [r3, #111]	; 0x6f
 8003074:	22ff      	movs	r2, #255	; 0xff
 8003076:	2100      	movs	r1, #0
 8003078:	4618      	mov	r0, r3
 800307a:	f7fd ffa9 	bl	8000fd0 <pack_left_shift_u8>
 800307e:	4603      	mov	r3, r0
 8003080:	4619      	mov	r1, r3
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	3305      	adds	r3, #5
 8003086:	781a      	ldrb	r2, [r3, #0]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	3305      	adds	r3, #5
 800308c:	430a      	orrs	r2, r1
 800308e:	b2d2      	uxtb	r2, r2
 8003090:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_left_shift_u8(src_p->v6s10, 0u, 0xffu);
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8003098:	22ff      	movs	r2, #255	; 0xff
 800309a:	2100      	movs	r1, #0
 800309c:	4618      	mov	r0, r3
 800309e:	f7fd ff97 	bl	8000fd0 <pack_left_shift_u8>
 80030a2:	4603      	mov	r3, r0
 80030a4:	4619      	mov	r1, r3
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	3306      	adds	r3, #6
 80030aa:	781a      	ldrb	r2, [r3, #0]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	3306      	adds	r3, #6
 80030b0:	430a      	orrs	r2, r1
 80030b2:	b2d2      	uxtb	r2, r2
 80030b4:	701a      	strb	r2, [r3, #0]
        break;
 80030b6:	e1c2      	b.n	800343e <can1_ams_cell_voltages_pack+0x127a>

    case 19:
        dst_p[1] |= pack_left_shift_u8(src_p->v7s10, 0u, 0xffu);
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	7d1b      	ldrb	r3, [r3, #20]
 80030bc:	22ff      	movs	r2, #255	; 0xff
 80030be:	2100      	movs	r1, #0
 80030c0:	4618      	mov	r0, r3
 80030c2:	f7fd ff85 	bl	8000fd0 <pack_left_shift_u8>
 80030c6:	4603      	mov	r3, r0
 80030c8:	4619      	mov	r1, r3
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	3301      	adds	r3, #1
 80030ce:	781a      	ldrb	r2, [r3, #0]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	3301      	adds	r3, #1
 80030d4:	430a      	orrs	r2, r1
 80030d6:	b2d2      	uxtb	r2, r2
 80030d8:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u8(src_p->v8s10, 0u, 0xffu);
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80030e0:	22ff      	movs	r2, #255	; 0xff
 80030e2:	2100      	movs	r1, #0
 80030e4:	4618      	mov	r0, r3
 80030e6:	f7fd ff73 	bl	8000fd0 <pack_left_shift_u8>
 80030ea:	4603      	mov	r3, r0
 80030ec:	4619      	mov	r1, r3
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	3302      	adds	r3, #2
 80030f2:	781a      	ldrb	r2, [r3, #0]
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	3302      	adds	r3, #2
 80030f8:	430a      	orrs	r2, r1
 80030fa:	b2d2      	uxtb	r2, r2
 80030fc:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_left_shift_u8(src_p->v9s10, 0u, 0xffu);
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003104:	22ff      	movs	r2, #255	; 0xff
 8003106:	2100      	movs	r1, #0
 8003108:	4618      	mov	r0, r3
 800310a:	f7fd ff61 	bl	8000fd0 <pack_left_shift_u8>
 800310e:	4603      	mov	r3, r0
 8003110:	4619      	mov	r1, r3
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	3303      	adds	r3, #3
 8003116:	781a      	ldrb	r2, [r3, #0]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	3303      	adds	r3, #3
 800311c:	430a      	orrs	r2, r1
 800311e:	b2d2      	uxtb	r2, r2
 8003120:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_left_shift_u8(src_p->v10s10, 0u, 0xffu);
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003128:	22ff      	movs	r2, #255	; 0xff
 800312a:	2100      	movs	r1, #0
 800312c:	4618      	mov	r0, r3
 800312e:	f7fd ff4f 	bl	8000fd0 <pack_left_shift_u8>
 8003132:	4603      	mov	r3, r0
 8003134:	4619      	mov	r1, r3
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	3304      	adds	r3, #4
 800313a:	781a      	ldrb	r2, [r3, #0]
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	3304      	adds	r3, #4
 8003140:	430a      	orrs	r2, r1
 8003142:	b2d2      	uxtb	r2, r2
 8003144:	701a      	strb	r2, [r3, #0]
        break;
 8003146:	e17a      	b.n	800343e <can1_ams_cell_voltages_pack+0x127a>

    case 20:
        dst_p[1] |= pack_left_shift_u8(src_p->v1s11, 0u, 0xffu);
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	7d5b      	ldrb	r3, [r3, #21]
 800314c:	22ff      	movs	r2, #255	; 0xff
 800314e:	2100      	movs	r1, #0
 8003150:	4618      	mov	r0, r3
 8003152:	f7fd ff3d 	bl	8000fd0 <pack_left_shift_u8>
 8003156:	4603      	mov	r3, r0
 8003158:	4619      	mov	r1, r3
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	3301      	adds	r3, #1
 800315e:	781a      	ldrb	r2, [r3, #0]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	3301      	adds	r3, #1
 8003164:	430a      	orrs	r2, r1
 8003166:	b2d2      	uxtb	r2, r2
 8003168:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u8(src_p->v2s11, 0u, 0xffu);
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8003170:	22ff      	movs	r2, #255	; 0xff
 8003172:	2100      	movs	r1, #0
 8003174:	4618      	mov	r0, r3
 8003176:	f7fd ff2b 	bl	8000fd0 <pack_left_shift_u8>
 800317a:	4603      	mov	r3, r0
 800317c:	4619      	mov	r1, r3
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	3302      	adds	r3, #2
 8003182:	781a      	ldrb	r2, [r3, #0]
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	3302      	adds	r3, #2
 8003188:	430a      	orrs	r2, r1
 800318a:	b2d2      	uxtb	r2, r2
 800318c:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_left_shift_u8(src_p->v3s11, 0u, 0xffu);
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003194:	22ff      	movs	r2, #255	; 0xff
 8003196:	2100      	movs	r1, #0
 8003198:	4618      	mov	r0, r3
 800319a:	f7fd ff19 	bl	8000fd0 <pack_left_shift_u8>
 800319e:	4603      	mov	r3, r0
 80031a0:	4619      	mov	r1, r3
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	3303      	adds	r3, #3
 80031a6:	781a      	ldrb	r2, [r3, #0]
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	3303      	adds	r3, #3
 80031ac:	430a      	orrs	r2, r1
 80031ae:	b2d2      	uxtb	r2, r2
 80031b0:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_left_shift_u8(src_p->v4s11, 0u, 0xffu);
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80031b8:	22ff      	movs	r2, #255	; 0xff
 80031ba:	2100      	movs	r1, #0
 80031bc:	4618      	mov	r0, r3
 80031be:	f7fd ff07 	bl	8000fd0 <pack_left_shift_u8>
 80031c2:	4603      	mov	r3, r0
 80031c4:	4619      	mov	r1, r3
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	3304      	adds	r3, #4
 80031ca:	781a      	ldrb	r2, [r3, #0]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	3304      	adds	r3, #4
 80031d0:	430a      	orrs	r2, r1
 80031d2:	b2d2      	uxtb	r2, r2
 80031d4:	701a      	strb	r2, [r3, #0]
        dst_p[5] |= pack_left_shift_u8(src_p->v5s11, 0u, 0xffu);
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80031dc:	22ff      	movs	r2, #255	; 0xff
 80031de:	2100      	movs	r1, #0
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7fd fef5 	bl	8000fd0 <pack_left_shift_u8>
 80031e6:	4603      	mov	r3, r0
 80031e8:	4619      	mov	r1, r3
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	3305      	adds	r3, #5
 80031ee:	781a      	ldrb	r2, [r3, #0]
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	3305      	adds	r3, #5
 80031f4:	430a      	orrs	r2, r1
 80031f6:	b2d2      	uxtb	r2, r2
 80031f8:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_left_shift_u8(src_p->v6s11, 0u, 0xffu);
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8003200:	22ff      	movs	r2, #255	; 0xff
 8003202:	2100      	movs	r1, #0
 8003204:	4618      	mov	r0, r3
 8003206:	f7fd fee3 	bl	8000fd0 <pack_left_shift_u8>
 800320a:	4603      	mov	r3, r0
 800320c:	4619      	mov	r1, r3
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	3306      	adds	r3, #6
 8003212:	781a      	ldrb	r2, [r3, #0]
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	3306      	adds	r3, #6
 8003218:	430a      	orrs	r2, r1
 800321a:	b2d2      	uxtb	r2, r2
 800321c:	701a      	strb	r2, [r3, #0]
        break;
 800321e:	e10e      	b.n	800343e <can1_ams_cell_voltages_pack+0x127a>

    case 21:
        dst_p[1] |= pack_left_shift_u8(src_p->v7s11, 0u, 0xffu);
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	7d9b      	ldrb	r3, [r3, #22]
 8003224:	22ff      	movs	r2, #255	; 0xff
 8003226:	2100      	movs	r1, #0
 8003228:	4618      	mov	r0, r3
 800322a:	f7fd fed1 	bl	8000fd0 <pack_left_shift_u8>
 800322e:	4603      	mov	r3, r0
 8003230:	4619      	mov	r1, r3
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	3301      	adds	r3, #1
 8003236:	781a      	ldrb	r2, [r3, #0]
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	3301      	adds	r3, #1
 800323c:	430a      	orrs	r2, r1
 800323e:	b2d2      	uxtb	r2, r2
 8003240:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u8(src_p->v8s11, 0u, 0xffu);
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8003248:	22ff      	movs	r2, #255	; 0xff
 800324a:	2100      	movs	r1, #0
 800324c:	4618      	mov	r0, r3
 800324e:	f7fd febf 	bl	8000fd0 <pack_left_shift_u8>
 8003252:	4603      	mov	r3, r0
 8003254:	4619      	mov	r1, r3
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	3302      	adds	r3, #2
 800325a:	781a      	ldrb	r2, [r3, #0]
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	3302      	adds	r3, #2
 8003260:	430a      	orrs	r2, r1
 8003262:	b2d2      	uxtb	r2, r2
 8003264:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_left_shift_u8(src_p->v9s11, 0u, 0xffu);
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800326c:	22ff      	movs	r2, #255	; 0xff
 800326e:	2100      	movs	r1, #0
 8003270:	4618      	mov	r0, r3
 8003272:	f7fd fead 	bl	8000fd0 <pack_left_shift_u8>
 8003276:	4603      	mov	r3, r0
 8003278:	4619      	mov	r1, r3
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	3303      	adds	r3, #3
 800327e:	781a      	ldrb	r2, [r3, #0]
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	3303      	adds	r3, #3
 8003284:	430a      	orrs	r2, r1
 8003286:	b2d2      	uxtb	r2, r2
 8003288:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_left_shift_u8(src_p->v10s11, 0u, 0xffu);
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
 8003290:	22ff      	movs	r2, #255	; 0xff
 8003292:	2100      	movs	r1, #0
 8003294:	4618      	mov	r0, r3
 8003296:	f7fd fe9b 	bl	8000fd0 <pack_left_shift_u8>
 800329a:	4603      	mov	r3, r0
 800329c:	4619      	mov	r1, r3
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	3304      	adds	r3, #4
 80032a2:	781a      	ldrb	r2, [r3, #0]
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	3304      	adds	r3, #4
 80032a8:	430a      	orrs	r2, r1
 80032aa:	b2d2      	uxtb	r2, r2
 80032ac:	701a      	strb	r2, [r3, #0]
        dst_p[5] |= pack_left_shift_u8(src_p->v11s11, 0u, 0xffu);
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80032b4:	22ff      	movs	r2, #255	; 0xff
 80032b6:	2100      	movs	r1, #0
 80032b8:	4618      	mov	r0, r3
 80032ba:	f7fd fe89 	bl	8000fd0 <pack_left_shift_u8>
 80032be:	4603      	mov	r3, r0
 80032c0:	4619      	mov	r1, r3
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	3305      	adds	r3, #5
 80032c6:	781a      	ldrb	r2, [r3, #0]
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	3305      	adds	r3, #5
 80032cc:	430a      	orrs	r2, r1
 80032ce:	b2d2      	uxtb	r2, r2
 80032d0:	701a      	strb	r2, [r3, #0]
        break;
 80032d2:	e0b4      	b.n	800343e <can1_ams_cell_voltages_pack+0x127a>

    case 22:
        dst_p[1] |= pack_left_shift_u8(src_p->v1s12, 0u, 0xffu);
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	7ddb      	ldrb	r3, [r3, #23]
 80032d8:	22ff      	movs	r2, #255	; 0xff
 80032da:	2100      	movs	r1, #0
 80032dc:	4618      	mov	r0, r3
 80032de:	f7fd fe77 	bl	8000fd0 <pack_left_shift_u8>
 80032e2:	4603      	mov	r3, r0
 80032e4:	4619      	mov	r1, r3
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	3301      	adds	r3, #1
 80032ea:	781a      	ldrb	r2, [r3, #0]
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	3301      	adds	r3, #1
 80032f0:	430a      	orrs	r2, r1
 80032f2:	b2d2      	uxtb	r2, r2
 80032f4:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u8(src_p->v2s12, 0u, 0xffu);
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80032fc:	22ff      	movs	r2, #255	; 0xff
 80032fe:	2100      	movs	r1, #0
 8003300:	4618      	mov	r0, r3
 8003302:	f7fd fe65 	bl	8000fd0 <pack_left_shift_u8>
 8003306:	4603      	mov	r3, r0
 8003308:	4619      	mov	r1, r3
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	3302      	adds	r3, #2
 800330e:	781a      	ldrb	r2, [r3, #0]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	3302      	adds	r3, #2
 8003314:	430a      	orrs	r2, r1
 8003316:	b2d2      	uxtb	r2, r2
 8003318:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_left_shift_u8(src_p->v3s12, 0u, 0xffu);
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8003320:	22ff      	movs	r2, #255	; 0xff
 8003322:	2100      	movs	r1, #0
 8003324:	4618      	mov	r0, r3
 8003326:	f7fd fe53 	bl	8000fd0 <pack_left_shift_u8>
 800332a:	4603      	mov	r3, r0
 800332c:	4619      	mov	r1, r3
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	3303      	adds	r3, #3
 8003332:	781a      	ldrb	r2, [r3, #0]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	3303      	adds	r3, #3
 8003338:	430a      	orrs	r2, r1
 800333a:	b2d2      	uxtb	r2, r2
 800333c:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_left_shift_u8(src_p->v4s12, 0u, 0xffu);
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	f893 305f 	ldrb.w	r3, [r3, #95]	; 0x5f
 8003344:	22ff      	movs	r2, #255	; 0xff
 8003346:	2100      	movs	r1, #0
 8003348:	4618      	mov	r0, r3
 800334a:	f7fd fe41 	bl	8000fd0 <pack_left_shift_u8>
 800334e:	4603      	mov	r3, r0
 8003350:	4619      	mov	r1, r3
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	3304      	adds	r3, #4
 8003356:	781a      	ldrb	r2, [r3, #0]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	3304      	adds	r3, #4
 800335c:	430a      	orrs	r2, r1
 800335e:	b2d2      	uxtb	r2, r2
 8003360:	701a      	strb	r2, [r3, #0]
        dst_p[5] |= pack_left_shift_u8(src_p->v5s12, 0u, 0xffu);
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8003368:	22ff      	movs	r2, #255	; 0xff
 800336a:	2100      	movs	r1, #0
 800336c:	4618      	mov	r0, r3
 800336e:	f7fd fe2f 	bl	8000fd0 <pack_left_shift_u8>
 8003372:	4603      	mov	r3, r0
 8003374:	4619      	mov	r1, r3
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	3305      	adds	r3, #5
 800337a:	781a      	ldrb	r2, [r3, #0]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	3305      	adds	r3, #5
 8003380:	430a      	orrs	r2, r1
 8003382:	b2d2      	uxtb	r2, r2
 8003384:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_left_shift_u8(src_p->v6s12, 0u, 0xffu);
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 800338c:	22ff      	movs	r2, #255	; 0xff
 800338e:	2100      	movs	r1, #0
 8003390:	4618      	mov	r0, r3
 8003392:	f7fd fe1d 	bl	8000fd0 <pack_left_shift_u8>
 8003396:	4603      	mov	r3, r0
 8003398:	4619      	mov	r1, r3
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	3306      	adds	r3, #6
 800339e:	781a      	ldrb	r2, [r3, #0]
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	3306      	adds	r3, #6
 80033a4:	430a      	orrs	r2, r1
 80033a6:	b2d2      	uxtb	r2, r2
 80033a8:	701a      	strb	r2, [r3, #0]
        break;
 80033aa:	e048      	b.n	800343e <can1_ams_cell_voltages_pack+0x127a>

    case 23:
        dst_p[1] |= pack_left_shift_u8(src_p->v7s12, 0u, 0xffu);
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	7e1b      	ldrb	r3, [r3, #24]
 80033b0:	22ff      	movs	r2, #255	; 0xff
 80033b2:	2100      	movs	r1, #0
 80033b4:	4618      	mov	r0, r3
 80033b6:	f7fd fe0b 	bl	8000fd0 <pack_left_shift_u8>
 80033ba:	4603      	mov	r3, r0
 80033bc:	4619      	mov	r1, r3
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	3301      	adds	r3, #1
 80033c2:	781a      	ldrb	r2, [r3, #0]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	3301      	adds	r3, #1
 80033c8:	430a      	orrs	r2, r1
 80033ca:	b2d2      	uxtb	r2, r2
 80033cc:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u8(src_p->v8s12, 0u, 0xffu);
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80033d4:	22ff      	movs	r2, #255	; 0xff
 80033d6:	2100      	movs	r1, #0
 80033d8:	4618      	mov	r0, r3
 80033da:	f7fd fdf9 	bl	8000fd0 <pack_left_shift_u8>
 80033de:	4603      	mov	r3, r0
 80033e0:	4619      	mov	r1, r3
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	3302      	adds	r3, #2
 80033e6:	781a      	ldrb	r2, [r3, #0]
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	3302      	adds	r3, #2
 80033ec:	430a      	orrs	r2, r1
 80033ee:	b2d2      	uxtb	r2, r2
 80033f0:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_left_shift_u8(src_p->v9s12, 0u, 0xffu);
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80033f8:	22ff      	movs	r2, #255	; 0xff
 80033fa:	2100      	movs	r1, #0
 80033fc:	4618      	mov	r0, r3
 80033fe:	f7fd fde7 	bl	8000fd0 <pack_left_shift_u8>
 8003402:	4603      	mov	r3, r0
 8003404:	4619      	mov	r1, r3
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	3303      	adds	r3, #3
 800340a:	781a      	ldrb	r2, [r3, #0]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	3303      	adds	r3, #3
 8003410:	430a      	orrs	r2, r1
 8003412:	b2d2      	uxtb	r2, r2
 8003414:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_left_shift_u8(src_p->v10s12, 0u, 0xffu);
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800341c:	22ff      	movs	r2, #255	; 0xff
 800341e:	2100      	movs	r1, #0
 8003420:	4618      	mov	r0, r3
 8003422:	f7fd fdd5 	bl	8000fd0 <pack_left_shift_u8>
 8003426:	4603      	mov	r3, r0
 8003428:	4619      	mov	r1, r3
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	3304      	adds	r3, #4
 800342e:	781a      	ldrb	r2, [r3, #0]
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	3304      	adds	r3, #4
 8003434:	430a      	orrs	r2, r1
 8003436:	b2d2      	uxtb	r2, r2
 8003438:	701a      	strb	r2, [r3, #0]
        break;
 800343a:	e000      	b.n	800343e <can1_ams_cell_voltages_pack+0x127a>

    default:
        break;
 800343c:	bf00      	nop
    }

    return (7);
 800343e:	2307      	movs	r3, #7
}
 8003440:	4618      	mov	r0, r3
 8003442:	3710      	adds	r7, #16
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}

08003448 <can1_ams_cell_voltages_unpack>:

int can1_ams_cell_voltages_unpack(
    struct can1_ams_cell_voltages_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b084      	sub	sp, #16
 800344c:	af00      	add	r7, sp, #0
 800344e:	60f8      	str	r0, [r7, #12]
 8003450:	60b9      	str	r1, [r7, #8]
 8003452:	607a      	str	r2, [r7, #4]
    if (size < 7u) {
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2b06      	cmp	r3, #6
 8003458:	d803      	bhi.n	8003462 <can1_ams_cell_voltages_unpack+0x1a>
        return (-EINVAL);
 800345a:	f06f 0315 	mvn.w	r3, #21
 800345e:	f000 beac 	b.w	80041ba <can1_ams_cell_voltages_unpack+0xd72>
    }

    dst_p->voltage_multiplexor = unpack_right_shift_u8(src_p[0], 0u, 0xffu);
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	781b      	ldrb	r3, [r3, #0]
 8003466:	22ff      	movs	r2, #255	; 0xff
 8003468:	2100      	movs	r1, #0
 800346a:	4618      	mov	r0, r3
 800346c:	f7fd fe0d 	bl	800108a <unpack_right_shift_u8>
 8003470:	4603      	mov	r3, r0
 8003472:	461a      	mov	r2, r3
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	701a      	strb	r2, [r3, #0]

    switch (dst_p->voltage_multiplexor) {
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	2b17      	cmp	r3, #23
 800347e:	f200 869a 	bhi.w	80041b6 <can1_ams_cell_voltages_unpack+0xd6e>
 8003482:	a201      	add	r2, pc, #4	; (adr r2, 8003488 <can1_ams_cell_voltages_unpack+0x40>)
 8003484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003488:	080034e9 	.word	0x080034e9
 800348c:	08003585 	.word	0x08003585
 8003490:	08003607 	.word	0x08003607
 8003494:	080036a3 	.word	0x080036a3
 8003498:	0800370b 	.word	0x0800370b
 800349c:	080037a7 	.word	0x080037a7
 80034a0:	08003829 	.word	0x08003829
 80034a4:	080038c5 	.word	0x080038c5
 80034a8:	0800392f 	.word	0x0800392f
 80034ac:	080039cb 	.word	0x080039cb
 80034b0:	08003a4d 	.word	0x08003a4d
 80034b4:	08003ae9 	.word	0x08003ae9
 80034b8:	08003b51 	.word	0x08003b51
 80034bc:	08003bed 	.word	0x08003bed
 80034c0:	08003c6f 	.word	0x08003c6f
 80034c4:	08003d0b 	.word	0x08003d0b
 80034c8:	08003d73 	.word	0x08003d73
 80034cc:	08003e0f 	.word	0x08003e0f
 80034d0:	08003e91 	.word	0x08003e91
 80034d4:	08003f2d 	.word	0x08003f2d
 80034d8:	08003f95 	.word	0x08003f95
 80034dc:	08004031 	.word	0x08004031
 80034e0:	080040b3 	.word	0x080040b3
 80034e4:	0800414f 	.word	0x0800414f

    case 0:
        dst_p->v1s1 = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	3301      	adds	r3, #1
 80034ec:	781b      	ldrb	r3, [r3, #0]
 80034ee:	22ff      	movs	r2, #255	; 0xff
 80034f0:	2100      	movs	r1, #0
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7fd fdc9 	bl	800108a <unpack_right_shift_u8>
 80034f8:	4603      	mov	r3, r0
 80034fa:	461a      	mov	r2, r3
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	705a      	strb	r2, [r3, #1]
        dst_p->v2s1 = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	3302      	adds	r3, #2
 8003504:	781b      	ldrb	r3, [r3, #0]
 8003506:	22ff      	movs	r2, #255	; 0xff
 8003508:	2100      	movs	r1, #0
 800350a:	4618      	mov	r0, r3
 800350c:	f7fd fdbd 	bl	800108a <unpack_right_shift_u8>
 8003510:	4603      	mov	r3, r0
 8003512:	461a      	mov	r2, r3
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	765a      	strb	r2, [r3, #25]
        dst_p->v3s1 = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	3303      	adds	r3, #3
 800351c:	781b      	ldrb	r3, [r3, #0]
 800351e:	22ff      	movs	r2, #255	; 0xff
 8003520:	2100      	movs	r1, #0
 8003522:	4618      	mov	r0, r3
 8003524:	f7fd fdb1 	bl	800108a <unpack_right_shift_u8>
 8003528:	4603      	mov	r3, r0
 800352a:	461a      	mov	r2, r3
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
        dst_p->v4s1 = unpack_right_shift_u8(src_p[4], 0u, 0xffu);
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	3304      	adds	r3, #4
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	22ff      	movs	r2, #255	; 0xff
 800353a:	2100      	movs	r1, #0
 800353c:	4618      	mov	r0, r3
 800353e:	f7fd fda4 	bl	800108a <unpack_right_shift_u8>
 8003542:	4603      	mov	r3, r0
 8003544:	461a      	mov	r2, r3
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
        dst_p->v5s1 = unpack_right_shift_u8(src_p[5], 0u, 0xffu);
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	3305      	adds	r3, #5
 8003550:	781b      	ldrb	r3, [r3, #0]
 8003552:	22ff      	movs	r2, #255	; 0xff
 8003554:	2100      	movs	r1, #0
 8003556:	4618      	mov	r0, r3
 8003558:	f7fd fd97 	bl	800108a <unpack_right_shift_u8>
 800355c:	4603      	mov	r3, r0
 800355e:	461a      	mov	r2, r3
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
        dst_p->v6s1 = unpack_right_shift_u8(src_p[6], 0u, 0xffu);
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	3306      	adds	r3, #6
 800356a:	781b      	ldrb	r3, [r3, #0]
 800356c:	22ff      	movs	r2, #255	; 0xff
 800356e:	2100      	movs	r1, #0
 8003570:	4618      	mov	r0, r3
 8003572:	f7fd fd8a 	bl	800108a <unpack_right_shift_u8>
 8003576:	4603      	mov	r3, r0
 8003578:	461a      	mov	r2, r3
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
        break;
 8003580:	f000 be1a 	b.w	80041b8 <can1_ams_cell_voltages_unpack+0xd70>

    case 1:
        dst_p->v7s1 = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	3301      	adds	r3, #1
 8003588:	781b      	ldrb	r3, [r3, #0]
 800358a:	22ff      	movs	r2, #255	; 0xff
 800358c:	2100      	movs	r1, #0
 800358e:	4618      	mov	r0, r3
 8003590:	f7fd fd7b 	bl	800108a <unpack_right_shift_u8>
 8003594:	4603      	mov	r3, r0
 8003596:	461a      	mov	r2, r3
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	709a      	strb	r2, [r3, #2]
        dst_p->v8s1 = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	3302      	adds	r3, #2
 80035a0:	781b      	ldrb	r3, [r3, #0]
 80035a2:	22ff      	movs	r2, #255	; 0xff
 80035a4:	2100      	movs	r1, #0
 80035a6:	4618      	mov	r0, r3
 80035a8:	f7fd fd6f 	bl	800108a <unpack_right_shift_u8>
 80035ac:	4603      	mov	r3, r0
 80035ae:	461a      	mov	r2, r3
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	769a      	strb	r2, [r3, #26]
        dst_p->v9s1 = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	3303      	adds	r3, #3
 80035b8:	781b      	ldrb	r3, [r3, #0]
 80035ba:	22ff      	movs	r2, #255	; 0xff
 80035bc:	2100      	movs	r1, #0
 80035be:	4618      	mov	r0, r3
 80035c0:	f7fd fd63 	bl	800108a <unpack_right_shift_u8>
 80035c4:	4603      	mov	r3, r0
 80035c6:	461a      	mov	r2, r3
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
        dst_p->v10s1 = unpack_right_shift_u8(src_p[4], 0u, 0xffu);
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	3304      	adds	r3, #4
 80035d2:	781b      	ldrb	r3, [r3, #0]
 80035d4:	22ff      	movs	r2, #255	; 0xff
 80035d6:	2100      	movs	r1, #0
 80035d8:	4618      	mov	r0, r3
 80035da:	f7fd fd56 	bl	800108a <unpack_right_shift_u8>
 80035de:	4603      	mov	r3, r0
 80035e0:	461a      	mov	r2, r3
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
        dst_p->v11s1 = unpack_right_shift_u8(src_p[5], 0u, 0xffu);
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	3305      	adds	r3, #5
 80035ec:	781b      	ldrb	r3, [r3, #0]
 80035ee:	22ff      	movs	r2, #255	; 0xff
 80035f0:	2100      	movs	r1, #0
 80035f2:	4618      	mov	r0, r3
 80035f4:	f7fd fd49 	bl	800108a <unpack_right_shift_u8>
 80035f8:	4603      	mov	r3, r0
 80035fa:	461a      	mov	r2, r3
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
        break;
 8003602:	f000 bdd9 	b.w	80041b8 <can1_ams_cell_voltages_unpack+0xd70>

    case 2:
        dst_p->v1s2 = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	3301      	adds	r3, #1
 800360a:	781b      	ldrb	r3, [r3, #0]
 800360c:	22ff      	movs	r2, #255	; 0xff
 800360e:	2100      	movs	r1, #0
 8003610:	4618      	mov	r0, r3
 8003612:	f7fd fd3a 	bl	800108a <unpack_right_shift_u8>
 8003616:	4603      	mov	r3, r0
 8003618:	461a      	mov	r2, r3
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	70da      	strb	r2, [r3, #3]
        dst_p->v2s2 = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	3302      	adds	r3, #2
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	22ff      	movs	r2, #255	; 0xff
 8003626:	2100      	movs	r1, #0
 8003628:	4618      	mov	r0, r3
 800362a:	f7fd fd2e 	bl	800108a <unpack_right_shift_u8>
 800362e:	4603      	mov	r3, r0
 8003630:	461a      	mov	r2, r3
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	76da      	strb	r2, [r3, #27]
        dst_p->v3s2 = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	3303      	adds	r3, #3
 800363a:	781b      	ldrb	r3, [r3, #0]
 800363c:	22ff      	movs	r2, #255	; 0xff
 800363e:	2100      	movs	r1, #0
 8003640:	4618      	mov	r0, r3
 8003642:	f7fd fd22 	bl	800108a <unpack_right_shift_u8>
 8003646:	4603      	mov	r3, r0
 8003648:	461a      	mov	r2, r3
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
        dst_p->v4s2 = unpack_right_shift_u8(src_p[4], 0u, 0xffu);
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	3304      	adds	r3, #4
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	22ff      	movs	r2, #255	; 0xff
 8003658:	2100      	movs	r1, #0
 800365a:	4618      	mov	r0, r3
 800365c:	f7fd fd15 	bl	800108a <unpack_right_shift_u8>
 8003660:	4603      	mov	r3, r0
 8003662:	461a      	mov	r2, r3
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
        dst_p->v5s2 = unpack_right_shift_u8(src_p[5], 0u, 0xffu);
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	3305      	adds	r3, #5
 800366e:	781b      	ldrb	r3, [r3, #0]
 8003670:	22ff      	movs	r2, #255	; 0xff
 8003672:	2100      	movs	r1, #0
 8003674:	4618      	mov	r0, r3
 8003676:	f7fd fd08 	bl	800108a <unpack_right_shift_u8>
 800367a:	4603      	mov	r3, r0
 800367c:	461a      	mov	r2, r3
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
        dst_p->v6s2 = unpack_right_shift_u8(src_p[6], 0u, 0xffu);
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	3306      	adds	r3, #6
 8003688:	781b      	ldrb	r3, [r3, #0]
 800368a:	22ff      	movs	r2, #255	; 0xff
 800368c:	2100      	movs	r1, #0
 800368e:	4618      	mov	r0, r3
 8003690:	f7fd fcfb 	bl	800108a <unpack_right_shift_u8>
 8003694:	4603      	mov	r3, r0
 8003696:	461a      	mov	r2, r3
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
        break;
 800369e:	f000 bd8b 	b.w	80041b8 <can1_ams_cell_voltages_unpack+0xd70>

    case 3:
        dst_p->v7s2 = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	3301      	adds	r3, #1
 80036a6:	781b      	ldrb	r3, [r3, #0]
 80036a8:	22ff      	movs	r2, #255	; 0xff
 80036aa:	2100      	movs	r1, #0
 80036ac:	4618      	mov	r0, r3
 80036ae:	f7fd fcec 	bl	800108a <unpack_right_shift_u8>
 80036b2:	4603      	mov	r3, r0
 80036b4:	461a      	mov	r2, r3
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	711a      	strb	r2, [r3, #4]
        dst_p->v8s2 = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	3302      	adds	r3, #2
 80036be:	781b      	ldrb	r3, [r3, #0]
 80036c0:	22ff      	movs	r2, #255	; 0xff
 80036c2:	2100      	movs	r1, #0
 80036c4:	4618      	mov	r0, r3
 80036c6:	f7fd fce0 	bl	800108a <unpack_right_shift_u8>
 80036ca:	4603      	mov	r3, r0
 80036cc:	461a      	mov	r2, r3
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	771a      	strb	r2, [r3, #28]
        dst_p->v9s2 = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 80036d2:	68bb      	ldr	r3, [r7, #8]
 80036d4:	3303      	adds	r3, #3
 80036d6:	781b      	ldrb	r3, [r3, #0]
 80036d8:	22ff      	movs	r2, #255	; 0xff
 80036da:	2100      	movs	r1, #0
 80036dc:	4618      	mov	r0, r3
 80036de:	f7fd fcd4 	bl	800108a <unpack_right_shift_u8>
 80036e2:	4603      	mov	r3, r0
 80036e4:	461a      	mov	r2, r3
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        dst_p->v10s2 = unpack_right_shift_u8(src_p[4], 0u, 0xffu);
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	3304      	adds	r3, #4
 80036f0:	781b      	ldrb	r3, [r3, #0]
 80036f2:	22ff      	movs	r2, #255	; 0xff
 80036f4:	2100      	movs	r1, #0
 80036f6:	4618      	mov	r0, r3
 80036f8:	f7fd fcc7 	bl	800108a <unpack_right_shift_u8>
 80036fc:	4603      	mov	r3, r0
 80036fe:	461a      	mov	r2, r3
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        break;
 8003706:	f000 bd57 	b.w	80041b8 <can1_ams_cell_voltages_unpack+0xd70>

    case 4:
        dst_p->v1s3 = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	3301      	adds	r3, #1
 800370e:	781b      	ldrb	r3, [r3, #0]
 8003710:	22ff      	movs	r2, #255	; 0xff
 8003712:	2100      	movs	r1, #0
 8003714:	4618      	mov	r0, r3
 8003716:	f7fd fcb8 	bl	800108a <unpack_right_shift_u8>
 800371a:	4603      	mov	r3, r0
 800371c:	461a      	mov	r2, r3
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	715a      	strb	r2, [r3, #5]
        dst_p->v2s3 = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	3302      	adds	r3, #2
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	22ff      	movs	r2, #255	; 0xff
 800372a:	2100      	movs	r1, #0
 800372c:	4618      	mov	r0, r3
 800372e:	f7fd fcac 	bl	800108a <unpack_right_shift_u8>
 8003732:	4603      	mov	r3, r0
 8003734:	461a      	mov	r2, r3
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	775a      	strb	r2, [r3, #29]
        dst_p->v3s3 = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	3303      	adds	r3, #3
 800373e:	781b      	ldrb	r3, [r3, #0]
 8003740:	22ff      	movs	r2, #255	; 0xff
 8003742:	2100      	movs	r1, #0
 8003744:	4618      	mov	r0, r3
 8003746:	f7fd fca0 	bl	800108a <unpack_right_shift_u8>
 800374a:	4603      	mov	r3, r0
 800374c:	461a      	mov	r2, r3
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        dst_p->v4s3 = unpack_right_shift_u8(src_p[4], 0u, 0xffu);
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	3304      	adds	r3, #4
 8003758:	781b      	ldrb	r3, [r3, #0]
 800375a:	22ff      	movs	r2, #255	; 0xff
 800375c:	2100      	movs	r1, #0
 800375e:	4618      	mov	r0, r3
 8003760:	f7fd fc93 	bl	800108a <unpack_right_shift_u8>
 8003764:	4603      	mov	r3, r0
 8003766:	461a      	mov	r2, r3
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        dst_p->v5s3 = unpack_right_shift_u8(src_p[5], 0u, 0xffu);
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	3305      	adds	r3, #5
 8003772:	781b      	ldrb	r3, [r3, #0]
 8003774:	22ff      	movs	r2, #255	; 0xff
 8003776:	2100      	movs	r1, #0
 8003778:	4618      	mov	r0, r3
 800377a:	f7fd fc86 	bl	800108a <unpack_right_shift_u8>
 800377e:	4603      	mov	r3, r0
 8003780:	461a      	mov	r2, r3
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
        dst_p->v6s3 = unpack_right_shift_u8(src_p[6], 0u, 0xffu);
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	3306      	adds	r3, #6
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	22ff      	movs	r2, #255	; 0xff
 8003790:	2100      	movs	r1, #0
 8003792:	4618      	mov	r0, r3
 8003794:	f7fd fc79 	bl	800108a <unpack_right_shift_u8>
 8003798:	4603      	mov	r3, r0
 800379a:	461a      	mov	r2, r3
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
        break;
 80037a2:	f000 bd09 	b.w	80041b8 <can1_ams_cell_voltages_unpack+0xd70>

    case 5:
        dst_p->v7s3 = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	3301      	adds	r3, #1
 80037aa:	781b      	ldrb	r3, [r3, #0]
 80037ac:	22ff      	movs	r2, #255	; 0xff
 80037ae:	2100      	movs	r1, #0
 80037b0:	4618      	mov	r0, r3
 80037b2:	f7fd fc6a 	bl	800108a <unpack_right_shift_u8>
 80037b6:	4603      	mov	r3, r0
 80037b8:	461a      	mov	r2, r3
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	719a      	strb	r2, [r3, #6]
        dst_p->v8s3 = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	3302      	adds	r3, #2
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	22ff      	movs	r2, #255	; 0xff
 80037c6:	2100      	movs	r1, #0
 80037c8:	4618      	mov	r0, r3
 80037ca:	f7fd fc5e 	bl	800108a <unpack_right_shift_u8>
 80037ce:	4603      	mov	r3, r0
 80037d0:	461a      	mov	r2, r3
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	779a      	strb	r2, [r3, #30]
        dst_p->v9s3 = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	3303      	adds	r3, #3
 80037da:	781b      	ldrb	r3, [r3, #0]
 80037dc:	22ff      	movs	r2, #255	; 0xff
 80037de:	2100      	movs	r1, #0
 80037e0:	4618      	mov	r0, r3
 80037e2:	f7fd fc52 	bl	800108a <unpack_right_shift_u8>
 80037e6:	4603      	mov	r3, r0
 80037e8:	461a      	mov	r2, r3
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
        dst_p->v10s3 = unpack_right_shift_u8(src_p[4], 0u, 0xffu);
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	3304      	adds	r3, #4
 80037f4:	781b      	ldrb	r3, [r3, #0]
 80037f6:	22ff      	movs	r2, #255	; 0xff
 80037f8:	2100      	movs	r1, #0
 80037fa:	4618      	mov	r0, r3
 80037fc:	f7fd fc45 	bl	800108a <unpack_right_shift_u8>
 8003800:	4603      	mov	r3, r0
 8003802:	461a      	mov	r2, r3
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        dst_p->v11s3 = unpack_right_shift_u8(src_p[5], 0u, 0xffu);
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	3305      	adds	r3, #5
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	22ff      	movs	r2, #255	; 0xff
 8003812:	2100      	movs	r1, #0
 8003814:	4618      	mov	r0, r3
 8003816:	f7fd fc38 	bl	800108a <unpack_right_shift_u8>
 800381a:	4603      	mov	r3, r0
 800381c:	461a      	mov	r2, r3
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
        break;
 8003824:	f000 bcc8 	b.w	80041b8 <can1_ams_cell_voltages_unpack+0xd70>

    case 6:
        dst_p->v1s4 = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	3301      	adds	r3, #1
 800382c:	781b      	ldrb	r3, [r3, #0]
 800382e:	22ff      	movs	r2, #255	; 0xff
 8003830:	2100      	movs	r1, #0
 8003832:	4618      	mov	r0, r3
 8003834:	f7fd fc29 	bl	800108a <unpack_right_shift_u8>
 8003838:	4603      	mov	r3, r0
 800383a:	461a      	mov	r2, r3
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	71da      	strb	r2, [r3, #7]
        dst_p->v2s4 = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	3302      	adds	r3, #2
 8003844:	781b      	ldrb	r3, [r3, #0]
 8003846:	22ff      	movs	r2, #255	; 0xff
 8003848:	2100      	movs	r1, #0
 800384a:	4618      	mov	r0, r3
 800384c:	f7fd fc1d 	bl	800108a <unpack_right_shift_u8>
 8003850:	4603      	mov	r3, r0
 8003852:	461a      	mov	r2, r3
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	77da      	strb	r2, [r3, #31]
        dst_p->v3s4 = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	3303      	adds	r3, #3
 800385c:	781b      	ldrb	r3, [r3, #0]
 800385e:	22ff      	movs	r2, #255	; 0xff
 8003860:	2100      	movs	r1, #0
 8003862:	4618      	mov	r0, r3
 8003864:	f7fd fc11 	bl	800108a <unpack_right_shift_u8>
 8003868:	4603      	mov	r3, r0
 800386a:	461a      	mov	r2, r3
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
        dst_p->v4s4 = unpack_right_shift_u8(src_p[4], 0u, 0xffu);
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	3304      	adds	r3, #4
 8003876:	781b      	ldrb	r3, [r3, #0]
 8003878:	22ff      	movs	r2, #255	; 0xff
 800387a:	2100      	movs	r1, #0
 800387c:	4618      	mov	r0, r3
 800387e:	f7fd fc04 	bl	800108a <unpack_right_shift_u8>
 8003882:	4603      	mov	r3, r0
 8003884:	461a      	mov	r2, r3
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
        dst_p->v5s4 = unpack_right_shift_u8(src_p[5], 0u, 0xffu);
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	3305      	adds	r3, #5
 8003890:	781b      	ldrb	r3, [r3, #0]
 8003892:	22ff      	movs	r2, #255	; 0xff
 8003894:	2100      	movs	r1, #0
 8003896:	4618      	mov	r0, r3
 8003898:	f7fd fbf7 	bl	800108a <unpack_right_shift_u8>
 800389c:	4603      	mov	r3, r0
 800389e:	461a      	mov	r2, r3
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
        dst_p->v6s4 = unpack_right_shift_u8(src_p[6], 0u, 0xffu);
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	3306      	adds	r3, #6
 80038aa:	781b      	ldrb	r3, [r3, #0]
 80038ac:	22ff      	movs	r2, #255	; 0xff
 80038ae:	2100      	movs	r1, #0
 80038b0:	4618      	mov	r0, r3
 80038b2:	f7fd fbea 	bl	800108a <unpack_right_shift_u8>
 80038b6:	4603      	mov	r3, r0
 80038b8:	461a      	mov	r2, r3
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
        break;
 80038c0:	f000 bc7a 	b.w	80041b8 <can1_ams_cell_voltages_unpack+0xd70>

    case 7:
        dst_p->v7s4 = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	3301      	adds	r3, #1
 80038c8:	781b      	ldrb	r3, [r3, #0]
 80038ca:	22ff      	movs	r2, #255	; 0xff
 80038cc:	2100      	movs	r1, #0
 80038ce:	4618      	mov	r0, r3
 80038d0:	f7fd fbdb 	bl	800108a <unpack_right_shift_u8>
 80038d4:	4603      	mov	r3, r0
 80038d6:	461a      	mov	r2, r3
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	721a      	strb	r2, [r3, #8]
        dst_p->v8s4 = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	3302      	adds	r3, #2
 80038e0:	781b      	ldrb	r3, [r3, #0]
 80038e2:	22ff      	movs	r2, #255	; 0xff
 80038e4:	2100      	movs	r1, #0
 80038e6:	4618      	mov	r0, r3
 80038e8:	f7fd fbcf 	bl	800108a <unpack_right_shift_u8>
 80038ec:	4603      	mov	r3, r0
 80038ee:	461a      	mov	r2, r3
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	f883 2020 	strb.w	r2, [r3, #32]
        dst_p->v9s4 = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	3303      	adds	r3, #3
 80038fa:	781b      	ldrb	r3, [r3, #0]
 80038fc:	22ff      	movs	r2, #255	; 0xff
 80038fe:	2100      	movs	r1, #0
 8003900:	4618      	mov	r0, r3
 8003902:	f7fd fbc2 	bl	800108a <unpack_right_shift_u8>
 8003906:	4603      	mov	r3, r0
 8003908:	461a      	mov	r2, r3
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        dst_p->v10s4 = unpack_right_shift_u8(src_p[4], 0u, 0xffu);
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	3304      	adds	r3, #4
 8003914:	781b      	ldrb	r3, [r3, #0]
 8003916:	22ff      	movs	r2, #255	; 0xff
 8003918:	2100      	movs	r1, #0
 800391a:	4618      	mov	r0, r3
 800391c:	f7fd fbb5 	bl	800108a <unpack_right_shift_u8>
 8003920:	4603      	mov	r3, r0
 8003922:	461a      	mov	r2, r3
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        break;
 800392a:	f000 bc45 	b.w	80041b8 <can1_ams_cell_voltages_unpack+0xd70>

    case 8:
        dst_p->v1s5 = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	3301      	adds	r3, #1
 8003932:	781b      	ldrb	r3, [r3, #0]
 8003934:	22ff      	movs	r2, #255	; 0xff
 8003936:	2100      	movs	r1, #0
 8003938:	4618      	mov	r0, r3
 800393a:	f7fd fba6 	bl	800108a <unpack_right_shift_u8>
 800393e:	4603      	mov	r3, r0
 8003940:	461a      	mov	r2, r3
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	725a      	strb	r2, [r3, #9]
        dst_p->v2s5 = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	3302      	adds	r3, #2
 800394a:	781b      	ldrb	r3, [r3, #0]
 800394c:	22ff      	movs	r2, #255	; 0xff
 800394e:	2100      	movs	r1, #0
 8003950:	4618      	mov	r0, r3
 8003952:	f7fd fb9a 	bl	800108a <unpack_right_shift_u8>
 8003956:	4603      	mov	r3, r0
 8003958:	461a      	mov	r2, r3
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        dst_p->v3s5 = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	3303      	adds	r3, #3
 8003964:	781b      	ldrb	r3, [r3, #0]
 8003966:	22ff      	movs	r2, #255	; 0xff
 8003968:	2100      	movs	r1, #0
 800396a:	4618      	mov	r0, r3
 800396c:	f7fd fb8d 	bl	800108a <unpack_right_shift_u8>
 8003970:	4603      	mov	r3, r0
 8003972:	461a      	mov	r2, r3
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        dst_p->v4s5 = unpack_right_shift_u8(src_p[4], 0u, 0xffu);
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	3304      	adds	r3, #4
 800397e:	781b      	ldrb	r3, [r3, #0]
 8003980:	22ff      	movs	r2, #255	; 0xff
 8003982:	2100      	movs	r1, #0
 8003984:	4618      	mov	r0, r3
 8003986:	f7fd fb80 	bl	800108a <unpack_right_shift_u8>
 800398a:	4603      	mov	r3, r0
 800398c:	461a      	mov	r2, r3
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        dst_p->v5s5 = unpack_right_shift_u8(src_p[5], 0u, 0xffu);
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	3305      	adds	r3, #5
 8003998:	781b      	ldrb	r3, [r3, #0]
 800399a:	22ff      	movs	r2, #255	; 0xff
 800399c:	2100      	movs	r1, #0
 800399e:	4618      	mov	r0, r3
 80039a0:	f7fd fb73 	bl	800108a <unpack_right_shift_u8>
 80039a4:	4603      	mov	r3, r0
 80039a6:	461a      	mov	r2, r3
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
        dst_p->v6s5 = unpack_right_shift_u8(src_p[6], 0u, 0xffu);
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	3306      	adds	r3, #6
 80039b2:	781b      	ldrb	r3, [r3, #0]
 80039b4:	22ff      	movs	r2, #255	; 0xff
 80039b6:	2100      	movs	r1, #0
 80039b8:	4618      	mov	r0, r3
 80039ba:	f7fd fb66 	bl	800108a <unpack_right_shift_u8>
 80039be:	4603      	mov	r3, r0
 80039c0:	461a      	mov	r2, r3
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	f883 2077 	strb.w	r2, [r3, #119]	; 0x77
        break;
 80039c8:	e3f6      	b.n	80041b8 <can1_ams_cell_voltages_unpack+0xd70>

    case 9:
        dst_p->v7s5 = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	3301      	adds	r3, #1
 80039ce:	781b      	ldrb	r3, [r3, #0]
 80039d0:	22ff      	movs	r2, #255	; 0xff
 80039d2:	2100      	movs	r1, #0
 80039d4:	4618      	mov	r0, r3
 80039d6:	f7fd fb58 	bl	800108a <unpack_right_shift_u8>
 80039da:	4603      	mov	r3, r0
 80039dc:	461a      	mov	r2, r3
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	729a      	strb	r2, [r3, #10]
        dst_p->v8s5 = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	3302      	adds	r3, #2
 80039e6:	781b      	ldrb	r3, [r3, #0]
 80039e8:	22ff      	movs	r2, #255	; 0xff
 80039ea:	2100      	movs	r1, #0
 80039ec:	4618      	mov	r0, r3
 80039ee:	f7fd fb4c 	bl	800108a <unpack_right_shift_u8>
 80039f2:	4603      	mov	r3, r0
 80039f4:	461a      	mov	r2, r3
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
        dst_p->v9s5 = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	3303      	adds	r3, #3
 8003a00:	781b      	ldrb	r3, [r3, #0]
 8003a02:	22ff      	movs	r2, #255	; 0xff
 8003a04:	2100      	movs	r1, #0
 8003a06:	4618      	mov	r0, r3
 8003a08:	f7fd fb3f 	bl	800108a <unpack_right_shift_u8>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	461a      	mov	r2, r3
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        dst_p->v10s5 = unpack_right_shift_u8(src_p[4], 0u, 0xffu);
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	3304      	adds	r3, #4
 8003a1a:	781b      	ldrb	r3, [r3, #0]
 8003a1c:	22ff      	movs	r2, #255	; 0xff
 8003a1e:	2100      	movs	r1, #0
 8003a20:	4618      	mov	r0, r3
 8003a22:	f7fd fb32 	bl	800108a <unpack_right_shift_u8>
 8003a26:	4603      	mov	r3, r0
 8003a28:	461a      	mov	r2, r3
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        dst_p->v11s5 = unpack_right_shift_u8(src_p[5], 0u, 0xffu);
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	3305      	adds	r3, #5
 8003a34:	781b      	ldrb	r3, [r3, #0]
 8003a36:	22ff      	movs	r2, #255	; 0xff
 8003a38:	2100      	movs	r1, #0
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f7fd fb25 	bl	800108a <unpack_right_shift_u8>
 8003a40:	4603      	mov	r3, r0
 8003a42:	461a      	mov	r2, r3
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        break;
 8003a4a:	e3b5      	b.n	80041b8 <can1_ams_cell_voltages_unpack+0xd70>

    case 10:
        dst_p->v1s6 = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	3301      	adds	r3, #1
 8003a50:	781b      	ldrb	r3, [r3, #0]
 8003a52:	22ff      	movs	r2, #255	; 0xff
 8003a54:	2100      	movs	r1, #0
 8003a56:	4618      	mov	r0, r3
 8003a58:	f7fd fb17 	bl	800108a <unpack_right_shift_u8>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	461a      	mov	r2, r3
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	72da      	strb	r2, [r3, #11]
        dst_p->v2s6 = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	3302      	adds	r3, #2
 8003a68:	781b      	ldrb	r3, [r3, #0]
 8003a6a:	22ff      	movs	r2, #255	; 0xff
 8003a6c:	2100      	movs	r1, #0
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f7fd fb0b 	bl	800108a <unpack_right_shift_u8>
 8003a74:	4603      	mov	r3, r0
 8003a76:	461a      	mov	r2, r3
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        dst_p->v3s6 = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	3303      	adds	r3, #3
 8003a82:	781b      	ldrb	r3, [r3, #0]
 8003a84:	22ff      	movs	r2, #255	; 0xff
 8003a86:	2100      	movs	r1, #0
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f7fd fafe 	bl	800108a <unpack_right_shift_u8>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	461a      	mov	r2, r3
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
        dst_p->v4s6 = unpack_right_shift_u8(src_p[4], 0u, 0xffu);
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	3304      	adds	r3, #4
 8003a9c:	781b      	ldrb	r3, [r3, #0]
 8003a9e:	22ff      	movs	r2, #255	; 0xff
 8003aa0:	2100      	movs	r1, #0
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f7fd faf1 	bl	800108a <unpack_right_shift_u8>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	461a      	mov	r2, r3
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
        dst_p->v5s6 = unpack_right_shift_u8(src_p[5], 0u, 0xffu);
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	3305      	adds	r3, #5
 8003ab6:	781b      	ldrb	r3, [r3, #0]
 8003ab8:	22ff      	movs	r2, #255	; 0xff
 8003aba:	2100      	movs	r1, #0
 8003abc:	4618      	mov	r0, r3
 8003abe:	f7fd fae4 	bl	800108a <unpack_right_shift_u8>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	461a      	mov	r2, r3
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        dst_p->v6s6 = unpack_right_shift_u8(src_p[6], 0u, 0xffu);
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	3306      	adds	r3, #6
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	22ff      	movs	r2, #255	; 0xff
 8003ad4:	2100      	movs	r1, #0
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f7fd fad7 	bl	800108a <unpack_right_shift_u8>
 8003adc:	4603      	mov	r3, r0
 8003ade:	461a      	mov	r2, r3
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
        break;
 8003ae6:	e367      	b.n	80041b8 <can1_ams_cell_voltages_unpack+0xd70>

    case 11:
        dst_p->v7s6 = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	3301      	adds	r3, #1
 8003aec:	781b      	ldrb	r3, [r3, #0]
 8003aee:	22ff      	movs	r2, #255	; 0xff
 8003af0:	2100      	movs	r1, #0
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7fd fac9 	bl	800108a <unpack_right_shift_u8>
 8003af8:	4603      	mov	r3, r0
 8003afa:	461a      	mov	r2, r3
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	731a      	strb	r2, [r3, #12]
        dst_p->v8s6 = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	3302      	adds	r3, #2
 8003b04:	781b      	ldrb	r3, [r3, #0]
 8003b06:	22ff      	movs	r2, #255	; 0xff
 8003b08:	2100      	movs	r1, #0
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f7fd fabd 	bl	800108a <unpack_right_shift_u8>
 8003b10:	4603      	mov	r3, r0
 8003b12:	461a      	mov	r2, r3
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        dst_p->v9s6 = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	3303      	adds	r3, #3
 8003b1e:	781b      	ldrb	r3, [r3, #0]
 8003b20:	22ff      	movs	r2, #255	; 0xff
 8003b22:	2100      	movs	r1, #0
 8003b24:	4618      	mov	r0, r3
 8003b26:	f7fd fab0 	bl	800108a <unpack_right_shift_u8>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        dst_p->v10s6 = unpack_right_shift_u8(src_p[4], 0u, 0xffu);
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	3304      	adds	r3, #4
 8003b38:	781b      	ldrb	r3, [r3, #0]
 8003b3a:	22ff      	movs	r2, #255	; 0xff
 8003b3c:	2100      	movs	r1, #0
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f7fd faa3 	bl	800108a <unpack_right_shift_u8>
 8003b44:	4603      	mov	r3, r0
 8003b46:	461a      	mov	r2, r3
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
        break;
 8003b4e:	e333      	b.n	80041b8 <can1_ams_cell_voltages_unpack+0xd70>

    case 12:
        dst_p->v1s7 = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	3301      	adds	r3, #1
 8003b54:	781b      	ldrb	r3, [r3, #0]
 8003b56:	22ff      	movs	r2, #255	; 0xff
 8003b58:	2100      	movs	r1, #0
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7fd fa95 	bl	800108a <unpack_right_shift_u8>
 8003b60:	4603      	mov	r3, r0
 8003b62:	461a      	mov	r2, r3
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	735a      	strb	r2, [r3, #13]
        dst_p->v2s7 = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 8003b68:	68bb      	ldr	r3, [r7, #8]
 8003b6a:	3302      	adds	r3, #2
 8003b6c:	781b      	ldrb	r3, [r3, #0]
 8003b6e:	22ff      	movs	r2, #255	; 0xff
 8003b70:	2100      	movs	r1, #0
 8003b72:	4618      	mov	r0, r3
 8003b74:	f7fd fa89 	bl	800108a <unpack_right_shift_u8>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	461a      	mov	r2, r3
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
        dst_p->v3s7 = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	3303      	adds	r3, #3
 8003b86:	781b      	ldrb	r3, [r3, #0]
 8003b88:	22ff      	movs	r2, #255	; 0xff
 8003b8a:	2100      	movs	r1, #0
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f7fd fa7c 	bl	800108a <unpack_right_shift_u8>
 8003b92:	4603      	mov	r3, r0
 8003b94:	461a      	mov	r2, r3
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        dst_p->v4s7 = unpack_right_shift_u8(src_p[4], 0u, 0xffu);
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	3304      	adds	r3, #4
 8003ba0:	781b      	ldrb	r3, [r3, #0]
 8003ba2:	22ff      	movs	r2, #255	; 0xff
 8003ba4:	2100      	movs	r1, #0
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f7fd fa6f 	bl	800108a <unpack_right_shift_u8>
 8003bac:	4603      	mov	r3, r0
 8003bae:	461a      	mov	r2, r3
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
        dst_p->v5s7 = unpack_right_shift_u8(src_p[5], 0u, 0xffu);
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	3305      	adds	r3, #5
 8003bba:	781b      	ldrb	r3, [r3, #0]
 8003bbc:	22ff      	movs	r2, #255	; 0xff
 8003bbe:	2100      	movs	r1, #0
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f7fd fa62 	bl	800108a <unpack_right_shift_u8>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	461a      	mov	r2, r3
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
        dst_p->v6s7 = unpack_right_shift_u8(src_p[6], 0u, 0xffu);
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	3306      	adds	r3, #6
 8003bd4:	781b      	ldrb	r3, [r3, #0]
 8003bd6:	22ff      	movs	r2, #255	; 0xff
 8003bd8:	2100      	movs	r1, #0
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f7fd fa55 	bl	800108a <unpack_right_shift_u8>
 8003be0:	4603      	mov	r3, r0
 8003be2:	461a      	mov	r2, r3
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
        break;
 8003bea:	e2e5      	b.n	80041b8 <can1_ams_cell_voltages_unpack+0xd70>

    case 13:
        dst_p->v7s7 = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	3301      	adds	r3, #1
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	22ff      	movs	r2, #255	; 0xff
 8003bf4:	2100      	movs	r1, #0
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f7fd fa47 	bl	800108a <unpack_right_shift_u8>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	461a      	mov	r2, r3
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	739a      	strb	r2, [r3, #14]
        dst_p->v8s7 = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	3302      	adds	r3, #2
 8003c08:	781b      	ldrb	r3, [r3, #0]
 8003c0a:	22ff      	movs	r2, #255	; 0xff
 8003c0c:	2100      	movs	r1, #0
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f7fd fa3b 	bl	800108a <unpack_right_shift_u8>
 8003c14:	4603      	mov	r3, r0
 8003c16:	461a      	mov	r2, r3
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
        dst_p->v9s7 = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	3303      	adds	r3, #3
 8003c22:	781b      	ldrb	r3, [r3, #0]
 8003c24:	22ff      	movs	r2, #255	; 0xff
 8003c26:	2100      	movs	r1, #0
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f7fd fa2e 	bl	800108a <unpack_right_shift_u8>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	461a      	mov	r2, r3
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        dst_p->v10s7 = unpack_right_shift_u8(src_p[4], 0u, 0xffu);
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	3304      	adds	r3, #4
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	22ff      	movs	r2, #255	; 0xff
 8003c40:	2100      	movs	r1, #0
 8003c42:	4618      	mov	r0, r3
 8003c44:	f7fd fa21 	bl	800108a <unpack_right_shift_u8>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	461a      	mov	r2, r3
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
        dst_p->v11s7 = unpack_right_shift_u8(src_p[5], 0u, 0xffu);
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	3305      	adds	r3, #5
 8003c56:	781b      	ldrb	r3, [r3, #0]
 8003c58:	22ff      	movs	r2, #255	; 0xff
 8003c5a:	2100      	movs	r1, #0
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f7fd fa14 	bl	800108a <unpack_right_shift_u8>
 8003c62:	4603      	mov	r3, r0
 8003c64:	461a      	mov	r2, r3
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
        break;
 8003c6c:	e2a4      	b.n	80041b8 <can1_ams_cell_voltages_unpack+0xd70>

    case 14:
        dst_p->v1s8 = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	3301      	adds	r3, #1
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	22ff      	movs	r2, #255	; 0xff
 8003c76:	2100      	movs	r1, #0
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f7fd fa06 	bl	800108a <unpack_right_shift_u8>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	461a      	mov	r2, r3
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	73da      	strb	r2, [r3, #15]
        dst_p->v2s8 = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	3302      	adds	r3, #2
 8003c8a:	781b      	ldrb	r3, [r3, #0]
 8003c8c:	22ff      	movs	r2, #255	; 0xff
 8003c8e:	2100      	movs	r1, #0
 8003c90:	4618      	mov	r0, r3
 8003c92:	f7fd f9fa 	bl	800108a <unpack_right_shift_u8>
 8003c96:	4603      	mov	r3, r0
 8003c98:	461a      	mov	r2, r3
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
        dst_p->v3s8 = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	3303      	adds	r3, #3
 8003ca4:	781b      	ldrb	r3, [r3, #0]
 8003ca6:	22ff      	movs	r2, #255	; 0xff
 8003ca8:	2100      	movs	r1, #0
 8003caa:	4618      	mov	r0, r3
 8003cac:	f7fd f9ed 	bl	800108a <unpack_right_shift_u8>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	461a      	mov	r2, r3
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
        dst_p->v4s8 = unpack_right_shift_u8(src_p[4], 0u, 0xffu);
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	3304      	adds	r3, #4
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	22ff      	movs	r2, #255	; 0xff
 8003cc2:	2100      	movs	r1, #0
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f7fd f9e0 	bl	800108a <unpack_right_shift_u8>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	461a      	mov	r2, r3
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
        dst_p->v5s8 = unpack_right_shift_u8(src_p[5], 0u, 0xffu);
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	3305      	adds	r3, #5
 8003cd8:	781b      	ldrb	r3, [r3, #0]
 8003cda:	22ff      	movs	r2, #255	; 0xff
 8003cdc:	2100      	movs	r1, #0
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f7fd f9d3 	bl	800108a <unpack_right_shift_u8>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
        dst_p->v6s8 = unpack_right_shift_u8(src_p[6], 0u, 0xffu);
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	3306      	adds	r3, #6
 8003cf2:	781b      	ldrb	r3, [r3, #0]
 8003cf4:	22ff      	movs	r2, #255	; 0xff
 8003cf6:	2100      	movs	r1, #0
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f7fd f9c6 	bl	800108a <unpack_right_shift_u8>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	461a      	mov	r2, r3
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
        break;
 8003d08:	e256      	b.n	80041b8 <can1_ams_cell_voltages_unpack+0xd70>

    case 15:
        dst_p->v7s8 = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	3301      	adds	r3, #1
 8003d0e:	781b      	ldrb	r3, [r3, #0]
 8003d10:	22ff      	movs	r2, #255	; 0xff
 8003d12:	2100      	movs	r1, #0
 8003d14:	4618      	mov	r0, r3
 8003d16:	f7fd f9b8 	bl	800108a <unpack_right_shift_u8>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	741a      	strb	r2, [r3, #16]
        dst_p->v8s8 = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	3302      	adds	r3, #2
 8003d26:	781b      	ldrb	r3, [r3, #0]
 8003d28:	22ff      	movs	r2, #255	; 0xff
 8003d2a:	2100      	movs	r1, #0
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f7fd f9ac 	bl	800108a <unpack_right_shift_u8>
 8003d32:	4603      	mov	r3, r0
 8003d34:	461a      	mov	r2, r3
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        dst_p->v9s8 = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	3303      	adds	r3, #3
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	22ff      	movs	r2, #255	; 0xff
 8003d44:	2100      	movs	r1, #0
 8003d46:	4618      	mov	r0, r3
 8003d48:	f7fd f99f 	bl	800108a <unpack_right_shift_u8>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	461a      	mov	r2, r3
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        dst_p->v10s8 = unpack_right_shift_u8(src_p[4], 0u, 0xffu);
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	3304      	adds	r3, #4
 8003d5a:	781b      	ldrb	r3, [r3, #0]
 8003d5c:	22ff      	movs	r2, #255	; 0xff
 8003d5e:	2100      	movs	r1, #0
 8003d60:	4618      	mov	r0, r3
 8003d62:	f7fd f992 	bl	800108a <unpack_right_shift_u8>
 8003d66:	4603      	mov	r3, r0
 8003d68:	461a      	mov	r2, r3
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
        break;
 8003d70:	e222      	b.n	80041b8 <can1_ams_cell_voltages_unpack+0xd70>

    case 16:
        dst_p->v1s9 = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	3301      	adds	r3, #1
 8003d76:	781b      	ldrb	r3, [r3, #0]
 8003d78:	22ff      	movs	r2, #255	; 0xff
 8003d7a:	2100      	movs	r1, #0
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f7fd f984 	bl	800108a <unpack_right_shift_u8>
 8003d82:	4603      	mov	r3, r0
 8003d84:	461a      	mov	r2, r3
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	745a      	strb	r2, [r3, #17]
        dst_p->v2s9 = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	3302      	adds	r3, #2
 8003d8e:	781b      	ldrb	r3, [r3, #0]
 8003d90:	22ff      	movs	r2, #255	; 0xff
 8003d92:	2100      	movs	r1, #0
 8003d94:	4618      	mov	r0, r3
 8003d96:	f7fd f978 	bl	800108a <unpack_right_shift_u8>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	461a      	mov	r2, r3
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
        dst_p->v3s9 = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	3303      	adds	r3, #3
 8003da8:	781b      	ldrb	r3, [r3, #0]
 8003daa:	22ff      	movs	r2, #255	; 0xff
 8003dac:	2100      	movs	r1, #0
 8003dae:	4618      	mov	r0, r3
 8003db0:	f7fd f96b 	bl	800108a <unpack_right_shift_u8>
 8003db4:	4603      	mov	r3, r0
 8003db6:	461a      	mov	r2, r3
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        dst_p->v4s9 = unpack_right_shift_u8(src_p[4], 0u, 0xffu);
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	3304      	adds	r3, #4
 8003dc2:	781b      	ldrb	r3, [r3, #0]
 8003dc4:	22ff      	movs	r2, #255	; 0xff
 8003dc6:	2100      	movs	r1, #0
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f7fd f95e 	bl	800108a <unpack_right_shift_u8>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
        dst_p->v5s9 = unpack_right_shift_u8(src_p[5], 0u, 0xffu);
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	3305      	adds	r3, #5
 8003ddc:	781b      	ldrb	r3, [r3, #0]
 8003dde:	22ff      	movs	r2, #255	; 0xff
 8003de0:	2100      	movs	r1, #0
 8003de2:	4618      	mov	r0, r3
 8003de4:	f7fd f951 	bl	800108a <unpack_right_shift_u8>
 8003de8:	4603      	mov	r3, r0
 8003dea:	461a      	mov	r2, r3
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
        dst_p->v6s9 = unpack_right_shift_u8(src_p[6], 0u, 0xffu);
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	3306      	adds	r3, #6
 8003df6:	781b      	ldrb	r3, [r3, #0]
 8003df8:	22ff      	movs	r2, #255	; 0xff
 8003dfa:	2100      	movs	r1, #0
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f7fd f944 	bl	800108a <unpack_right_shift_u8>
 8003e02:	4603      	mov	r3, r0
 8003e04:	461a      	mov	r2, r3
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	f883 207b 	strb.w	r2, [r3, #123]	; 0x7b
        break;
 8003e0c:	e1d4      	b.n	80041b8 <can1_ams_cell_voltages_unpack+0xd70>

    case 17:
        dst_p->v7s9 = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	3301      	adds	r3, #1
 8003e12:	781b      	ldrb	r3, [r3, #0]
 8003e14:	22ff      	movs	r2, #255	; 0xff
 8003e16:	2100      	movs	r1, #0
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f7fd f936 	bl	800108a <unpack_right_shift_u8>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	461a      	mov	r2, r3
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	749a      	strb	r2, [r3, #18]
        dst_p->v8s9 = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	3302      	adds	r3, #2
 8003e2a:	781b      	ldrb	r3, [r3, #0]
 8003e2c:	22ff      	movs	r2, #255	; 0xff
 8003e2e:	2100      	movs	r1, #0
 8003e30:	4618      	mov	r0, r3
 8003e32:	f7fd f92a 	bl	800108a <unpack_right_shift_u8>
 8003e36:	4603      	mov	r3, r0
 8003e38:	461a      	mov	r2, r3
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
        dst_p->v9s9 = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	3303      	adds	r3, #3
 8003e44:	781b      	ldrb	r3, [r3, #0]
 8003e46:	22ff      	movs	r2, #255	; 0xff
 8003e48:	2100      	movs	r1, #0
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f7fd f91d 	bl	800108a <unpack_right_shift_u8>
 8003e50:	4603      	mov	r3, r0
 8003e52:	461a      	mov	r2, r3
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        dst_p->v10s9 = unpack_right_shift_u8(src_p[4], 0u, 0xffu);
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	3304      	adds	r3, #4
 8003e5e:	781b      	ldrb	r3, [r3, #0]
 8003e60:	22ff      	movs	r2, #255	; 0xff
 8003e62:	2100      	movs	r1, #0
 8003e64:	4618      	mov	r0, r3
 8003e66:	f7fd f910 	bl	800108a <unpack_right_shift_u8>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	461a      	mov	r2, r3
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
        dst_p->v11s9 = unpack_right_shift_u8(src_p[5], 0u, 0xffu);
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	3305      	adds	r3, #5
 8003e78:	781b      	ldrb	r3, [r3, #0]
 8003e7a:	22ff      	movs	r2, #255	; 0xff
 8003e7c:	2100      	movs	r1, #0
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f7fd f903 	bl	800108a <unpack_right_shift_u8>
 8003e84:	4603      	mov	r3, r0
 8003e86:	461a      	mov	r2, r3
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
        break;
 8003e8e:	e193      	b.n	80041b8 <can1_ams_cell_voltages_unpack+0xd70>

    case 18:
        dst_p->v1s10 = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	3301      	adds	r3, #1
 8003e94:	781b      	ldrb	r3, [r3, #0]
 8003e96:	22ff      	movs	r2, #255	; 0xff
 8003e98:	2100      	movs	r1, #0
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f7fd f8f5 	bl	800108a <unpack_right_shift_u8>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	74da      	strb	r2, [r3, #19]
        dst_p->v2s10 = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	3302      	adds	r3, #2
 8003eac:	781b      	ldrb	r3, [r3, #0]
 8003eae:	22ff      	movs	r2, #255	; 0xff
 8003eb0:	2100      	movs	r1, #0
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f7fd f8e9 	bl	800108a <unpack_right_shift_u8>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	461a      	mov	r2, r3
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
        dst_p->v3s10 = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	3303      	adds	r3, #3
 8003ec6:	781b      	ldrb	r3, [r3, #0]
 8003ec8:	22ff      	movs	r2, #255	; 0xff
 8003eca:	2100      	movs	r1, #0
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f7fd f8dc 	bl	800108a <unpack_right_shift_u8>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
        dst_p->v4s10 = unpack_right_shift_u8(src_p[4], 0u, 0xffu);
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	3304      	adds	r3, #4
 8003ee0:	781b      	ldrb	r3, [r3, #0]
 8003ee2:	22ff      	movs	r2, #255	; 0xff
 8003ee4:	2100      	movs	r1, #0
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f7fd f8cf 	bl	800108a <unpack_right_shift_u8>
 8003eec:	4603      	mov	r3, r0
 8003eee:	461a      	mov	r2, r3
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
        dst_p->v5s10 = unpack_right_shift_u8(src_p[5], 0u, 0xffu);
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	3305      	adds	r3, #5
 8003efa:	781b      	ldrb	r3, [r3, #0]
 8003efc:	22ff      	movs	r2, #255	; 0xff
 8003efe:	2100      	movs	r1, #0
 8003f00:	4618      	mov	r0, r3
 8003f02:	f7fd f8c2 	bl	800108a <unpack_right_shift_u8>
 8003f06:	4603      	mov	r3, r0
 8003f08:	461a      	mov	r2, r3
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
        dst_p->v6s10 = unpack_right_shift_u8(src_p[6], 0u, 0xffu);
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	3306      	adds	r3, #6
 8003f14:	781b      	ldrb	r3, [r3, #0]
 8003f16:	22ff      	movs	r2, #255	; 0xff
 8003f18:	2100      	movs	r1, #0
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f7fd f8b5 	bl	800108a <unpack_right_shift_u8>
 8003f20:	4603      	mov	r3, r0
 8003f22:	461a      	mov	r2, r3
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
        break;
 8003f2a:	e145      	b.n	80041b8 <can1_ams_cell_voltages_unpack+0xd70>

    case 19:
        dst_p->v7s10 = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	3301      	adds	r3, #1
 8003f30:	781b      	ldrb	r3, [r3, #0]
 8003f32:	22ff      	movs	r2, #255	; 0xff
 8003f34:	2100      	movs	r1, #0
 8003f36:	4618      	mov	r0, r3
 8003f38:	f7fd f8a7 	bl	800108a <unpack_right_shift_u8>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	461a      	mov	r2, r3
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	751a      	strb	r2, [r3, #20]
        dst_p->v8s10 = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	3302      	adds	r3, #2
 8003f48:	781b      	ldrb	r3, [r3, #0]
 8003f4a:	22ff      	movs	r2, #255	; 0xff
 8003f4c:	2100      	movs	r1, #0
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f7fd f89b 	bl	800108a <unpack_right_shift_u8>
 8003f54:	4603      	mov	r3, r0
 8003f56:	461a      	mov	r2, r3
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
        dst_p->v9s10 = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	3303      	adds	r3, #3
 8003f62:	781b      	ldrb	r3, [r3, #0]
 8003f64:	22ff      	movs	r2, #255	; 0xff
 8003f66:	2100      	movs	r1, #0
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f7fd f88e 	bl	800108a <unpack_right_shift_u8>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	461a      	mov	r2, r3
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        dst_p->v10s10 = unpack_right_shift_u8(src_p[4], 0u, 0xffu);
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	3304      	adds	r3, #4
 8003f7c:	781b      	ldrb	r3, [r3, #0]
 8003f7e:	22ff      	movs	r2, #255	; 0xff
 8003f80:	2100      	movs	r1, #0
 8003f82:	4618      	mov	r0, r3
 8003f84:	f7fd f881 	bl	800108a <unpack_right_shift_u8>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	461a      	mov	r2, r3
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
        break;
 8003f92:	e111      	b.n	80041b8 <can1_ams_cell_voltages_unpack+0xd70>

    case 20:
        dst_p->v1s11 = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	3301      	adds	r3, #1
 8003f98:	781b      	ldrb	r3, [r3, #0]
 8003f9a:	22ff      	movs	r2, #255	; 0xff
 8003f9c:	2100      	movs	r1, #0
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f7fd f873 	bl	800108a <unpack_right_shift_u8>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	461a      	mov	r2, r3
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	755a      	strb	r2, [r3, #21]
        dst_p->v2s11 = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	3302      	adds	r3, #2
 8003fb0:	781b      	ldrb	r3, [r3, #0]
 8003fb2:	22ff      	movs	r2, #255	; 0xff
 8003fb4:	2100      	movs	r1, #0
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f7fd f867 	bl	800108a <unpack_right_shift_u8>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	461a      	mov	r2, r3
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
        dst_p->v3s11 = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	3303      	adds	r3, #3
 8003fca:	781b      	ldrb	r3, [r3, #0]
 8003fcc:	22ff      	movs	r2, #255	; 0xff
 8003fce:	2100      	movs	r1, #0
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f7fd f85a 	bl	800108a <unpack_right_shift_u8>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	461a      	mov	r2, r3
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
        dst_p->v4s11 = unpack_right_shift_u8(src_p[4], 0u, 0xffu);
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	3304      	adds	r3, #4
 8003fe4:	781b      	ldrb	r3, [r3, #0]
 8003fe6:	22ff      	movs	r2, #255	; 0xff
 8003fe8:	2100      	movs	r1, #0
 8003fea:	4618      	mov	r0, r3
 8003fec:	f7fd f84d 	bl	800108a <unpack_right_shift_u8>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        dst_p->v5s11 = unpack_right_shift_u8(src_p[5], 0u, 0xffu);
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	3305      	adds	r3, #5
 8003ffe:	781b      	ldrb	r3, [r3, #0]
 8004000:	22ff      	movs	r2, #255	; 0xff
 8004002:	2100      	movs	r1, #0
 8004004:	4618      	mov	r0, r3
 8004006:	f7fd f840 	bl	800108a <unpack_right_shift_u8>
 800400a:	4603      	mov	r3, r0
 800400c:	461a      	mov	r2, r3
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
        dst_p->v6s11 = unpack_right_shift_u8(src_p[6], 0u, 0xffu);
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	3306      	adds	r3, #6
 8004018:	781b      	ldrb	r3, [r3, #0]
 800401a:	22ff      	movs	r2, #255	; 0xff
 800401c:	2100      	movs	r1, #0
 800401e:	4618      	mov	r0, r3
 8004020:	f7fd f833 	bl	800108a <unpack_right_shift_u8>
 8004024:	4603      	mov	r3, r0
 8004026:	461a      	mov	r2, r3
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
        break;
 800402e:	e0c3      	b.n	80041b8 <can1_ams_cell_voltages_unpack+0xd70>

    case 21:
        dst_p->v7s11 = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	3301      	adds	r3, #1
 8004034:	781b      	ldrb	r3, [r3, #0]
 8004036:	22ff      	movs	r2, #255	; 0xff
 8004038:	2100      	movs	r1, #0
 800403a:	4618      	mov	r0, r3
 800403c:	f7fd f825 	bl	800108a <unpack_right_shift_u8>
 8004040:	4603      	mov	r3, r0
 8004042:	461a      	mov	r2, r3
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	759a      	strb	r2, [r3, #22]
        dst_p->v8s11 = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	3302      	adds	r3, #2
 800404c:	781b      	ldrb	r3, [r3, #0]
 800404e:	22ff      	movs	r2, #255	; 0xff
 8004050:	2100      	movs	r1, #0
 8004052:	4618      	mov	r0, r3
 8004054:	f7fd f819 	bl	800108a <unpack_right_shift_u8>
 8004058:	4603      	mov	r3, r0
 800405a:	461a      	mov	r2, r3
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
        dst_p->v9s11 = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	3303      	adds	r3, #3
 8004066:	781b      	ldrb	r3, [r3, #0]
 8004068:	22ff      	movs	r2, #255	; 0xff
 800406a:	2100      	movs	r1, #0
 800406c:	4618      	mov	r0, r3
 800406e:	f7fd f80c 	bl	800108a <unpack_right_shift_u8>
 8004072:	4603      	mov	r3, r0
 8004074:	461a      	mov	r2, r3
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
        dst_p->v10s11 = unpack_right_shift_u8(src_p[4], 0u, 0xffu);
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	3304      	adds	r3, #4
 8004080:	781b      	ldrb	r3, [r3, #0]
 8004082:	22ff      	movs	r2, #255	; 0xff
 8004084:	2100      	movs	r1, #0
 8004086:	4618      	mov	r0, r3
 8004088:	f7fc ffff 	bl	800108a <unpack_right_shift_u8>
 800408c:	4603      	mov	r3, r0
 800408e:	461a      	mov	r2, r3
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
        dst_p->v11s11 = unpack_right_shift_u8(src_p[5], 0u, 0xffu);
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	3305      	adds	r3, #5
 800409a:	781b      	ldrb	r3, [r3, #0]
 800409c:	22ff      	movs	r2, #255	; 0xff
 800409e:	2100      	movs	r1, #0
 80040a0:	4618      	mov	r0, r3
 80040a2:	f7fc fff2 	bl	800108a <unpack_right_shift_u8>
 80040a6:	4603      	mov	r3, r0
 80040a8:	461a      	mov	r2, r3
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
        break;
 80040b0:	e082      	b.n	80041b8 <can1_ams_cell_voltages_unpack+0xd70>

    case 22:
        dst_p->v1s12 = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	3301      	adds	r3, #1
 80040b6:	781b      	ldrb	r3, [r3, #0]
 80040b8:	22ff      	movs	r2, #255	; 0xff
 80040ba:	2100      	movs	r1, #0
 80040bc:	4618      	mov	r0, r3
 80040be:	f7fc ffe4 	bl	800108a <unpack_right_shift_u8>
 80040c2:	4603      	mov	r3, r0
 80040c4:	461a      	mov	r2, r3
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	75da      	strb	r2, [r3, #23]
        dst_p->v2s12 = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	3302      	adds	r3, #2
 80040ce:	781b      	ldrb	r3, [r3, #0]
 80040d0:	22ff      	movs	r2, #255	; 0xff
 80040d2:	2100      	movs	r1, #0
 80040d4:	4618      	mov	r0, r3
 80040d6:	f7fc ffd8 	bl	800108a <unpack_right_shift_u8>
 80040da:	4603      	mov	r3, r0
 80040dc:	461a      	mov	r2, r3
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
        dst_p->v3s12 = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	3303      	adds	r3, #3
 80040e8:	781b      	ldrb	r3, [r3, #0]
 80040ea:	22ff      	movs	r2, #255	; 0xff
 80040ec:	2100      	movs	r1, #0
 80040ee:	4618      	mov	r0, r3
 80040f0:	f7fc ffcb 	bl	800108a <unpack_right_shift_u8>
 80040f4:	4603      	mov	r3, r0
 80040f6:	461a      	mov	r2, r3
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
        dst_p->v4s12 = unpack_right_shift_u8(src_p[4], 0u, 0xffu);
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	3304      	adds	r3, #4
 8004102:	781b      	ldrb	r3, [r3, #0]
 8004104:	22ff      	movs	r2, #255	; 0xff
 8004106:	2100      	movs	r1, #0
 8004108:	4618      	mov	r0, r3
 800410a:	f7fc ffbe 	bl	800108a <unpack_right_shift_u8>
 800410e:	4603      	mov	r3, r0
 8004110:	461a      	mov	r2, r3
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
        dst_p->v5s12 = unpack_right_shift_u8(src_p[5], 0u, 0xffu);
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	3305      	adds	r3, #5
 800411c:	781b      	ldrb	r3, [r3, #0]
 800411e:	22ff      	movs	r2, #255	; 0xff
 8004120:	2100      	movs	r1, #0
 8004122:	4618      	mov	r0, r3
 8004124:	f7fc ffb1 	bl	800108a <unpack_right_shift_u8>
 8004128:	4603      	mov	r3, r0
 800412a:	461a      	mov	r2, r3
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
        dst_p->v6s12 = unpack_right_shift_u8(src_p[6], 0u, 0xffu);
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	3306      	adds	r3, #6
 8004136:	781b      	ldrb	r3, [r3, #0]
 8004138:	22ff      	movs	r2, #255	; 0xff
 800413a:	2100      	movs	r1, #0
 800413c:	4618      	mov	r0, r3
 800413e:	f7fc ffa4 	bl	800108a <unpack_right_shift_u8>
 8004142:	4603      	mov	r3, r0
 8004144:	461a      	mov	r2, r3
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
        break;
 800414c:	e034      	b.n	80041b8 <can1_ams_cell_voltages_unpack+0xd70>

    case 23:
        dst_p->v7s12 = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	3301      	adds	r3, #1
 8004152:	781b      	ldrb	r3, [r3, #0]
 8004154:	22ff      	movs	r2, #255	; 0xff
 8004156:	2100      	movs	r1, #0
 8004158:	4618      	mov	r0, r3
 800415a:	f7fc ff96 	bl	800108a <unpack_right_shift_u8>
 800415e:	4603      	mov	r3, r0
 8004160:	461a      	mov	r2, r3
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	761a      	strb	r2, [r3, #24]
        dst_p->v8s12 = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	3302      	adds	r3, #2
 800416a:	781b      	ldrb	r3, [r3, #0]
 800416c:	22ff      	movs	r2, #255	; 0xff
 800416e:	2100      	movs	r1, #0
 8004170:	4618      	mov	r0, r3
 8004172:	f7fc ff8a 	bl	800108a <unpack_right_shift_u8>
 8004176:	4603      	mov	r3, r0
 8004178:	461a      	mov	r2, r3
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        dst_p->v9s12 = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	3303      	adds	r3, #3
 8004184:	781b      	ldrb	r3, [r3, #0]
 8004186:	22ff      	movs	r2, #255	; 0xff
 8004188:	2100      	movs	r1, #0
 800418a:	4618      	mov	r0, r3
 800418c:	f7fc ff7d 	bl	800108a <unpack_right_shift_u8>
 8004190:	4603      	mov	r3, r0
 8004192:	461a      	mov	r2, r3
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
        dst_p->v10s12 = unpack_right_shift_u8(src_p[4], 0u, 0xffu);
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	3304      	adds	r3, #4
 800419e:	781b      	ldrb	r3, [r3, #0]
 80041a0:	22ff      	movs	r2, #255	; 0xff
 80041a2:	2100      	movs	r1, #0
 80041a4:	4618      	mov	r0, r3
 80041a6:	f7fc ff70 	bl	800108a <unpack_right_shift_u8>
 80041aa:	4603      	mov	r3, r0
 80041ac:	461a      	mov	r2, r3
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
        break;
 80041b4:	e000      	b.n	80041b8 <can1_ams_cell_voltages_unpack+0xd70>

    default:
        break;
 80041b6:	bf00      	nop
    }

    return (0);
 80041b8:	2300      	movs	r3, #0
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3710      	adds	r7, #16
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	bf00      	nop

080041c4 <can1_ams_cell_voltages_voltage_multiplexor_encode>:

uint8_t can1_ams_cell_voltages_voltage_multiplexor_encode(double value)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b082      	sub	sp, #8
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)(value);
 80041ce:	e9d7 0100 	ldrd	r0, r1, [r7]
 80041d2:	f7fc fcdb 	bl	8000b8c <__aeabi_d2uiz>
 80041d6:	4603      	mov	r3, r0
 80041d8:	b2db      	uxtb	r3, r3
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3708      	adds	r7, #8
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	0000      	movs	r0, r0
 80041e4:	0000      	movs	r0, r0
	...

080041e8 <can1_ams_cell_voltages_v1s1_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v1s1_encode(double value)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b082      	sub	sp, #8
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80041f2:	f04f 0200 	mov.w	r2, #0
 80041f6:	4b10      	ldr	r3, [pc, #64]	; (8004238 <can1_ams_cell_voltages_v1s1_encode+0x50>)
 80041f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80041fc:	f7fc f836 	bl	800026c <__aeabi_dsub>
 8004200:	4602      	mov	r2, r0
 8004202:	460b      	mov	r3, r1
 8004204:	4610      	mov	r0, r2
 8004206:	4619      	mov	r1, r3
 8004208:	a309      	add	r3, pc, #36	; (adr r3, 8004230 <can1_ams_cell_voltages_v1s1_encode+0x48>)
 800420a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800420e:	f7fc fb0f 	bl	8000830 <__aeabi_ddiv>
 8004212:	4602      	mov	r2, r0
 8004214:	460b      	mov	r3, r1
 8004216:	4610      	mov	r0, r2
 8004218:	4619      	mov	r1, r3
 800421a:	f7fc fcb7 	bl	8000b8c <__aeabi_d2uiz>
 800421e:	4603      	mov	r3, r0
 8004220:	b2db      	uxtb	r3, r3
}
 8004222:	4618      	mov	r0, r3
 8004224:	3708      	adds	r7, #8
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	bf00      	nop
 800422c:	f3af 8000 	nop.w
 8004230:	fcce1c58 	.word	0xfcce1c58
 8004234:	3f800e6a 	.word	0x3f800e6a
 8004238:	40040000 	.word	0x40040000
 800423c:	00000000 	.word	0x00000000

08004240 <can1_ams_cell_voltages_v1s1_decode>:

double can1_ams_cell_voltages_v1s1_decode(uint8_t value)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b082      	sub	sp, #8
 8004244:	af00      	add	r7, sp, #0
 8004246:	4603      	mov	r3, r0
 8004248:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800424a:	79fb      	ldrb	r3, [r7, #7]
 800424c:	4618      	mov	r0, r3
 800424e:	f7fc f94b 	bl	80004e8 <__aeabi_ui2d>
 8004252:	a30e      	add	r3, pc, #56	; (adr r3, 800428c <can1_ams_cell_voltages_v1s1_decode+0x4c>)
 8004254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004258:	f7fc f9c0 	bl	80005dc <__aeabi_dmul>
 800425c:	4602      	mov	r2, r0
 800425e:	460b      	mov	r3, r1
 8004260:	4610      	mov	r0, r2
 8004262:	4619      	mov	r1, r3
 8004264:	f04f 0200 	mov.w	r2, #0
 8004268:	4b07      	ldr	r3, [pc, #28]	; (8004288 <can1_ams_cell_voltages_v1s1_decode+0x48>)
 800426a:	f7fc f801 	bl	8000270 <__adddf3>
 800426e:	4602      	mov	r2, r0
 8004270:	460b      	mov	r3, r1
 8004272:	ec43 2b17 	vmov	d7, r2, r3
}
 8004276:	eeb0 0a47 	vmov.f32	s0, s14
 800427a:	eef0 0a67 	vmov.f32	s1, s15
 800427e:	3708      	adds	r7, #8
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}
 8004284:	f3af 8000 	nop.w
 8004288:	40040000 	.word	0x40040000
 800428c:	fcce1c58 	.word	0xfcce1c58
 8004290:	3f800e6a 	.word	0x3f800e6a
 8004294:	00000000 	.word	0x00000000

08004298 <can1_ams_cell_voltages_v7s1_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v7s1_encode(double value)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b082      	sub	sp, #8
 800429c:	af00      	add	r7, sp, #0
 800429e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80042a2:	f04f 0200 	mov.w	r2, #0
 80042a6:	4b10      	ldr	r3, [pc, #64]	; (80042e8 <can1_ams_cell_voltages_v7s1_encode+0x50>)
 80042a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80042ac:	f7fb ffde 	bl	800026c <__aeabi_dsub>
 80042b0:	4602      	mov	r2, r0
 80042b2:	460b      	mov	r3, r1
 80042b4:	4610      	mov	r0, r2
 80042b6:	4619      	mov	r1, r3
 80042b8:	a309      	add	r3, pc, #36	; (adr r3, 80042e0 <can1_ams_cell_voltages_v7s1_encode+0x48>)
 80042ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042be:	f7fc fab7 	bl	8000830 <__aeabi_ddiv>
 80042c2:	4602      	mov	r2, r0
 80042c4:	460b      	mov	r3, r1
 80042c6:	4610      	mov	r0, r2
 80042c8:	4619      	mov	r1, r3
 80042ca:	f7fc fc5f 	bl	8000b8c <__aeabi_d2uiz>
 80042ce:	4603      	mov	r3, r0
 80042d0:	b2db      	uxtb	r3, r3
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3708      	adds	r7, #8
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
 80042da:	bf00      	nop
 80042dc:	f3af 8000 	nop.w
 80042e0:	fcce1c58 	.word	0xfcce1c58
 80042e4:	3f800e6a 	.word	0x3f800e6a
 80042e8:	40040000 	.word	0x40040000
 80042ec:	00000000 	.word	0x00000000

080042f0 <can1_ams_cell_voltages_v7s1_decode>:

double can1_ams_cell_voltages_v7s1_decode(uint8_t value)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b082      	sub	sp, #8
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	4603      	mov	r3, r0
 80042f8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80042fa:	79fb      	ldrb	r3, [r7, #7]
 80042fc:	4618      	mov	r0, r3
 80042fe:	f7fc f8f3 	bl	80004e8 <__aeabi_ui2d>
 8004302:	a30e      	add	r3, pc, #56	; (adr r3, 800433c <can1_ams_cell_voltages_v7s1_decode+0x4c>)
 8004304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004308:	f7fc f968 	bl	80005dc <__aeabi_dmul>
 800430c:	4602      	mov	r2, r0
 800430e:	460b      	mov	r3, r1
 8004310:	4610      	mov	r0, r2
 8004312:	4619      	mov	r1, r3
 8004314:	f04f 0200 	mov.w	r2, #0
 8004318:	4b07      	ldr	r3, [pc, #28]	; (8004338 <can1_ams_cell_voltages_v7s1_decode+0x48>)
 800431a:	f7fb ffa9 	bl	8000270 <__adddf3>
 800431e:	4602      	mov	r2, r0
 8004320:	460b      	mov	r3, r1
 8004322:	ec43 2b17 	vmov	d7, r2, r3
}
 8004326:	eeb0 0a47 	vmov.f32	s0, s14
 800432a:	eef0 0a67 	vmov.f32	s1, s15
 800432e:	3708      	adds	r7, #8
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}
 8004334:	f3af 8000 	nop.w
 8004338:	40040000 	.word	0x40040000
 800433c:	fcce1c58 	.word	0xfcce1c58
 8004340:	3f800e6a 	.word	0x3f800e6a
 8004344:	00000000 	.word	0x00000000

08004348 <can1_ams_cell_voltages_v1s2_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v1s2_encode(double value)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b082      	sub	sp, #8
 800434c:	af00      	add	r7, sp, #0
 800434e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8004352:	f04f 0200 	mov.w	r2, #0
 8004356:	4b10      	ldr	r3, [pc, #64]	; (8004398 <can1_ams_cell_voltages_v1s2_encode+0x50>)
 8004358:	e9d7 0100 	ldrd	r0, r1, [r7]
 800435c:	f7fb ff86 	bl	800026c <__aeabi_dsub>
 8004360:	4602      	mov	r2, r0
 8004362:	460b      	mov	r3, r1
 8004364:	4610      	mov	r0, r2
 8004366:	4619      	mov	r1, r3
 8004368:	a309      	add	r3, pc, #36	; (adr r3, 8004390 <can1_ams_cell_voltages_v1s2_encode+0x48>)
 800436a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800436e:	f7fc fa5f 	bl	8000830 <__aeabi_ddiv>
 8004372:	4602      	mov	r2, r0
 8004374:	460b      	mov	r3, r1
 8004376:	4610      	mov	r0, r2
 8004378:	4619      	mov	r1, r3
 800437a:	f7fc fc07 	bl	8000b8c <__aeabi_d2uiz>
 800437e:	4603      	mov	r3, r0
 8004380:	b2db      	uxtb	r3, r3
}
 8004382:	4618      	mov	r0, r3
 8004384:	3708      	adds	r7, #8
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}
 800438a:	bf00      	nop
 800438c:	f3af 8000 	nop.w
 8004390:	fcce1c58 	.word	0xfcce1c58
 8004394:	3f800e6a 	.word	0x3f800e6a
 8004398:	40040000 	.word	0x40040000
 800439c:	00000000 	.word	0x00000000

080043a0 <can1_ams_cell_voltages_v1s2_decode>:

double can1_ams_cell_voltages_v1s2_decode(uint8_t value)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b082      	sub	sp, #8
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	4603      	mov	r3, r0
 80043a8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80043aa:	79fb      	ldrb	r3, [r7, #7]
 80043ac:	4618      	mov	r0, r3
 80043ae:	f7fc f89b 	bl	80004e8 <__aeabi_ui2d>
 80043b2:	a30e      	add	r3, pc, #56	; (adr r3, 80043ec <can1_ams_cell_voltages_v1s2_decode+0x4c>)
 80043b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043b8:	f7fc f910 	bl	80005dc <__aeabi_dmul>
 80043bc:	4602      	mov	r2, r0
 80043be:	460b      	mov	r3, r1
 80043c0:	4610      	mov	r0, r2
 80043c2:	4619      	mov	r1, r3
 80043c4:	f04f 0200 	mov.w	r2, #0
 80043c8:	4b07      	ldr	r3, [pc, #28]	; (80043e8 <can1_ams_cell_voltages_v1s2_decode+0x48>)
 80043ca:	f7fb ff51 	bl	8000270 <__adddf3>
 80043ce:	4602      	mov	r2, r0
 80043d0:	460b      	mov	r3, r1
 80043d2:	ec43 2b17 	vmov	d7, r2, r3
}
 80043d6:	eeb0 0a47 	vmov.f32	s0, s14
 80043da:	eef0 0a67 	vmov.f32	s1, s15
 80043de:	3708      	adds	r7, #8
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}
 80043e4:	f3af 8000 	nop.w
 80043e8:	40040000 	.word	0x40040000
 80043ec:	fcce1c58 	.word	0xfcce1c58
 80043f0:	3f800e6a 	.word	0x3f800e6a
 80043f4:	00000000 	.word	0x00000000

080043f8 <can1_ams_cell_voltages_v7s2_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v7s2_encode(double value)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b082      	sub	sp, #8
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8004402:	f04f 0200 	mov.w	r2, #0
 8004406:	4b10      	ldr	r3, [pc, #64]	; (8004448 <can1_ams_cell_voltages_v7s2_encode+0x50>)
 8004408:	e9d7 0100 	ldrd	r0, r1, [r7]
 800440c:	f7fb ff2e 	bl	800026c <__aeabi_dsub>
 8004410:	4602      	mov	r2, r0
 8004412:	460b      	mov	r3, r1
 8004414:	4610      	mov	r0, r2
 8004416:	4619      	mov	r1, r3
 8004418:	a309      	add	r3, pc, #36	; (adr r3, 8004440 <can1_ams_cell_voltages_v7s2_encode+0x48>)
 800441a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800441e:	f7fc fa07 	bl	8000830 <__aeabi_ddiv>
 8004422:	4602      	mov	r2, r0
 8004424:	460b      	mov	r3, r1
 8004426:	4610      	mov	r0, r2
 8004428:	4619      	mov	r1, r3
 800442a:	f7fc fbaf 	bl	8000b8c <__aeabi_d2uiz>
 800442e:	4603      	mov	r3, r0
 8004430:	b2db      	uxtb	r3, r3
}
 8004432:	4618      	mov	r0, r3
 8004434:	3708      	adds	r7, #8
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	f3af 8000 	nop.w
 8004440:	fcce1c58 	.word	0xfcce1c58
 8004444:	3f800e6a 	.word	0x3f800e6a
 8004448:	40040000 	.word	0x40040000
 800444c:	00000000 	.word	0x00000000

08004450 <can1_ams_cell_voltages_v7s2_decode>:

double can1_ams_cell_voltages_v7s2_decode(uint8_t value)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b082      	sub	sp, #8
 8004454:	af00      	add	r7, sp, #0
 8004456:	4603      	mov	r3, r0
 8004458:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800445a:	79fb      	ldrb	r3, [r7, #7]
 800445c:	4618      	mov	r0, r3
 800445e:	f7fc f843 	bl	80004e8 <__aeabi_ui2d>
 8004462:	a30e      	add	r3, pc, #56	; (adr r3, 800449c <can1_ams_cell_voltages_v7s2_decode+0x4c>)
 8004464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004468:	f7fc f8b8 	bl	80005dc <__aeabi_dmul>
 800446c:	4602      	mov	r2, r0
 800446e:	460b      	mov	r3, r1
 8004470:	4610      	mov	r0, r2
 8004472:	4619      	mov	r1, r3
 8004474:	f04f 0200 	mov.w	r2, #0
 8004478:	4b07      	ldr	r3, [pc, #28]	; (8004498 <can1_ams_cell_voltages_v7s2_decode+0x48>)
 800447a:	f7fb fef9 	bl	8000270 <__adddf3>
 800447e:	4602      	mov	r2, r0
 8004480:	460b      	mov	r3, r1
 8004482:	ec43 2b17 	vmov	d7, r2, r3
}
 8004486:	eeb0 0a47 	vmov.f32	s0, s14
 800448a:	eef0 0a67 	vmov.f32	s1, s15
 800448e:	3708      	adds	r7, #8
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}
 8004494:	f3af 8000 	nop.w
 8004498:	40040000 	.word	0x40040000
 800449c:	fcce1c58 	.word	0xfcce1c58
 80044a0:	3f800e6a 	.word	0x3f800e6a
 80044a4:	00000000 	.word	0x00000000

080044a8 <can1_ams_cell_voltages_v1s3_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v1s3_encode(double value)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b082      	sub	sp, #8
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80044b2:	f04f 0200 	mov.w	r2, #0
 80044b6:	4b10      	ldr	r3, [pc, #64]	; (80044f8 <can1_ams_cell_voltages_v1s3_encode+0x50>)
 80044b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80044bc:	f7fb fed6 	bl	800026c <__aeabi_dsub>
 80044c0:	4602      	mov	r2, r0
 80044c2:	460b      	mov	r3, r1
 80044c4:	4610      	mov	r0, r2
 80044c6:	4619      	mov	r1, r3
 80044c8:	a309      	add	r3, pc, #36	; (adr r3, 80044f0 <can1_ams_cell_voltages_v1s3_encode+0x48>)
 80044ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ce:	f7fc f9af 	bl	8000830 <__aeabi_ddiv>
 80044d2:	4602      	mov	r2, r0
 80044d4:	460b      	mov	r3, r1
 80044d6:	4610      	mov	r0, r2
 80044d8:	4619      	mov	r1, r3
 80044da:	f7fc fb57 	bl	8000b8c <__aeabi_d2uiz>
 80044de:	4603      	mov	r3, r0
 80044e0:	b2db      	uxtb	r3, r3
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3708      	adds	r7, #8
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}
 80044ea:	bf00      	nop
 80044ec:	f3af 8000 	nop.w
 80044f0:	fcce1c58 	.word	0xfcce1c58
 80044f4:	3f800e6a 	.word	0x3f800e6a
 80044f8:	40040000 	.word	0x40040000
 80044fc:	00000000 	.word	0x00000000

08004500 <can1_ams_cell_voltages_v1s3_decode>:

double can1_ams_cell_voltages_v1s3_decode(uint8_t value)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b082      	sub	sp, #8
 8004504:	af00      	add	r7, sp, #0
 8004506:	4603      	mov	r3, r0
 8004508:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800450a:	79fb      	ldrb	r3, [r7, #7]
 800450c:	4618      	mov	r0, r3
 800450e:	f7fb ffeb 	bl	80004e8 <__aeabi_ui2d>
 8004512:	a30e      	add	r3, pc, #56	; (adr r3, 800454c <can1_ams_cell_voltages_v1s3_decode+0x4c>)
 8004514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004518:	f7fc f860 	bl	80005dc <__aeabi_dmul>
 800451c:	4602      	mov	r2, r0
 800451e:	460b      	mov	r3, r1
 8004520:	4610      	mov	r0, r2
 8004522:	4619      	mov	r1, r3
 8004524:	f04f 0200 	mov.w	r2, #0
 8004528:	4b07      	ldr	r3, [pc, #28]	; (8004548 <can1_ams_cell_voltages_v1s3_decode+0x48>)
 800452a:	f7fb fea1 	bl	8000270 <__adddf3>
 800452e:	4602      	mov	r2, r0
 8004530:	460b      	mov	r3, r1
 8004532:	ec43 2b17 	vmov	d7, r2, r3
}
 8004536:	eeb0 0a47 	vmov.f32	s0, s14
 800453a:	eef0 0a67 	vmov.f32	s1, s15
 800453e:	3708      	adds	r7, #8
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}
 8004544:	f3af 8000 	nop.w
 8004548:	40040000 	.word	0x40040000
 800454c:	fcce1c58 	.word	0xfcce1c58
 8004550:	3f800e6a 	.word	0x3f800e6a
 8004554:	00000000 	.word	0x00000000

08004558 <can1_ams_cell_voltages_v7s3_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v7s3_encode(double value)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b082      	sub	sp, #8
 800455c:	af00      	add	r7, sp, #0
 800455e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8004562:	f04f 0200 	mov.w	r2, #0
 8004566:	4b10      	ldr	r3, [pc, #64]	; (80045a8 <can1_ams_cell_voltages_v7s3_encode+0x50>)
 8004568:	e9d7 0100 	ldrd	r0, r1, [r7]
 800456c:	f7fb fe7e 	bl	800026c <__aeabi_dsub>
 8004570:	4602      	mov	r2, r0
 8004572:	460b      	mov	r3, r1
 8004574:	4610      	mov	r0, r2
 8004576:	4619      	mov	r1, r3
 8004578:	a309      	add	r3, pc, #36	; (adr r3, 80045a0 <can1_ams_cell_voltages_v7s3_encode+0x48>)
 800457a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800457e:	f7fc f957 	bl	8000830 <__aeabi_ddiv>
 8004582:	4602      	mov	r2, r0
 8004584:	460b      	mov	r3, r1
 8004586:	4610      	mov	r0, r2
 8004588:	4619      	mov	r1, r3
 800458a:	f7fc faff 	bl	8000b8c <__aeabi_d2uiz>
 800458e:	4603      	mov	r3, r0
 8004590:	b2db      	uxtb	r3, r3
}
 8004592:	4618      	mov	r0, r3
 8004594:	3708      	adds	r7, #8
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}
 800459a:	bf00      	nop
 800459c:	f3af 8000 	nop.w
 80045a0:	fcce1c58 	.word	0xfcce1c58
 80045a4:	3f800e6a 	.word	0x3f800e6a
 80045a8:	40040000 	.word	0x40040000
 80045ac:	00000000 	.word	0x00000000

080045b0 <can1_ams_cell_voltages_v7s3_decode>:

double can1_ams_cell_voltages_v7s3_decode(uint8_t value)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b082      	sub	sp, #8
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	4603      	mov	r3, r0
 80045b8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80045ba:	79fb      	ldrb	r3, [r7, #7]
 80045bc:	4618      	mov	r0, r3
 80045be:	f7fb ff93 	bl	80004e8 <__aeabi_ui2d>
 80045c2:	a30e      	add	r3, pc, #56	; (adr r3, 80045fc <can1_ams_cell_voltages_v7s3_decode+0x4c>)
 80045c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045c8:	f7fc f808 	bl	80005dc <__aeabi_dmul>
 80045cc:	4602      	mov	r2, r0
 80045ce:	460b      	mov	r3, r1
 80045d0:	4610      	mov	r0, r2
 80045d2:	4619      	mov	r1, r3
 80045d4:	f04f 0200 	mov.w	r2, #0
 80045d8:	4b07      	ldr	r3, [pc, #28]	; (80045f8 <can1_ams_cell_voltages_v7s3_decode+0x48>)
 80045da:	f7fb fe49 	bl	8000270 <__adddf3>
 80045de:	4602      	mov	r2, r0
 80045e0:	460b      	mov	r3, r1
 80045e2:	ec43 2b17 	vmov	d7, r2, r3
}
 80045e6:	eeb0 0a47 	vmov.f32	s0, s14
 80045ea:	eef0 0a67 	vmov.f32	s1, s15
 80045ee:	3708      	adds	r7, #8
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}
 80045f4:	f3af 8000 	nop.w
 80045f8:	40040000 	.word	0x40040000
 80045fc:	fcce1c58 	.word	0xfcce1c58
 8004600:	3f800e6a 	.word	0x3f800e6a
 8004604:	00000000 	.word	0x00000000

08004608 <can1_ams_cell_voltages_v1s4_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v1s4_encode(double value)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b082      	sub	sp, #8
 800460c:	af00      	add	r7, sp, #0
 800460e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8004612:	f04f 0200 	mov.w	r2, #0
 8004616:	4b10      	ldr	r3, [pc, #64]	; (8004658 <can1_ams_cell_voltages_v1s4_encode+0x50>)
 8004618:	e9d7 0100 	ldrd	r0, r1, [r7]
 800461c:	f7fb fe26 	bl	800026c <__aeabi_dsub>
 8004620:	4602      	mov	r2, r0
 8004622:	460b      	mov	r3, r1
 8004624:	4610      	mov	r0, r2
 8004626:	4619      	mov	r1, r3
 8004628:	a309      	add	r3, pc, #36	; (adr r3, 8004650 <can1_ams_cell_voltages_v1s4_encode+0x48>)
 800462a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800462e:	f7fc f8ff 	bl	8000830 <__aeabi_ddiv>
 8004632:	4602      	mov	r2, r0
 8004634:	460b      	mov	r3, r1
 8004636:	4610      	mov	r0, r2
 8004638:	4619      	mov	r1, r3
 800463a:	f7fc faa7 	bl	8000b8c <__aeabi_d2uiz>
 800463e:	4603      	mov	r3, r0
 8004640:	b2db      	uxtb	r3, r3
}
 8004642:	4618      	mov	r0, r3
 8004644:	3708      	adds	r7, #8
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
 800464a:	bf00      	nop
 800464c:	f3af 8000 	nop.w
 8004650:	fcce1c58 	.word	0xfcce1c58
 8004654:	3f800e6a 	.word	0x3f800e6a
 8004658:	40040000 	.word	0x40040000
 800465c:	00000000 	.word	0x00000000

08004660 <can1_ams_cell_voltages_v1s4_decode>:

double can1_ams_cell_voltages_v1s4_decode(uint8_t value)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b082      	sub	sp, #8
 8004664:	af00      	add	r7, sp, #0
 8004666:	4603      	mov	r3, r0
 8004668:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800466a:	79fb      	ldrb	r3, [r7, #7]
 800466c:	4618      	mov	r0, r3
 800466e:	f7fb ff3b 	bl	80004e8 <__aeabi_ui2d>
 8004672:	a30e      	add	r3, pc, #56	; (adr r3, 80046ac <can1_ams_cell_voltages_v1s4_decode+0x4c>)
 8004674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004678:	f7fb ffb0 	bl	80005dc <__aeabi_dmul>
 800467c:	4602      	mov	r2, r0
 800467e:	460b      	mov	r3, r1
 8004680:	4610      	mov	r0, r2
 8004682:	4619      	mov	r1, r3
 8004684:	f04f 0200 	mov.w	r2, #0
 8004688:	4b07      	ldr	r3, [pc, #28]	; (80046a8 <can1_ams_cell_voltages_v1s4_decode+0x48>)
 800468a:	f7fb fdf1 	bl	8000270 <__adddf3>
 800468e:	4602      	mov	r2, r0
 8004690:	460b      	mov	r3, r1
 8004692:	ec43 2b17 	vmov	d7, r2, r3
}
 8004696:	eeb0 0a47 	vmov.f32	s0, s14
 800469a:	eef0 0a67 	vmov.f32	s1, s15
 800469e:	3708      	adds	r7, #8
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	f3af 8000 	nop.w
 80046a8:	40040000 	.word	0x40040000
 80046ac:	fcce1c58 	.word	0xfcce1c58
 80046b0:	3f800e6a 	.word	0x3f800e6a
 80046b4:	00000000 	.word	0x00000000

080046b8 <can1_ams_cell_voltages_v7s4_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v7s4_encode(double value)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b082      	sub	sp, #8
 80046bc:	af00      	add	r7, sp, #0
 80046be:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80046c2:	f04f 0200 	mov.w	r2, #0
 80046c6:	4b10      	ldr	r3, [pc, #64]	; (8004708 <can1_ams_cell_voltages_v7s4_encode+0x50>)
 80046c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80046cc:	f7fb fdce 	bl	800026c <__aeabi_dsub>
 80046d0:	4602      	mov	r2, r0
 80046d2:	460b      	mov	r3, r1
 80046d4:	4610      	mov	r0, r2
 80046d6:	4619      	mov	r1, r3
 80046d8:	a309      	add	r3, pc, #36	; (adr r3, 8004700 <can1_ams_cell_voltages_v7s4_encode+0x48>)
 80046da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046de:	f7fc f8a7 	bl	8000830 <__aeabi_ddiv>
 80046e2:	4602      	mov	r2, r0
 80046e4:	460b      	mov	r3, r1
 80046e6:	4610      	mov	r0, r2
 80046e8:	4619      	mov	r1, r3
 80046ea:	f7fc fa4f 	bl	8000b8c <__aeabi_d2uiz>
 80046ee:	4603      	mov	r3, r0
 80046f0:	b2db      	uxtb	r3, r3
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3708      	adds	r7, #8
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}
 80046fa:	bf00      	nop
 80046fc:	f3af 8000 	nop.w
 8004700:	fcce1c58 	.word	0xfcce1c58
 8004704:	3f800e6a 	.word	0x3f800e6a
 8004708:	40040000 	.word	0x40040000
 800470c:	00000000 	.word	0x00000000

08004710 <can1_ams_cell_voltages_v7s4_decode>:

double can1_ams_cell_voltages_v7s4_decode(uint8_t value)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b082      	sub	sp, #8
 8004714:	af00      	add	r7, sp, #0
 8004716:	4603      	mov	r3, r0
 8004718:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800471a:	79fb      	ldrb	r3, [r7, #7]
 800471c:	4618      	mov	r0, r3
 800471e:	f7fb fee3 	bl	80004e8 <__aeabi_ui2d>
 8004722:	a30e      	add	r3, pc, #56	; (adr r3, 800475c <can1_ams_cell_voltages_v7s4_decode+0x4c>)
 8004724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004728:	f7fb ff58 	bl	80005dc <__aeabi_dmul>
 800472c:	4602      	mov	r2, r0
 800472e:	460b      	mov	r3, r1
 8004730:	4610      	mov	r0, r2
 8004732:	4619      	mov	r1, r3
 8004734:	f04f 0200 	mov.w	r2, #0
 8004738:	4b07      	ldr	r3, [pc, #28]	; (8004758 <can1_ams_cell_voltages_v7s4_decode+0x48>)
 800473a:	f7fb fd99 	bl	8000270 <__adddf3>
 800473e:	4602      	mov	r2, r0
 8004740:	460b      	mov	r3, r1
 8004742:	ec43 2b17 	vmov	d7, r2, r3
}
 8004746:	eeb0 0a47 	vmov.f32	s0, s14
 800474a:	eef0 0a67 	vmov.f32	s1, s15
 800474e:	3708      	adds	r7, #8
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}
 8004754:	f3af 8000 	nop.w
 8004758:	40040000 	.word	0x40040000
 800475c:	fcce1c58 	.word	0xfcce1c58
 8004760:	3f800e6a 	.word	0x3f800e6a
 8004764:	00000000 	.word	0x00000000

08004768 <can1_ams_cell_voltages_v1s5_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v1s5_encode(double value)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b082      	sub	sp, #8
 800476c:	af00      	add	r7, sp, #0
 800476e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8004772:	f04f 0200 	mov.w	r2, #0
 8004776:	4b10      	ldr	r3, [pc, #64]	; (80047b8 <can1_ams_cell_voltages_v1s5_encode+0x50>)
 8004778:	e9d7 0100 	ldrd	r0, r1, [r7]
 800477c:	f7fb fd76 	bl	800026c <__aeabi_dsub>
 8004780:	4602      	mov	r2, r0
 8004782:	460b      	mov	r3, r1
 8004784:	4610      	mov	r0, r2
 8004786:	4619      	mov	r1, r3
 8004788:	a309      	add	r3, pc, #36	; (adr r3, 80047b0 <can1_ams_cell_voltages_v1s5_encode+0x48>)
 800478a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800478e:	f7fc f84f 	bl	8000830 <__aeabi_ddiv>
 8004792:	4602      	mov	r2, r0
 8004794:	460b      	mov	r3, r1
 8004796:	4610      	mov	r0, r2
 8004798:	4619      	mov	r1, r3
 800479a:	f7fc f9f7 	bl	8000b8c <__aeabi_d2uiz>
 800479e:	4603      	mov	r3, r0
 80047a0:	b2db      	uxtb	r3, r3
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3708      	adds	r7, #8
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
 80047aa:	bf00      	nop
 80047ac:	f3af 8000 	nop.w
 80047b0:	fcce1c58 	.word	0xfcce1c58
 80047b4:	3f800e6a 	.word	0x3f800e6a
 80047b8:	40040000 	.word	0x40040000
 80047bc:	00000000 	.word	0x00000000

080047c0 <can1_ams_cell_voltages_v1s5_decode>:

double can1_ams_cell_voltages_v1s5_decode(uint8_t value)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b082      	sub	sp, #8
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	4603      	mov	r3, r0
 80047c8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80047ca:	79fb      	ldrb	r3, [r7, #7]
 80047cc:	4618      	mov	r0, r3
 80047ce:	f7fb fe8b 	bl	80004e8 <__aeabi_ui2d>
 80047d2:	a30e      	add	r3, pc, #56	; (adr r3, 800480c <can1_ams_cell_voltages_v1s5_decode+0x4c>)
 80047d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d8:	f7fb ff00 	bl	80005dc <__aeabi_dmul>
 80047dc:	4602      	mov	r2, r0
 80047de:	460b      	mov	r3, r1
 80047e0:	4610      	mov	r0, r2
 80047e2:	4619      	mov	r1, r3
 80047e4:	f04f 0200 	mov.w	r2, #0
 80047e8:	4b07      	ldr	r3, [pc, #28]	; (8004808 <can1_ams_cell_voltages_v1s5_decode+0x48>)
 80047ea:	f7fb fd41 	bl	8000270 <__adddf3>
 80047ee:	4602      	mov	r2, r0
 80047f0:	460b      	mov	r3, r1
 80047f2:	ec43 2b17 	vmov	d7, r2, r3
}
 80047f6:	eeb0 0a47 	vmov.f32	s0, s14
 80047fa:	eef0 0a67 	vmov.f32	s1, s15
 80047fe:	3708      	adds	r7, #8
 8004800:	46bd      	mov	sp, r7
 8004802:	bd80      	pop	{r7, pc}
 8004804:	f3af 8000 	nop.w
 8004808:	40040000 	.word	0x40040000
 800480c:	fcce1c58 	.word	0xfcce1c58
 8004810:	3f800e6a 	.word	0x3f800e6a
 8004814:	00000000 	.word	0x00000000

08004818 <can1_ams_cell_voltages_v7s5_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v7s5_encode(double value)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b082      	sub	sp, #8
 800481c:	af00      	add	r7, sp, #0
 800481e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8004822:	f04f 0200 	mov.w	r2, #0
 8004826:	4b10      	ldr	r3, [pc, #64]	; (8004868 <can1_ams_cell_voltages_v7s5_encode+0x50>)
 8004828:	e9d7 0100 	ldrd	r0, r1, [r7]
 800482c:	f7fb fd1e 	bl	800026c <__aeabi_dsub>
 8004830:	4602      	mov	r2, r0
 8004832:	460b      	mov	r3, r1
 8004834:	4610      	mov	r0, r2
 8004836:	4619      	mov	r1, r3
 8004838:	a309      	add	r3, pc, #36	; (adr r3, 8004860 <can1_ams_cell_voltages_v7s5_encode+0x48>)
 800483a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800483e:	f7fb fff7 	bl	8000830 <__aeabi_ddiv>
 8004842:	4602      	mov	r2, r0
 8004844:	460b      	mov	r3, r1
 8004846:	4610      	mov	r0, r2
 8004848:	4619      	mov	r1, r3
 800484a:	f7fc f99f 	bl	8000b8c <__aeabi_d2uiz>
 800484e:	4603      	mov	r3, r0
 8004850:	b2db      	uxtb	r3, r3
}
 8004852:	4618      	mov	r0, r3
 8004854:	3708      	adds	r7, #8
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}
 800485a:	bf00      	nop
 800485c:	f3af 8000 	nop.w
 8004860:	fcce1c58 	.word	0xfcce1c58
 8004864:	3f800e6a 	.word	0x3f800e6a
 8004868:	40040000 	.word	0x40040000
 800486c:	00000000 	.word	0x00000000

08004870 <can1_ams_cell_voltages_v7s5_decode>:

double can1_ams_cell_voltages_v7s5_decode(uint8_t value)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b082      	sub	sp, #8
 8004874:	af00      	add	r7, sp, #0
 8004876:	4603      	mov	r3, r0
 8004878:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800487a:	79fb      	ldrb	r3, [r7, #7]
 800487c:	4618      	mov	r0, r3
 800487e:	f7fb fe33 	bl	80004e8 <__aeabi_ui2d>
 8004882:	a30e      	add	r3, pc, #56	; (adr r3, 80048bc <can1_ams_cell_voltages_v7s5_decode+0x4c>)
 8004884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004888:	f7fb fea8 	bl	80005dc <__aeabi_dmul>
 800488c:	4602      	mov	r2, r0
 800488e:	460b      	mov	r3, r1
 8004890:	4610      	mov	r0, r2
 8004892:	4619      	mov	r1, r3
 8004894:	f04f 0200 	mov.w	r2, #0
 8004898:	4b07      	ldr	r3, [pc, #28]	; (80048b8 <can1_ams_cell_voltages_v7s5_decode+0x48>)
 800489a:	f7fb fce9 	bl	8000270 <__adddf3>
 800489e:	4602      	mov	r2, r0
 80048a0:	460b      	mov	r3, r1
 80048a2:	ec43 2b17 	vmov	d7, r2, r3
}
 80048a6:	eeb0 0a47 	vmov.f32	s0, s14
 80048aa:	eef0 0a67 	vmov.f32	s1, s15
 80048ae:	3708      	adds	r7, #8
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	f3af 8000 	nop.w
 80048b8:	40040000 	.word	0x40040000
 80048bc:	fcce1c58 	.word	0xfcce1c58
 80048c0:	3f800e6a 	.word	0x3f800e6a
 80048c4:	00000000 	.word	0x00000000

080048c8 <can1_ams_cell_voltages_v1s6_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v1s6_encode(double value)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b082      	sub	sp, #8
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80048d2:	f04f 0200 	mov.w	r2, #0
 80048d6:	4b10      	ldr	r3, [pc, #64]	; (8004918 <can1_ams_cell_voltages_v1s6_encode+0x50>)
 80048d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80048dc:	f7fb fcc6 	bl	800026c <__aeabi_dsub>
 80048e0:	4602      	mov	r2, r0
 80048e2:	460b      	mov	r3, r1
 80048e4:	4610      	mov	r0, r2
 80048e6:	4619      	mov	r1, r3
 80048e8:	a309      	add	r3, pc, #36	; (adr r3, 8004910 <can1_ams_cell_voltages_v1s6_encode+0x48>)
 80048ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ee:	f7fb ff9f 	bl	8000830 <__aeabi_ddiv>
 80048f2:	4602      	mov	r2, r0
 80048f4:	460b      	mov	r3, r1
 80048f6:	4610      	mov	r0, r2
 80048f8:	4619      	mov	r1, r3
 80048fa:	f7fc f947 	bl	8000b8c <__aeabi_d2uiz>
 80048fe:	4603      	mov	r3, r0
 8004900:	b2db      	uxtb	r3, r3
}
 8004902:	4618      	mov	r0, r3
 8004904:	3708      	adds	r7, #8
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}
 800490a:	bf00      	nop
 800490c:	f3af 8000 	nop.w
 8004910:	fcce1c58 	.word	0xfcce1c58
 8004914:	3f800e6a 	.word	0x3f800e6a
 8004918:	40040000 	.word	0x40040000
 800491c:	00000000 	.word	0x00000000

08004920 <can1_ams_cell_voltages_v1s6_decode>:

double can1_ams_cell_voltages_v1s6_decode(uint8_t value)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b082      	sub	sp, #8
 8004924:	af00      	add	r7, sp, #0
 8004926:	4603      	mov	r3, r0
 8004928:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800492a:	79fb      	ldrb	r3, [r7, #7]
 800492c:	4618      	mov	r0, r3
 800492e:	f7fb fddb 	bl	80004e8 <__aeabi_ui2d>
 8004932:	a30e      	add	r3, pc, #56	; (adr r3, 800496c <can1_ams_cell_voltages_v1s6_decode+0x4c>)
 8004934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004938:	f7fb fe50 	bl	80005dc <__aeabi_dmul>
 800493c:	4602      	mov	r2, r0
 800493e:	460b      	mov	r3, r1
 8004940:	4610      	mov	r0, r2
 8004942:	4619      	mov	r1, r3
 8004944:	f04f 0200 	mov.w	r2, #0
 8004948:	4b07      	ldr	r3, [pc, #28]	; (8004968 <can1_ams_cell_voltages_v1s6_decode+0x48>)
 800494a:	f7fb fc91 	bl	8000270 <__adddf3>
 800494e:	4602      	mov	r2, r0
 8004950:	460b      	mov	r3, r1
 8004952:	ec43 2b17 	vmov	d7, r2, r3
}
 8004956:	eeb0 0a47 	vmov.f32	s0, s14
 800495a:	eef0 0a67 	vmov.f32	s1, s15
 800495e:	3708      	adds	r7, #8
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}
 8004964:	f3af 8000 	nop.w
 8004968:	40040000 	.word	0x40040000
 800496c:	fcce1c58 	.word	0xfcce1c58
 8004970:	3f800e6a 	.word	0x3f800e6a
 8004974:	00000000 	.word	0x00000000

08004978 <can1_ams_cell_voltages_v7s6_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v7s6_encode(double value)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b082      	sub	sp, #8
 800497c:	af00      	add	r7, sp, #0
 800497e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8004982:	f04f 0200 	mov.w	r2, #0
 8004986:	4b10      	ldr	r3, [pc, #64]	; (80049c8 <can1_ams_cell_voltages_v7s6_encode+0x50>)
 8004988:	e9d7 0100 	ldrd	r0, r1, [r7]
 800498c:	f7fb fc6e 	bl	800026c <__aeabi_dsub>
 8004990:	4602      	mov	r2, r0
 8004992:	460b      	mov	r3, r1
 8004994:	4610      	mov	r0, r2
 8004996:	4619      	mov	r1, r3
 8004998:	a309      	add	r3, pc, #36	; (adr r3, 80049c0 <can1_ams_cell_voltages_v7s6_encode+0x48>)
 800499a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800499e:	f7fb ff47 	bl	8000830 <__aeabi_ddiv>
 80049a2:	4602      	mov	r2, r0
 80049a4:	460b      	mov	r3, r1
 80049a6:	4610      	mov	r0, r2
 80049a8:	4619      	mov	r1, r3
 80049aa:	f7fc f8ef 	bl	8000b8c <__aeabi_d2uiz>
 80049ae:	4603      	mov	r3, r0
 80049b0:	b2db      	uxtb	r3, r3
}
 80049b2:	4618      	mov	r0, r3
 80049b4:	3708      	adds	r7, #8
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bd80      	pop	{r7, pc}
 80049ba:	bf00      	nop
 80049bc:	f3af 8000 	nop.w
 80049c0:	fcce1c58 	.word	0xfcce1c58
 80049c4:	3f800e6a 	.word	0x3f800e6a
 80049c8:	40040000 	.word	0x40040000
 80049cc:	00000000 	.word	0x00000000

080049d0 <can1_ams_cell_voltages_v7s6_decode>:

double can1_ams_cell_voltages_v7s6_decode(uint8_t value)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b082      	sub	sp, #8
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	4603      	mov	r3, r0
 80049d8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80049da:	79fb      	ldrb	r3, [r7, #7]
 80049dc:	4618      	mov	r0, r3
 80049de:	f7fb fd83 	bl	80004e8 <__aeabi_ui2d>
 80049e2:	a30e      	add	r3, pc, #56	; (adr r3, 8004a1c <can1_ams_cell_voltages_v7s6_decode+0x4c>)
 80049e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049e8:	f7fb fdf8 	bl	80005dc <__aeabi_dmul>
 80049ec:	4602      	mov	r2, r0
 80049ee:	460b      	mov	r3, r1
 80049f0:	4610      	mov	r0, r2
 80049f2:	4619      	mov	r1, r3
 80049f4:	f04f 0200 	mov.w	r2, #0
 80049f8:	4b07      	ldr	r3, [pc, #28]	; (8004a18 <can1_ams_cell_voltages_v7s6_decode+0x48>)
 80049fa:	f7fb fc39 	bl	8000270 <__adddf3>
 80049fe:	4602      	mov	r2, r0
 8004a00:	460b      	mov	r3, r1
 8004a02:	ec43 2b17 	vmov	d7, r2, r3
}
 8004a06:	eeb0 0a47 	vmov.f32	s0, s14
 8004a0a:	eef0 0a67 	vmov.f32	s1, s15
 8004a0e:	3708      	adds	r7, #8
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}
 8004a14:	f3af 8000 	nop.w
 8004a18:	40040000 	.word	0x40040000
 8004a1c:	fcce1c58 	.word	0xfcce1c58
 8004a20:	3f800e6a 	.word	0x3f800e6a
 8004a24:	00000000 	.word	0x00000000

08004a28 <can1_ams_cell_voltages_v1s7_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v1s7_encode(double value)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8004a32:	f04f 0200 	mov.w	r2, #0
 8004a36:	4b10      	ldr	r3, [pc, #64]	; (8004a78 <can1_ams_cell_voltages_v1s7_encode+0x50>)
 8004a38:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004a3c:	f7fb fc16 	bl	800026c <__aeabi_dsub>
 8004a40:	4602      	mov	r2, r0
 8004a42:	460b      	mov	r3, r1
 8004a44:	4610      	mov	r0, r2
 8004a46:	4619      	mov	r1, r3
 8004a48:	a309      	add	r3, pc, #36	; (adr r3, 8004a70 <can1_ams_cell_voltages_v1s7_encode+0x48>)
 8004a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a4e:	f7fb feef 	bl	8000830 <__aeabi_ddiv>
 8004a52:	4602      	mov	r2, r0
 8004a54:	460b      	mov	r3, r1
 8004a56:	4610      	mov	r0, r2
 8004a58:	4619      	mov	r1, r3
 8004a5a:	f7fc f897 	bl	8000b8c <__aeabi_d2uiz>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	b2db      	uxtb	r3, r3
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3708      	adds	r7, #8
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	bf00      	nop
 8004a6c:	f3af 8000 	nop.w
 8004a70:	fcce1c58 	.word	0xfcce1c58
 8004a74:	3f800e6a 	.word	0x3f800e6a
 8004a78:	40040000 	.word	0x40040000
 8004a7c:	00000000 	.word	0x00000000

08004a80 <can1_ams_cell_voltages_v1s7_decode>:

double can1_ams_cell_voltages_v1s7_decode(uint8_t value)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b082      	sub	sp, #8
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	4603      	mov	r3, r0
 8004a88:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8004a8a:	79fb      	ldrb	r3, [r7, #7]
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f7fb fd2b 	bl	80004e8 <__aeabi_ui2d>
 8004a92:	a30e      	add	r3, pc, #56	; (adr r3, 8004acc <can1_ams_cell_voltages_v1s7_decode+0x4c>)
 8004a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a98:	f7fb fda0 	bl	80005dc <__aeabi_dmul>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	460b      	mov	r3, r1
 8004aa0:	4610      	mov	r0, r2
 8004aa2:	4619      	mov	r1, r3
 8004aa4:	f04f 0200 	mov.w	r2, #0
 8004aa8:	4b07      	ldr	r3, [pc, #28]	; (8004ac8 <can1_ams_cell_voltages_v1s7_decode+0x48>)
 8004aaa:	f7fb fbe1 	bl	8000270 <__adddf3>
 8004aae:	4602      	mov	r2, r0
 8004ab0:	460b      	mov	r3, r1
 8004ab2:	ec43 2b17 	vmov	d7, r2, r3
}
 8004ab6:	eeb0 0a47 	vmov.f32	s0, s14
 8004aba:	eef0 0a67 	vmov.f32	s1, s15
 8004abe:	3708      	adds	r7, #8
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	f3af 8000 	nop.w
 8004ac8:	40040000 	.word	0x40040000
 8004acc:	fcce1c58 	.word	0xfcce1c58
 8004ad0:	3f800e6a 	.word	0x3f800e6a
 8004ad4:	00000000 	.word	0x00000000

08004ad8 <can1_ams_cell_voltages_v7s7_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v7s7_encode(double value)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b082      	sub	sp, #8
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8004ae2:	f04f 0200 	mov.w	r2, #0
 8004ae6:	4b10      	ldr	r3, [pc, #64]	; (8004b28 <can1_ams_cell_voltages_v7s7_encode+0x50>)
 8004ae8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004aec:	f7fb fbbe 	bl	800026c <__aeabi_dsub>
 8004af0:	4602      	mov	r2, r0
 8004af2:	460b      	mov	r3, r1
 8004af4:	4610      	mov	r0, r2
 8004af6:	4619      	mov	r1, r3
 8004af8:	a309      	add	r3, pc, #36	; (adr r3, 8004b20 <can1_ams_cell_voltages_v7s7_encode+0x48>)
 8004afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004afe:	f7fb fe97 	bl	8000830 <__aeabi_ddiv>
 8004b02:	4602      	mov	r2, r0
 8004b04:	460b      	mov	r3, r1
 8004b06:	4610      	mov	r0, r2
 8004b08:	4619      	mov	r1, r3
 8004b0a:	f7fc f83f 	bl	8000b8c <__aeabi_d2uiz>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	b2db      	uxtb	r3, r3
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	3708      	adds	r7, #8
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}
 8004b1a:	bf00      	nop
 8004b1c:	f3af 8000 	nop.w
 8004b20:	fcce1c58 	.word	0xfcce1c58
 8004b24:	3f800e6a 	.word	0x3f800e6a
 8004b28:	40040000 	.word	0x40040000
 8004b2c:	00000000 	.word	0x00000000

08004b30 <can1_ams_cell_voltages_v7s7_decode>:

double can1_ams_cell_voltages_v7s7_decode(uint8_t value)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b082      	sub	sp, #8
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	4603      	mov	r3, r0
 8004b38:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8004b3a:	79fb      	ldrb	r3, [r7, #7]
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f7fb fcd3 	bl	80004e8 <__aeabi_ui2d>
 8004b42:	a30e      	add	r3, pc, #56	; (adr r3, 8004b7c <can1_ams_cell_voltages_v7s7_decode+0x4c>)
 8004b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b48:	f7fb fd48 	bl	80005dc <__aeabi_dmul>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	460b      	mov	r3, r1
 8004b50:	4610      	mov	r0, r2
 8004b52:	4619      	mov	r1, r3
 8004b54:	f04f 0200 	mov.w	r2, #0
 8004b58:	4b07      	ldr	r3, [pc, #28]	; (8004b78 <can1_ams_cell_voltages_v7s7_decode+0x48>)
 8004b5a:	f7fb fb89 	bl	8000270 <__adddf3>
 8004b5e:	4602      	mov	r2, r0
 8004b60:	460b      	mov	r3, r1
 8004b62:	ec43 2b17 	vmov	d7, r2, r3
}
 8004b66:	eeb0 0a47 	vmov.f32	s0, s14
 8004b6a:	eef0 0a67 	vmov.f32	s1, s15
 8004b6e:	3708      	adds	r7, #8
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}
 8004b74:	f3af 8000 	nop.w
 8004b78:	40040000 	.word	0x40040000
 8004b7c:	fcce1c58 	.word	0xfcce1c58
 8004b80:	3f800e6a 	.word	0x3f800e6a
 8004b84:	00000000 	.word	0x00000000

08004b88 <can1_ams_cell_voltages_v1s8_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v1s8_encode(double value)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b082      	sub	sp, #8
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8004b92:	f04f 0200 	mov.w	r2, #0
 8004b96:	4b10      	ldr	r3, [pc, #64]	; (8004bd8 <can1_ams_cell_voltages_v1s8_encode+0x50>)
 8004b98:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004b9c:	f7fb fb66 	bl	800026c <__aeabi_dsub>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	460b      	mov	r3, r1
 8004ba4:	4610      	mov	r0, r2
 8004ba6:	4619      	mov	r1, r3
 8004ba8:	a309      	add	r3, pc, #36	; (adr r3, 8004bd0 <can1_ams_cell_voltages_v1s8_encode+0x48>)
 8004baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bae:	f7fb fe3f 	bl	8000830 <__aeabi_ddiv>
 8004bb2:	4602      	mov	r2, r0
 8004bb4:	460b      	mov	r3, r1
 8004bb6:	4610      	mov	r0, r2
 8004bb8:	4619      	mov	r1, r3
 8004bba:	f7fb ffe7 	bl	8000b8c <__aeabi_d2uiz>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	b2db      	uxtb	r3, r3
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	3708      	adds	r7, #8
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}
 8004bca:	bf00      	nop
 8004bcc:	f3af 8000 	nop.w
 8004bd0:	fcce1c58 	.word	0xfcce1c58
 8004bd4:	3f800e6a 	.word	0x3f800e6a
 8004bd8:	40040000 	.word	0x40040000
 8004bdc:	00000000 	.word	0x00000000

08004be0 <can1_ams_cell_voltages_v1s8_decode>:

double can1_ams_cell_voltages_v1s8_decode(uint8_t value)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b082      	sub	sp, #8
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	4603      	mov	r3, r0
 8004be8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8004bea:	79fb      	ldrb	r3, [r7, #7]
 8004bec:	4618      	mov	r0, r3
 8004bee:	f7fb fc7b 	bl	80004e8 <__aeabi_ui2d>
 8004bf2:	a30e      	add	r3, pc, #56	; (adr r3, 8004c2c <can1_ams_cell_voltages_v1s8_decode+0x4c>)
 8004bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bf8:	f7fb fcf0 	bl	80005dc <__aeabi_dmul>
 8004bfc:	4602      	mov	r2, r0
 8004bfe:	460b      	mov	r3, r1
 8004c00:	4610      	mov	r0, r2
 8004c02:	4619      	mov	r1, r3
 8004c04:	f04f 0200 	mov.w	r2, #0
 8004c08:	4b07      	ldr	r3, [pc, #28]	; (8004c28 <can1_ams_cell_voltages_v1s8_decode+0x48>)
 8004c0a:	f7fb fb31 	bl	8000270 <__adddf3>
 8004c0e:	4602      	mov	r2, r0
 8004c10:	460b      	mov	r3, r1
 8004c12:	ec43 2b17 	vmov	d7, r2, r3
}
 8004c16:	eeb0 0a47 	vmov.f32	s0, s14
 8004c1a:	eef0 0a67 	vmov.f32	s1, s15
 8004c1e:	3708      	adds	r7, #8
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}
 8004c24:	f3af 8000 	nop.w
 8004c28:	40040000 	.word	0x40040000
 8004c2c:	fcce1c58 	.word	0xfcce1c58
 8004c30:	3f800e6a 	.word	0x3f800e6a
 8004c34:	00000000 	.word	0x00000000

08004c38 <can1_ams_cell_voltages_v7s8_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v7s8_encode(double value)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8004c42:	f04f 0200 	mov.w	r2, #0
 8004c46:	4b10      	ldr	r3, [pc, #64]	; (8004c88 <can1_ams_cell_voltages_v7s8_encode+0x50>)
 8004c48:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004c4c:	f7fb fb0e 	bl	800026c <__aeabi_dsub>
 8004c50:	4602      	mov	r2, r0
 8004c52:	460b      	mov	r3, r1
 8004c54:	4610      	mov	r0, r2
 8004c56:	4619      	mov	r1, r3
 8004c58:	a309      	add	r3, pc, #36	; (adr r3, 8004c80 <can1_ams_cell_voltages_v7s8_encode+0x48>)
 8004c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c5e:	f7fb fde7 	bl	8000830 <__aeabi_ddiv>
 8004c62:	4602      	mov	r2, r0
 8004c64:	460b      	mov	r3, r1
 8004c66:	4610      	mov	r0, r2
 8004c68:	4619      	mov	r1, r3
 8004c6a:	f7fb ff8f 	bl	8000b8c <__aeabi_d2uiz>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	b2db      	uxtb	r3, r3
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	3708      	adds	r7, #8
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}
 8004c7a:	bf00      	nop
 8004c7c:	f3af 8000 	nop.w
 8004c80:	fcce1c58 	.word	0xfcce1c58
 8004c84:	3f800e6a 	.word	0x3f800e6a
 8004c88:	40040000 	.word	0x40040000
 8004c8c:	00000000 	.word	0x00000000

08004c90 <can1_ams_cell_voltages_v7s8_decode>:

double can1_ams_cell_voltages_v7s8_decode(uint8_t value)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b082      	sub	sp, #8
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	4603      	mov	r3, r0
 8004c98:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8004c9a:	79fb      	ldrb	r3, [r7, #7]
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f7fb fc23 	bl	80004e8 <__aeabi_ui2d>
 8004ca2:	a30e      	add	r3, pc, #56	; (adr r3, 8004cdc <can1_ams_cell_voltages_v7s8_decode+0x4c>)
 8004ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ca8:	f7fb fc98 	bl	80005dc <__aeabi_dmul>
 8004cac:	4602      	mov	r2, r0
 8004cae:	460b      	mov	r3, r1
 8004cb0:	4610      	mov	r0, r2
 8004cb2:	4619      	mov	r1, r3
 8004cb4:	f04f 0200 	mov.w	r2, #0
 8004cb8:	4b07      	ldr	r3, [pc, #28]	; (8004cd8 <can1_ams_cell_voltages_v7s8_decode+0x48>)
 8004cba:	f7fb fad9 	bl	8000270 <__adddf3>
 8004cbe:	4602      	mov	r2, r0
 8004cc0:	460b      	mov	r3, r1
 8004cc2:	ec43 2b17 	vmov	d7, r2, r3
}
 8004cc6:	eeb0 0a47 	vmov.f32	s0, s14
 8004cca:	eef0 0a67 	vmov.f32	s1, s15
 8004cce:	3708      	adds	r7, #8
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}
 8004cd4:	f3af 8000 	nop.w
 8004cd8:	40040000 	.word	0x40040000
 8004cdc:	fcce1c58 	.word	0xfcce1c58
 8004ce0:	3f800e6a 	.word	0x3f800e6a
 8004ce4:	00000000 	.word	0x00000000

08004ce8 <can1_ams_cell_voltages_v1s9_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v1s9_encode(double value)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8004cf2:	f04f 0200 	mov.w	r2, #0
 8004cf6:	4b10      	ldr	r3, [pc, #64]	; (8004d38 <can1_ams_cell_voltages_v1s9_encode+0x50>)
 8004cf8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004cfc:	f7fb fab6 	bl	800026c <__aeabi_dsub>
 8004d00:	4602      	mov	r2, r0
 8004d02:	460b      	mov	r3, r1
 8004d04:	4610      	mov	r0, r2
 8004d06:	4619      	mov	r1, r3
 8004d08:	a309      	add	r3, pc, #36	; (adr r3, 8004d30 <can1_ams_cell_voltages_v1s9_encode+0x48>)
 8004d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d0e:	f7fb fd8f 	bl	8000830 <__aeabi_ddiv>
 8004d12:	4602      	mov	r2, r0
 8004d14:	460b      	mov	r3, r1
 8004d16:	4610      	mov	r0, r2
 8004d18:	4619      	mov	r1, r3
 8004d1a:	f7fb ff37 	bl	8000b8c <__aeabi_d2uiz>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	b2db      	uxtb	r3, r3
}
 8004d22:	4618      	mov	r0, r3
 8004d24:	3708      	adds	r7, #8
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}
 8004d2a:	bf00      	nop
 8004d2c:	f3af 8000 	nop.w
 8004d30:	fcce1c58 	.word	0xfcce1c58
 8004d34:	3f800e6a 	.word	0x3f800e6a
 8004d38:	40040000 	.word	0x40040000
 8004d3c:	00000000 	.word	0x00000000

08004d40 <can1_ams_cell_voltages_v1s9_decode>:

double can1_ams_cell_voltages_v1s9_decode(uint8_t value)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b082      	sub	sp, #8
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	4603      	mov	r3, r0
 8004d48:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8004d4a:	79fb      	ldrb	r3, [r7, #7]
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f7fb fbcb 	bl	80004e8 <__aeabi_ui2d>
 8004d52:	a30e      	add	r3, pc, #56	; (adr r3, 8004d8c <can1_ams_cell_voltages_v1s9_decode+0x4c>)
 8004d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d58:	f7fb fc40 	bl	80005dc <__aeabi_dmul>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	460b      	mov	r3, r1
 8004d60:	4610      	mov	r0, r2
 8004d62:	4619      	mov	r1, r3
 8004d64:	f04f 0200 	mov.w	r2, #0
 8004d68:	4b07      	ldr	r3, [pc, #28]	; (8004d88 <can1_ams_cell_voltages_v1s9_decode+0x48>)
 8004d6a:	f7fb fa81 	bl	8000270 <__adddf3>
 8004d6e:	4602      	mov	r2, r0
 8004d70:	460b      	mov	r3, r1
 8004d72:	ec43 2b17 	vmov	d7, r2, r3
}
 8004d76:	eeb0 0a47 	vmov.f32	s0, s14
 8004d7a:	eef0 0a67 	vmov.f32	s1, s15
 8004d7e:	3708      	adds	r7, #8
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}
 8004d84:	f3af 8000 	nop.w
 8004d88:	40040000 	.word	0x40040000
 8004d8c:	fcce1c58 	.word	0xfcce1c58
 8004d90:	3f800e6a 	.word	0x3f800e6a
 8004d94:	00000000 	.word	0x00000000

08004d98 <can1_ams_cell_voltages_v7s9_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v7s9_encode(double value)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b082      	sub	sp, #8
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8004da2:	f04f 0200 	mov.w	r2, #0
 8004da6:	4b10      	ldr	r3, [pc, #64]	; (8004de8 <can1_ams_cell_voltages_v7s9_encode+0x50>)
 8004da8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004dac:	f7fb fa5e 	bl	800026c <__aeabi_dsub>
 8004db0:	4602      	mov	r2, r0
 8004db2:	460b      	mov	r3, r1
 8004db4:	4610      	mov	r0, r2
 8004db6:	4619      	mov	r1, r3
 8004db8:	a309      	add	r3, pc, #36	; (adr r3, 8004de0 <can1_ams_cell_voltages_v7s9_encode+0x48>)
 8004dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dbe:	f7fb fd37 	bl	8000830 <__aeabi_ddiv>
 8004dc2:	4602      	mov	r2, r0
 8004dc4:	460b      	mov	r3, r1
 8004dc6:	4610      	mov	r0, r2
 8004dc8:	4619      	mov	r1, r3
 8004dca:	f7fb fedf 	bl	8000b8c <__aeabi_d2uiz>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	b2db      	uxtb	r3, r3
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3708      	adds	r7, #8
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	f3af 8000 	nop.w
 8004de0:	fcce1c58 	.word	0xfcce1c58
 8004de4:	3f800e6a 	.word	0x3f800e6a
 8004de8:	40040000 	.word	0x40040000
 8004dec:	00000000 	.word	0x00000000

08004df0 <can1_ams_cell_voltages_v7s9_decode>:

double can1_ams_cell_voltages_v7s9_decode(uint8_t value)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b082      	sub	sp, #8
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	4603      	mov	r3, r0
 8004df8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8004dfa:	79fb      	ldrb	r3, [r7, #7]
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	f7fb fb73 	bl	80004e8 <__aeabi_ui2d>
 8004e02:	a30e      	add	r3, pc, #56	; (adr r3, 8004e3c <can1_ams_cell_voltages_v7s9_decode+0x4c>)
 8004e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e08:	f7fb fbe8 	bl	80005dc <__aeabi_dmul>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	460b      	mov	r3, r1
 8004e10:	4610      	mov	r0, r2
 8004e12:	4619      	mov	r1, r3
 8004e14:	f04f 0200 	mov.w	r2, #0
 8004e18:	4b07      	ldr	r3, [pc, #28]	; (8004e38 <can1_ams_cell_voltages_v7s9_decode+0x48>)
 8004e1a:	f7fb fa29 	bl	8000270 <__adddf3>
 8004e1e:	4602      	mov	r2, r0
 8004e20:	460b      	mov	r3, r1
 8004e22:	ec43 2b17 	vmov	d7, r2, r3
}
 8004e26:	eeb0 0a47 	vmov.f32	s0, s14
 8004e2a:	eef0 0a67 	vmov.f32	s1, s15
 8004e2e:	3708      	adds	r7, #8
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}
 8004e34:	f3af 8000 	nop.w
 8004e38:	40040000 	.word	0x40040000
 8004e3c:	fcce1c58 	.word	0xfcce1c58
 8004e40:	3f800e6a 	.word	0x3f800e6a
 8004e44:	00000000 	.word	0x00000000

08004e48 <can1_ams_cell_voltages_v1s10_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v1s10_encode(double value)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b082      	sub	sp, #8
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8004e52:	f04f 0200 	mov.w	r2, #0
 8004e56:	4b10      	ldr	r3, [pc, #64]	; (8004e98 <can1_ams_cell_voltages_v1s10_encode+0x50>)
 8004e58:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e5c:	f7fb fa06 	bl	800026c <__aeabi_dsub>
 8004e60:	4602      	mov	r2, r0
 8004e62:	460b      	mov	r3, r1
 8004e64:	4610      	mov	r0, r2
 8004e66:	4619      	mov	r1, r3
 8004e68:	a309      	add	r3, pc, #36	; (adr r3, 8004e90 <can1_ams_cell_voltages_v1s10_encode+0x48>)
 8004e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e6e:	f7fb fcdf 	bl	8000830 <__aeabi_ddiv>
 8004e72:	4602      	mov	r2, r0
 8004e74:	460b      	mov	r3, r1
 8004e76:	4610      	mov	r0, r2
 8004e78:	4619      	mov	r1, r3
 8004e7a:	f7fb fe87 	bl	8000b8c <__aeabi_d2uiz>
 8004e7e:	4603      	mov	r3, r0
 8004e80:	b2db      	uxtb	r3, r3
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3708      	adds	r7, #8
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	f3af 8000 	nop.w
 8004e90:	fcce1c58 	.word	0xfcce1c58
 8004e94:	3f800e6a 	.word	0x3f800e6a
 8004e98:	40040000 	.word	0x40040000
 8004e9c:	00000000 	.word	0x00000000

08004ea0 <can1_ams_cell_voltages_v1s10_decode>:

double can1_ams_cell_voltages_v1s10_decode(uint8_t value)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b082      	sub	sp, #8
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8004eaa:	79fb      	ldrb	r3, [r7, #7]
 8004eac:	4618      	mov	r0, r3
 8004eae:	f7fb fb1b 	bl	80004e8 <__aeabi_ui2d>
 8004eb2:	a30e      	add	r3, pc, #56	; (adr r3, 8004eec <can1_ams_cell_voltages_v1s10_decode+0x4c>)
 8004eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eb8:	f7fb fb90 	bl	80005dc <__aeabi_dmul>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	460b      	mov	r3, r1
 8004ec0:	4610      	mov	r0, r2
 8004ec2:	4619      	mov	r1, r3
 8004ec4:	f04f 0200 	mov.w	r2, #0
 8004ec8:	4b07      	ldr	r3, [pc, #28]	; (8004ee8 <can1_ams_cell_voltages_v1s10_decode+0x48>)
 8004eca:	f7fb f9d1 	bl	8000270 <__adddf3>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	460b      	mov	r3, r1
 8004ed2:	ec43 2b17 	vmov	d7, r2, r3
}
 8004ed6:	eeb0 0a47 	vmov.f32	s0, s14
 8004eda:	eef0 0a67 	vmov.f32	s1, s15
 8004ede:	3708      	adds	r7, #8
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}
 8004ee4:	f3af 8000 	nop.w
 8004ee8:	40040000 	.word	0x40040000
 8004eec:	fcce1c58 	.word	0xfcce1c58
 8004ef0:	3f800e6a 	.word	0x3f800e6a
 8004ef4:	00000000 	.word	0x00000000

08004ef8 <can1_ams_cell_voltages_v7s10_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v7s10_encode(double value)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b082      	sub	sp, #8
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8004f02:	f04f 0200 	mov.w	r2, #0
 8004f06:	4b10      	ldr	r3, [pc, #64]	; (8004f48 <can1_ams_cell_voltages_v7s10_encode+0x50>)
 8004f08:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f0c:	f7fb f9ae 	bl	800026c <__aeabi_dsub>
 8004f10:	4602      	mov	r2, r0
 8004f12:	460b      	mov	r3, r1
 8004f14:	4610      	mov	r0, r2
 8004f16:	4619      	mov	r1, r3
 8004f18:	a309      	add	r3, pc, #36	; (adr r3, 8004f40 <can1_ams_cell_voltages_v7s10_encode+0x48>)
 8004f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f1e:	f7fb fc87 	bl	8000830 <__aeabi_ddiv>
 8004f22:	4602      	mov	r2, r0
 8004f24:	460b      	mov	r3, r1
 8004f26:	4610      	mov	r0, r2
 8004f28:	4619      	mov	r1, r3
 8004f2a:	f7fb fe2f 	bl	8000b8c <__aeabi_d2uiz>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	b2db      	uxtb	r3, r3
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3708      	adds	r7, #8
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
 8004f3a:	bf00      	nop
 8004f3c:	f3af 8000 	nop.w
 8004f40:	fcce1c58 	.word	0xfcce1c58
 8004f44:	3f800e6a 	.word	0x3f800e6a
 8004f48:	40040000 	.word	0x40040000
 8004f4c:	00000000 	.word	0x00000000

08004f50 <can1_ams_cell_voltages_v7s10_decode>:

double can1_ams_cell_voltages_v7s10_decode(uint8_t value)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b082      	sub	sp, #8
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	4603      	mov	r3, r0
 8004f58:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8004f5a:	79fb      	ldrb	r3, [r7, #7]
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f7fb fac3 	bl	80004e8 <__aeabi_ui2d>
 8004f62:	a30e      	add	r3, pc, #56	; (adr r3, 8004f9c <can1_ams_cell_voltages_v7s10_decode+0x4c>)
 8004f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f68:	f7fb fb38 	bl	80005dc <__aeabi_dmul>
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	460b      	mov	r3, r1
 8004f70:	4610      	mov	r0, r2
 8004f72:	4619      	mov	r1, r3
 8004f74:	f04f 0200 	mov.w	r2, #0
 8004f78:	4b07      	ldr	r3, [pc, #28]	; (8004f98 <can1_ams_cell_voltages_v7s10_decode+0x48>)
 8004f7a:	f7fb f979 	bl	8000270 <__adddf3>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	460b      	mov	r3, r1
 8004f82:	ec43 2b17 	vmov	d7, r2, r3
}
 8004f86:	eeb0 0a47 	vmov.f32	s0, s14
 8004f8a:	eef0 0a67 	vmov.f32	s1, s15
 8004f8e:	3708      	adds	r7, #8
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}
 8004f94:	f3af 8000 	nop.w
 8004f98:	40040000 	.word	0x40040000
 8004f9c:	fcce1c58 	.word	0xfcce1c58
 8004fa0:	3f800e6a 	.word	0x3f800e6a
 8004fa4:	00000000 	.word	0x00000000

08004fa8 <can1_ams_cell_voltages_v1s11_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v1s11_encode(double value)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b082      	sub	sp, #8
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8004fb2:	f04f 0200 	mov.w	r2, #0
 8004fb6:	4b10      	ldr	r3, [pc, #64]	; (8004ff8 <can1_ams_cell_voltages_v1s11_encode+0x50>)
 8004fb8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004fbc:	f7fb f956 	bl	800026c <__aeabi_dsub>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	460b      	mov	r3, r1
 8004fc4:	4610      	mov	r0, r2
 8004fc6:	4619      	mov	r1, r3
 8004fc8:	a309      	add	r3, pc, #36	; (adr r3, 8004ff0 <can1_ams_cell_voltages_v1s11_encode+0x48>)
 8004fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fce:	f7fb fc2f 	bl	8000830 <__aeabi_ddiv>
 8004fd2:	4602      	mov	r2, r0
 8004fd4:	460b      	mov	r3, r1
 8004fd6:	4610      	mov	r0, r2
 8004fd8:	4619      	mov	r1, r3
 8004fda:	f7fb fdd7 	bl	8000b8c <__aeabi_d2uiz>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	b2db      	uxtb	r3, r3
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3708      	adds	r7, #8
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop
 8004fec:	f3af 8000 	nop.w
 8004ff0:	fcce1c58 	.word	0xfcce1c58
 8004ff4:	3f800e6a 	.word	0x3f800e6a
 8004ff8:	40040000 	.word	0x40040000
 8004ffc:	00000000 	.word	0x00000000

08005000 <can1_ams_cell_voltages_v1s11_decode>:

double can1_ams_cell_voltages_v1s11_decode(uint8_t value)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b082      	sub	sp, #8
 8005004:	af00      	add	r7, sp, #0
 8005006:	4603      	mov	r3, r0
 8005008:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800500a:	79fb      	ldrb	r3, [r7, #7]
 800500c:	4618      	mov	r0, r3
 800500e:	f7fb fa6b 	bl	80004e8 <__aeabi_ui2d>
 8005012:	a30e      	add	r3, pc, #56	; (adr r3, 800504c <can1_ams_cell_voltages_v1s11_decode+0x4c>)
 8005014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005018:	f7fb fae0 	bl	80005dc <__aeabi_dmul>
 800501c:	4602      	mov	r2, r0
 800501e:	460b      	mov	r3, r1
 8005020:	4610      	mov	r0, r2
 8005022:	4619      	mov	r1, r3
 8005024:	f04f 0200 	mov.w	r2, #0
 8005028:	4b07      	ldr	r3, [pc, #28]	; (8005048 <can1_ams_cell_voltages_v1s11_decode+0x48>)
 800502a:	f7fb f921 	bl	8000270 <__adddf3>
 800502e:	4602      	mov	r2, r0
 8005030:	460b      	mov	r3, r1
 8005032:	ec43 2b17 	vmov	d7, r2, r3
}
 8005036:	eeb0 0a47 	vmov.f32	s0, s14
 800503a:	eef0 0a67 	vmov.f32	s1, s15
 800503e:	3708      	adds	r7, #8
 8005040:	46bd      	mov	sp, r7
 8005042:	bd80      	pop	{r7, pc}
 8005044:	f3af 8000 	nop.w
 8005048:	40040000 	.word	0x40040000
 800504c:	fcce1c58 	.word	0xfcce1c58
 8005050:	3f800e6a 	.word	0x3f800e6a
 8005054:	00000000 	.word	0x00000000

08005058 <can1_ams_cell_voltages_v7s11_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v7s11_encode(double value)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b082      	sub	sp, #8
 800505c:	af00      	add	r7, sp, #0
 800505e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8005062:	f04f 0200 	mov.w	r2, #0
 8005066:	4b10      	ldr	r3, [pc, #64]	; (80050a8 <can1_ams_cell_voltages_v7s11_encode+0x50>)
 8005068:	e9d7 0100 	ldrd	r0, r1, [r7]
 800506c:	f7fb f8fe 	bl	800026c <__aeabi_dsub>
 8005070:	4602      	mov	r2, r0
 8005072:	460b      	mov	r3, r1
 8005074:	4610      	mov	r0, r2
 8005076:	4619      	mov	r1, r3
 8005078:	a309      	add	r3, pc, #36	; (adr r3, 80050a0 <can1_ams_cell_voltages_v7s11_encode+0x48>)
 800507a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800507e:	f7fb fbd7 	bl	8000830 <__aeabi_ddiv>
 8005082:	4602      	mov	r2, r0
 8005084:	460b      	mov	r3, r1
 8005086:	4610      	mov	r0, r2
 8005088:	4619      	mov	r1, r3
 800508a:	f7fb fd7f 	bl	8000b8c <__aeabi_d2uiz>
 800508e:	4603      	mov	r3, r0
 8005090:	b2db      	uxtb	r3, r3
}
 8005092:	4618      	mov	r0, r3
 8005094:	3708      	adds	r7, #8
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}
 800509a:	bf00      	nop
 800509c:	f3af 8000 	nop.w
 80050a0:	fcce1c58 	.word	0xfcce1c58
 80050a4:	3f800e6a 	.word	0x3f800e6a
 80050a8:	40040000 	.word	0x40040000
 80050ac:	00000000 	.word	0x00000000

080050b0 <can1_ams_cell_voltages_v7s11_decode>:

double can1_ams_cell_voltages_v7s11_decode(uint8_t value)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b082      	sub	sp, #8
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	4603      	mov	r3, r0
 80050b8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80050ba:	79fb      	ldrb	r3, [r7, #7]
 80050bc:	4618      	mov	r0, r3
 80050be:	f7fb fa13 	bl	80004e8 <__aeabi_ui2d>
 80050c2:	a30e      	add	r3, pc, #56	; (adr r3, 80050fc <can1_ams_cell_voltages_v7s11_decode+0x4c>)
 80050c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c8:	f7fb fa88 	bl	80005dc <__aeabi_dmul>
 80050cc:	4602      	mov	r2, r0
 80050ce:	460b      	mov	r3, r1
 80050d0:	4610      	mov	r0, r2
 80050d2:	4619      	mov	r1, r3
 80050d4:	f04f 0200 	mov.w	r2, #0
 80050d8:	4b07      	ldr	r3, [pc, #28]	; (80050f8 <can1_ams_cell_voltages_v7s11_decode+0x48>)
 80050da:	f7fb f8c9 	bl	8000270 <__adddf3>
 80050de:	4602      	mov	r2, r0
 80050e0:	460b      	mov	r3, r1
 80050e2:	ec43 2b17 	vmov	d7, r2, r3
}
 80050e6:	eeb0 0a47 	vmov.f32	s0, s14
 80050ea:	eef0 0a67 	vmov.f32	s1, s15
 80050ee:	3708      	adds	r7, #8
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}
 80050f4:	f3af 8000 	nop.w
 80050f8:	40040000 	.word	0x40040000
 80050fc:	fcce1c58 	.word	0xfcce1c58
 8005100:	3f800e6a 	.word	0x3f800e6a
 8005104:	00000000 	.word	0x00000000

08005108 <can1_ams_cell_voltages_v1s12_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v1s12_encode(double value)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b082      	sub	sp, #8
 800510c:	af00      	add	r7, sp, #0
 800510e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8005112:	f04f 0200 	mov.w	r2, #0
 8005116:	4b10      	ldr	r3, [pc, #64]	; (8005158 <can1_ams_cell_voltages_v1s12_encode+0x50>)
 8005118:	e9d7 0100 	ldrd	r0, r1, [r7]
 800511c:	f7fb f8a6 	bl	800026c <__aeabi_dsub>
 8005120:	4602      	mov	r2, r0
 8005122:	460b      	mov	r3, r1
 8005124:	4610      	mov	r0, r2
 8005126:	4619      	mov	r1, r3
 8005128:	a309      	add	r3, pc, #36	; (adr r3, 8005150 <can1_ams_cell_voltages_v1s12_encode+0x48>)
 800512a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800512e:	f7fb fb7f 	bl	8000830 <__aeabi_ddiv>
 8005132:	4602      	mov	r2, r0
 8005134:	460b      	mov	r3, r1
 8005136:	4610      	mov	r0, r2
 8005138:	4619      	mov	r1, r3
 800513a:	f7fb fd27 	bl	8000b8c <__aeabi_d2uiz>
 800513e:	4603      	mov	r3, r0
 8005140:	b2db      	uxtb	r3, r3
}
 8005142:	4618      	mov	r0, r3
 8005144:	3708      	adds	r7, #8
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	f3af 8000 	nop.w
 8005150:	fcce1c58 	.word	0xfcce1c58
 8005154:	3f800e6a 	.word	0x3f800e6a
 8005158:	40040000 	.word	0x40040000
 800515c:	00000000 	.word	0x00000000

08005160 <can1_ams_cell_voltages_v1s12_decode>:

double can1_ams_cell_voltages_v1s12_decode(uint8_t value)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b082      	sub	sp, #8
 8005164:	af00      	add	r7, sp, #0
 8005166:	4603      	mov	r3, r0
 8005168:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800516a:	79fb      	ldrb	r3, [r7, #7]
 800516c:	4618      	mov	r0, r3
 800516e:	f7fb f9bb 	bl	80004e8 <__aeabi_ui2d>
 8005172:	a30e      	add	r3, pc, #56	; (adr r3, 80051ac <can1_ams_cell_voltages_v1s12_decode+0x4c>)
 8005174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005178:	f7fb fa30 	bl	80005dc <__aeabi_dmul>
 800517c:	4602      	mov	r2, r0
 800517e:	460b      	mov	r3, r1
 8005180:	4610      	mov	r0, r2
 8005182:	4619      	mov	r1, r3
 8005184:	f04f 0200 	mov.w	r2, #0
 8005188:	4b07      	ldr	r3, [pc, #28]	; (80051a8 <can1_ams_cell_voltages_v1s12_decode+0x48>)
 800518a:	f7fb f871 	bl	8000270 <__adddf3>
 800518e:	4602      	mov	r2, r0
 8005190:	460b      	mov	r3, r1
 8005192:	ec43 2b17 	vmov	d7, r2, r3
}
 8005196:	eeb0 0a47 	vmov.f32	s0, s14
 800519a:	eef0 0a67 	vmov.f32	s1, s15
 800519e:	3708      	adds	r7, #8
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}
 80051a4:	f3af 8000 	nop.w
 80051a8:	40040000 	.word	0x40040000
 80051ac:	fcce1c58 	.word	0xfcce1c58
 80051b0:	3f800e6a 	.word	0x3f800e6a
 80051b4:	00000000 	.word	0x00000000

080051b8 <can1_ams_cell_voltages_v7s12_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v7s12_encode(double value)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b082      	sub	sp, #8
 80051bc:	af00      	add	r7, sp, #0
 80051be:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80051c2:	f04f 0200 	mov.w	r2, #0
 80051c6:	4b10      	ldr	r3, [pc, #64]	; (8005208 <can1_ams_cell_voltages_v7s12_encode+0x50>)
 80051c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80051cc:	f7fb f84e 	bl	800026c <__aeabi_dsub>
 80051d0:	4602      	mov	r2, r0
 80051d2:	460b      	mov	r3, r1
 80051d4:	4610      	mov	r0, r2
 80051d6:	4619      	mov	r1, r3
 80051d8:	a309      	add	r3, pc, #36	; (adr r3, 8005200 <can1_ams_cell_voltages_v7s12_encode+0x48>)
 80051da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051de:	f7fb fb27 	bl	8000830 <__aeabi_ddiv>
 80051e2:	4602      	mov	r2, r0
 80051e4:	460b      	mov	r3, r1
 80051e6:	4610      	mov	r0, r2
 80051e8:	4619      	mov	r1, r3
 80051ea:	f7fb fccf 	bl	8000b8c <__aeabi_d2uiz>
 80051ee:	4603      	mov	r3, r0
 80051f0:	b2db      	uxtb	r3, r3
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3708      	adds	r7, #8
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}
 80051fa:	bf00      	nop
 80051fc:	f3af 8000 	nop.w
 8005200:	fcce1c58 	.word	0xfcce1c58
 8005204:	3f800e6a 	.word	0x3f800e6a
 8005208:	40040000 	.word	0x40040000
 800520c:	00000000 	.word	0x00000000

08005210 <can1_ams_cell_voltages_v7s12_decode>:

double can1_ams_cell_voltages_v7s12_decode(uint8_t value)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b082      	sub	sp, #8
 8005214:	af00      	add	r7, sp, #0
 8005216:	4603      	mov	r3, r0
 8005218:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800521a:	79fb      	ldrb	r3, [r7, #7]
 800521c:	4618      	mov	r0, r3
 800521e:	f7fb f963 	bl	80004e8 <__aeabi_ui2d>
 8005222:	a30e      	add	r3, pc, #56	; (adr r3, 800525c <can1_ams_cell_voltages_v7s12_decode+0x4c>)
 8005224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005228:	f7fb f9d8 	bl	80005dc <__aeabi_dmul>
 800522c:	4602      	mov	r2, r0
 800522e:	460b      	mov	r3, r1
 8005230:	4610      	mov	r0, r2
 8005232:	4619      	mov	r1, r3
 8005234:	f04f 0200 	mov.w	r2, #0
 8005238:	4b07      	ldr	r3, [pc, #28]	; (8005258 <can1_ams_cell_voltages_v7s12_decode+0x48>)
 800523a:	f7fb f819 	bl	8000270 <__adddf3>
 800523e:	4602      	mov	r2, r0
 8005240:	460b      	mov	r3, r1
 8005242:	ec43 2b17 	vmov	d7, r2, r3
}
 8005246:	eeb0 0a47 	vmov.f32	s0, s14
 800524a:	eef0 0a67 	vmov.f32	s1, s15
 800524e:	3708      	adds	r7, #8
 8005250:	46bd      	mov	sp, r7
 8005252:	bd80      	pop	{r7, pc}
 8005254:	f3af 8000 	nop.w
 8005258:	40040000 	.word	0x40040000
 800525c:	fcce1c58 	.word	0xfcce1c58
 8005260:	3f800e6a 	.word	0x3f800e6a
 8005264:	00000000 	.word	0x00000000

08005268 <can1_ams_cell_voltages_v2s1_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v2s1_encode(double value)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b082      	sub	sp, #8
 800526c:	af00      	add	r7, sp, #0
 800526e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8005272:	f04f 0200 	mov.w	r2, #0
 8005276:	4b10      	ldr	r3, [pc, #64]	; (80052b8 <can1_ams_cell_voltages_v2s1_encode+0x50>)
 8005278:	e9d7 0100 	ldrd	r0, r1, [r7]
 800527c:	f7fa fff6 	bl	800026c <__aeabi_dsub>
 8005280:	4602      	mov	r2, r0
 8005282:	460b      	mov	r3, r1
 8005284:	4610      	mov	r0, r2
 8005286:	4619      	mov	r1, r3
 8005288:	a309      	add	r3, pc, #36	; (adr r3, 80052b0 <can1_ams_cell_voltages_v2s1_encode+0x48>)
 800528a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800528e:	f7fb facf 	bl	8000830 <__aeabi_ddiv>
 8005292:	4602      	mov	r2, r0
 8005294:	460b      	mov	r3, r1
 8005296:	4610      	mov	r0, r2
 8005298:	4619      	mov	r1, r3
 800529a:	f7fb fc77 	bl	8000b8c <__aeabi_d2uiz>
 800529e:	4603      	mov	r3, r0
 80052a0:	b2db      	uxtb	r3, r3
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3708      	adds	r7, #8
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}
 80052aa:	bf00      	nop
 80052ac:	f3af 8000 	nop.w
 80052b0:	fcce1c58 	.word	0xfcce1c58
 80052b4:	3f800e6a 	.word	0x3f800e6a
 80052b8:	40040000 	.word	0x40040000
 80052bc:	00000000 	.word	0x00000000

080052c0 <can1_ams_cell_voltages_v2s1_decode>:

double can1_ams_cell_voltages_v2s1_decode(uint8_t value)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b082      	sub	sp, #8
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	4603      	mov	r3, r0
 80052c8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80052ca:	79fb      	ldrb	r3, [r7, #7]
 80052cc:	4618      	mov	r0, r3
 80052ce:	f7fb f90b 	bl	80004e8 <__aeabi_ui2d>
 80052d2:	a30e      	add	r3, pc, #56	; (adr r3, 800530c <can1_ams_cell_voltages_v2s1_decode+0x4c>)
 80052d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052d8:	f7fb f980 	bl	80005dc <__aeabi_dmul>
 80052dc:	4602      	mov	r2, r0
 80052de:	460b      	mov	r3, r1
 80052e0:	4610      	mov	r0, r2
 80052e2:	4619      	mov	r1, r3
 80052e4:	f04f 0200 	mov.w	r2, #0
 80052e8:	4b07      	ldr	r3, [pc, #28]	; (8005308 <can1_ams_cell_voltages_v2s1_decode+0x48>)
 80052ea:	f7fa ffc1 	bl	8000270 <__adddf3>
 80052ee:	4602      	mov	r2, r0
 80052f0:	460b      	mov	r3, r1
 80052f2:	ec43 2b17 	vmov	d7, r2, r3
}
 80052f6:	eeb0 0a47 	vmov.f32	s0, s14
 80052fa:	eef0 0a67 	vmov.f32	s1, s15
 80052fe:	3708      	adds	r7, #8
 8005300:	46bd      	mov	sp, r7
 8005302:	bd80      	pop	{r7, pc}
 8005304:	f3af 8000 	nop.w
 8005308:	40040000 	.word	0x40040000
 800530c:	fcce1c58 	.word	0xfcce1c58
 8005310:	3f800e6a 	.word	0x3f800e6a
 8005314:	00000000 	.word	0x00000000

08005318 <can1_ams_cell_voltages_v8s1_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v8s1_encode(double value)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b082      	sub	sp, #8
 800531c:	af00      	add	r7, sp, #0
 800531e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8005322:	f04f 0200 	mov.w	r2, #0
 8005326:	4b10      	ldr	r3, [pc, #64]	; (8005368 <can1_ams_cell_voltages_v8s1_encode+0x50>)
 8005328:	e9d7 0100 	ldrd	r0, r1, [r7]
 800532c:	f7fa ff9e 	bl	800026c <__aeabi_dsub>
 8005330:	4602      	mov	r2, r0
 8005332:	460b      	mov	r3, r1
 8005334:	4610      	mov	r0, r2
 8005336:	4619      	mov	r1, r3
 8005338:	a309      	add	r3, pc, #36	; (adr r3, 8005360 <can1_ams_cell_voltages_v8s1_encode+0x48>)
 800533a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800533e:	f7fb fa77 	bl	8000830 <__aeabi_ddiv>
 8005342:	4602      	mov	r2, r0
 8005344:	460b      	mov	r3, r1
 8005346:	4610      	mov	r0, r2
 8005348:	4619      	mov	r1, r3
 800534a:	f7fb fc1f 	bl	8000b8c <__aeabi_d2uiz>
 800534e:	4603      	mov	r3, r0
 8005350:	b2db      	uxtb	r3, r3
}
 8005352:	4618      	mov	r0, r3
 8005354:	3708      	adds	r7, #8
 8005356:	46bd      	mov	sp, r7
 8005358:	bd80      	pop	{r7, pc}
 800535a:	bf00      	nop
 800535c:	f3af 8000 	nop.w
 8005360:	fcce1c58 	.word	0xfcce1c58
 8005364:	3f800e6a 	.word	0x3f800e6a
 8005368:	40040000 	.word	0x40040000
 800536c:	00000000 	.word	0x00000000

08005370 <can1_ams_cell_voltages_v8s1_decode>:

double can1_ams_cell_voltages_v8s1_decode(uint8_t value)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b082      	sub	sp, #8
 8005374:	af00      	add	r7, sp, #0
 8005376:	4603      	mov	r3, r0
 8005378:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800537a:	79fb      	ldrb	r3, [r7, #7]
 800537c:	4618      	mov	r0, r3
 800537e:	f7fb f8b3 	bl	80004e8 <__aeabi_ui2d>
 8005382:	a30e      	add	r3, pc, #56	; (adr r3, 80053bc <can1_ams_cell_voltages_v8s1_decode+0x4c>)
 8005384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005388:	f7fb f928 	bl	80005dc <__aeabi_dmul>
 800538c:	4602      	mov	r2, r0
 800538e:	460b      	mov	r3, r1
 8005390:	4610      	mov	r0, r2
 8005392:	4619      	mov	r1, r3
 8005394:	f04f 0200 	mov.w	r2, #0
 8005398:	4b07      	ldr	r3, [pc, #28]	; (80053b8 <can1_ams_cell_voltages_v8s1_decode+0x48>)
 800539a:	f7fa ff69 	bl	8000270 <__adddf3>
 800539e:	4602      	mov	r2, r0
 80053a0:	460b      	mov	r3, r1
 80053a2:	ec43 2b17 	vmov	d7, r2, r3
}
 80053a6:	eeb0 0a47 	vmov.f32	s0, s14
 80053aa:	eef0 0a67 	vmov.f32	s1, s15
 80053ae:	3708      	adds	r7, #8
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd80      	pop	{r7, pc}
 80053b4:	f3af 8000 	nop.w
 80053b8:	40040000 	.word	0x40040000
 80053bc:	fcce1c58 	.word	0xfcce1c58
 80053c0:	3f800e6a 	.word	0x3f800e6a
 80053c4:	00000000 	.word	0x00000000

080053c8 <can1_ams_cell_voltages_v2s2_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v2s2_encode(double value)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b082      	sub	sp, #8
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80053d2:	f04f 0200 	mov.w	r2, #0
 80053d6:	4b10      	ldr	r3, [pc, #64]	; (8005418 <can1_ams_cell_voltages_v2s2_encode+0x50>)
 80053d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80053dc:	f7fa ff46 	bl	800026c <__aeabi_dsub>
 80053e0:	4602      	mov	r2, r0
 80053e2:	460b      	mov	r3, r1
 80053e4:	4610      	mov	r0, r2
 80053e6:	4619      	mov	r1, r3
 80053e8:	a309      	add	r3, pc, #36	; (adr r3, 8005410 <can1_ams_cell_voltages_v2s2_encode+0x48>)
 80053ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ee:	f7fb fa1f 	bl	8000830 <__aeabi_ddiv>
 80053f2:	4602      	mov	r2, r0
 80053f4:	460b      	mov	r3, r1
 80053f6:	4610      	mov	r0, r2
 80053f8:	4619      	mov	r1, r3
 80053fa:	f7fb fbc7 	bl	8000b8c <__aeabi_d2uiz>
 80053fe:	4603      	mov	r3, r0
 8005400:	b2db      	uxtb	r3, r3
}
 8005402:	4618      	mov	r0, r3
 8005404:	3708      	adds	r7, #8
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}
 800540a:	bf00      	nop
 800540c:	f3af 8000 	nop.w
 8005410:	fcce1c58 	.word	0xfcce1c58
 8005414:	3f800e6a 	.word	0x3f800e6a
 8005418:	40040000 	.word	0x40040000
 800541c:	00000000 	.word	0x00000000

08005420 <can1_ams_cell_voltages_v2s2_decode>:

double can1_ams_cell_voltages_v2s2_decode(uint8_t value)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b082      	sub	sp, #8
 8005424:	af00      	add	r7, sp, #0
 8005426:	4603      	mov	r3, r0
 8005428:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800542a:	79fb      	ldrb	r3, [r7, #7]
 800542c:	4618      	mov	r0, r3
 800542e:	f7fb f85b 	bl	80004e8 <__aeabi_ui2d>
 8005432:	a30e      	add	r3, pc, #56	; (adr r3, 800546c <can1_ams_cell_voltages_v2s2_decode+0x4c>)
 8005434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005438:	f7fb f8d0 	bl	80005dc <__aeabi_dmul>
 800543c:	4602      	mov	r2, r0
 800543e:	460b      	mov	r3, r1
 8005440:	4610      	mov	r0, r2
 8005442:	4619      	mov	r1, r3
 8005444:	f04f 0200 	mov.w	r2, #0
 8005448:	4b07      	ldr	r3, [pc, #28]	; (8005468 <can1_ams_cell_voltages_v2s2_decode+0x48>)
 800544a:	f7fa ff11 	bl	8000270 <__adddf3>
 800544e:	4602      	mov	r2, r0
 8005450:	460b      	mov	r3, r1
 8005452:	ec43 2b17 	vmov	d7, r2, r3
}
 8005456:	eeb0 0a47 	vmov.f32	s0, s14
 800545a:	eef0 0a67 	vmov.f32	s1, s15
 800545e:	3708      	adds	r7, #8
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}
 8005464:	f3af 8000 	nop.w
 8005468:	40040000 	.word	0x40040000
 800546c:	fcce1c58 	.word	0xfcce1c58
 8005470:	3f800e6a 	.word	0x3f800e6a
 8005474:	00000000 	.word	0x00000000

08005478 <can1_ams_cell_voltages_v8s2_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v8s2_encode(double value)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b082      	sub	sp, #8
 800547c:	af00      	add	r7, sp, #0
 800547e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8005482:	f04f 0200 	mov.w	r2, #0
 8005486:	4b10      	ldr	r3, [pc, #64]	; (80054c8 <can1_ams_cell_voltages_v8s2_encode+0x50>)
 8005488:	e9d7 0100 	ldrd	r0, r1, [r7]
 800548c:	f7fa feee 	bl	800026c <__aeabi_dsub>
 8005490:	4602      	mov	r2, r0
 8005492:	460b      	mov	r3, r1
 8005494:	4610      	mov	r0, r2
 8005496:	4619      	mov	r1, r3
 8005498:	a309      	add	r3, pc, #36	; (adr r3, 80054c0 <can1_ams_cell_voltages_v8s2_encode+0x48>)
 800549a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800549e:	f7fb f9c7 	bl	8000830 <__aeabi_ddiv>
 80054a2:	4602      	mov	r2, r0
 80054a4:	460b      	mov	r3, r1
 80054a6:	4610      	mov	r0, r2
 80054a8:	4619      	mov	r1, r3
 80054aa:	f7fb fb6f 	bl	8000b8c <__aeabi_d2uiz>
 80054ae:	4603      	mov	r3, r0
 80054b0:	b2db      	uxtb	r3, r3
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	3708      	adds	r7, #8
 80054b6:	46bd      	mov	sp, r7
 80054b8:	bd80      	pop	{r7, pc}
 80054ba:	bf00      	nop
 80054bc:	f3af 8000 	nop.w
 80054c0:	fcce1c58 	.word	0xfcce1c58
 80054c4:	3f800e6a 	.word	0x3f800e6a
 80054c8:	40040000 	.word	0x40040000
 80054cc:	00000000 	.word	0x00000000

080054d0 <can1_ams_cell_voltages_v8s2_decode>:

double can1_ams_cell_voltages_v8s2_decode(uint8_t value)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b082      	sub	sp, #8
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	4603      	mov	r3, r0
 80054d8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80054da:	79fb      	ldrb	r3, [r7, #7]
 80054dc:	4618      	mov	r0, r3
 80054de:	f7fb f803 	bl	80004e8 <__aeabi_ui2d>
 80054e2:	a30e      	add	r3, pc, #56	; (adr r3, 800551c <can1_ams_cell_voltages_v8s2_decode+0x4c>)
 80054e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e8:	f7fb f878 	bl	80005dc <__aeabi_dmul>
 80054ec:	4602      	mov	r2, r0
 80054ee:	460b      	mov	r3, r1
 80054f0:	4610      	mov	r0, r2
 80054f2:	4619      	mov	r1, r3
 80054f4:	f04f 0200 	mov.w	r2, #0
 80054f8:	4b07      	ldr	r3, [pc, #28]	; (8005518 <can1_ams_cell_voltages_v8s2_decode+0x48>)
 80054fa:	f7fa feb9 	bl	8000270 <__adddf3>
 80054fe:	4602      	mov	r2, r0
 8005500:	460b      	mov	r3, r1
 8005502:	ec43 2b17 	vmov	d7, r2, r3
}
 8005506:	eeb0 0a47 	vmov.f32	s0, s14
 800550a:	eef0 0a67 	vmov.f32	s1, s15
 800550e:	3708      	adds	r7, #8
 8005510:	46bd      	mov	sp, r7
 8005512:	bd80      	pop	{r7, pc}
 8005514:	f3af 8000 	nop.w
 8005518:	40040000 	.word	0x40040000
 800551c:	fcce1c58 	.word	0xfcce1c58
 8005520:	3f800e6a 	.word	0x3f800e6a
 8005524:	00000000 	.word	0x00000000

08005528 <can1_ams_cell_voltages_v2s3_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v2s3_encode(double value)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b082      	sub	sp, #8
 800552c:	af00      	add	r7, sp, #0
 800552e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8005532:	f04f 0200 	mov.w	r2, #0
 8005536:	4b10      	ldr	r3, [pc, #64]	; (8005578 <can1_ams_cell_voltages_v2s3_encode+0x50>)
 8005538:	e9d7 0100 	ldrd	r0, r1, [r7]
 800553c:	f7fa fe96 	bl	800026c <__aeabi_dsub>
 8005540:	4602      	mov	r2, r0
 8005542:	460b      	mov	r3, r1
 8005544:	4610      	mov	r0, r2
 8005546:	4619      	mov	r1, r3
 8005548:	a309      	add	r3, pc, #36	; (adr r3, 8005570 <can1_ams_cell_voltages_v2s3_encode+0x48>)
 800554a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800554e:	f7fb f96f 	bl	8000830 <__aeabi_ddiv>
 8005552:	4602      	mov	r2, r0
 8005554:	460b      	mov	r3, r1
 8005556:	4610      	mov	r0, r2
 8005558:	4619      	mov	r1, r3
 800555a:	f7fb fb17 	bl	8000b8c <__aeabi_d2uiz>
 800555e:	4603      	mov	r3, r0
 8005560:	b2db      	uxtb	r3, r3
}
 8005562:	4618      	mov	r0, r3
 8005564:	3708      	adds	r7, #8
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}
 800556a:	bf00      	nop
 800556c:	f3af 8000 	nop.w
 8005570:	fcce1c58 	.word	0xfcce1c58
 8005574:	3f800e6a 	.word	0x3f800e6a
 8005578:	40040000 	.word	0x40040000
 800557c:	00000000 	.word	0x00000000

08005580 <can1_ams_cell_voltages_v2s3_decode>:

double can1_ams_cell_voltages_v2s3_decode(uint8_t value)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b082      	sub	sp, #8
 8005584:	af00      	add	r7, sp, #0
 8005586:	4603      	mov	r3, r0
 8005588:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800558a:	79fb      	ldrb	r3, [r7, #7]
 800558c:	4618      	mov	r0, r3
 800558e:	f7fa ffab 	bl	80004e8 <__aeabi_ui2d>
 8005592:	a30e      	add	r3, pc, #56	; (adr r3, 80055cc <can1_ams_cell_voltages_v2s3_decode+0x4c>)
 8005594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005598:	f7fb f820 	bl	80005dc <__aeabi_dmul>
 800559c:	4602      	mov	r2, r0
 800559e:	460b      	mov	r3, r1
 80055a0:	4610      	mov	r0, r2
 80055a2:	4619      	mov	r1, r3
 80055a4:	f04f 0200 	mov.w	r2, #0
 80055a8:	4b07      	ldr	r3, [pc, #28]	; (80055c8 <can1_ams_cell_voltages_v2s3_decode+0x48>)
 80055aa:	f7fa fe61 	bl	8000270 <__adddf3>
 80055ae:	4602      	mov	r2, r0
 80055b0:	460b      	mov	r3, r1
 80055b2:	ec43 2b17 	vmov	d7, r2, r3
}
 80055b6:	eeb0 0a47 	vmov.f32	s0, s14
 80055ba:	eef0 0a67 	vmov.f32	s1, s15
 80055be:	3708      	adds	r7, #8
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}
 80055c4:	f3af 8000 	nop.w
 80055c8:	40040000 	.word	0x40040000
 80055cc:	fcce1c58 	.word	0xfcce1c58
 80055d0:	3f800e6a 	.word	0x3f800e6a
 80055d4:	00000000 	.word	0x00000000

080055d8 <can1_ams_cell_voltages_v8s3_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v8s3_encode(double value)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b082      	sub	sp, #8
 80055dc:	af00      	add	r7, sp, #0
 80055de:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80055e2:	f04f 0200 	mov.w	r2, #0
 80055e6:	4b10      	ldr	r3, [pc, #64]	; (8005628 <can1_ams_cell_voltages_v8s3_encode+0x50>)
 80055e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80055ec:	f7fa fe3e 	bl	800026c <__aeabi_dsub>
 80055f0:	4602      	mov	r2, r0
 80055f2:	460b      	mov	r3, r1
 80055f4:	4610      	mov	r0, r2
 80055f6:	4619      	mov	r1, r3
 80055f8:	a309      	add	r3, pc, #36	; (adr r3, 8005620 <can1_ams_cell_voltages_v8s3_encode+0x48>)
 80055fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055fe:	f7fb f917 	bl	8000830 <__aeabi_ddiv>
 8005602:	4602      	mov	r2, r0
 8005604:	460b      	mov	r3, r1
 8005606:	4610      	mov	r0, r2
 8005608:	4619      	mov	r1, r3
 800560a:	f7fb fabf 	bl	8000b8c <__aeabi_d2uiz>
 800560e:	4603      	mov	r3, r0
 8005610:	b2db      	uxtb	r3, r3
}
 8005612:	4618      	mov	r0, r3
 8005614:	3708      	adds	r7, #8
 8005616:	46bd      	mov	sp, r7
 8005618:	bd80      	pop	{r7, pc}
 800561a:	bf00      	nop
 800561c:	f3af 8000 	nop.w
 8005620:	fcce1c58 	.word	0xfcce1c58
 8005624:	3f800e6a 	.word	0x3f800e6a
 8005628:	40040000 	.word	0x40040000
 800562c:	00000000 	.word	0x00000000

08005630 <can1_ams_cell_voltages_v8s3_decode>:

double can1_ams_cell_voltages_v8s3_decode(uint8_t value)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b082      	sub	sp, #8
 8005634:	af00      	add	r7, sp, #0
 8005636:	4603      	mov	r3, r0
 8005638:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800563a:	79fb      	ldrb	r3, [r7, #7]
 800563c:	4618      	mov	r0, r3
 800563e:	f7fa ff53 	bl	80004e8 <__aeabi_ui2d>
 8005642:	a30e      	add	r3, pc, #56	; (adr r3, 800567c <can1_ams_cell_voltages_v8s3_decode+0x4c>)
 8005644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005648:	f7fa ffc8 	bl	80005dc <__aeabi_dmul>
 800564c:	4602      	mov	r2, r0
 800564e:	460b      	mov	r3, r1
 8005650:	4610      	mov	r0, r2
 8005652:	4619      	mov	r1, r3
 8005654:	f04f 0200 	mov.w	r2, #0
 8005658:	4b07      	ldr	r3, [pc, #28]	; (8005678 <can1_ams_cell_voltages_v8s3_decode+0x48>)
 800565a:	f7fa fe09 	bl	8000270 <__adddf3>
 800565e:	4602      	mov	r2, r0
 8005660:	460b      	mov	r3, r1
 8005662:	ec43 2b17 	vmov	d7, r2, r3
}
 8005666:	eeb0 0a47 	vmov.f32	s0, s14
 800566a:	eef0 0a67 	vmov.f32	s1, s15
 800566e:	3708      	adds	r7, #8
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}
 8005674:	f3af 8000 	nop.w
 8005678:	40040000 	.word	0x40040000
 800567c:	fcce1c58 	.word	0xfcce1c58
 8005680:	3f800e6a 	.word	0x3f800e6a
 8005684:	00000000 	.word	0x00000000

08005688 <can1_ams_cell_voltages_v2s4_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v2s4_encode(double value)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b082      	sub	sp, #8
 800568c:	af00      	add	r7, sp, #0
 800568e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8005692:	f04f 0200 	mov.w	r2, #0
 8005696:	4b10      	ldr	r3, [pc, #64]	; (80056d8 <can1_ams_cell_voltages_v2s4_encode+0x50>)
 8005698:	e9d7 0100 	ldrd	r0, r1, [r7]
 800569c:	f7fa fde6 	bl	800026c <__aeabi_dsub>
 80056a0:	4602      	mov	r2, r0
 80056a2:	460b      	mov	r3, r1
 80056a4:	4610      	mov	r0, r2
 80056a6:	4619      	mov	r1, r3
 80056a8:	a309      	add	r3, pc, #36	; (adr r3, 80056d0 <can1_ams_cell_voltages_v2s4_encode+0x48>)
 80056aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ae:	f7fb f8bf 	bl	8000830 <__aeabi_ddiv>
 80056b2:	4602      	mov	r2, r0
 80056b4:	460b      	mov	r3, r1
 80056b6:	4610      	mov	r0, r2
 80056b8:	4619      	mov	r1, r3
 80056ba:	f7fb fa67 	bl	8000b8c <__aeabi_d2uiz>
 80056be:	4603      	mov	r3, r0
 80056c0:	b2db      	uxtb	r3, r3
}
 80056c2:	4618      	mov	r0, r3
 80056c4:	3708      	adds	r7, #8
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}
 80056ca:	bf00      	nop
 80056cc:	f3af 8000 	nop.w
 80056d0:	fcce1c58 	.word	0xfcce1c58
 80056d4:	3f800e6a 	.word	0x3f800e6a
 80056d8:	40040000 	.word	0x40040000
 80056dc:	00000000 	.word	0x00000000

080056e0 <can1_ams_cell_voltages_v2s4_decode>:

double can1_ams_cell_voltages_v2s4_decode(uint8_t value)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b082      	sub	sp, #8
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	4603      	mov	r3, r0
 80056e8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80056ea:	79fb      	ldrb	r3, [r7, #7]
 80056ec:	4618      	mov	r0, r3
 80056ee:	f7fa fefb 	bl	80004e8 <__aeabi_ui2d>
 80056f2:	a30e      	add	r3, pc, #56	; (adr r3, 800572c <can1_ams_cell_voltages_v2s4_decode+0x4c>)
 80056f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056f8:	f7fa ff70 	bl	80005dc <__aeabi_dmul>
 80056fc:	4602      	mov	r2, r0
 80056fe:	460b      	mov	r3, r1
 8005700:	4610      	mov	r0, r2
 8005702:	4619      	mov	r1, r3
 8005704:	f04f 0200 	mov.w	r2, #0
 8005708:	4b07      	ldr	r3, [pc, #28]	; (8005728 <can1_ams_cell_voltages_v2s4_decode+0x48>)
 800570a:	f7fa fdb1 	bl	8000270 <__adddf3>
 800570e:	4602      	mov	r2, r0
 8005710:	460b      	mov	r3, r1
 8005712:	ec43 2b17 	vmov	d7, r2, r3
}
 8005716:	eeb0 0a47 	vmov.f32	s0, s14
 800571a:	eef0 0a67 	vmov.f32	s1, s15
 800571e:	3708      	adds	r7, #8
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}
 8005724:	f3af 8000 	nop.w
 8005728:	40040000 	.word	0x40040000
 800572c:	fcce1c58 	.word	0xfcce1c58
 8005730:	3f800e6a 	.word	0x3f800e6a
 8005734:	00000000 	.word	0x00000000

08005738 <can1_ams_cell_voltages_v8s4_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v8s4_encode(double value)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b082      	sub	sp, #8
 800573c:	af00      	add	r7, sp, #0
 800573e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8005742:	f04f 0200 	mov.w	r2, #0
 8005746:	4b10      	ldr	r3, [pc, #64]	; (8005788 <can1_ams_cell_voltages_v8s4_encode+0x50>)
 8005748:	e9d7 0100 	ldrd	r0, r1, [r7]
 800574c:	f7fa fd8e 	bl	800026c <__aeabi_dsub>
 8005750:	4602      	mov	r2, r0
 8005752:	460b      	mov	r3, r1
 8005754:	4610      	mov	r0, r2
 8005756:	4619      	mov	r1, r3
 8005758:	a309      	add	r3, pc, #36	; (adr r3, 8005780 <can1_ams_cell_voltages_v8s4_encode+0x48>)
 800575a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800575e:	f7fb f867 	bl	8000830 <__aeabi_ddiv>
 8005762:	4602      	mov	r2, r0
 8005764:	460b      	mov	r3, r1
 8005766:	4610      	mov	r0, r2
 8005768:	4619      	mov	r1, r3
 800576a:	f7fb fa0f 	bl	8000b8c <__aeabi_d2uiz>
 800576e:	4603      	mov	r3, r0
 8005770:	b2db      	uxtb	r3, r3
}
 8005772:	4618      	mov	r0, r3
 8005774:	3708      	adds	r7, #8
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}
 800577a:	bf00      	nop
 800577c:	f3af 8000 	nop.w
 8005780:	fcce1c58 	.word	0xfcce1c58
 8005784:	3f800e6a 	.word	0x3f800e6a
 8005788:	40040000 	.word	0x40040000
 800578c:	00000000 	.word	0x00000000

08005790 <can1_ams_cell_voltages_v8s4_decode>:

double can1_ams_cell_voltages_v8s4_decode(uint8_t value)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b082      	sub	sp, #8
 8005794:	af00      	add	r7, sp, #0
 8005796:	4603      	mov	r3, r0
 8005798:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800579a:	79fb      	ldrb	r3, [r7, #7]
 800579c:	4618      	mov	r0, r3
 800579e:	f7fa fea3 	bl	80004e8 <__aeabi_ui2d>
 80057a2:	a30e      	add	r3, pc, #56	; (adr r3, 80057dc <can1_ams_cell_voltages_v8s4_decode+0x4c>)
 80057a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057a8:	f7fa ff18 	bl	80005dc <__aeabi_dmul>
 80057ac:	4602      	mov	r2, r0
 80057ae:	460b      	mov	r3, r1
 80057b0:	4610      	mov	r0, r2
 80057b2:	4619      	mov	r1, r3
 80057b4:	f04f 0200 	mov.w	r2, #0
 80057b8:	4b07      	ldr	r3, [pc, #28]	; (80057d8 <can1_ams_cell_voltages_v8s4_decode+0x48>)
 80057ba:	f7fa fd59 	bl	8000270 <__adddf3>
 80057be:	4602      	mov	r2, r0
 80057c0:	460b      	mov	r3, r1
 80057c2:	ec43 2b17 	vmov	d7, r2, r3
}
 80057c6:	eeb0 0a47 	vmov.f32	s0, s14
 80057ca:	eef0 0a67 	vmov.f32	s1, s15
 80057ce:	3708      	adds	r7, #8
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}
 80057d4:	f3af 8000 	nop.w
 80057d8:	40040000 	.word	0x40040000
 80057dc:	fcce1c58 	.word	0xfcce1c58
 80057e0:	3f800e6a 	.word	0x3f800e6a
 80057e4:	00000000 	.word	0x00000000

080057e8 <can1_ams_cell_voltages_v2s5_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v2s5_encode(double value)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b082      	sub	sp, #8
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80057f2:	f04f 0200 	mov.w	r2, #0
 80057f6:	4b10      	ldr	r3, [pc, #64]	; (8005838 <can1_ams_cell_voltages_v2s5_encode+0x50>)
 80057f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80057fc:	f7fa fd36 	bl	800026c <__aeabi_dsub>
 8005800:	4602      	mov	r2, r0
 8005802:	460b      	mov	r3, r1
 8005804:	4610      	mov	r0, r2
 8005806:	4619      	mov	r1, r3
 8005808:	a309      	add	r3, pc, #36	; (adr r3, 8005830 <can1_ams_cell_voltages_v2s5_encode+0x48>)
 800580a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800580e:	f7fb f80f 	bl	8000830 <__aeabi_ddiv>
 8005812:	4602      	mov	r2, r0
 8005814:	460b      	mov	r3, r1
 8005816:	4610      	mov	r0, r2
 8005818:	4619      	mov	r1, r3
 800581a:	f7fb f9b7 	bl	8000b8c <__aeabi_d2uiz>
 800581e:	4603      	mov	r3, r0
 8005820:	b2db      	uxtb	r3, r3
}
 8005822:	4618      	mov	r0, r3
 8005824:	3708      	adds	r7, #8
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
 800582a:	bf00      	nop
 800582c:	f3af 8000 	nop.w
 8005830:	fcce1c58 	.word	0xfcce1c58
 8005834:	3f800e6a 	.word	0x3f800e6a
 8005838:	40040000 	.word	0x40040000
 800583c:	00000000 	.word	0x00000000

08005840 <can1_ams_cell_voltages_v2s5_decode>:

double can1_ams_cell_voltages_v2s5_decode(uint8_t value)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b082      	sub	sp, #8
 8005844:	af00      	add	r7, sp, #0
 8005846:	4603      	mov	r3, r0
 8005848:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800584a:	79fb      	ldrb	r3, [r7, #7]
 800584c:	4618      	mov	r0, r3
 800584e:	f7fa fe4b 	bl	80004e8 <__aeabi_ui2d>
 8005852:	a30e      	add	r3, pc, #56	; (adr r3, 800588c <can1_ams_cell_voltages_v2s5_decode+0x4c>)
 8005854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005858:	f7fa fec0 	bl	80005dc <__aeabi_dmul>
 800585c:	4602      	mov	r2, r0
 800585e:	460b      	mov	r3, r1
 8005860:	4610      	mov	r0, r2
 8005862:	4619      	mov	r1, r3
 8005864:	f04f 0200 	mov.w	r2, #0
 8005868:	4b07      	ldr	r3, [pc, #28]	; (8005888 <can1_ams_cell_voltages_v2s5_decode+0x48>)
 800586a:	f7fa fd01 	bl	8000270 <__adddf3>
 800586e:	4602      	mov	r2, r0
 8005870:	460b      	mov	r3, r1
 8005872:	ec43 2b17 	vmov	d7, r2, r3
}
 8005876:	eeb0 0a47 	vmov.f32	s0, s14
 800587a:	eef0 0a67 	vmov.f32	s1, s15
 800587e:	3708      	adds	r7, #8
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}
 8005884:	f3af 8000 	nop.w
 8005888:	40040000 	.word	0x40040000
 800588c:	fcce1c58 	.word	0xfcce1c58
 8005890:	3f800e6a 	.word	0x3f800e6a
 8005894:	00000000 	.word	0x00000000

08005898 <can1_ams_cell_voltages_v8s5_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v8s5_encode(double value)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b082      	sub	sp, #8
 800589c:	af00      	add	r7, sp, #0
 800589e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80058a2:	f04f 0200 	mov.w	r2, #0
 80058a6:	4b10      	ldr	r3, [pc, #64]	; (80058e8 <can1_ams_cell_voltages_v8s5_encode+0x50>)
 80058a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80058ac:	f7fa fcde 	bl	800026c <__aeabi_dsub>
 80058b0:	4602      	mov	r2, r0
 80058b2:	460b      	mov	r3, r1
 80058b4:	4610      	mov	r0, r2
 80058b6:	4619      	mov	r1, r3
 80058b8:	a309      	add	r3, pc, #36	; (adr r3, 80058e0 <can1_ams_cell_voltages_v8s5_encode+0x48>)
 80058ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058be:	f7fa ffb7 	bl	8000830 <__aeabi_ddiv>
 80058c2:	4602      	mov	r2, r0
 80058c4:	460b      	mov	r3, r1
 80058c6:	4610      	mov	r0, r2
 80058c8:	4619      	mov	r1, r3
 80058ca:	f7fb f95f 	bl	8000b8c <__aeabi_d2uiz>
 80058ce:	4603      	mov	r3, r0
 80058d0:	b2db      	uxtb	r3, r3
}
 80058d2:	4618      	mov	r0, r3
 80058d4:	3708      	adds	r7, #8
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bd80      	pop	{r7, pc}
 80058da:	bf00      	nop
 80058dc:	f3af 8000 	nop.w
 80058e0:	fcce1c58 	.word	0xfcce1c58
 80058e4:	3f800e6a 	.word	0x3f800e6a
 80058e8:	40040000 	.word	0x40040000
 80058ec:	00000000 	.word	0x00000000

080058f0 <can1_ams_cell_voltages_v8s5_decode>:

double can1_ams_cell_voltages_v8s5_decode(uint8_t value)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b082      	sub	sp, #8
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	4603      	mov	r3, r0
 80058f8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80058fa:	79fb      	ldrb	r3, [r7, #7]
 80058fc:	4618      	mov	r0, r3
 80058fe:	f7fa fdf3 	bl	80004e8 <__aeabi_ui2d>
 8005902:	a30e      	add	r3, pc, #56	; (adr r3, 800593c <can1_ams_cell_voltages_v8s5_decode+0x4c>)
 8005904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005908:	f7fa fe68 	bl	80005dc <__aeabi_dmul>
 800590c:	4602      	mov	r2, r0
 800590e:	460b      	mov	r3, r1
 8005910:	4610      	mov	r0, r2
 8005912:	4619      	mov	r1, r3
 8005914:	f04f 0200 	mov.w	r2, #0
 8005918:	4b07      	ldr	r3, [pc, #28]	; (8005938 <can1_ams_cell_voltages_v8s5_decode+0x48>)
 800591a:	f7fa fca9 	bl	8000270 <__adddf3>
 800591e:	4602      	mov	r2, r0
 8005920:	460b      	mov	r3, r1
 8005922:	ec43 2b17 	vmov	d7, r2, r3
}
 8005926:	eeb0 0a47 	vmov.f32	s0, s14
 800592a:	eef0 0a67 	vmov.f32	s1, s15
 800592e:	3708      	adds	r7, #8
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}
 8005934:	f3af 8000 	nop.w
 8005938:	40040000 	.word	0x40040000
 800593c:	fcce1c58 	.word	0xfcce1c58
 8005940:	3f800e6a 	.word	0x3f800e6a
 8005944:	00000000 	.word	0x00000000

08005948 <can1_ams_cell_voltages_v2s6_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v2s6_encode(double value)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b082      	sub	sp, #8
 800594c:	af00      	add	r7, sp, #0
 800594e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8005952:	f04f 0200 	mov.w	r2, #0
 8005956:	4b10      	ldr	r3, [pc, #64]	; (8005998 <can1_ams_cell_voltages_v2s6_encode+0x50>)
 8005958:	e9d7 0100 	ldrd	r0, r1, [r7]
 800595c:	f7fa fc86 	bl	800026c <__aeabi_dsub>
 8005960:	4602      	mov	r2, r0
 8005962:	460b      	mov	r3, r1
 8005964:	4610      	mov	r0, r2
 8005966:	4619      	mov	r1, r3
 8005968:	a309      	add	r3, pc, #36	; (adr r3, 8005990 <can1_ams_cell_voltages_v2s6_encode+0x48>)
 800596a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800596e:	f7fa ff5f 	bl	8000830 <__aeabi_ddiv>
 8005972:	4602      	mov	r2, r0
 8005974:	460b      	mov	r3, r1
 8005976:	4610      	mov	r0, r2
 8005978:	4619      	mov	r1, r3
 800597a:	f7fb f907 	bl	8000b8c <__aeabi_d2uiz>
 800597e:	4603      	mov	r3, r0
 8005980:	b2db      	uxtb	r3, r3
}
 8005982:	4618      	mov	r0, r3
 8005984:	3708      	adds	r7, #8
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}
 800598a:	bf00      	nop
 800598c:	f3af 8000 	nop.w
 8005990:	fcce1c58 	.word	0xfcce1c58
 8005994:	3f800e6a 	.word	0x3f800e6a
 8005998:	40040000 	.word	0x40040000
 800599c:	00000000 	.word	0x00000000

080059a0 <can1_ams_cell_voltages_v2s6_decode>:

double can1_ams_cell_voltages_v2s6_decode(uint8_t value)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b082      	sub	sp, #8
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	4603      	mov	r3, r0
 80059a8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80059aa:	79fb      	ldrb	r3, [r7, #7]
 80059ac:	4618      	mov	r0, r3
 80059ae:	f7fa fd9b 	bl	80004e8 <__aeabi_ui2d>
 80059b2:	a30e      	add	r3, pc, #56	; (adr r3, 80059ec <can1_ams_cell_voltages_v2s6_decode+0x4c>)
 80059b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059b8:	f7fa fe10 	bl	80005dc <__aeabi_dmul>
 80059bc:	4602      	mov	r2, r0
 80059be:	460b      	mov	r3, r1
 80059c0:	4610      	mov	r0, r2
 80059c2:	4619      	mov	r1, r3
 80059c4:	f04f 0200 	mov.w	r2, #0
 80059c8:	4b07      	ldr	r3, [pc, #28]	; (80059e8 <can1_ams_cell_voltages_v2s6_decode+0x48>)
 80059ca:	f7fa fc51 	bl	8000270 <__adddf3>
 80059ce:	4602      	mov	r2, r0
 80059d0:	460b      	mov	r3, r1
 80059d2:	ec43 2b17 	vmov	d7, r2, r3
}
 80059d6:	eeb0 0a47 	vmov.f32	s0, s14
 80059da:	eef0 0a67 	vmov.f32	s1, s15
 80059de:	3708      	adds	r7, #8
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}
 80059e4:	f3af 8000 	nop.w
 80059e8:	40040000 	.word	0x40040000
 80059ec:	fcce1c58 	.word	0xfcce1c58
 80059f0:	3f800e6a 	.word	0x3f800e6a
 80059f4:	00000000 	.word	0x00000000

080059f8 <can1_ams_cell_voltages_v8s6_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v8s6_encode(double value)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b082      	sub	sp, #8
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8005a02:	f04f 0200 	mov.w	r2, #0
 8005a06:	4b10      	ldr	r3, [pc, #64]	; (8005a48 <can1_ams_cell_voltages_v8s6_encode+0x50>)
 8005a08:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005a0c:	f7fa fc2e 	bl	800026c <__aeabi_dsub>
 8005a10:	4602      	mov	r2, r0
 8005a12:	460b      	mov	r3, r1
 8005a14:	4610      	mov	r0, r2
 8005a16:	4619      	mov	r1, r3
 8005a18:	a309      	add	r3, pc, #36	; (adr r3, 8005a40 <can1_ams_cell_voltages_v8s6_encode+0x48>)
 8005a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a1e:	f7fa ff07 	bl	8000830 <__aeabi_ddiv>
 8005a22:	4602      	mov	r2, r0
 8005a24:	460b      	mov	r3, r1
 8005a26:	4610      	mov	r0, r2
 8005a28:	4619      	mov	r1, r3
 8005a2a:	f7fb f8af 	bl	8000b8c <__aeabi_d2uiz>
 8005a2e:	4603      	mov	r3, r0
 8005a30:	b2db      	uxtb	r3, r3
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	3708      	adds	r7, #8
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}
 8005a3a:	bf00      	nop
 8005a3c:	f3af 8000 	nop.w
 8005a40:	fcce1c58 	.word	0xfcce1c58
 8005a44:	3f800e6a 	.word	0x3f800e6a
 8005a48:	40040000 	.word	0x40040000
 8005a4c:	00000000 	.word	0x00000000

08005a50 <can1_ams_cell_voltages_v8s6_decode>:

double can1_ams_cell_voltages_v8s6_decode(uint8_t value)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b082      	sub	sp, #8
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	4603      	mov	r3, r0
 8005a58:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8005a5a:	79fb      	ldrb	r3, [r7, #7]
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	f7fa fd43 	bl	80004e8 <__aeabi_ui2d>
 8005a62:	a30e      	add	r3, pc, #56	; (adr r3, 8005a9c <can1_ams_cell_voltages_v8s6_decode+0x4c>)
 8005a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a68:	f7fa fdb8 	bl	80005dc <__aeabi_dmul>
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	460b      	mov	r3, r1
 8005a70:	4610      	mov	r0, r2
 8005a72:	4619      	mov	r1, r3
 8005a74:	f04f 0200 	mov.w	r2, #0
 8005a78:	4b07      	ldr	r3, [pc, #28]	; (8005a98 <can1_ams_cell_voltages_v8s6_decode+0x48>)
 8005a7a:	f7fa fbf9 	bl	8000270 <__adddf3>
 8005a7e:	4602      	mov	r2, r0
 8005a80:	460b      	mov	r3, r1
 8005a82:	ec43 2b17 	vmov	d7, r2, r3
}
 8005a86:	eeb0 0a47 	vmov.f32	s0, s14
 8005a8a:	eef0 0a67 	vmov.f32	s1, s15
 8005a8e:	3708      	adds	r7, #8
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}
 8005a94:	f3af 8000 	nop.w
 8005a98:	40040000 	.word	0x40040000
 8005a9c:	fcce1c58 	.word	0xfcce1c58
 8005aa0:	3f800e6a 	.word	0x3f800e6a
 8005aa4:	00000000 	.word	0x00000000

08005aa8 <can1_ams_cell_voltages_v2s7_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v2s7_encode(double value)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b082      	sub	sp, #8
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8005ab2:	f04f 0200 	mov.w	r2, #0
 8005ab6:	4b10      	ldr	r3, [pc, #64]	; (8005af8 <can1_ams_cell_voltages_v2s7_encode+0x50>)
 8005ab8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005abc:	f7fa fbd6 	bl	800026c <__aeabi_dsub>
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	460b      	mov	r3, r1
 8005ac4:	4610      	mov	r0, r2
 8005ac6:	4619      	mov	r1, r3
 8005ac8:	a309      	add	r3, pc, #36	; (adr r3, 8005af0 <can1_ams_cell_voltages_v2s7_encode+0x48>)
 8005aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ace:	f7fa feaf 	bl	8000830 <__aeabi_ddiv>
 8005ad2:	4602      	mov	r2, r0
 8005ad4:	460b      	mov	r3, r1
 8005ad6:	4610      	mov	r0, r2
 8005ad8:	4619      	mov	r1, r3
 8005ada:	f7fb f857 	bl	8000b8c <__aeabi_d2uiz>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	b2db      	uxtb	r3, r3
}
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	3708      	adds	r7, #8
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bd80      	pop	{r7, pc}
 8005aea:	bf00      	nop
 8005aec:	f3af 8000 	nop.w
 8005af0:	fcce1c58 	.word	0xfcce1c58
 8005af4:	3f800e6a 	.word	0x3f800e6a
 8005af8:	40040000 	.word	0x40040000
 8005afc:	00000000 	.word	0x00000000

08005b00 <can1_ams_cell_voltages_v2s7_decode>:

double can1_ams_cell_voltages_v2s7_decode(uint8_t value)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b082      	sub	sp, #8
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	4603      	mov	r3, r0
 8005b08:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8005b0a:	79fb      	ldrb	r3, [r7, #7]
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	f7fa fceb 	bl	80004e8 <__aeabi_ui2d>
 8005b12:	a30e      	add	r3, pc, #56	; (adr r3, 8005b4c <can1_ams_cell_voltages_v2s7_decode+0x4c>)
 8005b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b18:	f7fa fd60 	bl	80005dc <__aeabi_dmul>
 8005b1c:	4602      	mov	r2, r0
 8005b1e:	460b      	mov	r3, r1
 8005b20:	4610      	mov	r0, r2
 8005b22:	4619      	mov	r1, r3
 8005b24:	f04f 0200 	mov.w	r2, #0
 8005b28:	4b07      	ldr	r3, [pc, #28]	; (8005b48 <can1_ams_cell_voltages_v2s7_decode+0x48>)
 8005b2a:	f7fa fba1 	bl	8000270 <__adddf3>
 8005b2e:	4602      	mov	r2, r0
 8005b30:	460b      	mov	r3, r1
 8005b32:	ec43 2b17 	vmov	d7, r2, r3
}
 8005b36:	eeb0 0a47 	vmov.f32	s0, s14
 8005b3a:	eef0 0a67 	vmov.f32	s1, s15
 8005b3e:	3708      	adds	r7, #8
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}
 8005b44:	f3af 8000 	nop.w
 8005b48:	40040000 	.word	0x40040000
 8005b4c:	fcce1c58 	.word	0xfcce1c58
 8005b50:	3f800e6a 	.word	0x3f800e6a
 8005b54:	00000000 	.word	0x00000000

08005b58 <can1_ams_cell_voltages_v8s7_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v8s7_encode(double value)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b082      	sub	sp, #8
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8005b62:	f04f 0200 	mov.w	r2, #0
 8005b66:	4b10      	ldr	r3, [pc, #64]	; (8005ba8 <can1_ams_cell_voltages_v8s7_encode+0x50>)
 8005b68:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005b6c:	f7fa fb7e 	bl	800026c <__aeabi_dsub>
 8005b70:	4602      	mov	r2, r0
 8005b72:	460b      	mov	r3, r1
 8005b74:	4610      	mov	r0, r2
 8005b76:	4619      	mov	r1, r3
 8005b78:	a309      	add	r3, pc, #36	; (adr r3, 8005ba0 <can1_ams_cell_voltages_v8s7_encode+0x48>)
 8005b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b7e:	f7fa fe57 	bl	8000830 <__aeabi_ddiv>
 8005b82:	4602      	mov	r2, r0
 8005b84:	460b      	mov	r3, r1
 8005b86:	4610      	mov	r0, r2
 8005b88:	4619      	mov	r1, r3
 8005b8a:	f7fa ffff 	bl	8000b8c <__aeabi_d2uiz>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	b2db      	uxtb	r3, r3
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	3708      	adds	r7, #8
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}
 8005b9a:	bf00      	nop
 8005b9c:	f3af 8000 	nop.w
 8005ba0:	fcce1c58 	.word	0xfcce1c58
 8005ba4:	3f800e6a 	.word	0x3f800e6a
 8005ba8:	40040000 	.word	0x40040000
 8005bac:	00000000 	.word	0x00000000

08005bb0 <can1_ams_cell_voltages_v8s7_decode>:

double can1_ams_cell_voltages_v8s7_decode(uint8_t value)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b082      	sub	sp, #8
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8005bba:	79fb      	ldrb	r3, [r7, #7]
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	f7fa fc93 	bl	80004e8 <__aeabi_ui2d>
 8005bc2:	a30e      	add	r3, pc, #56	; (adr r3, 8005bfc <can1_ams_cell_voltages_v8s7_decode+0x4c>)
 8005bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bc8:	f7fa fd08 	bl	80005dc <__aeabi_dmul>
 8005bcc:	4602      	mov	r2, r0
 8005bce:	460b      	mov	r3, r1
 8005bd0:	4610      	mov	r0, r2
 8005bd2:	4619      	mov	r1, r3
 8005bd4:	f04f 0200 	mov.w	r2, #0
 8005bd8:	4b07      	ldr	r3, [pc, #28]	; (8005bf8 <can1_ams_cell_voltages_v8s7_decode+0x48>)
 8005bda:	f7fa fb49 	bl	8000270 <__adddf3>
 8005bde:	4602      	mov	r2, r0
 8005be0:	460b      	mov	r3, r1
 8005be2:	ec43 2b17 	vmov	d7, r2, r3
}
 8005be6:	eeb0 0a47 	vmov.f32	s0, s14
 8005bea:	eef0 0a67 	vmov.f32	s1, s15
 8005bee:	3708      	adds	r7, #8
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}
 8005bf4:	f3af 8000 	nop.w
 8005bf8:	40040000 	.word	0x40040000
 8005bfc:	fcce1c58 	.word	0xfcce1c58
 8005c00:	3f800e6a 	.word	0x3f800e6a
 8005c04:	00000000 	.word	0x00000000

08005c08 <can1_ams_cell_voltages_v2s8_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v2s8_encode(double value)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b082      	sub	sp, #8
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8005c12:	f04f 0200 	mov.w	r2, #0
 8005c16:	4b10      	ldr	r3, [pc, #64]	; (8005c58 <can1_ams_cell_voltages_v2s8_encode+0x50>)
 8005c18:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005c1c:	f7fa fb26 	bl	800026c <__aeabi_dsub>
 8005c20:	4602      	mov	r2, r0
 8005c22:	460b      	mov	r3, r1
 8005c24:	4610      	mov	r0, r2
 8005c26:	4619      	mov	r1, r3
 8005c28:	a309      	add	r3, pc, #36	; (adr r3, 8005c50 <can1_ams_cell_voltages_v2s8_encode+0x48>)
 8005c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c2e:	f7fa fdff 	bl	8000830 <__aeabi_ddiv>
 8005c32:	4602      	mov	r2, r0
 8005c34:	460b      	mov	r3, r1
 8005c36:	4610      	mov	r0, r2
 8005c38:	4619      	mov	r1, r3
 8005c3a:	f7fa ffa7 	bl	8000b8c <__aeabi_d2uiz>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	b2db      	uxtb	r3, r3
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	3708      	adds	r7, #8
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}
 8005c4a:	bf00      	nop
 8005c4c:	f3af 8000 	nop.w
 8005c50:	fcce1c58 	.word	0xfcce1c58
 8005c54:	3f800e6a 	.word	0x3f800e6a
 8005c58:	40040000 	.word	0x40040000
 8005c5c:	00000000 	.word	0x00000000

08005c60 <can1_ams_cell_voltages_v2s8_decode>:

double can1_ams_cell_voltages_v2s8_decode(uint8_t value)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b082      	sub	sp, #8
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	4603      	mov	r3, r0
 8005c68:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8005c6a:	79fb      	ldrb	r3, [r7, #7]
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f7fa fc3b 	bl	80004e8 <__aeabi_ui2d>
 8005c72:	a30e      	add	r3, pc, #56	; (adr r3, 8005cac <can1_ams_cell_voltages_v2s8_decode+0x4c>)
 8005c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c78:	f7fa fcb0 	bl	80005dc <__aeabi_dmul>
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	460b      	mov	r3, r1
 8005c80:	4610      	mov	r0, r2
 8005c82:	4619      	mov	r1, r3
 8005c84:	f04f 0200 	mov.w	r2, #0
 8005c88:	4b07      	ldr	r3, [pc, #28]	; (8005ca8 <can1_ams_cell_voltages_v2s8_decode+0x48>)
 8005c8a:	f7fa faf1 	bl	8000270 <__adddf3>
 8005c8e:	4602      	mov	r2, r0
 8005c90:	460b      	mov	r3, r1
 8005c92:	ec43 2b17 	vmov	d7, r2, r3
}
 8005c96:	eeb0 0a47 	vmov.f32	s0, s14
 8005c9a:	eef0 0a67 	vmov.f32	s1, s15
 8005c9e:	3708      	adds	r7, #8
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	bd80      	pop	{r7, pc}
 8005ca4:	f3af 8000 	nop.w
 8005ca8:	40040000 	.word	0x40040000
 8005cac:	fcce1c58 	.word	0xfcce1c58
 8005cb0:	3f800e6a 	.word	0x3f800e6a
 8005cb4:	00000000 	.word	0x00000000

08005cb8 <can1_ams_cell_voltages_v8s8_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v8s8_encode(double value)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b082      	sub	sp, #8
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8005cc2:	f04f 0200 	mov.w	r2, #0
 8005cc6:	4b10      	ldr	r3, [pc, #64]	; (8005d08 <can1_ams_cell_voltages_v8s8_encode+0x50>)
 8005cc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005ccc:	f7fa face 	bl	800026c <__aeabi_dsub>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	460b      	mov	r3, r1
 8005cd4:	4610      	mov	r0, r2
 8005cd6:	4619      	mov	r1, r3
 8005cd8:	a309      	add	r3, pc, #36	; (adr r3, 8005d00 <can1_ams_cell_voltages_v8s8_encode+0x48>)
 8005cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cde:	f7fa fda7 	bl	8000830 <__aeabi_ddiv>
 8005ce2:	4602      	mov	r2, r0
 8005ce4:	460b      	mov	r3, r1
 8005ce6:	4610      	mov	r0, r2
 8005ce8:	4619      	mov	r1, r3
 8005cea:	f7fa ff4f 	bl	8000b8c <__aeabi_d2uiz>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	b2db      	uxtb	r3, r3
}
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	3708      	adds	r7, #8
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}
 8005cfa:	bf00      	nop
 8005cfc:	f3af 8000 	nop.w
 8005d00:	fcce1c58 	.word	0xfcce1c58
 8005d04:	3f800e6a 	.word	0x3f800e6a
 8005d08:	40040000 	.word	0x40040000
 8005d0c:	00000000 	.word	0x00000000

08005d10 <can1_ams_cell_voltages_v8s8_decode>:

double can1_ams_cell_voltages_v8s8_decode(uint8_t value)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b082      	sub	sp, #8
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	4603      	mov	r3, r0
 8005d18:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8005d1a:	79fb      	ldrb	r3, [r7, #7]
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	f7fa fbe3 	bl	80004e8 <__aeabi_ui2d>
 8005d22:	a30e      	add	r3, pc, #56	; (adr r3, 8005d5c <can1_ams_cell_voltages_v8s8_decode+0x4c>)
 8005d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d28:	f7fa fc58 	bl	80005dc <__aeabi_dmul>
 8005d2c:	4602      	mov	r2, r0
 8005d2e:	460b      	mov	r3, r1
 8005d30:	4610      	mov	r0, r2
 8005d32:	4619      	mov	r1, r3
 8005d34:	f04f 0200 	mov.w	r2, #0
 8005d38:	4b07      	ldr	r3, [pc, #28]	; (8005d58 <can1_ams_cell_voltages_v8s8_decode+0x48>)
 8005d3a:	f7fa fa99 	bl	8000270 <__adddf3>
 8005d3e:	4602      	mov	r2, r0
 8005d40:	460b      	mov	r3, r1
 8005d42:	ec43 2b17 	vmov	d7, r2, r3
}
 8005d46:	eeb0 0a47 	vmov.f32	s0, s14
 8005d4a:	eef0 0a67 	vmov.f32	s1, s15
 8005d4e:	3708      	adds	r7, #8
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}
 8005d54:	f3af 8000 	nop.w
 8005d58:	40040000 	.word	0x40040000
 8005d5c:	fcce1c58 	.word	0xfcce1c58
 8005d60:	3f800e6a 	.word	0x3f800e6a
 8005d64:	00000000 	.word	0x00000000

08005d68 <can1_ams_cell_voltages_v2s9_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v2s9_encode(double value)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b082      	sub	sp, #8
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8005d72:	f04f 0200 	mov.w	r2, #0
 8005d76:	4b10      	ldr	r3, [pc, #64]	; (8005db8 <can1_ams_cell_voltages_v2s9_encode+0x50>)
 8005d78:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005d7c:	f7fa fa76 	bl	800026c <__aeabi_dsub>
 8005d80:	4602      	mov	r2, r0
 8005d82:	460b      	mov	r3, r1
 8005d84:	4610      	mov	r0, r2
 8005d86:	4619      	mov	r1, r3
 8005d88:	a309      	add	r3, pc, #36	; (adr r3, 8005db0 <can1_ams_cell_voltages_v2s9_encode+0x48>)
 8005d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d8e:	f7fa fd4f 	bl	8000830 <__aeabi_ddiv>
 8005d92:	4602      	mov	r2, r0
 8005d94:	460b      	mov	r3, r1
 8005d96:	4610      	mov	r0, r2
 8005d98:	4619      	mov	r1, r3
 8005d9a:	f7fa fef7 	bl	8000b8c <__aeabi_d2uiz>
 8005d9e:	4603      	mov	r3, r0
 8005da0:	b2db      	uxtb	r3, r3
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	3708      	adds	r7, #8
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bd80      	pop	{r7, pc}
 8005daa:	bf00      	nop
 8005dac:	f3af 8000 	nop.w
 8005db0:	fcce1c58 	.word	0xfcce1c58
 8005db4:	3f800e6a 	.word	0x3f800e6a
 8005db8:	40040000 	.word	0x40040000
 8005dbc:	00000000 	.word	0x00000000

08005dc0 <can1_ams_cell_voltages_v2s9_decode>:

double can1_ams_cell_voltages_v2s9_decode(uint8_t value)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b082      	sub	sp, #8
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8005dca:	79fb      	ldrb	r3, [r7, #7]
 8005dcc:	4618      	mov	r0, r3
 8005dce:	f7fa fb8b 	bl	80004e8 <__aeabi_ui2d>
 8005dd2:	a30e      	add	r3, pc, #56	; (adr r3, 8005e0c <can1_ams_cell_voltages_v2s9_decode+0x4c>)
 8005dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dd8:	f7fa fc00 	bl	80005dc <__aeabi_dmul>
 8005ddc:	4602      	mov	r2, r0
 8005dde:	460b      	mov	r3, r1
 8005de0:	4610      	mov	r0, r2
 8005de2:	4619      	mov	r1, r3
 8005de4:	f04f 0200 	mov.w	r2, #0
 8005de8:	4b07      	ldr	r3, [pc, #28]	; (8005e08 <can1_ams_cell_voltages_v2s9_decode+0x48>)
 8005dea:	f7fa fa41 	bl	8000270 <__adddf3>
 8005dee:	4602      	mov	r2, r0
 8005df0:	460b      	mov	r3, r1
 8005df2:	ec43 2b17 	vmov	d7, r2, r3
}
 8005df6:	eeb0 0a47 	vmov.f32	s0, s14
 8005dfa:	eef0 0a67 	vmov.f32	s1, s15
 8005dfe:	3708      	adds	r7, #8
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bd80      	pop	{r7, pc}
 8005e04:	f3af 8000 	nop.w
 8005e08:	40040000 	.word	0x40040000
 8005e0c:	fcce1c58 	.word	0xfcce1c58
 8005e10:	3f800e6a 	.word	0x3f800e6a
 8005e14:	00000000 	.word	0x00000000

08005e18 <can1_ams_cell_voltages_v8s9_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v8s9_encode(double value)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b082      	sub	sp, #8
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8005e22:	f04f 0200 	mov.w	r2, #0
 8005e26:	4b10      	ldr	r3, [pc, #64]	; (8005e68 <can1_ams_cell_voltages_v8s9_encode+0x50>)
 8005e28:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005e2c:	f7fa fa1e 	bl	800026c <__aeabi_dsub>
 8005e30:	4602      	mov	r2, r0
 8005e32:	460b      	mov	r3, r1
 8005e34:	4610      	mov	r0, r2
 8005e36:	4619      	mov	r1, r3
 8005e38:	a309      	add	r3, pc, #36	; (adr r3, 8005e60 <can1_ams_cell_voltages_v8s9_encode+0x48>)
 8005e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e3e:	f7fa fcf7 	bl	8000830 <__aeabi_ddiv>
 8005e42:	4602      	mov	r2, r0
 8005e44:	460b      	mov	r3, r1
 8005e46:	4610      	mov	r0, r2
 8005e48:	4619      	mov	r1, r3
 8005e4a:	f7fa fe9f 	bl	8000b8c <__aeabi_d2uiz>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	b2db      	uxtb	r3, r3
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	3708      	adds	r7, #8
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd80      	pop	{r7, pc}
 8005e5a:	bf00      	nop
 8005e5c:	f3af 8000 	nop.w
 8005e60:	fcce1c58 	.word	0xfcce1c58
 8005e64:	3f800e6a 	.word	0x3f800e6a
 8005e68:	40040000 	.word	0x40040000
 8005e6c:	00000000 	.word	0x00000000

08005e70 <can1_ams_cell_voltages_v8s9_decode>:

double can1_ams_cell_voltages_v8s9_decode(uint8_t value)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b082      	sub	sp, #8
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	4603      	mov	r3, r0
 8005e78:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8005e7a:	79fb      	ldrb	r3, [r7, #7]
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	f7fa fb33 	bl	80004e8 <__aeabi_ui2d>
 8005e82:	a30e      	add	r3, pc, #56	; (adr r3, 8005ebc <can1_ams_cell_voltages_v8s9_decode+0x4c>)
 8005e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e88:	f7fa fba8 	bl	80005dc <__aeabi_dmul>
 8005e8c:	4602      	mov	r2, r0
 8005e8e:	460b      	mov	r3, r1
 8005e90:	4610      	mov	r0, r2
 8005e92:	4619      	mov	r1, r3
 8005e94:	f04f 0200 	mov.w	r2, #0
 8005e98:	4b07      	ldr	r3, [pc, #28]	; (8005eb8 <can1_ams_cell_voltages_v8s9_decode+0x48>)
 8005e9a:	f7fa f9e9 	bl	8000270 <__adddf3>
 8005e9e:	4602      	mov	r2, r0
 8005ea0:	460b      	mov	r3, r1
 8005ea2:	ec43 2b17 	vmov	d7, r2, r3
}
 8005ea6:	eeb0 0a47 	vmov.f32	s0, s14
 8005eaa:	eef0 0a67 	vmov.f32	s1, s15
 8005eae:	3708      	adds	r7, #8
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}
 8005eb4:	f3af 8000 	nop.w
 8005eb8:	40040000 	.word	0x40040000
 8005ebc:	fcce1c58 	.word	0xfcce1c58
 8005ec0:	3f800e6a 	.word	0x3f800e6a
 8005ec4:	00000000 	.word	0x00000000

08005ec8 <can1_ams_cell_voltages_v2s10_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v2s10_encode(double value)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b082      	sub	sp, #8
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8005ed2:	f04f 0200 	mov.w	r2, #0
 8005ed6:	4b10      	ldr	r3, [pc, #64]	; (8005f18 <can1_ams_cell_voltages_v2s10_encode+0x50>)
 8005ed8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005edc:	f7fa f9c6 	bl	800026c <__aeabi_dsub>
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	460b      	mov	r3, r1
 8005ee4:	4610      	mov	r0, r2
 8005ee6:	4619      	mov	r1, r3
 8005ee8:	a309      	add	r3, pc, #36	; (adr r3, 8005f10 <can1_ams_cell_voltages_v2s10_encode+0x48>)
 8005eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eee:	f7fa fc9f 	bl	8000830 <__aeabi_ddiv>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	460b      	mov	r3, r1
 8005ef6:	4610      	mov	r0, r2
 8005ef8:	4619      	mov	r1, r3
 8005efa:	f7fa fe47 	bl	8000b8c <__aeabi_d2uiz>
 8005efe:	4603      	mov	r3, r0
 8005f00:	b2db      	uxtb	r3, r3
}
 8005f02:	4618      	mov	r0, r3
 8005f04:	3708      	adds	r7, #8
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bd80      	pop	{r7, pc}
 8005f0a:	bf00      	nop
 8005f0c:	f3af 8000 	nop.w
 8005f10:	fcce1c58 	.word	0xfcce1c58
 8005f14:	3f800e6a 	.word	0x3f800e6a
 8005f18:	40040000 	.word	0x40040000
 8005f1c:	00000000 	.word	0x00000000

08005f20 <can1_ams_cell_voltages_v2s10_decode>:

double can1_ams_cell_voltages_v2s10_decode(uint8_t value)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b082      	sub	sp, #8
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	4603      	mov	r3, r0
 8005f28:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8005f2a:	79fb      	ldrb	r3, [r7, #7]
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	f7fa fadb 	bl	80004e8 <__aeabi_ui2d>
 8005f32:	a30e      	add	r3, pc, #56	; (adr r3, 8005f6c <can1_ams_cell_voltages_v2s10_decode+0x4c>)
 8005f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f38:	f7fa fb50 	bl	80005dc <__aeabi_dmul>
 8005f3c:	4602      	mov	r2, r0
 8005f3e:	460b      	mov	r3, r1
 8005f40:	4610      	mov	r0, r2
 8005f42:	4619      	mov	r1, r3
 8005f44:	f04f 0200 	mov.w	r2, #0
 8005f48:	4b07      	ldr	r3, [pc, #28]	; (8005f68 <can1_ams_cell_voltages_v2s10_decode+0x48>)
 8005f4a:	f7fa f991 	bl	8000270 <__adddf3>
 8005f4e:	4602      	mov	r2, r0
 8005f50:	460b      	mov	r3, r1
 8005f52:	ec43 2b17 	vmov	d7, r2, r3
}
 8005f56:	eeb0 0a47 	vmov.f32	s0, s14
 8005f5a:	eef0 0a67 	vmov.f32	s1, s15
 8005f5e:	3708      	adds	r7, #8
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}
 8005f64:	f3af 8000 	nop.w
 8005f68:	40040000 	.word	0x40040000
 8005f6c:	fcce1c58 	.word	0xfcce1c58
 8005f70:	3f800e6a 	.word	0x3f800e6a
 8005f74:	00000000 	.word	0x00000000

08005f78 <can1_ams_cell_voltages_v8s10_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v8s10_encode(double value)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b082      	sub	sp, #8
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8005f82:	f04f 0200 	mov.w	r2, #0
 8005f86:	4b10      	ldr	r3, [pc, #64]	; (8005fc8 <can1_ams_cell_voltages_v8s10_encode+0x50>)
 8005f88:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005f8c:	f7fa f96e 	bl	800026c <__aeabi_dsub>
 8005f90:	4602      	mov	r2, r0
 8005f92:	460b      	mov	r3, r1
 8005f94:	4610      	mov	r0, r2
 8005f96:	4619      	mov	r1, r3
 8005f98:	a309      	add	r3, pc, #36	; (adr r3, 8005fc0 <can1_ams_cell_voltages_v8s10_encode+0x48>)
 8005f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f9e:	f7fa fc47 	bl	8000830 <__aeabi_ddiv>
 8005fa2:	4602      	mov	r2, r0
 8005fa4:	460b      	mov	r3, r1
 8005fa6:	4610      	mov	r0, r2
 8005fa8:	4619      	mov	r1, r3
 8005faa:	f7fa fdef 	bl	8000b8c <__aeabi_d2uiz>
 8005fae:	4603      	mov	r3, r0
 8005fb0:	b2db      	uxtb	r3, r3
}
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	3708      	adds	r7, #8
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd80      	pop	{r7, pc}
 8005fba:	bf00      	nop
 8005fbc:	f3af 8000 	nop.w
 8005fc0:	fcce1c58 	.word	0xfcce1c58
 8005fc4:	3f800e6a 	.word	0x3f800e6a
 8005fc8:	40040000 	.word	0x40040000
 8005fcc:	00000000 	.word	0x00000000

08005fd0 <can1_ams_cell_voltages_v8s10_decode>:

double can1_ams_cell_voltages_v8s10_decode(uint8_t value)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b082      	sub	sp, #8
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8005fda:	79fb      	ldrb	r3, [r7, #7]
 8005fdc:	4618      	mov	r0, r3
 8005fde:	f7fa fa83 	bl	80004e8 <__aeabi_ui2d>
 8005fe2:	a30e      	add	r3, pc, #56	; (adr r3, 800601c <can1_ams_cell_voltages_v8s10_decode+0x4c>)
 8005fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fe8:	f7fa faf8 	bl	80005dc <__aeabi_dmul>
 8005fec:	4602      	mov	r2, r0
 8005fee:	460b      	mov	r3, r1
 8005ff0:	4610      	mov	r0, r2
 8005ff2:	4619      	mov	r1, r3
 8005ff4:	f04f 0200 	mov.w	r2, #0
 8005ff8:	4b07      	ldr	r3, [pc, #28]	; (8006018 <can1_ams_cell_voltages_v8s10_decode+0x48>)
 8005ffa:	f7fa f939 	bl	8000270 <__adddf3>
 8005ffe:	4602      	mov	r2, r0
 8006000:	460b      	mov	r3, r1
 8006002:	ec43 2b17 	vmov	d7, r2, r3
}
 8006006:	eeb0 0a47 	vmov.f32	s0, s14
 800600a:	eef0 0a67 	vmov.f32	s1, s15
 800600e:	3708      	adds	r7, #8
 8006010:	46bd      	mov	sp, r7
 8006012:	bd80      	pop	{r7, pc}
 8006014:	f3af 8000 	nop.w
 8006018:	40040000 	.word	0x40040000
 800601c:	fcce1c58 	.word	0xfcce1c58
 8006020:	3f800e6a 	.word	0x3f800e6a
 8006024:	00000000 	.word	0x00000000

08006028 <can1_ams_cell_voltages_v2s11_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v2s11_encode(double value)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b082      	sub	sp, #8
 800602c:	af00      	add	r7, sp, #0
 800602e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8006032:	f04f 0200 	mov.w	r2, #0
 8006036:	4b10      	ldr	r3, [pc, #64]	; (8006078 <can1_ams_cell_voltages_v2s11_encode+0x50>)
 8006038:	e9d7 0100 	ldrd	r0, r1, [r7]
 800603c:	f7fa f916 	bl	800026c <__aeabi_dsub>
 8006040:	4602      	mov	r2, r0
 8006042:	460b      	mov	r3, r1
 8006044:	4610      	mov	r0, r2
 8006046:	4619      	mov	r1, r3
 8006048:	a309      	add	r3, pc, #36	; (adr r3, 8006070 <can1_ams_cell_voltages_v2s11_encode+0x48>)
 800604a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800604e:	f7fa fbef 	bl	8000830 <__aeabi_ddiv>
 8006052:	4602      	mov	r2, r0
 8006054:	460b      	mov	r3, r1
 8006056:	4610      	mov	r0, r2
 8006058:	4619      	mov	r1, r3
 800605a:	f7fa fd97 	bl	8000b8c <__aeabi_d2uiz>
 800605e:	4603      	mov	r3, r0
 8006060:	b2db      	uxtb	r3, r3
}
 8006062:	4618      	mov	r0, r3
 8006064:	3708      	adds	r7, #8
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}
 800606a:	bf00      	nop
 800606c:	f3af 8000 	nop.w
 8006070:	fcce1c58 	.word	0xfcce1c58
 8006074:	3f800e6a 	.word	0x3f800e6a
 8006078:	40040000 	.word	0x40040000
 800607c:	00000000 	.word	0x00000000

08006080 <can1_ams_cell_voltages_v2s11_decode>:

double can1_ams_cell_voltages_v2s11_decode(uint8_t value)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b082      	sub	sp, #8
 8006084:	af00      	add	r7, sp, #0
 8006086:	4603      	mov	r3, r0
 8006088:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800608a:	79fb      	ldrb	r3, [r7, #7]
 800608c:	4618      	mov	r0, r3
 800608e:	f7fa fa2b 	bl	80004e8 <__aeabi_ui2d>
 8006092:	a30e      	add	r3, pc, #56	; (adr r3, 80060cc <can1_ams_cell_voltages_v2s11_decode+0x4c>)
 8006094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006098:	f7fa faa0 	bl	80005dc <__aeabi_dmul>
 800609c:	4602      	mov	r2, r0
 800609e:	460b      	mov	r3, r1
 80060a0:	4610      	mov	r0, r2
 80060a2:	4619      	mov	r1, r3
 80060a4:	f04f 0200 	mov.w	r2, #0
 80060a8:	4b07      	ldr	r3, [pc, #28]	; (80060c8 <can1_ams_cell_voltages_v2s11_decode+0x48>)
 80060aa:	f7fa f8e1 	bl	8000270 <__adddf3>
 80060ae:	4602      	mov	r2, r0
 80060b0:	460b      	mov	r3, r1
 80060b2:	ec43 2b17 	vmov	d7, r2, r3
}
 80060b6:	eeb0 0a47 	vmov.f32	s0, s14
 80060ba:	eef0 0a67 	vmov.f32	s1, s15
 80060be:	3708      	adds	r7, #8
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}
 80060c4:	f3af 8000 	nop.w
 80060c8:	40040000 	.word	0x40040000
 80060cc:	fcce1c58 	.word	0xfcce1c58
 80060d0:	3f800e6a 	.word	0x3f800e6a
 80060d4:	00000000 	.word	0x00000000

080060d8 <can1_ams_cell_voltages_v8s11_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v8s11_encode(double value)
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b082      	sub	sp, #8
 80060dc:	af00      	add	r7, sp, #0
 80060de:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80060e2:	f04f 0200 	mov.w	r2, #0
 80060e6:	4b10      	ldr	r3, [pc, #64]	; (8006128 <can1_ams_cell_voltages_v8s11_encode+0x50>)
 80060e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80060ec:	f7fa f8be 	bl	800026c <__aeabi_dsub>
 80060f0:	4602      	mov	r2, r0
 80060f2:	460b      	mov	r3, r1
 80060f4:	4610      	mov	r0, r2
 80060f6:	4619      	mov	r1, r3
 80060f8:	a309      	add	r3, pc, #36	; (adr r3, 8006120 <can1_ams_cell_voltages_v8s11_encode+0x48>)
 80060fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060fe:	f7fa fb97 	bl	8000830 <__aeabi_ddiv>
 8006102:	4602      	mov	r2, r0
 8006104:	460b      	mov	r3, r1
 8006106:	4610      	mov	r0, r2
 8006108:	4619      	mov	r1, r3
 800610a:	f7fa fd3f 	bl	8000b8c <__aeabi_d2uiz>
 800610e:	4603      	mov	r3, r0
 8006110:	b2db      	uxtb	r3, r3
}
 8006112:	4618      	mov	r0, r3
 8006114:	3708      	adds	r7, #8
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}
 800611a:	bf00      	nop
 800611c:	f3af 8000 	nop.w
 8006120:	fcce1c58 	.word	0xfcce1c58
 8006124:	3f800e6a 	.word	0x3f800e6a
 8006128:	40040000 	.word	0x40040000
 800612c:	00000000 	.word	0x00000000

08006130 <can1_ams_cell_voltages_v8s11_decode>:

double can1_ams_cell_voltages_v8s11_decode(uint8_t value)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b082      	sub	sp, #8
 8006134:	af00      	add	r7, sp, #0
 8006136:	4603      	mov	r3, r0
 8006138:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800613a:	79fb      	ldrb	r3, [r7, #7]
 800613c:	4618      	mov	r0, r3
 800613e:	f7fa f9d3 	bl	80004e8 <__aeabi_ui2d>
 8006142:	a30e      	add	r3, pc, #56	; (adr r3, 800617c <can1_ams_cell_voltages_v8s11_decode+0x4c>)
 8006144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006148:	f7fa fa48 	bl	80005dc <__aeabi_dmul>
 800614c:	4602      	mov	r2, r0
 800614e:	460b      	mov	r3, r1
 8006150:	4610      	mov	r0, r2
 8006152:	4619      	mov	r1, r3
 8006154:	f04f 0200 	mov.w	r2, #0
 8006158:	4b07      	ldr	r3, [pc, #28]	; (8006178 <can1_ams_cell_voltages_v8s11_decode+0x48>)
 800615a:	f7fa f889 	bl	8000270 <__adddf3>
 800615e:	4602      	mov	r2, r0
 8006160:	460b      	mov	r3, r1
 8006162:	ec43 2b17 	vmov	d7, r2, r3
}
 8006166:	eeb0 0a47 	vmov.f32	s0, s14
 800616a:	eef0 0a67 	vmov.f32	s1, s15
 800616e:	3708      	adds	r7, #8
 8006170:	46bd      	mov	sp, r7
 8006172:	bd80      	pop	{r7, pc}
 8006174:	f3af 8000 	nop.w
 8006178:	40040000 	.word	0x40040000
 800617c:	fcce1c58 	.word	0xfcce1c58
 8006180:	3f800e6a 	.word	0x3f800e6a
 8006184:	00000000 	.word	0x00000000

08006188 <can1_ams_cell_voltages_v2s12_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v2s12_encode(double value)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b082      	sub	sp, #8
 800618c:	af00      	add	r7, sp, #0
 800618e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8006192:	f04f 0200 	mov.w	r2, #0
 8006196:	4b10      	ldr	r3, [pc, #64]	; (80061d8 <can1_ams_cell_voltages_v2s12_encode+0x50>)
 8006198:	e9d7 0100 	ldrd	r0, r1, [r7]
 800619c:	f7fa f866 	bl	800026c <__aeabi_dsub>
 80061a0:	4602      	mov	r2, r0
 80061a2:	460b      	mov	r3, r1
 80061a4:	4610      	mov	r0, r2
 80061a6:	4619      	mov	r1, r3
 80061a8:	a309      	add	r3, pc, #36	; (adr r3, 80061d0 <can1_ams_cell_voltages_v2s12_encode+0x48>)
 80061aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ae:	f7fa fb3f 	bl	8000830 <__aeabi_ddiv>
 80061b2:	4602      	mov	r2, r0
 80061b4:	460b      	mov	r3, r1
 80061b6:	4610      	mov	r0, r2
 80061b8:	4619      	mov	r1, r3
 80061ba:	f7fa fce7 	bl	8000b8c <__aeabi_d2uiz>
 80061be:	4603      	mov	r3, r0
 80061c0:	b2db      	uxtb	r3, r3
}
 80061c2:	4618      	mov	r0, r3
 80061c4:	3708      	adds	r7, #8
 80061c6:	46bd      	mov	sp, r7
 80061c8:	bd80      	pop	{r7, pc}
 80061ca:	bf00      	nop
 80061cc:	f3af 8000 	nop.w
 80061d0:	fcce1c58 	.word	0xfcce1c58
 80061d4:	3f800e6a 	.word	0x3f800e6a
 80061d8:	40040000 	.word	0x40040000
 80061dc:	00000000 	.word	0x00000000

080061e0 <can1_ams_cell_voltages_v2s12_decode>:

double can1_ams_cell_voltages_v2s12_decode(uint8_t value)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b082      	sub	sp, #8
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	4603      	mov	r3, r0
 80061e8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80061ea:	79fb      	ldrb	r3, [r7, #7]
 80061ec:	4618      	mov	r0, r3
 80061ee:	f7fa f97b 	bl	80004e8 <__aeabi_ui2d>
 80061f2:	a30e      	add	r3, pc, #56	; (adr r3, 800622c <can1_ams_cell_voltages_v2s12_decode+0x4c>)
 80061f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061f8:	f7fa f9f0 	bl	80005dc <__aeabi_dmul>
 80061fc:	4602      	mov	r2, r0
 80061fe:	460b      	mov	r3, r1
 8006200:	4610      	mov	r0, r2
 8006202:	4619      	mov	r1, r3
 8006204:	f04f 0200 	mov.w	r2, #0
 8006208:	4b07      	ldr	r3, [pc, #28]	; (8006228 <can1_ams_cell_voltages_v2s12_decode+0x48>)
 800620a:	f7fa f831 	bl	8000270 <__adddf3>
 800620e:	4602      	mov	r2, r0
 8006210:	460b      	mov	r3, r1
 8006212:	ec43 2b17 	vmov	d7, r2, r3
}
 8006216:	eeb0 0a47 	vmov.f32	s0, s14
 800621a:	eef0 0a67 	vmov.f32	s1, s15
 800621e:	3708      	adds	r7, #8
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}
 8006224:	f3af 8000 	nop.w
 8006228:	40040000 	.word	0x40040000
 800622c:	fcce1c58 	.word	0xfcce1c58
 8006230:	3f800e6a 	.word	0x3f800e6a
 8006234:	00000000 	.word	0x00000000

08006238 <can1_ams_cell_voltages_v8s12_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v8s12_encode(double value)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b082      	sub	sp, #8
 800623c:	af00      	add	r7, sp, #0
 800623e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8006242:	f04f 0200 	mov.w	r2, #0
 8006246:	4b10      	ldr	r3, [pc, #64]	; (8006288 <can1_ams_cell_voltages_v8s12_encode+0x50>)
 8006248:	e9d7 0100 	ldrd	r0, r1, [r7]
 800624c:	f7fa f80e 	bl	800026c <__aeabi_dsub>
 8006250:	4602      	mov	r2, r0
 8006252:	460b      	mov	r3, r1
 8006254:	4610      	mov	r0, r2
 8006256:	4619      	mov	r1, r3
 8006258:	a309      	add	r3, pc, #36	; (adr r3, 8006280 <can1_ams_cell_voltages_v8s12_encode+0x48>)
 800625a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800625e:	f7fa fae7 	bl	8000830 <__aeabi_ddiv>
 8006262:	4602      	mov	r2, r0
 8006264:	460b      	mov	r3, r1
 8006266:	4610      	mov	r0, r2
 8006268:	4619      	mov	r1, r3
 800626a:	f7fa fc8f 	bl	8000b8c <__aeabi_d2uiz>
 800626e:	4603      	mov	r3, r0
 8006270:	b2db      	uxtb	r3, r3
}
 8006272:	4618      	mov	r0, r3
 8006274:	3708      	adds	r7, #8
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}
 800627a:	bf00      	nop
 800627c:	f3af 8000 	nop.w
 8006280:	fcce1c58 	.word	0xfcce1c58
 8006284:	3f800e6a 	.word	0x3f800e6a
 8006288:	40040000 	.word	0x40040000
 800628c:	00000000 	.word	0x00000000

08006290 <can1_ams_cell_voltages_v8s12_decode>:

double can1_ams_cell_voltages_v8s12_decode(uint8_t value)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b082      	sub	sp, #8
 8006294:	af00      	add	r7, sp, #0
 8006296:	4603      	mov	r3, r0
 8006298:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800629a:	79fb      	ldrb	r3, [r7, #7]
 800629c:	4618      	mov	r0, r3
 800629e:	f7fa f923 	bl	80004e8 <__aeabi_ui2d>
 80062a2:	a30e      	add	r3, pc, #56	; (adr r3, 80062dc <can1_ams_cell_voltages_v8s12_decode+0x4c>)
 80062a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062a8:	f7fa f998 	bl	80005dc <__aeabi_dmul>
 80062ac:	4602      	mov	r2, r0
 80062ae:	460b      	mov	r3, r1
 80062b0:	4610      	mov	r0, r2
 80062b2:	4619      	mov	r1, r3
 80062b4:	f04f 0200 	mov.w	r2, #0
 80062b8:	4b07      	ldr	r3, [pc, #28]	; (80062d8 <can1_ams_cell_voltages_v8s12_decode+0x48>)
 80062ba:	f7f9 ffd9 	bl	8000270 <__adddf3>
 80062be:	4602      	mov	r2, r0
 80062c0:	460b      	mov	r3, r1
 80062c2:	ec43 2b17 	vmov	d7, r2, r3
}
 80062c6:	eeb0 0a47 	vmov.f32	s0, s14
 80062ca:	eef0 0a67 	vmov.f32	s1, s15
 80062ce:	3708      	adds	r7, #8
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bd80      	pop	{r7, pc}
 80062d4:	f3af 8000 	nop.w
 80062d8:	40040000 	.word	0x40040000
 80062dc:	fcce1c58 	.word	0xfcce1c58
 80062e0:	3f800e6a 	.word	0x3f800e6a
 80062e4:	00000000 	.word	0x00000000

080062e8 <can1_ams_cell_voltages_v3s1_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v3s1_encode(double value)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b082      	sub	sp, #8
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80062f2:	f04f 0200 	mov.w	r2, #0
 80062f6:	4b10      	ldr	r3, [pc, #64]	; (8006338 <can1_ams_cell_voltages_v3s1_encode+0x50>)
 80062f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80062fc:	f7f9 ffb6 	bl	800026c <__aeabi_dsub>
 8006300:	4602      	mov	r2, r0
 8006302:	460b      	mov	r3, r1
 8006304:	4610      	mov	r0, r2
 8006306:	4619      	mov	r1, r3
 8006308:	a309      	add	r3, pc, #36	; (adr r3, 8006330 <can1_ams_cell_voltages_v3s1_encode+0x48>)
 800630a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800630e:	f7fa fa8f 	bl	8000830 <__aeabi_ddiv>
 8006312:	4602      	mov	r2, r0
 8006314:	460b      	mov	r3, r1
 8006316:	4610      	mov	r0, r2
 8006318:	4619      	mov	r1, r3
 800631a:	f7fa fc37 	bl	8000b8c <__aeabi_d2uiz>
 800631e:	4603      	mov	r3, r0
 8006320:	b2db      	uxtb	r3, r3
}
 8006322:	4618      	mov	r0, r3
 8006324:	3708      	adds	r7, #8
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}
 800632a:	bf00      	nop
 800632c:	f3af 8000 	nop.w
 8006330:	fcce1c58 	.word	0xfcce1c58
 8006334:	3f800e6a 	.word	0x3f800e6a
 8006338:	40040000 	.word	0x40040000
 800633c:	00000000 	.word	0x00000000

08006340 <can1_ams_cell_voltages_v3s1_decode>:

double can1_ams_cell_voltages_v3s1_decode(uint8_t value)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b082      	sub	sp, #8
 8006344:	af00      	add	r7, sp, #0
 8006346:	4603      	mov	r3, r0
 8006348:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800634a:	79fb      	ldrb	r3, [r7, #7]
 800634c:	4618      	mov	r0, r3
 800634e:	f7fa f8cb 	bl	80004e8 <__aeabi_ui2d>
 8006352:	a30e      	add	r3, pc, #56	; (adr r3, 800638c <can1_ams_cell_voltages_v3s1_decode+0x4c>)
 8006354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006358:	f7fa f940 	bl	80005dc <__aeabi_dmul>
 800635c:	4602      	mov	r2, r0
 800635e:	460b      	mov	r3, r1
 8006360:	4610      	mov	r0, r2
 8006362:	4619      	mov	r1, r3
 8006364:	f04f 0200 	mov.w	r2, #0
 8006368:	4b07      	ldr	r3, [pc, #28]	; (8006388 <can1_ams_cell_voltages_v3s1_decode+0x48>)
 800636a:	f7f9 ff81 	bl	8000270 <__adddf3>
 800636e:	4602      	mov	r2, r0
 8006370:	460b      	mov	r3, r1
 8006372:	ec43 2b17 	vmov	d7, r2, r3
}
 8006376:	eeb0 0a47 	vmov.f32	s0, s14
 800637a:	eef0 0a67 	vmov.f32	s1, s15
 800637e:	3708      	adds	r7, #8
 8006380:	46bd      	mov	sp, r7
 8006382:	bd80      	pop	{r7, pc}
 8006384:	f3af 8000 	nop.w
 8006388:	40040000 	.word	0x40040000
 800638c:	fcce1c58 	.word	0xfcce1c58
 8006390:	3f800e6a 	.word	0x3f800e6a
 8006394:	00000000 	.word	0x00000000

08006398 <can1_ams_cell_voltages_v9s1_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v9s1_encode(double value)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b082      	sub	sp, #8
 800639c:	af00      	add	r7, sp, #0
 800639e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80063a2:	f04f 0200 	mov.w	r2, #0
 80063a6:	4b10      	ldr	r3, [pc, #64]	; (80063e8 <can1_ams_cell_voltages_v9s1_encode+0x50>)
 80063a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80063ac:	f7f9 ff5e 	bl	800026c <__aeabi_dsub>
 80063b0:	4602      	mov	r2, r0
 80063b2:	460b      	mov	r3, r1
 80063b4:	4610      	mov	r0, r2
 80063b6:	4619      	mov	r1, r3
 80063b8:	a309      	add	r3, pc, #36	; (adr r3, 80063e0 <can1_ams_cell_voltages_v9s1_encode+0x48>)
 80063ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063be:	f7fa fa37 	bl	8000830 <__aeabi_ddiv>
 80063c2:	4602      	mov	r2, r0
 80063c4:	460b      	mov	r3, r1
 80063c6:	4610      	mov	r0, r2
 80063c8:	4619      	mov	r1, r3
 80063ca:	f7fa fbdf 	bl	8000b8c <__aeabi_d2uiz>
 80063ce:	4603      	mov	r3, r0
 80063d0:	b2db      	uxtb	r3, r3
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3708      	adds	r7, #8
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}
 80063da:	bf00      	nop
 80063dc:	f3af 8000 	nop.w
 80063e0:	fcce1c58 	.word	0xfcce1c58
 80063e4:	3f800e6a 	.word	0x3f800e6a
 80063e8:	40040000 	.word	0x40040000
 80063ec:	00000000 	.word	0x00000000

080063f0 <can1_ams_cell_voltages_v9s1_decode>:

double can1_ams_cell_voltages_v9s1_decode(uint8_t value)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b082      	sub	sp, #8
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	4603      	mov	r3, r0
 80063f8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80063fa:	79fb      	ldrb	r3, [r7, #7]
 80063fc:	4618      	mov	r0, r3
 80063fe:	f7fa f873 	bl	80004e8 <__aeabi_ui2d>
 8006402:	a30e      	add	r3, pc, #56	; (adr r3, 800643c <can1_ams_cell_voltages_v9s1_decode+0x4c>)
 8006404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006408:	f7fa f8e8 	bl	80005dc <__aeabi_dmul>
 800640c:	4602      	mov	r2, r0
 800640e:	460b      	mov	r3, r1
 8006410:	4610      	mov	r0, r2
 8006412:	4619      	mov	r1, r3
 8006414:	f04f 0200 	mov.w	r2, #0
 8006418:	4b07      	ldr	r3, [pc, #28]	; (8006438 <can1_ams_cell_voltages_v9s1_decode+0x48>)
 800641a:	f7f9 ff29 	bl	8000270 <__adddf3>
 800641e:	4602      	mov	r2, r0
 8006420:	460b      	mov	r3, r1
 8006422:	ec43 2b17 	vmov	d7, r2, r3
}
 8006426:	eeb0 0a47 	vmov.f32	s0, s14
 800642a:	eef0 0a67 	vmov.f32	s1, s15
 800642e:	3708      	adds	r7, #8
 8006430:	46bd      	mov	sp, r7
 8006432:	bd80      	pop	{r7, pc}
 8006434:	f3af 8000 	nop.w
 8006438:	40040000 	.word	0x40040000
 800643c:	fcce1c58 	.word	0xfcce1c58
 8006440:	3f800e6a 	.word	0x3f800e6a
 8006444:	00000000 	.word	0x00000000

08006448 <can1_ams_cell_voltages_v3s2_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v3s2_encode(double value)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b082      	sub	sp, #8
 800644c:	af00      	add	r7, sp, #0
 800644e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8006452:	f04f 0200 	mov.w	r2, #0
 8006456:	4b10      	ldr	r3, [pc, #64]	; (8006498 <can1_ams_cell_voltages_v3s2_encode+0x50>)
 8006458:	e9d7 0100 	ldrd	r0, r1, [r7]
 800645c:	f7f9 ff06 	bl	800026c <__aeabi_dsub>
 8006460:	4602      	mov	r2, r0
 8006462:	460b      	mov	r3, r1
 8006464:	4610      	mov	r0, r2
 8006466:	4619      	mov	r1, r3
 8006468:	a309      	add	r3, pc, #36	; (adr r3, 8006490 <can1_ams_cell_voltages_v3s2_encode+0x48>)
 800646a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800646e:	f7fa f9df 	bl	8000830 <__aeabi_ddiv>
 8006472:	4602      	mov	r2, r0
 8006474:	460b      	mov	r3, r1
 8006476:	4610      	mov	r0, r2
 8006478:	4619      	mov	r1, r3
 800647a:	f7fa fb87 	bl	8000b8c <__aeabi_d2uiz>
 800647e:	4603      	mov	r3, r0
 8006480:	b2db      	uxtb	r3, r3
}
 8006482:	4618      	mov	r0, r3
 8006484:	3708      	adds	r7, #8
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}
 800648a:	bf00      	nop
 800648c:	f3af 8000 	nop.w
 8006490:	fcce1c58 	.word	0xfcce1c58
 8006494:	3f800e6a 	.word	0x3f800e6a
 8006498:	40040000 	.word	0x40040000
 800649c:	00000000 	.word	0x00000000

080064a0 <can1_ams_cell_voltages_v3s2_decode>:

double can1_ams_cell_voltages_v3s2_decode(uint8_t value)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b082      	sub	sp, #8
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	4603      	mov	r3, r0
 80064a8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80064aa:	79fb      	ldrb	r3, [r7, #7]
 80064ac:	4618      	mov	r0, r3
 80064ae:	f7fa f81b 	bl	80004e8 <__aeabi_ui2d>
 80064b2:	a30e      	add	r3, pc, #56	; (adr r3, 80064ec <can1_ams_cell_voltages_v3s2_decode+0x4c>)
 80064b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064b8:	f7fa f890 	bl	80005dc <__aeabi_dmul>
 80064bc:	4602      	mov	r2, r0
 80064be:	460b      	mov	r3, r1
 80064c0:	4610      	mov	r0, r2
 80064c2:	4619      	mov	r1, r3
 80064c4:	f04f 0200 	mov.w	r2, #0
 80064c8:	4b07      	ldr	r3, [pc, #28]	; (80064e8 <can1_ams_cell_voltages_v3s2_decode+0x48>)
 80064ca:	f7f9 fed1 	bl	8000270 <__adddf3>
 80064ce:	4602      	mov	r2, r0
 80064d0:	460b      	mov	r3, r1
 80064d2:	ec43 2b17 	vmov	d7, r2, r3
}
 80064d6:	eeb0 0a47 	vmov.f32	s0, s14
 80064da:	eef0 0a67 	vmov.f32	s1, s15
 80064de:	3708      	adds	r7, #8
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}
 80064e4:	f3af 8000 	nop.w
 80064e8:	40040000 	.word	0x40040000
 80064ec:	fcce1c58 	.word	0xfcce1c58
 80064f0:	3f800e6a 	.word	0x3f800e6a
 80064f4:	00000000 	.word	0x00000000

080064f8 <can1_ams_cell_voltages_v9s2_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v9s2_encode(double value)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b082      	sub	sp, #8
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8006502:	f04f 0200 	mov.w	r2, #0
 8006506:	4b10      	ldr	r3, [pc, #64]	; (8006548 <can1_ams_cell_voltages_v9s2_encode+0x50>)
 8006508:	e9d7 0100 	ldrd	r0, r1, [r7]
 800650c:	f7f9 feae 	bl	800026c <__aeabi_dsub>
 8006510:	4602      	mov	r2, r0
 8006512:	460b      	mov	r3, r1
 8006514:	4610      	mov	r0, r2
 8006516:	4619      	mov	r1, r3
 8006518:	a309      	add	r3, pc, #36	; (adr r3, 8006540 <can1_ams_cell_voltages_v9s2_encode+0x48>)
 800651a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800651e:	f7fa f987 	bl	8000830 <__aeabi_ddiv>
 8006522:	4602      	mov	r2, r0
 8006524:	460b      	mov	r3, r1
 8006526:	4610      	mov	r0, r2
 8006528:	4619      	mov	r1, r3
 800652a:	f7fa fb2f 	bl	8000b8c <__aeabi_d2uiz>
 800652e:	4603      	mov	r3, r0
 8006530:	b2db      	uxtb	r3, r3
}
 8006532:	4618      	mov	r0, r3
 8006534:	3708      	adds	r7, #8
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}
 800653a:	bf00      	nop
 800653c:	f3af 8000 	nop.w
 8006540:	fcce1c58 	.word	0xfcce1c58
 8006544:	3f800e6a 	.word	0x3f800e6a
 8006548:	40040000 	.word	0x40040000
 800654c:	00000000 	.word	0x00000000

08006550 <can1_ams_cell_voltages_v9s2_decode>:

double can1_ams_cell_voltages_v9s2_decode(uint8_t value)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b082      	sub	sp, #8
 8006554:	af00      	add	r7, sp, #0
 8006556:	4603      	mov	r3, r0
 8006558:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800655a:	79fb      	ldrb	r3, [r7, #7]
 800655c:	4618      	mov	r0, r3
 800655e:	f7f9 ffc3 	bl	80004e8 <__aeabi_ui2d>
 8006562:	a30e      	add	r3, pc, #56	; (adr r3, 800659c <can1_ams_cell_voltages_v9s2_decode+0x4c>)
 8006564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006568:	f7fa f838 	bl	80005dc <__aeabi_dmul>
 800656c:	4602      	mov	r2, r0
 800656e:	460b      	mov	r3, r1
 8006570:	4610      	mov	r0, r2
 8006572:	4619      	mov	r1, r3
 8006574:	f04f 0200 	mov.w	r2, #0
 8006578:	4b07      	ldr	r3, [pc, #28]	; (8006598 <can1_ams_cell_voltages_v9s2_decode+0x48>)
 800657a:	f7f9 fe79 	bl	8000270 <__adddf3>
 800657e:	4602      	mov	r2, r0
 8006580:	460b      	mov	r3, r1
 8006582:	ec43 2b17 	vmov	d7, r2, r3
}
 8006586:	eeb0 0a47 	vmov.f32	s0, s14
 800658a:	eef0 0a67 	vmov.f32	s1, s15
 800658e:	3708      	adds	r7, #8
 8006590:	46bd      	mov	sp, r7
 8006592:	bd80      	pop	{r7, pc}
 8006594:	f3af 8000 	nop.w
 8006598:	40040000 	.word	0x40040000
 800659c:	fcce1c58 	.word	0xfcce1c58
 80065a0:	3f800e6a 	.word	0x3f800e6a
 80065a4:	00000000 	.word	0x00000000

080065a8 <can1_ams_cell_voltages_v3s3_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v3s3_encode(double value)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b082      	sub	sp, #8
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80065b2:	f04f 0200 	mov.w	r2, #0
 80065b6:	4b10      	ldr	r3, [pc, #64]	; (80065f8 <can1_ams_cell_voltages_v3s3_encode+0x50>)
 80065b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80065bc:	f7f9 fe56 	bl	800026c <__aeabi_dsub>
 80065c0:	4602      	mov	r2, r0
 80065c2:	460b      	mov	r3, r1
 80065c4:	4610      	mov	r0, r2
 80065c6:	4619      	mov	r1, r3
 80065c8:	a309      	add	r3, pc, #36	; (adr r3, 80065f0 <can1_ams_cell_voltages_v3s3_encode+0x48>)
 80065ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ce:	f7fa f92f 	bl	8000830 <__aeabi_ddiv>
 80065d2:	4602      	mov	r2, r0
 80065d4:	460b      	mov	r3, r1
 80065d6:	4610      	mov	r0, r2
 80065d8:	4619      	mov	r1, r3
 80065da:	f7fa fad7 	bl	8000b8c <__aeabi_d2uiz>
 80065de:	4603      	mov	r3, r0
 80065e0:	b2db      	uxtb	r3, r3
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3708      	adds	r7, #8
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}
 80065ea:	bf00      	nop
 80065ec:	f3af 8000 	nop.w
 80065f0:	fcce1c58 	.word	0xfcce1c58
 80065f4:	3f800e6a 	.word	0x3f800e6a
 80065f8:	40040000 	.word	0x40040000
 80065fc:	00000000 	.word	0x00000000

08006600 <can1_ams_cell_voltages_v3s3_decode>:

double can1_ams_cell_voltages_v3s3_decode(uint8_t value)
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b082      	sub	sp, #8
 8006604:	af00      	add	r7, sp, #0
 8006606:	4603      	mov	r3, r0
 8006608:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800660a:	79fb      	ldrb	r3, [r7, #7]
 800660c:	4618      	mov	r0, r3
 800660e:	f7f9 ff6b 	bl	80004e8 <__aeabi_ui2d>
 8006612:	a30e      	add	r3, pc, #56	; (adr r3, 800664c <can1_ams_cell_voltages_v3s3_decode+0x4c>)
 8006614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006618:	f7f9 ffe0 	bl	80005dc <__aeabi_dmul>
 800661c:	4602      	mov	r2, r0
 800661e:	460b      	mov	r3, r1
 8006620:	4610      	mov	r0, r2
 8006622:	4619      	mov	r1, r3
 8006624:	f04f 0200 	mov.w	r2, #0
 8006628:	4b07      	ldr	r3, [pc, #28]	; (8006648 <can1_ams_cell_voltages_v3s3_decode+0x48>)
 800662a:	f7f9 fe21 	bl	8000270 <__adddf3>
 800662e:	4602      	mov	r2, r0
 8006630:	460b      	mov	r3, r1
 8006632:	ec43 2b17 	vmov	d7, r2, r3
}
 8006636:	eeb0 0a47 	vmov.f32	s0, s14
 800663a:	eef0 0a67 	vmov.f32	s1, s15
 800663e:	3708      	adds	r7, #8
 8006640:	46bd      	mov	sp, r7
 8006642:	bd80      	pop	{r7, pc}
 8006644:	f3af 8000 	nop.w
 8006648:	40040000 	.word	0x40040000
 800664c:	fcce1c58 	.word	0xfcce1c58
 8006650:	3f800e6a 	.word	0x3f800e6a
 8006654:	00000000 	.word	0x00000000

08006658 <can1_ams_cell_voltages_v9s3_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v9s3_encode(double value)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b082      	sub	sp, #8
 800665c:	af00      	add	r7, sp, #0
 800665e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8006662:	f04f 0200 	mov.w	r2, #0
 8006666:	4b10      	ldr	r3, [pc, #64]	; (80066a8 <can1_ams_cell_voltages_v9s3_encode+0x50>)
 8006668:	e9d7 0100 	ldrd	r0, r1, [r7]
 800666c:	f7f9 fdfe 	bl	800026c <__aeabi_dsub>
 8006670:	4602      	mov	r2, r0
 8006672:	460b      	mov	r3, r1
 8006674:	4610      	mov	r0, r2
 8006676:	4619      	mov	r1, r3
 8006678:	a309      	add	r3, pc, #36	; (adr r3, 80066a0 <can1_ams_cell_voltages_v9s3_encode+0x48>)
 800667a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800667e:	f7fa f8d7 	bl	8000830 <__aeabi_ddiv>
 8006682:	4602      	mov	r2, r0
 8006684:	460b      	mov	r3, r1
 8006686:	4610      	mov	r0, r2
 8006688:	4619      	mov	r1, r3
 800668a:	f7fa fa7f 	bl	8000b8c <__aeabi_d2uiz>
 800668e:	4603      	mov	r3, r0
 8006690:	b2db      	uxtb	r3, r3
}
 8006692:	4618      	mov	r0, r3
 8006694:	3708      	adds	r7, #8
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}
 800669a:	bf00      	nop
 800669c:	f3af 8000 	nop.w
 80066a0:	fcce1c58 	.word	0xfcce1c58
 80066a4:	3f800e6a 	.word	0x3f800e6a
 80066a8:	40040000 	.word	0x40040000
 80066ac:	00000000 	.word	0x00000000

080066b0 <can1_ams_cell_voltages_v9s3_decode>:

double can1_ams_cell_voltages_v9s3_decode(uint8_t value)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b082      	sub	sp, #8
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	4603      	mov	r3, r0
 80066b8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80066ba:	79fb      	ldrb	r3, [r7, #7]
 80066bc:	4618      	mov	r0, r3
 80066be:	f7f9 ff13 	bl	80004e8 <__aeabi_ui2d>
 80066c2:	a30e      	add	r3, pc, #56	; (adr r3, 80066fc <can1_ams_cell_voltages_v9s3_decode+0x4c>)
 80066c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066c8:	f7f9 ff88 	bl	80005dc <__aeabi_dmul>
 80066cc:	4602      	mov	r2, r0
 80066ce:	460b      	mov	r3, r1
 80066d0:	4610      	mov	r0, r2
 80066d2:	4619      	mov	r1, r3
 80066d4:	f04f 0200 	mov.w	r2, #0
 80066d8:	4b07      	ldr	r3, [pc, #28]	; (80066f8 <can1_ams_cell_voltages_v9s3_decode+0x48>)
 80066da:	f7f9 fdc9 	bl	8000270 <__adddf3>
 80066de:	4602      	mov	r2, r0
 80066e0:	460b      	mov	r3, r1
 80066e2:	ec43 2b17 	vmov	d7, r2, r3
}
 80066e6:	eeb0 0a47 	vmov.f32	s0, s14
 80066ea:	eef0 0a67 	vmov.f32	s1, s15
 80066ee:	3708      	adds	r7, #8
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bd80      	pop	{r7, pc}
 80066f4:	f3af 8000 	nop.w
 80066f8:	40040000 	.word	0x40040000
 80066fc:	fcce1c58 	.word	0xfcce1c58
 8006700:	3f800e6a 	.word	0x3f800e6a
 8006704:	00000000 	.word	0x00000000

08006708 <can1_ams_cell_voltages_v3s4_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v3s4_encode(double value)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b082      	sub	sp, #8
 800670c:	af00      	add	r7, sp, #0
 800670e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8006712:	f04f 0200 	mov.w	r2, #0
 8006716:	4b10      	ldr	r3, [pc, #64]	; (8006758 <can1_ams_cell_voltages_v3s4_encode+0x50>)
 8006718:	e9d7 0100 	ldrd	r0, r1, [r7]
 800671c:	f7f9 fda6 	bl	800026c <__aeabi_dsub>
 8006720:	4602      	mov	r2, r0
 8006722:	460b      	mov	r3, r1
 8006724:	4610      	mov	r0, r2
 8006726:	4619      	mov	r1, r3
 8006728:	a309      	add	r3, pc, #36	; (adr r3, 8006750 <can1_ams_cell_voltages_v3s4_encode+0x48>)
 800672a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800672e:	f7fa f87f 	bl	8000830 <__aeabi_ddiv>
 8006732:	4602      	mov	r2, r0
 8006734:	460b      	mov	r3, r1
 8006736:	4610      	mov	r0, r2
 8006738:	4619      	mov	r1, r3
 800673a:	f7fa fa27 	bl	8000b8c <__aeabi_d2uiz>
 800673e:	4603      	mov	r3, r0
 8006740:	b2db      	uxtb	r3, r3
}
 8006742:	4618      	mov	r0, r3
 8006744:	3708      	adds	r7, #8
 8006746:	46bd      	mov	sp, r7
 8006748:	bd80      	pop	{r7, pc}
 800674a:	bf00      	nop
 800674c:	f3af 8000 	nop.w
 8006750:	fcce1c58 	.word	0xfcce1c58
 8006754:	3f800e6a 	.word	0x3f800e6a
 8006758:	40040000 	.word	0x40040000
 800675c:	00000000 	.word	0x00000000

08006760 <can1_ams_cell_voltages_v3s4_decode>:

double can1_ams_cell_voltages_v3s4_decode(uint8_t value)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b082      	sub	sp, #8
 8006764:	af00      	add	r7, sp, #0
 8006766:	4603      	mov	r3, r0
 8006768:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800676a:	79fb      	ldrb	r3, [r7, #7]
 800676c:	4618      	mov	r0, r3
 800676e:	f7f9 febb 	bl	80004e8 <__aeabi_ui2d>
 8006772:	a30e      	add	r3, pc, #56	; (adr r3, 80067ac <can1_ams_cell_voltages_v3s4_decode+0x4c>)
 8006774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006778:	f7f9 ff30 	bl	80005dc <__aeabi_dmul>
 800677c:	4602      	mov	r2, r0
 800677e:	460b      	mov	r3, r1
 8006780:	4610      	mov	r0, r2
 8006782:	4619      	mov	r1, r3
 8006784:	f04f 0200 	mov.w	r2, #0
 8006788:	4b07      	ldr	r3, [pc, #28]	; (80067a8 <can1_ams_cell_voltages_v3s4_decode+0x48>)
 800678a:	f7f9 fd71 	bl	8000270 <__adddf3>
 800678e:	4602      	mov	r2, r0
 8006790:	460b      	mov	r3, r1
 8006792:	ec43 2b17 	vmov	d7, r2, r3
}
 8006796:	eeb0 0a47 	vmov.f32	s0, s14
 800679a:	eef0 0a67 	vmov.f32	s1, s15
 800679e:	3708      	adds	r7, #8
 80067a0:	46bd      	mov	sp, r7
 80067a2:	bd80      	pop	{r7, pc}
 80067a4:	f3af 8000 	nop.w
 80067a8:	40040000 	.word	0x40040000
 80067ac:	fcce1c58 	.word	0xfcce1c58
 80067b0:	3f800e6a 	.word	0x3f800e6a
 80067b4:	00000000 	.word	0x00000000

080067b8 <can1_ams_cell_voltages_v9s4_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v9s4_encode(double value)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b082      	sub	sp, #8
 80067bc:	af00      	add	r7, sp, #0
 80067be:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80067c2:	f04f 0200 	mov.w	r2, #0
 80067c6:	4b10      	ldr	r3, [pc, #64]	; (8006808 <can1_ams_cell_voltages_v9s4_encode+0x50>)
 80067c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80067cc:	f7f9 fd4e 	bl	800026c <__aeabi_dsub>
 80067d0:	4602      	mov	r2, r0
 80067d2:	460b      	mov	r3, r1
 80067d4:	4610      	mov	r0, r2
 80067d6:	4619      	mov	r1, r3
 80067d8:	a309      	add	r3, pc, #36	; (adr r3, 8006800 <can1_ams_cell_voltages_v9s4_encode+0x48>)
 80067da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067de:	f7fa f827 	bl	8000830 <__aeabi_ddiv>
 80067e2:	4602      	mov	r2, r0
 80067e4:	460b      	mov	r3, r1
 80067e6:	4610      	mov	r0, r2
 80067e8:	4619      	mov	r1, r3
 80067ea:	f7fa f9cf 	bl	8000b8c <__aeabi_d2uiz>
 80067ee:	4603      	mov	r3, r0
 80067f0:	b2db      	uxtb	r3, r3
}
 80067f2:	4618      	mov	r0, r3
 80067f4:	3708      	adds	r7, #8
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}
 80067fa:	bf00      	nop
 80067fc:	f3af 8000 	nop.w
 8006800:	fcce1c58 	.word	0xfcce1c58
 8006804:	3f800e6a 	.word	0x3f800e6a
 8006808:	40040000 	.word	0x40040000
 800680c:	00000000 	.word	0x00000000

08006810 <can1_ams_cell_voltages_v9s4_decode>:

double can1_ams_cell_voltages_v9s4_decode(uint8_t value)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b082      	sub	sp, #8
 8006814:	af00      	add	r7, sp, #0
 8006816:	4603      	mov	r3, r0
 8006818:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800681a:	79fb      	ldrb	r3, [r7, #7]
 800681c:	4618      	mov	r0, r3
 800681e:	f7f9 fe63 	bl	80004e8 <__aeabi_ui2d>
 8006822:	a30e      	add	r3, pc, #56	; (adr r3, 800685c <can1_ams_cell_voltages_v9s4_decode+0x4c>)
 8006824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006828:	f7f9 fed8 	bl	80005dc <__aeabi_dmul>
 800682c:	4602      	mov	r2, r0
 800682e:	460b      	mov	r3, r1
 8006830:	4610      	mov	r0, r2
 8006832:	4619      	mov	r1, r3
 8006834:	f04f 0200 	mov.w	r2, #0
 8006838:	4b07      	ldr	r3, [pc, #28]	; (8006858 <can1_ams_cell_voltages_v9s4_decode+0x48>)
 800683a:	f7f9 fd19 	bl	8000270 <__adddf3>
 800683e:	4602      	mov	r2, r0
 8006840:	460b      	mov	r3, r1
 8006842:	ec43 2b17 	vmov	d7, r2, r3
}
 8006846:	eeb0 0a47 	vmov.f32	s0, s14
 800684a:	eef0 0a67 	vmov.f32	s1, s15
 800684e:	3708      	adds	r7, #8
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}
 8006854:	f3af 8000 	nop.w
 8006858:	40040000 	.word	0x40040000
 800685c:	fcce1c58 	.word	0xfcce1c58
 8006860:	3f800e6a 	.word	0x3f800e6a
 8006864:	00000000 	.word	0x00000000

08006868 <can1_ams_cell_voltages_v3s5_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v3s5_encode(double value)
{
 8006868:	b580      	push	{r7, lr}
 800686a:	b082      	sub	sp, #8
 800686c:	af00      	add	r7, sp, #0
 800686e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8006872:	f04f 0200 	mov.w	r2, #0
 8006876:	4b10      	ldr	r3, [pc, #64]	; (80068b8 <can1_ams_cell_voltages_v3s5_encode+0x50>)
 8006878:	e9d7 0100 	ldrd	r0, r1, [r7]
 800687c:	f7f9 fcf6 	bl	800026c <__aeabi_dsub>
 8006880:	4602      	mov	r2, r0
 8006882:	460b      	mov	r3, r1
 8006884:	4610      	mov	r0, r2
 8006886:	4619      	mov	r1, r3
 8006888:	a309      	add	r3, pc, #36	; (adr r3, 80068b0 <can1_ams_cell_voltages_v3s5_encode+0x48>)
 800688a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800688e:	f7f9 ffcf 	bl	8000830 <__aeabi_ddiv>
 8006892:	4602      	mov	r2, r0
 8006894:	460b      	mov	r3, r1
 8006896:	4610      	mov	r0, r2
 8006898:	4619      	mov	r1, r3
 800689a:	f7fa f977 	bl	8000b8c <__aeabi_d2uiz>
 800689e:	4603      	mov	r3, r0
 80068a0:	b2db      	uxtb	r3, r3
}
 80068a2:	4618      	mov	r0, r3
 80068a4:	3708      	adds	r7, #8
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bd80      	pop	{r7, pc}
 80068aa:	bf00      	nop
 80068ac:	f3af 8000 	nop.w
 80068b0:	fcce1c58 	.word	0xfcce1c58
 80068b4:	3f800e6a 	.word	0x3f800e6a
 80068b8:	40040000 	.word	0x40040000
 80068bc:	00000000 	.word	0x00000000

080068c0 <can1_ams_cell_voltages_v3s5_decode>:

double can1_ams_cell_voltages_v3s5_decode(uint8_t value)
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b082      	sub	sp, #8
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	4603      	mov	r3, r0
 80068c8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80068ca:	79fb      	ldrb	r3, [r7, #7]
 80068cc:	4618      	mov	r0, r3
 80068ce:	f7f9 fe0b 	bl	80004e8 <__aeabi_ui2d>
 80068d2:	a30e      	add	r3, pc, #56	; (adr r3, 800690c <can1_ams_cell_voltages_v3s5_decode+0x4c>)
 80068d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068d8:	f7f9 fe80 	bl	80005dc <__aeabi_dmul>
 80068dc:	4602      	mov	r2, r0
 80068de:	460b      	mov	r3, r1
 80068e0:	4610      	mov	r0, r2
 80068e2:	4619      	mov	r1, r3
 80068e4:	f04f 0200 	mov.w	r2, #0
 80068e8:	4b07      	ldr	r3, [pc, #28]	; (8006908 <can1_ams_cell_voltages_v3s5_decode+0x48>)
 80068ea:	f7f9 fcc1 	bl	8000270 <__adddf3>
 80068ee:	4602      	mov	r2, r0
 80068f0:	460b      	mov	r3, r1
 80068f2:	ec43 2b17 	vmov	d7, r2, r3
}
 80068f6:	eeb0 0a47 	vmov.f32	s0, s14
 80068fa:	eef0 0a67 	vmov.f32	s1, s15
 80068fe:	3708      	adds	r7, #8
 8006900:	46bd      	mov	sp, r7
 8006902:	bd80      	pop	{r7, pc}
 8006904:	f3af 8000 	nop.w
 8006908:	40040000 	.word	0x40040000
 800690c:	fcce1c58 	.word	0xfcce1c58
 8006910:	3f800e6a 	.word	0x3f800e6a
 8006914:	00000000 	.word	0x00000000

08006918 <can1_ams_cell_voltages_v9s5_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v9s5_encode(double value)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b082      	sub	sp, #8
 800691c:	af00      	add	r7, sp, #0
 800691e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8006922:	f04f 0200 	mov.w	r2, #0
 8006926:	4b10      	ldr	r3, [pc, #64]	; (8006968 <can1_ams_cell_voltages_v9s5_encode+0x50>)
 8006928:	e9d7 0100 	ldrd	r0, r1, [r7]
 800692c:	f7f9 fc9e 	bl	800026c <__aeabi_dsub>
 8006930:	4602      	mov	r2, r0
 8006932:	460b      	mov	r3, r1
 8006934:	4610      	mov	r0, r2
 8006936:	4619      	mov	r1, r3
 8006938:	a309      	add	r3, pc, #36	; (adr r3, 8006960 <can1_ams_cell_voltages_v9s5_encode+0x48>)
 800693a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800693e:	f7f9 ff77 	bl	8000830 <__aeabi_ddiv>
 8006942:	4602      	mov	r2, r0
 8006944:	460b      	mov	r3, r1
 8006946:	4610      	mov	r0, r2
 8006948:	4619      	mov	r1, r3
 800694a:	f7fa f91f 	bl	8000b8c <__aeabi_d2uiz>
 800694e:	4603      	mov	r3, r0
 8006950:	b2db      	uxtb	r3, r3
}
 8006952:	4618      	mov	r0, r3
 8006954:	3708      	adds	r7, #8
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}
 800695a:	bf00      	nop
 800695c:	f3af 8000 	nop.w
 8006960:	fcce1c58 	.word	0xfcce1c58
 8006964:	3f800e6a 	.word	0x3f800e6a
 8006968:	40040000 	.word	0x40040000
 800696c:	00000000 	.word	0x00000000

08006970 <can1_ams_cell_voltages_v9s5_decode>:

double can1_ams_cell_voltages_v9s5_decode(uint8_t value)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b082      	sub	sp, #8
 8006974:	af00      	add	r7, sp, #0
 8006976:	4603      	mov	r3, r0
 8006978:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800697a:	79fb      	ldrb	r3, [r7, #7]
 800697c:	4618      	mov	r0, r3
 800697e:	f7f9 fdb3 	bl	80004e8 <__aeabi_ui2d>
 8006982:	a30e      	add	r3, pc, #56	; (adr r3, 80069bc <can1_ams_cell_voltages_v9s5_decode+0x4c>)
 8006984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006988:	f7f9 fe28 	bl	80005dc <__aeabi_dmul>
 800698c:	4602      	mov	r2, r0
 800698e:	460b      	mov	r3, r1
 8006990:	4610      	mov	r0, r2
 8006992:	4619      	mov	r1, r3
 8006994:	f04f 0200 	mov.w	r2, #0
 8006998:	4b07      	ldr	r3, [pc, #28]	; (80069b8 <can1_ams_cell_voltages_v9s5_decode+0x48>)
 800699a:	f7f9 fc69 	bl	8000270 <__adddf3>
 800699e:	4602      	mov	r2, r0
 80069a0:	460b      	mov	r3, r1
 80069a2:	ec43 2b17 	vmov	d7, r2, r3
}
 80069a6:	eeb0 0a47 	vmov.f32	s0, s14
 80069aa:	eef0 0a67 	vmov.f32	s1, s15
 80069ae:	3708      	adds	r7, #8
 80069b0:	46bd      	mov	sp, r7
 80069b2:	bd80      	pop	{r7, pc}
 80069b4:	f3af 8000 	nop.w
 80069b8:	40040000 	.word	0x40040000
 80069bc:	fcce1c58 	.word	0xfcce1c58
 80069c0:	3f800e6a 	.word	0x3f800e6a
 80069c4:	00000000 	.word	0x00000000

080069c8 <can1_ams_cell_voltages_v3s6_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v3s6_encode(double value)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b082      	sub	sp, #8
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80069d2:	f04f 0200 	mov.w	r2, #0
 80069d6:	4b10      	ldr	r3, [pc, #64]	; (8006a18 <can1_ams_cell_voltages_v3s6_encode+0x50>)
 80069d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80069dc:	f7f9 fc46 	bl	800026c <__aeabi_dsub>
 80069e0:	4602      	mov	r2, r0
 80069e2:	460b      	mov	r3, r1
 80069e4:	4610      	mov	r0, r2
 80069e6:	4619      	mov	r1, r3
 80069e8:	a309      	add	r3, pc, #36	; (adr r3, 8006a10 <can1_ams_cell_voltages_v3s6_encode+0x48>)
 80069ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069ee:	f7f9 ff1f 	bl	8000830 <__aeabi_ddiv>
 80069f2:	4602      	mov	r2, r0
 80069f4:	460b      	mov	r3, r1
 80069f6:	4610      	mov	r0, r2
 80069f8:	4619      	mov	r1, r3
 80069fa:	f7fa f8c7 	bl	8000b8c <__aeabi_d2uiz>
 80069fe:	4603      	mov	r3, r0
 8006a00:	b2db      	uxtb	r3, r3
}
 8006a02:	4618      	mov	r0, r3
 8006a04:	3708      	adds	r7, #8
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}
 8006a0a:	bf00      	nop
 8006a0c:	f3af 8000 	nop.w
 8006a10:	fcce1c58 	.word	0xfcce1c58
 8006a14:	3f800e6a 	.word	0x3f800e6a
 8006a18:	40040000 	.word	0x40040000
 8006a1c:	00000000 	.word	0x00000000

08006a20 <can1_ams_cell_voltages_v3s6_decode>:

double can1_ams_cell_voltages_v3s6_decode(uint8_t value)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b082      	sub	sp, #8
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	4603      	mov	r3, r0
 8006a28:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8006a2a:	79fb      	ldrb	r3, [r7, #7]
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	f7f9 fd5b 	bl	80004e8 <__aeabi_ui2d>
 8006a32:	a30e      	add	r3, pc, #56	; (adr r3, 8006a6c <can1_ams_cell_voltages_v3s6_decode+0x4c>)
 8006a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a38:	f7f9 fdd0 	bl	80005dc <__aeabi_dmul>
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	460b      	mov	r3, r1
 8006a40:	4610      	mov	r0, r2
 8006a42:	4619      	mov	r1, r3
 8006a44:	f04f 0200 	mov.w	r2, #0
 8006a48:	4b07      	ldr	r3, [pc, #28]	; (8006a68 <can1_ams_cell_voltages_v3s6_decode+0x48>)
 8006a4a:	f7f9 fc11 	bl	8000270 <__adddf3>
 8006a4e:	4602      	mov	r2, r0
 8006a50:	460b      	mov	r3, r1
 8006a52:	ec43 2b17 	vmov	d7, r2, r3
}
 8006a56:	eeb0 0a47 	vmov.f32	s0, s14
 8006a5a:	eef0 0a67 	vmov.f32	s1, s15
 8006a5e:	3708      	adds	r7, #8
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}
 8006a64:	f3af 8000 	nop.w
 8006a68:	40040000 	.word	0x40040000
 8006a6c:	fcce1c58 	.word	0xfcce1c58
 8006a70:	3f800e6a 	.word	0x3f800e6a
 8006a74:	00000000 	.word	0x00000000

08006a78 <can1_ams_cell_voltages_v9s6_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v9s6_encode(double value)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b082      	sub	sp, #8
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8006a82:	f04f 0200 	mov.w	r2, #0
 8006a86:	4b10      	ldr	r3, [pc, #64]	; (8006ac8 <can1_ams_cell_voltages_v9s6_encode+0x50>)
 8006a88:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006a8c:	f7f9 fbee 	bl	800026c <__aeabi_dsub>
 8006a90:	4602      	mov	r2, r0
 8006a92:	460b      	mov	r3, r1
 8006a94:	4610      	mov	r0, r2
 8006a96:	4619      	mov	r1, r3
 8006a98:	a309      	add	r3, pc, #36	; (adr r3, 8006ac0 <can1_ams_cell_voltages_v9s6_encode+0x48>)
 8006a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a9e:	f7f9 fec7 	bl	8000830 <__aeabi_ddiv>
 8006aa2:	4602      	mov	r2, r0
 8006aa4:	460b      	mov	r3, r1
 8006aa6:	4610      	mov	r0, r2
 8006aa8:	4619      	mov	r1, r3
 8006aaa:	f7fa f86f 	bl	8000b8c <__aeabi_d2uiz>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	b2db      	uxtb	r3, r3
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	3708      	adds	r7, #8
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd80      	pop	{r7, pc}
 8006aba:	bf00      	nop
 8006abc:	f3af 8000 	nop.w
 8006ac0:	fcce1c58 	.word	0xfcce1c58
 8006ac4:	3f800e6a 	.word	0x3f800e6a
 8006ac8:	40040000 	.word	0x40040000
 8006acc:	00000000 	.word	0x00000000

08006ad0 <can1_ams_cell_voltages_v9s6_decode>:

double can1_ams_cell_voltages_v9s6_decode(uint8_t value)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b082      	sub	sp, #8
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8006ada:	79fb      	ldrb	r3, [r7, #7]
 8006adc:	4618      	mov	r0, r3
 8006ade:	f7f9 fd03 	bl	80004e8 <__aeabi_ui2d>
 8006ae2:	a30e      	add	r3, pc, #56	; (adr r3, 8006b1c <can1_ams_cell_voltages_v9s6_decode+0x4c>)
 8006ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae8:	f7f9 fd78 	bl	80005dc <__aeabi_dmul>
 8006aec:	4602      	mov	r2, r0
 8006aee:	460b      	mov	r3, r1
 8006af0:	4610      	mov	r0, r2
 8006af2:	4619      	mov	r1, r3
 8006af4:	f04f 0200 	mov.w	r2, #0
 8006af8:	4b07      	ldr	r3, [pc, #28]	; (8006b18 <can1_ams_cell_voltages_v9s6_decode+0x48>)
 8006afa:	f7f9 fbb9 	bl	8000270 <__adddf3>
 8006afe:	4602      	mov	r2, r0
 8006b00:	460b      	mov	r3, r1
 8006b02:	ec43 2b17 	vmov	d7, r2, r3
}
 8006b06:	eeb0 0a47 	vmov.f32	s0, s14
 8006b0a:	eef0 0a67 	vmov.f32	s1, s15
 8006b0e:	3708      	adds	r7, #8
 8006b10:	46bd      	mov	sp, r7
 8006b12:	bd80      	pop	{r7, pc}
 8006b14:	f3af 8000 	nop.w
 8006b18:	40040000 	.word	0x40040000
 8006b1c:	fcce1c58 	.word	0xfcce1c58
 8006b20:	3f800e6a 	.word	0x3f800e6a
 8006b24:	00000000 	.word	0x00000000

08006b28 <can1_ams_cell_voltages_v3s7_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v3s7_encode(double value)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b082      	sub	sp, #8
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8006b32:	f04f 0200 	mov.w	r2, #0
 8006b36:	4b10      	ldr	r3, [pc, #64]	; (8006b78 <can1_ams_cell_voltages_v3s7_encode+0x50>)
 8006b38:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b3c:	f7f9 fb96 	bl	800026c <__aeabi_dsub>
 8006b40:	4602      	mov	r2, r0
 8006b42:	460b      	mov	r3, r1
 8006b44:	4610      	mov	r0, r2
 8006b46:	4619      	mov	r1, r3
 8006b48:	a309      	add	r3, pc, #36	; (adr r3, 8006b70 <can1_ams_cell_voltages_v3s7_encode+0x48>)
 8006b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b4e:	f7f9 fe6f 	bl	8000830 <__aeabi_ddiv>
 8006b52:	4602      	mov	r2, r0
 8006b54:	460b      	mov	r3, r1
 8006b56:	4610      	mov	r0, r2
 8006b58:	4619      	mov	r1, r3
 8006b5a:	f7fa f817 	bl	8000b8c <__aeabi_d2uiz>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	b2db      	uxtb	r3, r3
}
 8006b62:	4618      	mov	r0, r3
 8006b64:	3708      	adds	r7, #8
 8006b66:	46bd      	mov	sp, r7
 8006b68:	bd80      	pop	{r7, pc}
 8006b6a:	bf00      	nop
 8006b6c:	f3af 8000 	nop.w
 8006b70:	fcce1c58 	.word	0xfcce1c58
 8006b74:	3f800e6a 	.word	0x3f800e6a
 8006b78:	40040000 	.word	0x40040000
 8006b7c:	00000000 	.word	0x00000000

08006b80 <can1_ams_cell_voltages_v3s7_decode>:

double can1_ams_cell_voltages_v3s7_decode(uint8_t value)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b082      	sub	sp, #8
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	4603      	mov	r3, r0
 8006b88:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8006b8a:	79fb      	ldrb	r3, [r7, #7]
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	f7f9 fcab 	bl	80004e8 <__aeabi_ui2d>
 8006b92:	a30e      	add	r3, pc, #56	; (adr r3, 8006bcc <can1_ams_cell_voltages_v3s7_decode+0x4c>)
 8006b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b98:	f7f9 fd20 	bl	80005dc <__aeabi_dmul>
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	460b      	mov	r3, r1
 8006ba0:	4610      	mov	r0, r2
 8006ba2:	4619      	mov	r1, r3
 8006ba4:	f04f 0200 	mov.w	r2, #0
 8006ba8:	4b07      	ldr	r3, [pc, #28]	; (8006bc8 <can1_ams_cell_voltages_v3s7_decode+0x48>)
 8006baa:	f7f9 fb61 	bl	8000270 <__adddf3>
 8006bae:	4602      	mov	r2, r0
 8006bb0:	460b      	mov	r3, r1
 8006bb2:	ec43 2b17 	vmov	d7, r2, r3
}
 8006bb6:	eeb0 0a47 	vmov.f32	s0, s14
 8006bba:	eef0 0a67 	vmov.f32	s1, s15
 8006bbe:	3708      	adds	r7, #8
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bd80      	pop	{r7, pc}
 8006bc4:	f3af 8000 	nop.w
 8006bc8:	40040000 	.word	0x40040000
 8006bcc:	fcce1c58 	.word	0xfcce1c58
 8006bd0:	3f800e6a 	.word	0x3f800e6a
 8006bd4:	00000000 	.word	0x00000000

08006bd8 <can1_ams_cell_voltages_v9s7_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v9s7_encode(double value)
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b082      	sub	sp, #8
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8006be2:	f04f 0200 	mov.w	r2, #0
 8006be6:	4b10      	ldr	r3, [pc, #64]	; (8006c28 <can1_ams_cell_voltages_v9s7_encode+0x50>)
 8006be8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006bec:	f7f9 fb3e 	bl	800026c <__aeabi_dsub>
 8006bf0:	4602      	mov	r2, r0
 8006bf2:	460b      	mov	r3, r1
 8006bf4:	4610      	mov	r0, r2
 8006bf6:	4619      	mov	r1, r3
 8006bf8:	a309      	add	r3, pc, #36	; (adr r3, 8006c20 <can1_ams_cell_voltages_v9s7_encode+0x48>)
 8006bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bfe:	f7f9 fe17 	bl	8000830 <__aeabi_ddiv>
 8006c02:	4602      	mov	r2, r0
 8006c04:	460b      	mov	r3, r1
 8006c06:	4610      	mov	r0, r2
 8006c08:	4619      	mov	r1, r3
 8006c0a:	f7f9 ffbf 	bl	8000b8c <__aeabi_d2uiz>
 8006c0e:	4603      	mov	r3, r0
 8006c10:	b2db      	uxtb	r3, r3
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3708      	adds	r7, #8
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	bf00      	nop
 8006c1c:	f3af 8000 	nop.w
 8006c20:	fcce1c58 	.word	0xfcce1c58
 8006c24:	3f800e6a 	.word	0x3f800e6a
 8006c28:	40040000 	.word	0x40040000
 8006c2c:	00000000 	.word	0x00000000

08006c30 <can1_ams_cell_voltages_v9s7_decode>:

double can1_ams_cell_voltages_v9s7_decode(uint8_t value)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b082      	sub	sp, #8
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	4603      	mov	r3, r0
 8006c38:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8006c3a:	79fb      	ldrb	r3, [r7, #7]
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	f7f9 fc53 	bl	80004e8 <__aeabi_ui2d>
 8006c42:	a30e      	add	r3, pc, #56	; (adr r3, 8006c7c <can1_ams_cell_voltages_v9s7_decode+0x4c>)
 8006c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c48:	f7f9 fcc8 	bl	80005dc <__aeabi_dmul>
 8006c4c:	4602      	mov	r2, r0
 8006c4e:	460b      	mov	r3, r1
 8006c50:	4610      	mov	r0, r2
 8006c52:	4619      	mov	r1, r3
 8006c54:	f04f 0200 	mov.w	r2, #0
 8006c58:	4b07      	ldr	r3, [pc, #28]	; (8006c78 <can1_ams_cell_voltages_v9s7_decode+0x48>)
 8006c5a:	f7f9 fb09 	bl	8000270 <__adddf3>
 8006c5e:	4602      	mov	r2, r0
 8006c60:	460b      	mov	r3, r1
 8006c62:	ec43 2b17 	vmov	d7, r2, r3
}
 8006c66:	eeb0 0a47 	vmov.f32	s0, s14
 8006c6a:	eef0 0a67 	vmov.f32	s1, s15
 8006c6e:	3708      	adds	r7, #8
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}
 8006c74:	f3af 8000 	nop.w
 8006c78:	40040000 	.word	0x40040000
 8006c7c:	fcce1c58 	.word	0xfcce1c58
 8006c80:	3f800e6a 	.word	0x3f800e6a
 8006c84:	00000000 	.word	0x00000000

08006c88 <can1_ams_cell_voltages_v3s8_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v3s8_encode(double value)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b082      	sub	sp, #8
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8006c92:	f04f 0200 	mov.w	r2, #0
 8006c96:	4b10      	ldr	r3, [pc, #64]	; (8006cd8 <can1_ams_cell_voltages_v3s8_encode+0x50>)
 8006c98:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c9c:	f7f9 fae6 	bl	800026c <__aeabi_dsub>
 8006ca0:	4602      	mov	r2, r0
 8006ca2:	460b      	mov	r3, r1
 8006ca4:	4610      	mov	r0, r2
 8006ca6:	4619      	mov	r1, r3
 8006ca8:	a309      	add	r3, pc, #36	; (adr r3, 8006cd0 <can1_ams_cell_voltages_v3s8_encode+0x48>)
 8006caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cae:	f7f9 fdbf 	bl	8000830 <__aeabi_ddiv>
 8006cb2:	4602      	mov	r2, r0
 8006cb4:	460b      	mov	r3, r1
 8006cb6:	4610      	mov	r0, r2
 8006cb8:	4619      	mov	r1, r3
 8006cba:	f7f9 ff67 	bl	8000b8c <__aeabi_d2uiz>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	b2db      	uxtb	r3, r3
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	3708      	adds	r7, #8
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}
 8006cca:	bf00      	nop
 8006ccc:	f3af 8000 	nop.w
 8006cd0:	fcce1c58 	.word	0xfcce1c58
 8006cd4:	3f800e6a 	.word	0x3f800e6a
 8006cd8:	40040000 	.word	0x40040000
 8006cdc:	00000000 	.word	0x00000000

08006ce0 <can1_ams_cell_voltages_v3s8_decode>:

double can1_ams_cell_voltages_v3s8_decode(uint8_t value)
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b082      	sub	sp, #8
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8006cea:	79fb      	ldrb	r3, [r7, #7]
 8006cec:	4618      	mov	r0, r3
 8006cee:	f7f9 fbfb 	bl	80004e8 <__aeabi_ui2d>
 8006cf2:	a30e      	add	r3, pc, #56	; (adr r3, 8006d2c <can1_ams_cell_voltages_v3s8_decode+0x4c>)
 8006cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cf8:	f7f9 fc70 	bl	80005dc <__aeabi_dmul>
 8006cfc:	4602      	mov	r2, r0
 8006cfe:	460b      	mov	r3, r1
 8006d00:	4610      	mov	r0, r2
 8006d02:	4619      	mov	r1, r3
 8006d04:	f04f 0200 	mov.w	r2, #0
 8006d08:	4b07      	ldr	r3, [pc, #28]	; (8006d28 <can1_ams_cell_voltages_v3s8_decode+0x48>)
 8006d0a:	f7f9 fab1 	bl	8000270 <__adddf3>
 8006d0e:	4602      	mov	r2, r0
 8006d10:	460b      	mov	r3, r1
 8006d12:	ec43 2b17 	vmov	d7, r2, r3
}
 8006d16:	eeb0 0a47 	vmov.f32	s0, s14
 8006d1a:	eef0 0a67 	vmov.f32	s1, s15
 8006d1e:	3708      	adds	r7, #8
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bd80      	pop	{r7, pc}
 8006d24:	f3af 8000 	nop.w
 8006d28:	40040000 	.word	0x40040000
 8006d2c:	fcce1c58 	.word	0xfcce1c58
 8006d30:	3f800e6a 	.word	0x3f800e6a
 8006d34:	00000000 	.word	0x00000000

08006d38 <can1_ams_cell_voltages_v9s8_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v9s8_encode(double value)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b082      	sub	sp, #8
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8006d42:	f04f 0200 	mov.w	r2, #0
 8006d46:	4b10      	ldr	r3, [pc, #64]	; (8006d88 <can1_ams_cell_voltages_v9s8_encode+0x50>)
 8006d48:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d4c:	f7f9 fa8e 	bl	800026c <__aeabi_dsub>
 8006d50:	4602      	mov	r2, r0
 8006d52:	460b      	mov	r3, r1
 8006d54:	4610      	mov	r0, r2
 8006d56:	4619      	mov	r1, r3
 8006d58:	a309      	add	r3, pc, #36	; (adr r3, 8006d80 <can1_ams_cell_voltages_v9s8_encode+0x48>)
 8006d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d5e:	f7f9 fd67 	bl	8000830 <__aeabi_ddiv>
 8006d62:	4602      	mov	r2, r0
 8006d64:	460b      	mov	r3, r1
 8006d66:	4610      	mov	r0, r2
 8006d68:	4619      	mov	r1, r3
 8006d6a:	f7f9 ff0f 	bl	8000b8c <__aeabi_d2uiz>
 8006d6e:	4603      	mov	r3, r0
 8006d70:	b2db      	uxtb	r3, r3
}
 8006d72:	4618      	mov	r0, r3
 8006d74:	3708      	adds	r7, #8
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}
 8006d7a:	bf00      	nop
 8006d7c:	f3af 8000 	nop.w
 8006d80:	fcce1c58 	.word	0xfcce1c58
 8006d84:	3f800e6a 	.word	0x3f800e6a
 8006d88:	40040000 	.word	0x40040000
 8006d8c:	00000000 	.word	0x00000000

08006d90 <can1_ams_cell_voltages_v9s8_decode>:

double can1_ams_cell_voltages_v9s8_decode(uint8_t value)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b082      	sub	sp, #8
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	4603      	mov	r3, r0
 8006d98:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8006d9a:	79fb      	ldrb	r3, [r7, #7]
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	f7f9 fba3 	bl	80004e8 <__aeabi_ui2d>
 8006da2:	a30e      	add	r3, pc, #56	; (adr r3, 8006ddc <can1_ams_cell_voltages_v9s8_decode+0x4c>)
 8006da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006da8:	f7f9 fc18 	bl	80005dc <__aeabi_dmul>
 8006dac:	4602      	mov	r2, r0
 8006dae:	460b      	mov	r3, r1
 8006db0:	4610      	mov	r0, r2
 8006db2:	4619      	mov	r1, r3
 8006db4:	f04f 0200 	mov.w	r2, #0
 8006db8:	4b07      	ldr	r3, [pc, #28]	; (8006dd8 <can1_ams_cell_voltages_v9s8_decode+0x48>)
 8006dba:	f7f9 fa59 	bl	8000270 <__adddf3>
 8006dbe:	4602      	mov	r2, r0
 8006dc0:	460b      	mov	r3, r1
 8006dc2:	ec43 2b17 	vmov	d7, r2, r3
}
 8006dc6:	eeb0 0a47 	vmov.f32	s0, s14
 8006dca:	eef0 0a67 	vmov.f32	s1, s15
 8006dce:	3708      	adds	r7, #8
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	bd80      	pop	{r7, pc}
 8006dd4:	f3af 8000 	nop.w
 8006dd8:	40040000 	.word	0x40040000
 8006ddc:	fcce1c58 	.word	0xfcce1c58
 8006de0:	3f800e6a 	.word	0x3f800e6a
 8006de4:	00000000 	.word	0x00000000

08006de8 <can1_ams_cell_voltages_v3s9_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v3s9_encode(double value)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b082      	sub	sp, #8
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8006df2:	f04f 0200 	mov.w	r2, #0
 8006df6:	4b10      	ldr	r3, [pc, #64]	; (8006e38 <can1_ams_cell_voltages_v3s9_encode+0x50>)
 8006df8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dfc:	f7f9 fa36 	bl	800026c <__aeabi_dsub>
 8006e00:	4602      	mov	r2, r0
 8006e02:	460b      	mov	r3, r1
 8006e04:	4610      	mov	r0, r2
 8006e06:	4619      	mov	r1, r3
 8006e08:	a309      	add	r3, pc, #36	; (adr r3, 8006e30 <can1_ams_cell_voltages_v3s9_encode+0x48>)
 8006e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e0e:	f7f9 fd0f 	bl	8000830 <__aeabi_ddiv>
 8006e12:	4602      	mov	r2, r0
 8006e14:	460b      	mov	r3, r1
 8006e16:	4610      	mov	r0, r2
 8006e18:	4619      	mov	r1, r3
 8006e1a:	f7f9 feb7 	bl	8000b8c <__aeabi_d2uiz>
 8006e1e:	4603      	mov	r3, r0
 8006e20:	b2db      	uxtb	r3, r3
}
 8006e22:	4618      	mov	r0, r3
 8006e24:	3708      	adds	r7, #8
 8006e26:	46bd      	mov	sp, r7
 8006e28:	bd80      	pop	{r7, pc}
 8006e2a:	bf00      	nop
 8006e2c:	f3af 8000 	nop.w
 8006e30:	fcce1c58 	.word	0xfcce1c58
 8006e34:	3f800e6a 	.word	0x3f800e6a
 8006e38:	40040000 	.word	0x40040000
 8006e3c:	00000000 	.word	0x00000000

08006e40 <can1_ams_cell_voltages_v3s9_decode>:

double can1_ams_cell_voltages_v3s9_decode(uint8_t value)
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b082      	sub	sp, #8
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	4603      	mov	r3, r0
 8006e48:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8006e4a:	79fb      	ldrb	r3, [r7, #7]
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	f7f9 fb4b 	bl	80004e8 <__aeabi_ui2d>
 8006e52:	a30e      	add	r3, pc, #56	; (adr r3, 8006e8c <can1_ams_cell_voltages_v3s9_decode+0x4c>)
 8006e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e58:	f7f9 fbc0 	bl	80005dc <__aeabi_dmul>
 8006e5c:	4602      	mov	r2, r0
 8006e5e:	460b      	mov	r3, r1
 8006e60:	4610      	mov	r0, r2
 8006e62:	4619      	mov	r1, r3
 8006e64:	f04f 0200 	mov.w	r2, #0
 8006e68:	4b07      	ldr	r3, [pc, #28]	; (8006e88 <can1_ams_cell_voltages_v3s9_decode+0x48>)
 8006e6a:	f7f9 fa01 	bl	8000270 <__adddf3>
 8006e6e:	4602      	mov	r2, r0
 8006e70:	460b      	mov	r3, r1
 8006e72:	ec43 2b17 	vmov	d7, r2, r3
}
 8006e76:	eeb0 0a47 	vmov.f32	s0, s14
 8006e7a:	eef0 0a67 	vmov.f32	s1, s15
 8006e7e:	3708      	adds	r7, #8
 8006e80:	46bd      	mov	sp, r7
 8006e82:	bd80      	pop	{r7, pc}
 8006e84:	f3af 8000 	nop.w
 8006e88:	40040000 	.word	0x40040000
 8006e8c:	fcce1c58 	.word	0xfcce1c58
 8006e90:	3f800e6a 	.word	0x3f800e6a
 8006e94:	00000000 	.word	0x00000000

08006e98 <can1_ams_cell_voltages_v9s9_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v9s9_encode(double value)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b082      	sub	sp, #8
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8006ea2:	f04f 0200 	mov.w	r2, #0
 8006ea6:	4b10      	ldr	r3, [pc, #64]	; (8006ee8 <can1_ams_cell_voltages_v9s9_encode+0x50>)
 8006ea8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006eac:	f7f9 f9de 	bl	800026c <__aeabi_dsub>
 8006eb0:	4602      	mov	r2, r0
 8006eb2:	460b      	mov	r3, r1
 8006eb4:	4610      	mov	r0, r2
 8006eb6:	4619      	mov	r1, r3
 8006eb8:	a309      	add	r3, pc, #36	; (adr r3, 8006ee0 <can1_ams_cell_voltages_v9s9_encode+0x48>)
 8006eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ebe:	f7f9 fcb7 	bl	8000830 <__aeabi_ddiv>
 8006ec2:	4602      	mov	r2, r0
 8006ec4:	460b      	mov	r3, r1
 8006ec6:	4610      	mov	r0, r2
 8006ec8:	4619      	mov	r1, r3
 8006eca:	f7f9 fe5f 	bl	8000b8c <__aeabi_d2uiz>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	b2db      	uxtb	r3, r3
}
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	3708      	adds	r7, #8
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd80      	pop	{r7, pc}
 8006eda:	bf00      	nop
 8006edc:	f3af 8000 	nop.w
 8006ee0:	fcce1c58 	.word	0xfcce1c58
 8006ee4:	3f800e6a 	.word	0x3f800e6a
 8006ee8:	40040000 	.word	0x40040000
 8006eec:	00000000 	.word	0x00000000

08006ef0 <can1_ams_cell_voltages_v9s9_decode>:

double can1_ams_cell_voltages_v9s9_decode(uint8_t value)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b082      	sub	sp, #8
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8006efa:	79fb      	ldrb	r3, [r7, #7]
 8006efc:	4618      	mov	r0, r3
 8006efe:	f7f9 faf3 	bl	80004e8 <__aeabi_ui2d>
 8006f02:	a30e      	add	r3, pc, #56	; (adr r3, 8006f3c <can1_ams_cell_voltages_v9s9_decode+0x4c>)
 8006f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f08:	f7f9 fb68 	bl	80005dc <__aeabi_dmul>
 8006f0c:	4602      	mov	r2, r0
 8006f0e:	460b      	mov	r3, r1
 8006f10:	4610      	mov	r0, r2
 8006f12:	4619      	mov	r1, r3
 8006f14:	f04f 0200 	mov.w	r2, #0
 8006f18:	4b07      	ldr	r3, [pc, #28]	; (8006f38 <can1_ams_cell_voltages_v9s9_decode+0x48>)
 8006f1a:	f7f9 f9a9 	bl	8000270 <__adddf3>
 8006f1e:	4602      	mov	r2, r0
 8006f20:	460b      	mov	r3, r1
 8006f22:	ec43 2b17 	vmov	d7, r2, r3
}
 8006f26:	eeb0 0a47 	vmov.f32	s0, s14
 8006f2a:	eef0 0a67 	vmov.f32	s1, s15
 8006f2e:	3708      	adds	r7, #8
 8006f30:	46bd      	mov	sp, r7
 8006f32:	bd80      	pop	{r7, pc}
 8006f34:	f3af 8000 	nop.w
 8006f38:	40040000 	.word	0x40040000
 8006f3c:	fcce1c58 	.word	0xfcce1c58
 8006f40:	3f800e6a 	.word	0x3f800e6a
 8006f44:	00000000 	.word	0x00000000

08006f48 <can1_ams_cell_voltages_v3s10_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v3s10_encode(double value)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b082      	sub	sp, #8
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8006f52:	f04f 0200 	mov.w	r2, #0
 8006f56:	4b10      	ldr	r3, [pc, #64]	; (8006f98 <can1_ams_cell_voltages_v3s10_encode+0x50>)
 8006f58:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f5c:	f7f9 f986 	bl	800026c <__aeabi_dsub>
 8006f60:	4602      	mov	r2, r0
 8006f62:	460b      	mov	r3, r1
 8006f64:	4610      	mov	r0, r2
 8006f66:	4619      	mov	r1, r3
 8006f68:	a309      	add	r3, pc, #36	; (adr r3, 8006f90 <can1_ams_cell_voltages_v3s10_encode+0x48>)
 8006f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f6e:	f7f9 fc5f 	bl	8000830 <__aeabi_ddiv>
 8006f72:	4602      	mov	r2, r0
 8006f74:	460b      	mov	r3, r1
 8006f76:	4610      	mov	r0, r2
 8006f78:	4619      	mov	r1, r3
 8006f7a:	f7f9 fe07 	bl	8000b8c <__aeabi_d2uiz>
 8006f7e:	4603      	mov	r3, r0
 8006f80:	b2db      	uxtb	r3, r3
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	3708      	adds	r7, #8
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd80      	pop	{r7, pc}
 8006f8a:	bf00      	nop
 8006f8c:	f3af 8000 	nop.w
 8006f90:	fcce1c58 	.word	0xfcce1c58
 8006f94:	3f800e6a 	.word	0x3f800e6a
 8006f98:	40040000 	.word	0x40040000
 8006f9c:	00000000 	.word	0x00000000

08006fa0 <can1_ams_cell_voltages_v3s10_decode>:

double can1_ams_cell_voltages_v3s10_decode(uint8_t value)
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b082      	sub	sp, #8
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8006faa:	79fb      	ldrb	r3, [r7, #7]
 8006fac:	4618      	mov	r0, r3
 8006fae:	f7f9 fa9b 	bl	80004e8 <__aeabi_ui2d>
 8006fb2:	a30e      	add	r3, pc, #56	; (adr r3, 8006fec <can1_ams_cell_voltages_v3s10_decode+0x4c>)
 8006fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb8:	f7f9 fb10 	bl	80005dc <__aeabi_dmul>
 8006fbc:	4602      	mov	r2, r0
 8006fbe:	460b      	mov	r3, r1
 8006fc0:	4610      	mov	r0, r2
 8006fc2:	4619      	mov	r1, r3
 8006fc4:	f04f 0200 	mov.w	r2, #0
 8006fc8:	4b07      	ldr	r3, [pc, #28]	; (8006fe8 <can1_ams_cell_voltages_v3s10_decode+0x48>)
 8006fca:	f7f9 f951 	bl	8000270 <__adddf3>
 8006fce:	4602      	mov	r2, r0
 8006fd0:	460b      	mov	r3, r1
 8006fd2:	ec43 2b17 	vmov	d7, r2, r3
}
 8006fd6:	eeb0 0a47 	vmov.f32	s0, s14
 8006fda:	eef0 0a67 	vmov.f32	s1, s15
 8006fde:	3708      	adds	r7, #8
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	bd80      	pop	{r7, pc}
 8006fe4:	f3af 8000 	nop.w
 8006fe8:	40040000 	.word	0x40040000
 8006fec:	fcce1c58 	.word	0xfcce1c58
 8006ff0:	3f800e6a 	.word	0x3f800e6a
 8006ff4:	00000000 	.word	0x00000000

08006ff8 <can1_ams_cell_voltages_v9s10_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v9s10_encode(double value)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b082      	sub	sp, #8
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8007002:	f04f 0200 	mov.w	r2, #0
 8007006:	4b10      	ldr	r3, [pc, #64]	; (8007048 <can1_ams_cell_voltages_v9s10_encode+0x50>)
 8007008:	e9d7 0100 	ldrd	r0, r1, [r7]
 800700c:	f7f9 f92e 	bl	800026c <__aeabi_dsub>
 8007010:	4602      	mov	r2, r0
 8007012:	460b      	mov	r3, r1
 8007014:	4610      	mov	r0, r2
 8007016:	4619      	mov	r1, r3
 8007018:	a309      	add	r3, pc, #36	; (adr r3, 8007040 <can1_ams_cell_voltages_v9s10_encode+0x48>)
 800701a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800701e:	f7f9 fc07 	bl	8000830 <__aeabi_ddiv>
 8007022:	4602      	mov	r2, r0
 8007024:	460b      	mov	r3, r1
 8007026:	4610      	mov	r0, r2
 8007028:	4619      	mov	r1, r3
 800702a:	f7f9 fdaf 	bl	8000b8c <__aeabi_d2uiz>
 800702e:	4603      	mov	r3, r0
 8007030:	b2db      	uxtb	r3, r3
}
 8007032:	4618      	mov	r0, r3
 8007034:	3708      	adds	r7, #8
 8007036:	46bd      	mov	sp, r7
 8007038:	bd80      	pop	{r7, pc}
 800703a:	bf00      	nop
 800703c:	f3af 8000 	nop.w
 8007040:	fcce1c58 	.word	0xfcce1c58
 8007044:	3f800e6a 	.word	0x3f800e6a
 8007048:	40040000 	.word	0x40040000
 800704c:	00000000 	.word	0x00000000

08007050 <can1_ams_cell_voltages_v9s10_decode>:

double can1_ams_cell_voltages_v9s10_decode(uint8_t value)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b082      	sub	sp, #8
 8007054:	af00      	add	r7, sp, #0
 8007056:	4603      	mov	r3, r0
 8007058:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800705a:	79fb      	ldrb	r3, [r7, #7]
 800705c:	4618      	mov	r0, r3
 800705e:	f7f9 fa43 	bl	80004e8 <__aeabi_ui2d>
 8007062:	a30e      	add	r3, pc, #56	; (adr r3, 800709c <can1_ams_cell_voltages_v9s10_decode+0x4c>)
 8007064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007068:	f7f9 fab8 	bl	80005dc <__aeabi_dmul>
 800706c:	4602      	mov	r2, r0
 800706e:	460b      	mov	r3, r1
 8007070:	4610      	mov	r0, r2
 8007072:	4619      	mov	r1, r3
 8007074:	f04f 0200 	mov.w	r2, #0
 8007078:	4b07      	ldr	r3, [pc, #28]	; (8007098 <can1_ams_cell_voltages_v9s10_decode+0x48>)
 800707a:	f7f9 f8f9 	bl	8000270 <__adddf3>
 800707e:	4602      	mov	r2, r0
 8007080:	460b      	mov	r3, r1
 8007082:	ec43 2b17 	vmov	d7, r2, r3
}
 8007086:	eeb0 0a47 	vmov.f32	s0, s14
 800708a:	eef0 0a67 	vmov.f32	s1, s15
 800708e:	3708      	adds	r7, #8
 8007090:	46bd      	mov	sp, r7
 8007092:	bd80      	pop	{r7, pc}
 8007094:	f3af 8000 	nop.w
 8007098:	40040000 	.word	0x40040000
 800709c:	fcce1c58 	.word	0xfcce1c58
 80070a0:	3f800e6a 	.word	0x3f800e6a
 80070a4:	00000000 	.word	0x00000000

080070a8 <can1_ams_cell_voltages_v3s11_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v3s11_encode(double value)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b082      	sub	sp, #8
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80070b2:	f04f 0200 	mov.w	r2, #0
 80070b6:	4b10      	ldr	r3, [pc, #64]	; (80070f8 <can1_ams_cell_voltages_v3s11_encode+0x50>)
 80070b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80070bc:	f7f9 f8d6 	bl	800026c <__aeabi_dsub>
 80070c0:	4602      	mov	r2, r0
 80070c2:	460b      	mov	r3, r1
 80070c4:	4610      	mov	r0, r2
 80070c6:	4619      	mov	r1, r3
 80070c8:	a309      	add	r3, pc, #36	; (adr r3, 80070f0 <can1_ams_cell_voltages_v3s11_encode+0x48>)
 80070ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ce:	f7f9 fbaf 	bl	8000830 <__aeabi_ddiv>
 80070d2:	4602      	mov	r2, r0
 80070d4:	460b      	mov	r3, r1
 80070d6:	4610      	mov	r0, r2
 80070d8:	4619      	mov	r1, r3
 80070da:	f7f9 fd57 	bl	8000b8c <__aeabi_d2uiz>
 80070de:	4603      	mov	r3, r0
 80070e0:	b2db      	uxtb	r3, r3
}
 80070e2:	4618      	mov	r0, r3
 80070e4:	3708      	adds	r7, #8
 80070e6:	46bd      	mov	sp, r7
 80070e8:	bd80      	pop	{r7, pc}
 80070ea:	bf00      	nop
 80070ec:	f3af 8000 	nop.w
 80070f0:	fcce1c58 	.word	0xfcce1c58
 80070f4:	3f800e6a 	.word	0x3f800e6a
 80070f8:	40040000 	.word	0x40040000
 80070fc:	00000000 	.word	0x00000000

08007100 <can1_ams_cell_voltages_v3s11_decode>:

double can1_ams_cell_voltages_v3s11_decode(uint8_t value)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b082      	sub	sp, #8
 8007104:	af00      	add	r7, sp, #0
 8007106:	4603      	mov	r3, r0
 8007108:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800710a:	79fb      	ldrb	r3, [r7, #7]
 800710c:	4618      	mov	r0, r3
 800710e:	f7f9 f9eb 	bl	80004e8 <__aeabi_ui2d>
 8007112:	a30e      	add	r3, pc, #56	; (adr r3, 800714c <can1_ams_cell_voltages_v3s11_decode+0x4c>)
 8007114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007118:	f7f9 fa60 	bl	80005dc <__aeabi_dmul>
 800711c:	4602      	mov	r2, r0
 800711e:	460b      	mov	r3, r1
 8007120:	4610      	mov	r0, r2
 8007122:	4619      	mov	r1, r3
 8007124:	f04f 0200 	mov.w	r2, #0
 8007128:	4b07      	ldr	r3, [pc, #28]	; (8007148 <can1_ams_cell_voltages_v3s11_decode+0x48>)
 800712a:	f7f9 f8a1 	bl	8000270 <__adddf3>
 800712e:	4602      	mov	r2, r0
 8007130:	460b      	mov	r3, r1
 8007132:	ec43 2b17 	vmov	d7, r2, r3
}
 8007136:	eeb0 0a47 	vmov.f32	s0, s14
 800713a:	eef0 0a67 	vmov.f32	s1, s15
 800713e:	3708      	adds	r7, #8
 8007140:	46bd      	mov	sp, r7
 8007142:	bd80      	pop	{r7, pc}
 8007144:	f3af 8000 	nop.w
 8007148:	40040000 	.word	0x40040000
 800714c:	fcce1c58 	.word	0xfcce1c58
 8007150:	3f800e6a 	.word	0x3f800e6a
 8007154:	00000000 	.word	0x00000000

08007158 <can1_ams_cell_voltages_v9s11_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v9s11_encode(double value)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b082      	sub	sp, #8
 800715c:	af00      	add	r7, sp, #0
 800715e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8007162:	f04f 0200 	mov.w	r2, #0
 8007166:	4b10      	ldr	r3, [pc, #64]	; (80071a8 <can1_ams_cell_voltages_v9s11_encode+0x50>)
 8007168:	e9d7 0100 	ldrd	r0, r1, [r7]
 800716c:	f7f9 f87e 	bl	800026c <__aeabi_dsub>
 8007170:	4602      	mov	r2, r0
 8007172:	460b      	mov	r3, r1
 8007174:	4610      	mov	r0, r2
 8007176:	4619      	mov	r1, r3
 8007178:	a309      	add	r3, pc, #36	; (adr r3, 80071a0 <can1_ams_cell_voltages_v9s11_encode+0x48>)
 800717a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800717e:	f7f9 fb57 	bl	8000830 <__aeabi_ddiv>
 8007182:	4602      	mov	r2, r0
 8007184:	460b      	mov	r3, r1
 8007186:	4610      	mov	r0, r2
 8007188:	4619      	mov	r1, r3
 800718a:	f7f9 fcff 	bl	8000b8c <__aeabi_d2uiz>
 800718e:	4603      	mov	r3, r0
 8007190:	b2db      	uxtb	r3, r3
}
 8007192:	4618      	mov	r0, r3
 8007194:	3708      	adds	r7, #8
 8007196:	46bd      	mov	sp, r7
 8007198:	bd80      	pop	{r7, pc}
 800719a:	bf00      	nop
 800719c:	f3af 8000 	nop.w
 80071a0:	fcce1c58 	.word	0xfcce1c58
 80071a4:	3f800e6a 	.word	0x3f800e6a
 80071a8:	40040000 	.word	0x40040000
 80071ac:	00000000 	.word	0x00000000

080071b0 <can1_ams_cell_voltages_v9s11_decode>:

double can1_ams_cell_voltages_v9s11_decode(uint8_t value)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b082      	sub	sp, #8
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	4603      	mov	r3, r0
 80071b8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80071ba:	79fb      	ldrb	r3, [r7, #7]
 80071bc:	4618      	mov	r0, r3
 80071be:	f7f9 f993 	bl	80004e8 <__aeabi_ui2d>
 80071c2:	a30e      	add	r3, pc, #56	; (adr r3, 80071fc <can1_ams_cell_voltages_v9s11_decode+0x4c>)
 80071c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071c8:	f7f9 fa08 	bl	80005dc <__aeabi_dmul>
 80071cc:	4602      	mov	r2, r0
 80071ce:	460b      	mov	r3, r1
 80071d0:	4610      	mov	r0, r2
 80071d2:	4619      	mov	r1, r3
 80071d4:	f04f 0200 	mov.w	r2, #0
 80071d8:	4b07      	ldr	r3, [pc, #28]	; (80071f8 <can1_ams_cell_voltages_v9s11_decode+0x48>)
 80071da:	f7f9 f849 	bl	8000270 <__adddf3>
 80071de:	4602      	mov	r2, r0
 80071e0:	460b      	mov	r3, r1
 80071e2:	ec43 2b17 	vmov	d7, r2, r3
}
 80071e6:	eeb0 0a47 	vmov.f32	s0, s14
 80071ea:	eef0 0a67 	vmov.f32	s1, s15
 80071ee:	3708      	adds	r7, #8
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}
 80071f4:	f3af 8000 	nop.w
 80071f8:	40040000 	.word	0x40040000
 80071fc:	fcce1c58 	.word	0xfcce1c58
 8007200:	3f800e6a 	.word	0x3f800e6a
 8007204:	00000000 	.word	0x00000000

08007208 <can1_ams_cell_voltages_v3s12_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v3s12_encode(double value)
{
 8007208:	b580      	push	{r7, lr}
 800720a:	b082      	sub	sp, #8
 800720c:	af00      	add	r7, sp, #0
 800720e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8007212:	f04f 0200 	mov.w	r2, #0
 8007216:	4b10      	ldr	r3, [pc, #64]	; (8007258 <can1_ams_cell_voltages_v3s12_encode+0x50>)
 8007218:	e9d7 0100 	ldrd	r0, r1, [r7]
 800721c:	f7f9 f826 	bl	800026c <__aeabi_dsub>
 8007220:	4602      	mov	r2, r0
 8007222:	460b      	mov	r3, r1
 8007224:	4610      	mov	r0, r2
 8007226:	4619      	mov	r1, r3
 8007228:	a309      	add	r3, pc, #36	; (adr r3, 8007250 <can1_ams_cell_voltages_v3s12_encode+0x48>)
 800722a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800722e:	f7f9 faff 	bl	8000830 <__aeabi_ddiv>
 8007232:	4602      	mov	r2, r0
 8007234:	460b      	mov	r3, r1
 8007236:	4610      	mov	r0, r2
 8007238:	4619      	mov	r1, r3
 800723a:	f7f9 fca7 	bl	8000b8c <__aeabi_d2uiz>
 800723e:	4603      	mov	r3, r0
 8007240:	b2db      	uxtb	r3, r3
}
 8007242:	4618      	mov	r0, r3
 8007244:	3708      	adds	r7, #8
 8007246:	46bd      	mov	sp, r7
 8007248:	bd80      	pop	{r7, pc}
 800724a:	bf00      	nop
 800724c:	f3af 8000 	nop.w
 8007250:	fcce1c58 	.word	0xfcce1c58
 8007254:	3f800e6a 	.word	0x3f800e6a
 8007258:	40040000 	.word	0x40040000
 800725c:	00000000 	.word	0x00000000

08007260 <can1_ams_cell_voltages_v3s12_decode>:

double can1_ams_cell_voltages_v3s12_decode(uint8_t value)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b082      	sub	sp, #8
 8007264:	af00      	add	r7, sp, #0
 8007266:	4603      	mov	r3, r0
 8007268:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800726a:	79fb      	ldrb	r3, [r7, #7]
 800726c:	4618      	mov	r0, r3
 800726e:	f7f9 f93b 	bl	80004e8 <__aeabi_ui2d>
 8007272:	a30e      	add	r3, pc, #56	; (adr r3, 80072ac <can1_ams_cell_voltages_v3s12_decode+0x4c>)
 8007274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007278:	f7f9 f9b0 	bl	80005dc <__aeabi_dmul>
 800727c:	4602      	mov	r2, r0
 800727e:	460b      	mov	r3, r1
 8007280:	4610      	mov	r0, r2
 8007282:	4619      	mov	r1, r3
 8007284:	f04f 0200 	mov.w	r2, #0
 8007288:	4b07      	ldr	r3, [pc, #28]	; (80072a8 <can1_ams_cell_voltages_v3s12_decode+0x48>)
 800728a:	f7f8 fff1 	bl	8000270 <__adddf3>
 800728e:	4602      	mov	r2, r0
 8007290:	460b      	mov	r3, r1
 8007292:	ec43 2b17 	vmov	d7, r2, r3
}
 8007296:	eeb0 0a47 	vmov.f32	s0, s14
 800729a:	eef0 0a67 	vmov.f32	s1, s15
 800729e:	3708      	adds	r7, #8
 80072a0:	46bd      	mov	sp, r7
 80072a2:	bd80      	pop	{r7, pc}
 80072a4:	f3af 8000 	nop.w
 80072a8:	40040000 	.word	0x40040000
 80072ac:	fcce1c58 	.word	0xfcce1c58
 80072b0:	3f800e6a 	.word	0x3f800e6a
 80072b4:	00000000 	.word	0x00000000

080072b8 <can1_ams_cell_voltages_v9s12_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v9s12_encode(double value)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b082      	sub	sp, #8
 80072bc:	af00      	add	r7, sp, #0
 80072be:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80072c2:	f04f 0200 	mov.w	r2, #0
 80072c6:	4b10      	ldr	r3, [pc, #64]	; (8007308 <can1_ams_cell_voltages_v9s12_encode+0x50>)
 80072c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80072cc:	f7f8 ffce 	bl	800026c <__aeabi_dsub>
 80072d0:	4602      	mov	r2, r0
 80072d2:	460b      	mov	r3, r1
 80072d4:	4610      	mov	r0, r2
 80072d6:	4619      	mov	r1, r3
 80072d8:	a309      	add	r3, pc, #36	; (adr r3, 8007300 <can1_ams_cell_voltages_v9s12_encode+0x48>)
 80072da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072de:	f7f9 faa7 	bl	8000830 <__aeabi_ddiv>
 80072e2:	4602      	mov	r2, r0
 80072e4:	460b      	mov	r3, r1
 80072e6:	4610      	mov	r0, r2
 80072e8:	4619      	mov	r1, r3
 80072ea:	f7f9 fc4f 	bl	8000b8c <__aeabi_d2uiz>
 80072ee:	4603      	mov	r3, r0
 80072f0:	b2db      	uxtb	r3, r3
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	3708      	adds	r7, #8
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}
 80072fa:	bf00      	nop
 80072fc:	f3af 8000 	nop.w
 8007300:	fcce1c58 	.word	0xfcce1c58
 8007304:	3f800e6a 	.word	0x3f800e6a
 8007308:	40040000 	.word	0x40040000
 800730c:	00000000 	.word	0x00000000

08007310 <can1_ams_cell_voltages_v9s12_decode>:

double can1_ams_cell_voltages_v9s12_decode(uint8_t value)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b082      	sub	sp, #8
 8007314:	af00      	add	r7, sp, #0
 8007316:	4603      	mov	r3, r0
 8007318:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800731a:	79fb      	ldrb	r3, [r7, #7]
 800731c:	4618      	mov	r0, r3
 800731e:	f7f9 f8e3 	bl	80004e8 <__aeabi_ui2d>
 8007322:	a30e      	add	r3, pc, #56	; (adr r3, 800735c <can1_ams_cell_voltages_v9s12_decode+0x4c>)
 8007324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007328:	f7f9 f958 	bl	80005dc <__aeabi_dmul>
 800732c:	4602      	mov	r2, r0
 800732e:	460b      	mov	r3, r1
 8007330:	4610      	mov	r0, r2
 8007332:	4619      	mov	r1, r3
 8007334:	f04f 0200 	mov.w	r2, #0
 8007338:	4b07      	ldr	r3, [pc, #28]	; (8007358 <can1_ams_cell_voltages_v9s12_decode+0x48>)
 800733a:	f7f8 ff99 	bl	8000270 <__adddf3>
 800733e:	4602      	mov	r2, r0
 8007340:	460b      	mov	r3, r1
 8007342:	ec43 2b17 	vmov	d7, r2, r3
}
 8007346:	eeb0 0a47 	vmov.f32	s0, s14
 800734a:	eef0 0a67 	vmov.f32	s1, s15
 800734e:	3708      	adds	r7, #8
 8007350:	46bd      	mov	sp, r7
 8007352:	bd80      	pop	{r7, pc}
 8007354:	f3af 8000 	nop.w
 8007358:	40040000 	.word	0x40040000
 800735c:	fcce1c58 	.word	0xfcce1c58
 8007360:	3f800e6a 	.word	0x3f800e6a
 8007364:	00000000 	.word	0x00000000

08007368 <can1_ams_cell_voltages_v4s1_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v4s1_encode(double value)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b082      	sub	sp, #8
 800736c:	af00      	add	r7, sp, #0
 800736e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8007372:	f04f 0200 	mov.w	r2, #0
 8007376:	4b10      	ldr	r3, [pc, #64]	; (80073b8 <can1_ams_cell_voltages_v4s1_encode+0x50>)
 8007378:	e9d7 0100 	ldrd	r0, r1, [r7]
 800737c:	f7f8 ff76 	bl	800026c <__aeabi_dsub>
 8007380:	4602      	mov	r2, r0
 8007382:	460b      	mov	r3, r1
 8007384:	4610      	mov	r0, r2
 8007386:	4619      	mov	r1, r3
 8007388:	a309      	add	r3, pc, #36	; (adr r3, 80073b0 <can1_ams_cell_voltages_v4s1_encode+0x48>)
 800738a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800738e:	f7f9 fa4f 	bl	8000830 <__aeabi_ddiv>
 8007392:	4602      	mov	r2, r0
 8007394:	460b      	mov	r3, r1
 8007396:	4610      	mov	r0, r2
 8007398:	4619      	mov	r1, r3
 800739a:	f7f9 fbf7 	bl	8000b8c <__aeabi_d2uiz>
 800739e:	4603      	mov	r3, r0
 80073a0:	b2db      	uxtb	r3, r3
}
 80073a2:	4618      	mov	r0, r3
 80073a4:	3708      	adds	r7, #8
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}
 80073aa:	bf00      	nop
 80073ac:	f3af 8000 	nop.w
 80073b0:	fcce1c58 	.word	0xfcce1c58
 80073b4:	3f800e6a 	.word	0x3f800e6a
 80073b8:	40040000 	.word	0x40040000
 80073bc:	00000000 	.word	0x00000000

080073c0 <can1_ams_cell_voltages_v4s1_decode>:

double can1_ams_cell_voltages_v4s1_decode(uint8_t value)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b082      	sub	sp, #8
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	4603      	mov	r3, r0
 80073c8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80073ca:	79fb      	ldrb	r3, [r7, #7]
 80073cc:	4618      	mov	r0, r3
 80073ce:	f7f9 f88b 	bl	80004e8 <__aeabi_ui2d>
 80073d2:	a30e      	add	r3, pc, #56	; (adr r3, 800740c <can1_ams_cell_voltages_v4s1_decode+0x4c>)
 80073d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073d8:	f7f9 f900 	bl	80005dc <__aeabi_dmul>
 80073dc:	4602      	mov	r2, r0
 80073de:	460b      	mov	r3, r1
 80073e0:	4610      	mov	r0, r2
 80073e2:	4619      	mov	r1, r3
 80073e4:	f04f 0200 	mov.w	r2, #0
 80073e8:	4b07      	ldr	r3, [pc, #28]	; (8007408 <can1_ams_cell_voltages_v4s1_decode+0x48>)
 80073ea:	f7f8 ff41 	bl	8000270 <__adddf3>
 80073ee:	4602      	mov	r2, r0
 80073f0:	460b      	mov	r3, r1
 80073f2:	ec43 2b17 	vmov	d7, r2, r3
}
 80073f6:	eeb0 0a47 	vmov.f32	s0, s14
 80073fa:	eef0 0a67 	vmov.f32	s1, s15
 80073fe:	3708      	adds	r7, #8
 8007400:	46bd      	mov	sp, r7
 8007402:	bd80      	pop	{r7, pc}
 8007404:	f3af 8000 	nop.w
 8007408:	40040000 	.word	0x40040000
 800740c:	fcce1c58 	.word	0xfcce1c58
 8007410:	3f800e6a 	.word	0x3f800e6a
 8007414:	00000000 	.word	0x00000000

08007418 <can1_ams_cell_voltages_v10s1_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v10s1_encode(double value)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b082      	sub	sp, #8
 800741c:	af00      	add	r7, sp, #0
 800741e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8007422:	f04f 0200 	mov.w	r2, #0
 8007426:	4b10      	ldr	r3, [pc, #64]	; (8007468 <can1_ams_cell_voltages_v10s1_encode+0x50>)
 8007428:	e9d7 0100 	ldrd	r0, r1, [r7]
 800742c:	f7f8 ff1e 	bl	800026c <__aeabi_dsub>
 8007430:	4602      	mov	r2, r0
 8007432:	460b      	mov	r3, r1
 8007434:	4610      	mov	r0, r2
 8007436:	4619      	mov	r1, r3
 8007438:	a309      	add	r3, pc, #36	; (adr r3, 8007460 <can1_ams_cell_voltages_v10s1_encode+0x48>)
 800743a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800743e:	f7f9 f9f7 	bl	8000830 <__aeabi_ddiv>
 8007442:	4602      	mov	r2, r0
 8007444:	460b      	mov	r3, r1
 8007446:	4610      	mov	r0, r2
 8007448:	4619      	mov	r1, r3
 800744a:	f7f9 fb9f 	bl	8000b8c <__aeabi_d2uiz>
 800744e:	4603      	mov	r3, r0
 8007450:	b2db      	uxtb	r3, r3
}
 8007452:	4618      	mov	r0, r3
 8007454:	3708      	adds	r7, #8
 8007456:	46bd      	mov	sp, r7
 8007458:	bd80      	pop	{r7, pc}
 800745a:	bf00      	nop
 800745c:	f3af 8000 	nop.w
 8007460:	fcce1c58 	.word	0xfcce1c58
 8007464:	3f800e6a 	.word	0x3f800e6a
 8007468:	40040000 	.word	0x40040000
 800746c:	00000000 	.word	0x00000000

08007470 <can1_ams_cell_voltages_v10s1_decode>:

double can1_ams_cell_voltages_v10s1_decode(uint8_t value)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b082      	sub	sp, #8
 8007474:	af00      	add	r7, sp, #0
 8007476:	4603      	mov	r3, r0
 8007478:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800747a:	79fb      	ldrb	r3, [r7, #7]
 800747c:	4618      	mov	r0, r3
 800747e:	f7f9 f833 	bl	80004e8 <__aeabi_ui2d>
 8007482:	a30e      	add	r3, pc, #56	; (adr r3, 80074bc <can1_ams_cell_voltages_v10s1_decode+0x4c>)
 8007484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007488:	f7f9 f8a8 	bl	80005dc <__aeabi_dmul>
 800748c:	4602      	mov	r2, r0
 800748e:	460b      	mov	r3, r1
 8007490:	4610      	mov	r0, r2
 8007492:	4619      	mov	r1, r3
 8007494:	f04f 0200 	mov.w	r2, #0
 8007498:	4b07      	ldr	r3, [pc, #28]	; (80074b8 <can1_ams_cell_voltages_v10s1_decode+0x48>)
 800749a:	f7f8 fee9 	bl	8000270 <__adddf3>
 800749e:	4602      	mov	r2, r0
 80074a0:	460b      	mov	r3, r1
 80074a2:	ec43 2b17 	vmov	d7, r2, r3
}
 80074a6:	eeb0 0a47 	vmov.f32	s0, s14
 80074aa:	eef0 0a67 	vmov.f32	s1, s15
 80074ae:	3708      	adds	r7, #8
 80074b0:	46bd      	mov	sp, r7
 80074b2:	bd80      	pop	{r7, pc}
 80074b4:	f3af 8000 	nop.w
 80074b8:	40040000 	.word	0x40040000
 80074bc:	fcce1c58 	.word	0xfcce1c58
 80074c0:	3f800e6a 	.word	0x3f800e6a
 80074c4:	00000000 	.word	0x00000000

080074c8 <can1_ams_cell_voltages_v4s2_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v4s2_encode(double value)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b082      	sub	sp, #8
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80074d2:	f04f 0200 	mov.w	r2, #0
 80074d6:	4b10      	ldr	r3, [pc, #64]	; (8007518 <can1_ams_cell_voltages_v4s2_encode+0x50>)
 80074d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80074dc:	f7f8 fec6 	bl	800026c <__aeabi_dsub>
 80074e0:	4602      	mov	r2, r0
 80074e2:	460b      	mov	r3, r1
 80074e4:	4610      	mov	r0, r2
 80074e6:	4619      	mov	r1, r3
 80074e8:	a309      	add	r3, pc, #36	; (adr r3, 8007510 <can1_ams_cell_voltages_v4s2_encode+0x48>)
 80074ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ee:	f7f9 f99f 	bl	8000830 <__aeabi_ddiv>
 80074f2:	4602      	mov	r2, r0
 80074f4:	460b      	mov	r3, r1
 80074f6:	4610      	mov	r0, r2
 80074f8:	4619      	mov	r1, r3
 80074fa:	f7f9 fb47 	bl	8000b8c <__aeabi_d2uiz>
 80074fe:	4603      	mov	r3, r0
 8007500:	b2db      	uxtb	r3, r3
}
 8007502:	4618      	mov	r0, r3
 8007504:	3708      	adds	r7, #8
 8007506:	46bd      	mov	sp, r7
 8007508:	bd80      	pop	{r7, pc}
 800750a:	bf00      	nop
 800750c:	f3af 8000 	nop.w
 8007510:	fcce1c58 	.word	0xfcce1c58
 8007514:	3f800e6a 	.word	0x3f800e6a
 8007518:	40040000 	.word	0x40040000
 800751c:	00000000 	.word	0x00000000

08007520 <can1_ams_cell_voltages_v4s2_decode>:

double can1_ams_cell_voltages_v4s2_decode(uint8_t value)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b082      	sub	sp, #8
 8007524:	af00      	add	r7, sp, #0
 8007526:	4603      	mov	r3, r0
 8007528:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800752a:	79fb      	ldrb	r3, [r7, #7]
 800752c:	4618      	mov	r0, r3
 800752e:	f7f8 ffdb 	bl	80004e8 <__aeabi_ui2d>
 8007532:	a30e      	add	r3, pc, #56	; (adr r3, 800756c <can1_ams_cell_voltages_v4s2_decode+0x4c>)
 8007534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007538:	f7f9 f850 	bl	80005dc <__aeabi_dmul>
 800753c:	4602      	mov	r2, r0
 800753e:	460b      	mov	r3, r1
 8007540:	4610      	mov	r0, r2
 8007542:	4619      	mov	r1, r3
 8007544:	f04f 0200 	mov.w	r2, #0
 8007548:	4b07      	ldr	r3, [pc, #28]	; (8007568 <can1_ams_cell_voltages_v4s2_decode+0x48>)
 800754a:	f7f8 fe91 	bl	8000270 <__adddf3>
 800754e:	4602      	mov	r2, r0
 8007550:	460b      	mov	r3, r1
 8007552:	ec43 2b17 	vmov	d7, r2, r3
}
 8007556:	eeb0 0a47 	vmov.f32	s0, s14
 800755a:	eef0 0a67 	vmov.f32	s1, s15
 800755e:	3708      	adds	r7, #8
 8007560:	46bd      	mov	sp, r7
 8007562:	bd80      	pop	{r7, pc}
 8007564:	f3af 8000 	nop.w
 8007568:	40040000 	.word	0x40040000
 800756c:	fcce1c58 	.word	0xfcce1c58
 8007570:	3f800e6a 	.word	0x3f800e6a
 8007574:	00000000 	.word	0x00000000

08007578 <can1_ams_cell_voltages_v10s2_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v10s2_encode(double value)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b082      	sub	sp, #8
 800757c:	af00      	add	r7, sp, #0
 800757e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8007582:	f04f 0200 	mov.w	r2, #0
 8007586:	4b10      	ldr	r3, [pc, #64]	; (80075c8 <can1_ams_cell_voltages_v10s2_encode+0x50>)
 8007588:	e9d7 0100 	ldrd	r0, r1, [r7]
 800758c:	f7f8 fe6e 	bl	800026c <__aeabi_dsub>
 8007590:	4602      	mov	r2, r0
 8007592:	460b      	mov	r3, r1
 8007594:	4610      	mov	r0, r2
 8007596:	4619      	mov	r1, r3
 8007598:	a309      	add	r3, pc, #36	; (adr r3, 80075c0 <can1_ams_cell_voltages_v10s2_encode+0x48>)
 800759a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800759e:	f7f9 f947 	bl	8000830 <__aeabi_ddiv>
 80075a2:	4602      	mov	r2, r0
 80075a4:	460b      	mov	r3, r1
 80075a6:	4610      	mov	r0, r2
 80075a8:	4619      	mov	r1, r3
 80075aa:	f7f9 faef 	bl	8000b8c <__aeabi_d2uiz>
 80075ae:	4603      	mov	r3, r0
 80075b0:	b2db      	uxtb	r3, r3
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	3708      	adds	r7, #8
 80075b6:	46bd      	mov	sp, r7
 80075b8:	bd80      	pop	{r7, pc}
 80075ba:	bf00      	nop
 80075bc:	f3af 8000 	nop.w
 80075c0:	fcce1c58 	.word	0xfcce1c58
 80075c4:	3f800e6a 	.word	0x3f800e6a
 80075c8:	40040000 	.word	0x40040000
 80075cc:	00000000 	.word	0x00000000

080075d0 <can1_ams_cell_voltages_v10s2_decode>:

double can1_ams_cell_voltages_v10s2_decode(uint8_t value)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b082      	sub	sp, #8
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	4603      	mov	r3, r0
 80075d8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80075da:	79fb      	ldrb	r3, [r7, #7]
 80075dc:	4618      	mov	r0, r3
 80075de:	f7f8 ff83 	bl	80004e8 <__aeabi_ui2d>
 80075e2:	a30e      	add	r3, pc, #56	; (adr r3, 800761c <can1_ams_cell_voltages_v10s2_decode+0x4c>)
 80075e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075e8:	f7f8 fff8 	bl	80005dc <__aeabi_dmul>
 80075ec:	4602      	mov	r2, r0
 80075ee:	460b      	mov	r3, r1
 80075f0:	4610      	mov	r0, r2
 80075f2:	4619      	mov	r1, r3
 80075f4:	f04f 0200 	mov.w	r2, #0
 80075f8:	4b07      	ldr	r3, [pc, #28]	; (8007618 <can1_ams_cell_voltages_v10s2_decode+0x48>)
 80075fa:	f7f8 fe39 	bl	8000270 <__adddf3>
 80075fe:	4602      	mov	r2, r0
 8007600:	460b      	mov	r3, r1
 8007602:	ec43 2b17 	vmov	d7, r2, r3
}
 8007606:	eeb0 0a47 	vmov.f32	s0, s14
 800760a:	eef0 0a67 	vmov.f32	s1, s15
 800760e:	3708      	adds	r7, #8
 8007610:	46bd      	mov	sp, r7
 8007612:	bd80      	pop	{r7, pc}
 8007614:	f3af 8000 	nop.w
 8007618:	40040000 	.word	0x40040000
 800761c:	fcce1c58 	.word	0xfcce1c58
 8007620:	3f800e6a 	.word	0x3f800e6a
 8007624:	00000000 	.word	0x00000000

08007628 <can1_ams_cell_voltages_v4s3_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v4s3_encode(double value)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b082      	sub	sp, #8
 800762c:	af00      	add	r7, sp, #0
 800762e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8007632:	f04f 0200 	mov.w	r2, #0
 8007636:	4b10      	ldr	r3, [pc, #64]	; (8007678 <can1_ams_cell_voltages_v4s3_encode+0x50>)
 8007638:	e9d7 0100 	ldrd	r0, r1, [r7]
 800763c:	f7f8 fe16 	bl	800026c <__aeabi_dsub>
 8007640:	4602      	mov	r2, r0
 8007642:	460b      	mov	r3, r1
 8007644:	4610      	mov	r0, r2
 8007646:	4619      	mov	r1, r3
 8007648:	a309      	add	r3, pc, #36	; (adr r3, 8007670 <can1_ams_cell_voltages_v4s3_encode+0x48>)
 800764a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800764e:	f7f9 f8ef 	bl	8000830 <__aeabi_ddiv>
 8007652:	4602      	mov	r2, r0
 8007654:	460b      	mov	r3, r1
 8007656:	4610      	mov	r0, r2
 8007658:	4619      	mov	r1, r3
 800765a:	f7f9 fa97 	bl	8000b8c <__aeabi_d2uiz>
 800765e:	4603      	mov	r3, r0
 8007660:	b2db      	uxtb	r3, r3
}
 8007662:	4618      	mov	r0, r3
 8007664:	3708      	adds	r7, #8
 8007666:	46bd      	mov	sp, r7
 8007668:	bd80      	pop	{r7, pc}
 800766a:	bf00      	nop
 800766c:	f3af 8000 	nop.w
 8007670:	fcce1c58 	.word	0xfcce1c58
 8007674:	3f800e6a 	.word	0x3f800e6a
 8007678:	40040000 	.word	0x40040000
 800767c:	00000000 	.word	0x00000000

08007680 <can1_ams_cell_voltages_v4s3_decode>:

double can1_ams_cell_voltages_v4s3_decode(uint8_t value)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b082      	sub	sp, #8
 8007684:	af00      	add	r7, sp, #0
 8007686:	4603      	mov	r3, r0
 8007688:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800768a:	79fb      	ldrb	r3, [r7, #7]
 800768c:	4618      	mov	r0, r3
 800768e:	f7f8 ff2b 	bl	80004e8 <__aeabi_ui2d>
 8007692:	a30e      	add	r3, pc, #56	; (adr r3, 80076cc <can1_ams_cell_voltages_v4s3_decode+0x4c>)
 8007694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007698:	f7f8 ffa0 	bl	80005dc <__aeabi_dmul>
 800769c:	4602      	mov	r2, r0
 800769e:	460b      	mov	r3, r1
 80076a0:	4610      	mov	r0, r2
 80076a2:	4619      	mov	r1, r3
 80076a4:	f04f 0200 	mov.w	r2, #0
 80076a8:	4b07      	ldr	r3, [pc, #28]	; (80076c8 <can1_ams_cell_voltages_v4s3_decode+0x48>)
 80076aa:	f7f8 fde1 	bl	8000270 <__adddf3>
 80076ae:	4602      	mov	r2, r0
 80076b0:	460b      	mov	r3, r1
 80076b2:	ec43 2b17 	vmov	d7, r2, r3
}
 80076b6:	eeb0 0a47 	vmov.f32	s0, s14
 80076ba:	eef0 0a67 	vmov.f32	s1, s15
 80076be:	3708      	adds	r7, #8
 80076c0:	46bd      	mov	sp, r7
 80076c2:	bd80      	pop	{r7, pc}
 80076c4:	f3af 8000 	nop.w
 80076c8:	40040000 	.word	0x40040000
 80076cc:	fcce1c58 	.word	0xfcce1c58
 80076d0:	3f800e6a 	.word	0x3f800e6a
 80076d4:	00000000 	.word	0x00000000

080076d8 <can1_ams_cell_voltages_v10s3_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v10s3_encode(double value)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b082      	sub	sp, #8
 80076dc:	af00      	add	r7, sp, #0
 80076de:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80076e2:	f04f 0200 	mov.w	r2, #0
 80076e6:	4b10      	ldr	r3, [pc, #64]	; (8007728 <can1_ams_cell_voltages_v10s3_encode+0x50>)
 80076e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80076ec:	f7f8 fdbe 	bl	800026c <__aeabi_dsub>
 80076f0:	4602      	mov	r2, r0
 80076f2:	460b      	mov	r3, r1
 80076f4:	4610      	mov	r0, r2
 80076f6:	4619      	mov	r1, r3
 80076f8:	a309      	add	r3, pc, #36	; (adr r3, 8007720 <can1_ams_cell_voltages_v10s3_encode+0x48>)
 80076fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076fe:	f7f9 f897 	bl	8000830 <__aeabi_ddiv>
 8007702:	4602      	mov	r2, r0
 8007704:	460b      	mov	r3, r1
 8007706:	4610      	mov	r0, r2
 8007708:	4619      	mov	r1, r3
 800770a:	f7f9 fa3f 	bl	8000b8c <__aeabi_d2uiz>
 800770e:	4603      	mov	r3, r0
 8007710:	b2db      	uxtb	r3, r3
}
 8007712:	4618      	mov	r0, r3
 8007714:	3708      	adds	r7, #8
 8007716:	46bd      	mov	sp, r7
 8007718:	bd80      	pop	{r7, pc}
 800771a:	bf00      	nop
 800771c:	f3af 8000 	nop.w
 8007720:	fcce1c58 	.word	0xfcce1c58
 8007724:	3f800e6a 	.word	0x3f800e6a
 8007728:	40040000 	.word	0x40040000
 800772c:	00000000 	.word	0x00000000

08007730 <can1_ams_cell_voltages_v10s3_decode>:

double can1_ams_cell_voltages_v10s3_decode(uint8_t value)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b082      	sub	sp, #8
 8007734:	af00      	add	r7, sp, #0
 8007736:	4603      	mov	r3, r0
 8007738:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800773a:	79fb      	ldrb	r3, [r7, #7]
 800773c:	4618      	mov	r0, r3
 800773e:	f7f8 fed3 	bl	80004e8 <__aeabi_ui2d>
 8007742:	a30e      	add	r3, pc, #56	; (adr r3, 800777c <can1_ams_cell_voltages_v10s3_decode+0x4c>)
 8007744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007748:	f7f8 ff48 	bl	80005dc <__aeabi_dmul>
 800774c:	4602      	mov	r2, r0
 800774e:	460b      	mov	r3, r1
 8007750:	4610      	mov	r0, r2
 8007752:	4619      	mov	r1, r3
 8007754:	f04f 0200 	mov.w	r2, #0
 8007758:	4b07      	ldr	r3, [pc, #28]	; (8007778 <can1_ams_cell_voltages_v10s3_decode+0x48>)
 800775a:	f7f8 fd89 	bl	8000270 <__adddf3>
 800775e:	4602      	mov	r2, r0
 8007760:	460b      	mov	r3, r1
 8007762:	ec43 2b17 	vmov	d7, r2, r3
}
 8007766:	eeb0 0a47 	vmov.f32	s0, s14
 800776a:	eef0 0a67 	vmov.f32	s1, s15
 800776e:	3708      	adds	r7, #8
 8007770:	46bd      	mov	sp, r7
 8007772:	bd80      	pop	{r7, pc}
 8007774:	f3af 8000 	nop.w
 8007778:	40040000 	.word	0x40040000
 800777c:	fcce1c58 	.word	0xfcce1c58
 8007780:	3f800e6a 	.word	0x3f800e6a
 8007784:	00000000 	.word	0x00000000

08007788 <can1_ams_cell_voltages_v4s4_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v4s4_encode(double value)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b082      	sub	sp, #8
 800778c:	af00      	add	r7, sp, #0
 800778e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8007792:	f04f 0200 	mov.w	r2, #0
 8007796:	4b10      	ldr	r3, [pc, #64]	; (80077d8 <can1_ams_cell_voltages_v4s4_encode+0x50>)
 8007798:	e9d7 0100 	ldrd	r0, r1, [r7]
 800779c:	f7f8 fd66 	bl	800026c <__aeabi_dsub>
 80077a0:	4602      	mov	r2, r0
 80077a2:	460b      	mov	r3, r1
 80077a4:	4610      	mov	r0, r2
 80077a6:	4619      	mov	r1, r3
 80077a8:	a309      	add	r3, pc, #36	; (adr r3, 80077d0 <can1_ams_cell_voltages_v4s4_encode+0x48>)
 80077aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ae:	f7f9 f83f 	bl	8000830 <__aeabi_ddiv>
 80077b2:	4602      	mov	r2, r0
 80077b4:	460b      	mov	r3, r1
 80077b6:	4610      	mov	r0, r2
 80077b8:	4619      	mov	r1, r3
 80077ba:	f7f9 f9e7 	bl	8000b8c <__aeabi_d2uiz>
 80077be:	4603      	mov	r3, r0
 80077c0:	b2db      	uxtb	r3, r3
}
 80077c2:	4618      	mov	r0, r3
 80077c4:	3708      	adds	r7, #8
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bd80      	pop	{r7, pc}
 80077ca:	bf00      	nop
 80077cc:	f3af 8000 	nop.w
 80077d0:	fcce1c58 	.word	0xfcce1c58
 80077d4:	3f800e6a 	.word	0x3f800e6a
 80077d8:	40040000 	.word	0x40040000
 80077dc:	00000000 	.word	0x00000000

080077e0 <can1_ams_cell_voltages_v4s4_decode>:

double can1_ams_cell_voltages_v4s4_decode(uint8_t value)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b082      	sub	sp, #8
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	4603      	mov	r3, r0
 80077e8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80077ea:	79fb      	ldrb	r3, [r7, #7]
 80077ec:	4618      	mov	r0, r3
 80077ee:	f7f8 fe7b 	bl	80004e8 <__aeabi_ui2d>
 80077f2:	a30e      	add	r3, pc, #56	; (adr r3, 800782c <can1_ams_cell_voltages_v4s4_decode+0x4c>)
 80077f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077f8:	f7f8 fef0 	bl	80005dc <__aeabi_dmul>
 80077fc:	4602      	mov	r2, r0
 80077fe:	460b      	mov	r3, r1
 8007800:	4610      	mov	r0, r2
 8007802:	4619      	mov	r1, r3
 8007804:	f04f 0200 	mov.w	r2, #0
 8007808:	4b07      	ldr	r3, [pc, #28]	; (8007828 <can1_ams_cell_voltages_v4s4_decode+0x48>)
 800780a:	f7f8 fd31 	bl	8000270 <__adddf3>
 800780e:	4602      	mov	r2, r0
 8007810:	460b      	mov	r3, r1
 8007812:	ec43 2b17 	vmov	d7, r2, r3
}
 8007816:	eeb0 0a47 	vmov.f32	s0, s14
 800781a:	eef0 0a67 	vmov.f32	s1, s15
 800781e:	3708      	adds	r7, #8
 8007820:	46bd      	mov	sp, r7
 8007822:	bd80      	pop	{r7, pc}
 8007824:	f3af 8000 	nop.w
 8007828:	40040000 	.word	0x40040000
 800782c:	fcce1c58 	.word	0xfcce1c58
 8007830:	3f800e6a 	.word	0x3f800e6a
 8007834:	00000000 	.word	0x00000000

08007838 <can1_ams_cell_voltages_v10s4_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v10s4_encode(double value)
{
 8007838:	b580      	push	{r7, lr}
 800783a:	b082      	sub	sp, #8
 800783c:	af00      	add	r7, sp, #0
 800783e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8007842:	f04f 0200 	mov.w	r2, #0
 8007846:	4b10      	ldr	r3, [pc, #64]	; (8007888 <can1_ams_cell_voltages_v10s4_encode+0x50>)
 8007848:	e9d7 0100 	ldrd	r0, r1, [r7]
 800784c:	f7f8 fd0e 	bl	800026c <__aeabi_dsub>
 8007850:	4602      	mov	r2, r0
 8007852:	460b      	mov	r3, r1
 8007854:	4610      	mov	r0, r2
 8007856:	4619      	mov	r1, r3
 8007858:	a309      	add	r3, pc, #36	; (adr r3, 8007880 <can1_ams_cell_voltages_v10s4_encode+0x48>)
 800785a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800785e:	f7f8 ffe7 	bl	8000830 <__aeabi_ddiv>
 8007862:	4602      	mov	r2, r0
 8007864:	460b      	mov	r3, r1
 8007866:	4610      	mov	r0, r2
 8007868:	4619      	mov	r1, r3
 800786a:	f7f9 f98f 	bl	8000b8c <__aeabi_d2uiz>
 800786e:	4603      	mov	r3, r0
 8007870:	b2db      	uxtb	r3, r3
}
 8007872:	4618      	mov	r0, r3
 8007874:	3708      	adds	r7, #8
 8007876:	46bd      	mov	sp, r7
 8007878:	bd80      	pop	{r7, pc}
 800787a:	bf00      	nop
 800787c:	f3af 8000 	nop.w
 8007880:	fcce1c58 	.word	0xfcce1c58
 8007884:	3f800e6a 	.word	0x3f800e6a
 8007888:	40040000 	.word	0x40040000
 800788c:	00000000 	.word	0x00000000

08007890 <can1_ams_cell_voltages_v10s4_decode>:

double can1_ams_cell_voltages_v10s4_decode(uint8_t value)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b082      	sub	sp, #8
 8007894:	af00      	add	r7, sp, #0
 8007896:	4603      	mov	r3, r0
 8007898:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800789a:	79fb      	ldrb	r3, [r7, #7]
 800789c:	4618      	mov	r0, r3
 800789e:	f7f8 fe23 	bl	80004e8 <__aeabi_ui2d>
 80078a2:	a30e      	add	r3, pc, #56	; (adr r3, 80078dc <can1_ams_cell_voltages_v10s4_decode+0x4c>)
 80078a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078a8:	f7f8 fe98 	bl	80005dc <__aeabi_dmul>
 80078ac:	4602      	mov	r2, r0
 80078ae:	460b      	mov	r3, r1
 80078b0:	4610      	mov	r0, r2
 80078b2:	4619      	mov	r1, r3
 80078b4:	f04f 0200 	mov.w	r2, #0
 80078b8:	4b07      	ldr	r3, [pc, #28]	; (80078d8 <can1_ams_cell_voltages_v10s4_decode+0x48>)
 80078ba:	f7f8 fcd9 	bl	8000270 <__adddf3>
 80078be:	4602      	mov	r2, r0
 80078c0:	460b      	mov	r3, r1
 80078c2:	ec43 2b17 	vmov	d7, r2, r3
}
 80078c6:	eeb0 0a47 	vmov.f32	s0, s14
 80078ca:	eef0 0a67 	vmov.f32	s1, s15
 80078ce:	3708      	adds	r7, #8
 80078d0:	46bd      	mov	sp, r7
 80078d2:	bd80      	pop	{r7, pc}
 80078d4:	f3af 8000 	nop.w
 80078d8:	40040000 	.word	0x40040000
 80078dc:	fcce1c58 	.word	0xfcce1c58
 80078e0:	3f800e6a 	.word	0x3f800e6a
 80078e4:	00000000 	.word	0x00000000

080078e8 <can1_ams_cell_voltages_v4s5_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v4s5_encode(double value)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b082      	sub	sp, #8
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80078f2:	f04f 0200 	mov.w	r2, #0
 80078f6:	4b10      	ldr	r3, [pc, #64]	; (8007938 <can1_ams_cell_voltages_v4s5_encode+0x50>)
 80078f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80078fc:	f7f8 fcb6 	bl	800026c <__aeabi_dsub>
 8007900:	4602      	mov	r2, r0
 8007902:	460b      	mov	r3, r1
 8007904:	4610      	mov	r0, r2
 8007906:	4619      	mov	r1, r3
 8007908:	a309      	add	r3, pc, #36	; (adr r3, 8007930 <can1_ams_cell_voltages_v4s5_encode+0x48>)
 800790a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800790e:	f7f8 ff8f 	bl	8000830 <__aeabi_ddiv>
 8007912:	4602      	mov	r2, r0
 8007914:	460b      	mov	r3, r1
 8007916:	4610      	mov	r0, r2
 8007918:	4619      	mov	r1, r3
 800791a:	f7f9 f937 	bl	8000b8c <__aeabi_d2uiz>
 800791e:	4603      	mov	r3, r0
 8007920:	b2db      	uxtb	r3, r3
}
 8007922:	4618      	mov	r0, r3
 8007924:	3708      	adds	r7, #8
 8007926:	46bd      	mov	sp, r7
 8007928:	bd80      	pop	{r7, pc}
 800792a:	bf00      	nop
 800792c:	f3af 8000 	nop.w
 8007930:	fcce1c58 	.word	0xfcce1c58
 8007934:	3f800e6a 	.word	0x3f800e6a
 8007938:	40040000 	.word	0x40040000
 800793c:	00000000 	.word	0x00000000

08007940 <can1_ams_cell_voltages_v4s5_decode>:

double can1_ams_cell_voltages_v4s5_decode(uint8_t value)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b082      	sub	sp, #8
 8007944:	af00      	add	r7, sp, #0
 8007946:	4603      	mov	r3, r0
 8007948:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800794a:	79fb      	ldrb	r3, [r7, #7]
 800794c:	4618      	mov	r0, r3
 800794e:	f7f8 fdcb 	bl	80004e8 <__aeabi_ui2d>
 8007952:	a30e      	add	r3, pc, #56	; (adr r3, 800798c <can1_ams_cell_voltages_v4s5_decode+0x4c>)
 8007954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007958:	f7f8 fe40 	bl	80005dc <__aeabi_dmul>
 800795c:	4602      	mov	r2, r0
 800795e:	460b      	mov	r3, r1
 8007960:	4610      	mov	r0, r2
 8007962:	4619      	mov	r1, r3
 8007964:	f04f 0200 	mov.w	r2, #0
 8007968:	4b07      	ldr	r3, [pc, #28]	; (8007988 <can1_ams_cell_voltages_v4s5_decode+0x48>)
 800796a:	f7f8 fc81 	bl	8000270 <__adddf3>
 800796e:	4602      	mov	r2, r0
 8007970:	460b      	mov	r3, r1
 8007972:	ec43 2b17 	vmov	d7, r2, r3
}
 8007976:	eeb0 0a47 	vmov.f32	s0, s14
 800797a:	eef0 0a67 	vmov.f32	s1, s15
 800797e:	3708      	adds	r7, #8
 8007980:	46bd      	mov	sp, r7
 8007982:	bd80      	pop	{r7, pc}
 8007984:	f3af 8000 	nop.w
 8007988:	40040000 	.word	0x40040000
 800798c:	fcce1c58 	.word	0xfcce1c58
 8007990:	3f800e6a 	.word	0x3f800e6a
 8007994:	00000000 	.word	0x00000000

08007998 <can1_ams_cell_voltages_v10s5_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v10s5_encode(double value)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b082      	sub	sp, #8
 800799c:	af00      	add	r7, sp, #0
 800799e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80079a2:	f04f 0200 	mov.w	r2, #0
 80079a6:	4b10      	ldr	r3, [pc, #64]	; (80079e8 <can1_ams_cell_voltages_v10s5_encode+0x50>)
 80079a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80079ac:	f7f8 fc5e 	bl	800026c <__aeabi_dsub>
 80079b0:	4602      	mov	r2, r0
 80079b2:	460b      	mov	r3, r1
 80079b4:	4610      	mov	r0, r2
 80079b6:	4619      	mov	r1, r3
 80079b8:	a309      	add	r3, pc, #36	; (adr r3, 80079e0 <can1_ams_cell_voltages_v10s5_encode+0x48>)
 80079ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079be:	f7f8 ff37 	bl	8000830 <__aeabi_ddiv>
 80079c2:	4602      	mov	r2, r0
 80079c4:	460b      	mov	r3, r1
 80079c6:	4610      	mov	r0, r2
 80079c8:	4619      	mov	r1, r3
 80079ca:	f7f9 f8df 	bl	8000b8c <__aeabi_d2uiz>
 80079ce:	4603      	mov	r3, r0
 80079d0:	b2db      	uxtb	r3, r3
}
 80079d2:	4618      	mov	r0, r3
 80079d4:	3708      	adds	r7, #8
 80079d6:	46bd      	mov	sp, r7
 80079d8:	bd80      	pop	{r7, pc}
 80079da:	bf00      	nop
 80079dc:	f3af 8000 	nop.w
 80079e0:	fcce1c58 	.word	0xfcce1c58
 80079e4:	3f800e6a 	.word	0x3f800e6a
 80079e8:	40040000 	.word	0x40040000
 80079ec:	00000000 	.word	0x00000000

080079f0 <can1_ams_cell_voltages_v10s5_decode>:

double can1_ams_cell_voltages_v10s5_decode(uint8_t value)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b082      	sub	sp, #8
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	4603      	mov	r3, r0
 80079f8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80079fa:	79fb      	ldrb	r3, [r7, #7]
 80079fc:	4618      	mov	r0, r3
 80079fe:	f7f8 fd73 	bl	80004e8 <__aeabi_ui2d>
 8007a02:	a30e      	add	r3, pc, #56	; (adr r3, 8007a3c <can1_ams_cell_voltages_v10s5_decode+0x4c>)
 8007a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a08:	f7f8 fde8 	bl	80005dc <__aeabi_dmul>
 8007a0c:	4602      	mov	r2, r0
 8007a0e:	460b      	mov	r3, r1
 8007a10:	4610      	mov	r0, r2
 8007a12:	4619      	mov	r1, r3
 8007a14:	f04f 0200 	mov.w	r2, #0
 8007a18:	4b07      	ldr	r3, [pc, #28]	; (8007a38 <can1_ams_cell_voltages_v10s5_decode+0x48>)
 8007a1a:	f7f8 fc29 	bl	8000270 <__adddf3>
 8007a1e:	4602      	mov	r2, r0
 8007a20:	460b      	mov	r3, r1
 8007a22:	ec43 2b17 	vmov	d7, r2, r3
}
 8007a26:	eeb0 0a47 	vmov.f32	s0, s14
 8007a2a:	eef0 0a67 	vmov.f32	s1, s15
 8007a2e:	3708      	adds	r7, #8
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bd80      	pop	{r7, pc}
 8007a34:	f3af 8000 	nop.w
 8007a38:	40040000 	.word	0x40040000
 8007a3c:	fcce1c58 	.word	0xfcce1c58
 8007a40:	3f800e6a 	.word	0x3f800e6a
 8007a44:	00000000 	.word	0x00000000

08007a48 <can1_ams_cell_voltages_v4s6_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v4s6_encode(double value)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b082      	sub	sp, #8
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8007a52:	f04f 0200 	mov.w	r2, #0
 8007a56:	4b10      	ldr	r3, [pc, #64]	; (8007a98 <can1_ams_cell_voltages_v4s6_encode+0x50>)
 8007a58:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007a5c:	f7f8 fc06 	bl	800026c <__aeabi_dsub>
 8007a60:	4602      	mov	r2, r0
 8007a62:	460b      	mov	r3, r1
 8007a64:	4610      	mov	r0, r2
 8007a66:	4619      	mov	r1, r3
 8007a68:	a309      	add	r3, pc, #36	; (adr r3, 8007a90 <can1_ams_cell_voltages_v4s6_encode+0x48>)
 8007a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a6e:	f7f8 fedf 	bl	8000830 <__aeabi_ddiv>
 8007a72:	4602      	mov	r2, r0
 8007a74:	460b      	mov	r3, r1
 8007a76:	4610      	mov	r0, r2
 8007a78:	4619      	mov	r1, r3
 8007a7a:	f7f9 f887 	bl	8000b8c <__aeabi_d2uiz>
 8007a7e:	4603      	mov	r3, r0
 8007a80:	b2db      	uxtb	r3, r3
}
 8007a82:	4618      	mov	r0, r3
 8007a84:	3708      	adds	r7, #8
 8007a86:	46bd      	mov	sp, r7
 8007a88:	bd80      	pop	{r7, pc}
 8007a8a:	bf00      	nop
 8007a8c:	f3af 8000 	nop.w
 8007a90:	fcce1c58 	.word	0xfcce1c58
 8007a94:	3f800e6a 	.word	0x3f800e6a
 8007a98:	40040000 	.word	0x40040000
 8007a9c:	00000000 	.word	0x00000000

08007aa0 <can1_ams_cell_voltages_v4s6_decode>:

double can1_ams_cell_voltages_v4s6_decode(uint8_t value)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b082      	sub	sp, #8
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8007aaa:	79fb      	ldrb	r3, [r7, #7]
 8007aac:	4618      	mov	r0, r3
 8007aae:	f7f8 fd1b 	bl	80004e8 <__aeabi_ui2d>
 8007ab2:	a30e      	add	r3, pc, #56	; (adr r3, 8007aec <can1_ams_cell_voltages_v4s6_decode+0x4c>)
 8007ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ab8:	f7f8 fd90 	bl	80005dc <__aeabi_dmul>
 8007abc:	4602      	mov	r2, r0
 8007abe:	460b      	mov	r3, r1
 8007ac0:	4610      	mov	r0, r2
 8007ac2:	4619      	mov	r1, r3
 8007ac4:	f04f 0200 	mov.w	r2, #0
 8007ac8:	4b07      	ldr	r3, [pc, #28]	; (8007ae8 <can1_ams_cell_voltages_v4s6_decode+0x48>)
 8007aca:	f7f8 fbd1 	bl	8000270 <__adddf3>
 8007ace:	4602      	mov	r2, r0
 8007ad0:	460b      	mov	r3, r1
 8007ad2:	ec43 2b17 	vmov	d7, r2, r3
}
 8007ad6:	eeb0 0a47 	vmov.f32	s0, s14
 8007ada:	eef0 0a67 	vmov.f32	s1, s15
 8007ade:	3708      	adds	r7, #8
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	bd80      	pop	{r7, pc}
 8007ae4:	f3af 8000 	nop.w
 8007ae8:	40040000 	.word	0x40040000
 8007aec:	fcce1c58 	.word	0xfcce1c58
 8007af0:	3f800e6a 	.word	0x3f800e6a
 8007af4:	00000000 	.word	0x00000000

08007af8 <can1_ams_cell_voltages_v10s6_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v10s6_encode(double value)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b082      	sub	sp, #8
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8007b02:	f04f 0200 	mov.w	r2, #0
 8007b06:	4b10      	ldr	r3, [pc, #64]	; (8007b48 <can1_ams_cell_voltages_v10s6_encode+0x50>)
 8007b08:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007b0c:	f7f8 fbae 	bl	800026c <__aeabi_dsub>
 8007b10:	4602      	mov	r2, r0
 8007b12:	460b      	mov	r3, r1
 8007b14:	4610      	mov	r0, r2
 8007b16:	4619      	mov	r1, r3
 8007b18:	a309      	add	r3, pc, #36	; (adr r3, 8007b40 <can1_ams_cell_voltages_v10s6_encode+0x48>)
 8007b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b1e:	f7f8 fe87 	bl	8000830 <__aeabi_ddiv>
 8007b22:	4602      	mov	r2, r0
 8007b24:	460b      	mov	r3, r1
 8007b26:	4610      	mov	r0, r2
 8007b28:	4619      	mov	r1, r3
 8007b2a:	f7f9 f82f 	bl	8000b8c <__aeabi_d2uiz>
 8007b2e:	4603      	mov	r3, r0
 8007b30:	b2db      	uxtb	r3, r3
}
 8007b32:	4618      	mov	r0, r3
 8007b34:	3708      	adds	r7, #8
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}
 8007b3a:	bf00      	nop
 8007b3c:	f3af 8000 	nop.w
 8007b40:	fcce1c58 	.word	0xfcce1c58
 8007b44:	3f800e6a 	.word	0x3f800e6a
 8007b48:	40040000 	.word	0x40040000
 8007b4c:	00000000 	.word	0x00000000

08007b50 <can1_ams_cell_voltages_v10s6_decode>:

double can1_ams_cell_voltages_v10s6_decode(uint8_t value)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b082      	sub	sp, #8
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	4603      	mov	r3, r0
 8007b58:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8007b5a:	79fb      	ldrb	r3, [r7, #7]
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	f7f8 fcc3 	bl	80004e8 <__aeabi_ui2d>
 8007b62:	a30e      	add	r3, pc, #56	; (adr r3, 8007b9c <can1_ams_cell_voltages_v10s6_decode+0x4c>)
 8007b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b68:	f7f8 fd38 	bl	80005dc <__aeabi_dmul>
 8007b6c:	4602      	mov	r2, r0
 8007b6e:	460b      	mov	r3, r1
 8007b70:	4610      	mov	r0, r2
 8007b72:	4619      	mov	r1, r3
 8007b74:	f04f 0200 	mov.w	r2, #0
 8007b78:	4b07      	ldr	r3, [pc, #28]	; (8007b98 <can1_ams_cell_voltages_v10s6_decode+0x48>)
 8007b7a:	f7f8 fb79 	bl	8000270 <__adddf3>
 8007b7e:	4602      	mov	r2, r0
 8007b80:	460b      	mov	r3, r1
 8007b82:	ec43 2b17 	vmov	d7, r2, r3
}
 8007b86:	eeb0 0a47 	vmov.f32	s0, s14
 8007b8a:	eef0 0a67 	vmov.f32	s1, s15
 8007b8e:	3708      	adds	r7, #8
 8007b90:	46bd      	mov	sp, r7
 8007b92:	bd80      	pop	{r7, pc}
 8007b94:	f3af 8000 	nop.w
 8007b98:	40040000 	.word	0x40040000
 8007b9c:	fcce1c58 	.word	0xfcce1c58
 8007ba0:	3f800e6a 	.word	0x3f800e6a
 8007ba4:	00000000 	.word	0x00000000

08007ba8 <can1_ams_cell_voltages_v4s7_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v4s7_encode(double value)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b082      	sub	sp, #8
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8007bb2:	f04f 0200 	mov.w	r2, #0
 8007bb6:	4b10      	ldr	r3, [pc, #64]	; (8007bf8 <can1_ams_cell_voltages_v4s7_encode+0x50>)
 8007bb8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007bbc:	f7f8 fb56 	bl	800026c <__aeabi_dsub>
 8007bc0:	4602      	mov	r2, r0
 8007bc2:	460b      	mov	r3, r1
 8007bc4:	4610      	mov	r0, r2
 8007bc6:	4619      	mov	r1, r3
 8007bc8:	a309      	add	r3, pc, #36	; (adr r3, 8007bf0 <can1_ams_cell_voltages_v4s7_encode+0x48>)
 8007bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bce:	f7f8 fe2f 	bl	8000830 <__aeabi_ddiv>
 8007bd2:	4602      	mov	r2, r0
 8007bd4:	460b      	mov	r3, r1
 8007bd6:	4610      	mov	r0, r2
 8007bd8:	4619      	mov	r1, r3
 8007bda:	f7f8 ffd7 	bl	8000b8c <__aeabi_d2uiz>
 8007bde:	4603      	mov	r3, r0
 8007be0:	b2db      	uxtb	r3, r3
}
 8007be2:	4618      	mov	r0, r3
 8007be4:	3708      	adds	r7, #8
 8007be6:	46bd      	mov	sp, r7
 8007be8:	bd80      	pop	{r7, pc}
 8007bea:	bf00      	nop
 8007bec:	f3af 8000 	nop.w
 8007bf0:	fcce1c58 	.word	0xfcce1c58
 8007bf4:	3f800e6a 	.word	0x3f800e6a
 8007bf8:	40040000 	.word	0x40040000
 8007bfc:	00000000 	.word	0x00000000

08007c00 <can1_ams_cell_voltages_v4s7_decode>:

double can1_ams_cell_voltages_v4s7_decode(uint8_t value)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b082      	sub	sp, #8
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	4603      	mov	r3, r0
 8007c08:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8007c0a:	79fb      	ldrb	r3, [r7, #7]
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	f7f8 fc6b 	bl	80004e8 <__aeabi_ui2d>
 8007c12:	a30e      	add	r3, pc, #56	; (adr r3, 8007c4c <can1_ams_cell_voltages_v4s7_decode+0x4c>)
 8007c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c18:	f7f8 fce0 	bl	80005dc <__aeabi_dmul>
 8007c1c:	4602      	mov	r2, r0
 8007c1e:	460b      	mov	r3, r1
 8007c20:	4610      	mov	r0, r2
 8007c22:	4619      	mov	r1, r3
 8007c24:	f04f 0200 	mov.w	r2, #0
 8007c28:	4b07      	ldr	r3, [pc, #28]	; (8007c48 <can1_ams_cell_voltages_v4s7_decode+0x48>)
 8007c2a:	f7f8 fb21 	bl	8000270 <__adddf3>
 8007c2e:	4602      	mov	r2, r0
 8007c30:	460b      	mov	r3, r1
 8007c32:	ec43 2b17 	vmov	d7, r2, r3
}
 8007c36:	eeb0 0a47 	vmov.f32	s0, s14
 8007c3a:	eef0 0a67 	vmov.f32	s1, s15
 8007c3e:	3708      	adds	r7, #8
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bd80      	pop	{r7, pc}
 8007c44:	f3af 8000 	nop.w
 8007c48:	40040000 	.word	0x40040000
 8007c4c:	fcce1c58 	.word	0xfcce1c58
 8007c50:	3f800e6a 	.word	0x3f800e6a
 8007c54:	00000000 	.word	0x00000000

08007c58 <can1_ams_cell_voltages_v10s7_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v10s7_encode(double value)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b082      	sub	sp, #8
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8007c62:	f04f 0200 	mov.w	r2, #0
 8007c66:	4b10      	ldr	r3, [pc, #64]	; (8007ca8 <can1_ams_cell_voltages_v10s7_encode+0x50>)
 8007c68:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007c6c:	f7f8 fafe 	bl	800026c <__aeabi_dsub>
 8007c70:	4602      	mov	r2, r0
 8007c72:	460b      	mov	r3, r1
 8007c74:	4610      	mov	r0, r2
 8007c76:	4619      	mov	r1, r3
 8007c78:	a309      	add	r3, pc, #36	; (adr r3, 8007ca0 <can1_ams_cell_voltages_v10s7_encode+0x48>)
 8007c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c7e:	f7f8 fdd7 	bl	8000830 <__aeabi_ddiv>
 8007c82:	4602      	mov	r2, r0
 8007c84:	460b      	mov	r3, r1
 8007c86:	4610      	mov	r0, r2
 8007c88:	4619      	mov	r1, r3
 8007c8a:	f7f8 ff7f 	bl	8000b8c <__aeabi_d2uiz>
 8007c8e:	4603      	mov	r3, r0
 8007c90:	b2db      	uxtb	r3, r3
}
 8007c92:	4618      	mov	r0, r3
 8007c94:	3708      	adds	r7, #8
 8007c96:	46bd      	mov	sp, r7
 8007c98:	bd80      	pop	{r7, pc}
 8007c9a:	bf00      	nop
 8007c9c:	f3af 8000 	nop.w
 8007ca0:	fcce1c58 	.word	0xfcce1c58
 8007ca4:	3f800e6a 	.word	0x3f800e6a
 8007ca8:	40040000 	.word	0x40040000
 8007cac:	00000000 	.word	0x00000000

08007cb0 <can1_ams_cell_voltages_v10s7_decode>:

double can1_ams_cell_voltages_v10s7_decode(uint8_t value)
{
 8007cb0:	b580      	push	{r7, lr}
 8007cb2:	b082      	sub	sp, #8
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8007cba:	79fb      	ldrb	r3, [r7, #7]
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	f7f8 fc13 	bl	80004e8 <__aeabi_ui2d>
 8007cc2:	a30e      	add	r3, pc, #56	; (adr r3, 8007cfc <can1_ams_cell_voltages_v10s7_decode+0x4c>)
 8007cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cc8:	f7f8 fc88 	bl	80005dc <__aeabi_dmul>
 8007ccc:	4602      	mov	r2, r0
 8007cce:	460b      	mov	r3, r1
 8007cd0:	4610      	mov	r0, r2
 8007cd2:	4619      	mov	r1, r3
 8007cd4:	f04f 0200 	mov.w	r2, #0
 8007cd8:	4b07      	ldr	r3, [pc, #28]	; (8007cf8 <can1_ams_cell_voltages_v10s7_decode+0x48>)
 8007cda:	f7f8 fac9 	bl	8000270 <__adddf3>
 8007cde:	4602      	mov	r2, r0
 8007ce0:	460b      	mov	r3, r1
 8007ce2:	ec43 2b17 	vmov	d7, r2, r3
}
 8007ce6:	eeb0 0a47 	vmov.f32	s0, s14
 8007cea:	eef0 0a67 	vmov.f32	s1, s15
 8007cee:	3708      	adds	r7, #8
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	bd80      	pop	{r7, pc}
 8007cf4:	f3af 8000 	nop.w
 8007cf8:	40040000 	.word	0x40040000
 8007cfc:	fcce1c58 	.word	0xfcce1c58
 8007d00:	3f800e6a 	.word	0x3f800e6a
 8007d04:	00000000 	.word	0x00000000

08007d08 <can1_ams_cell_voltages_v4s8_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v4s8_encode(double value)
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b082      	sub	sp, #8
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8007d12:	f04f 0200 	mov.w	r2, #0
 8007d16:	4b10      	ldr	r3, [pc, #64]	; (8007d58 <can1_ams_cell_voltages_v4s8_encode+0x50>)
 8007d18:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007d1c:	f7f8 faa6 	bl	800026c <__aeabi_dsub>
 8007d20:	4602      	mov	r2, r0
 8007d22:	460b      	mov	r3, r1
 8007d24:	4610      	mov	r0, r2
 8007d26:	4619      	mov	r1, r3
 8007d28:	a309      	add	r3, pc, #36	; (adr r3, 8007d50 <can1_ams_cell_voltages_v4s8_encode+0x48>)
 8007d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d2e:	f7f8 fd7f 	bl	8000830 <__aeabi_ddiv>
 8007d32:	4602      	mov	r2, r0
 8007d34:	460b      	mov	r3, r1
 8007d36:	4610      	mov	r0, r2
 8007d38:	4619      	mov	r1, r3
 8007d3a:	f7f8 ff27 	bl	8000b8c <__aeabi_d2uiz>
 8007d3e:	4603      	mov	r3, r0
 8007d40:	b2db      	uxtb	r3, r3
}
 8007d42:	4618      	mov	r0, r3
 8007d44:	3708      	adds	r7, #8
 8007d46:	46bd      	mov	sp, r7
 8007d48:	bd80      	pop	{r7, pc}
 8007d4a:	bf00      	nop
 8007d4c:	f3af 8000 	nop.w
 8007d50:	fcce1c58 	.word	0xfcce1c58
 8007d54:	3f800e6a 	.word	0x3f800e6a
 8007d58:	40040000 	.word	0x40040000
 8007d5c:	00000000 	.word	0x00000000

08007d60 <can1_ams_cell_voltages_v4s8_decode>:

double can1_ams_cell_voltages_v4s8_decode(uint8_t value)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b082      	sub	sp, #8
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	4603      	mov	r3, r0
 8007d68:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8007d6a:	79fb      	ldrb	r3, [r7, #7]
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	f7f8 fbbb 	bl	80004e8 <__aeabi_ui2d>
 8007d72:	a30e      	add	r3, pc, #56	; (adr r3, 8007dac <can1_ams_cell_voltages_v4s8_decode+0x4c>)
 8007d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d78:	f7f8 fc30 	bl	80005dc <__aeabi_dmul>
 8007d7c:	4602      	mov	r2, r0
 8007d7e:	460b      	mov	r3, r1
 8007d80:	4610      	mov	r0, r2
 8007d82:	4619      	mov	r1, r3
 8007d84:	f04f 0200 	mov.w	r2, #0
 8007d88:	4b07      	ldr	r3, [pc, #28]	; (8007da8 <can1_ams_cell_voltages_v4s8_decode+0x48>)
 8007d8a:	f7f8 fa71 	bl	8000270 <__adddf3>
 8007d8e:	4602      	mov	r2, r0
 8007d90:	460b      	mov	r3, r1
 8007d92:	ec43 2b17 	vmov	d7, r2, r3
}
 8007d96:	eeb0 0a47 	vmov.f32	s0, s14
 8007d9a:	eef0 0a67 	vmov.f32	s1, s15
 8007d9e:	3708      	adds	r7, #8
 8007da0:	46bd      	mov	sp, r7
 8007da2:	bd80      	pop	{r7, pc}
 8007da4:	f3af 8000 	nop.w
 8007da8:	40040000 	.word	0x40040000
 8007dac:	fcce1c58 	.word	0xfcce1c58
 8007db0:	3f800e6a 	.word	0x3f800e6a
 8007db4:	00000000 	.word	0x00000000

08007db8 <can1_ams_cell_voltages_v10s8_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v10s8_encode(double value)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b082      	sub	sp, #8
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8007dc2:	f04f 0200 	mov.w	r2, #0
 8007dc6:	4b10      	ldr	r3, [pc, #64]	; (8007e08 <can1_ams_cell_voltages_v10s8_encode+0x50>)
 8007dc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007dcc:	f7f8 fa4e 	bl	800026c <__aeabi_dsub>
 8007dd0:	4602      	mov	r2, r0
 8007dd2:	460b      	mov	r3, r1
 8007dd4:	4610      	mov	r0, r2
 8007dd6:	4619      	mov	r1, r3
 8007dd8:	a309      	add	r3, pc, #36	; (adr r3, 8007e00 <can1_ams_cell_voltages_v10s8_encode+0x48>)
 8007dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dde:	f7f8 fd27 	bl	8000830 <__aeabi_ddiv>
 8007de2:	4602      	mov	r2, r0
 8007de4:	460b      	mov	r3, r1
 8007de6:	4610      	mov	r0, r2
 8007de8:	4619      	mov	r1, r3
 8007dea:	f7f8 fecf 	bl	8000b8c <__aeabi_d2uiz>
 8007dee:	4603      	mov	r3, r0
 8007df0:	b2db      	uxtb	r3, r3
}
 8007df2:	4618      	mov	r0, r3
 8007df4:	3708      	adds	r7, #8
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bd80      	pop	{r7, pc}
 8007dfa:	bf00      	nop
 8007dfc:	f3af 8000 	nop.w
 8007e00:	fcce1c58 	.word	0xfcce1c58
 8007e04:	3f800e6a 	.word	0x3f800e6a
 8007e08:	40040000 	.word	0x40040000
 8007e0c:	00000000 	.word	0x00000000

08007e10 <can1_ams_cell_voltages_v10s8_decode>:

double can1_ams_cell_voltages_v10s8_decode(uint8_t value)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b082      	sub	sp, #8
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	4603      	mov	r3, r0
 8007e18:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8007e1a:	79fb      	ldrb	r3, [r7, #7]
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	f7f8 fb63 	bl	80004e8 <__aeabi_ui2d>
 8007e22:	a30e      	add	r3, pc, #56	; (adr r3, 8007e5c <can1_ams_cell_voltages_v10s8_decode+0x4c>)
 8007e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e28:	f7f8 fbd8 	bl	80005dc <__aeabi_dmul>
 8007e2c:	4602      	mov	r2, r0
 8007e2e:	460b      	mov	r3, r1
 8007e30:	4610      	mov	r0, r2
 8007e32:	4619      	mov	r1, r3
 8007e34:	f04f 0200 	mov.w	r2, #0
 8007e38:	4b07      	ldr	r3, [pc, #28]	; (8007e58 <can1_ams_cell_voltages_v10s8_decode+0x48>)
 8007e3a:	f7f8 fa19 	bl	8000270 <__adddf3>
 8007e3e:	4602      	mov	r2, r0
 8007e40:	460b      	mov	r3, r1
 8007e42:	ec43 2b17 	vmov	d7, r2, r3
}
 8007e46:	eeb0 0a47 	vmov.f32	s0, s14
 8007e4a:	eef0 0a67 	vmov.f32	s1, s15
 8007e4e:	3708      	adds	r7, #8
 8007e50:	46bd      	mov	sp, r7
 8007e52:	bd80      	pop	{r7, pc}
 8007e54:	f3af 8000 	nop.w
 8007e58:	40040000 	.word	0x40040000
 8007e5c:	fcce1c58 	.word	0xfcce1c58
 8007e60:	3f800e6a 	.word	0x3f800e6a
 8007e64:	00000000 	.word	0x00000000

08007e68 <can1_ams_cell_voltages_v4s9_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v4s9_encode(double value)
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b082      	sub	sp, #8
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8007e72:	f04f 0200 	mov.w	r2, #0
 8007e76:	4b10      	ldr	r3, [pc, #64]	; (8007eb8 <can1_ams_cell_voltages_v4s9_encode+0x50>)
 8007e78:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007e7c:	f7f8 f9f6 	bl	800026c <__aeabi_dsub>
 8007e80:	4602      	mov	r2, r0
 8007e82:	460b      	mov	r3, r1
 8007e84:	4610      	mov	r0, r2
 8007e86:	4619      	mov	r1, r3
 8007e88:	a309      	add	r3, pc, #36	; (adr r3, 8007eb0 <can1_ams_cell_voltages_v4s9_encode+0x48>)
 8007e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e8e:	f7f8 fccf 	bl	8000830 <__aeabi_ddiv>
 8007e92:	4602      	mov	r2, r0
 8007e94:	460b      	mov	r3, r1
 8007e96:	4610      	mov	r0, r2
 8007e98:	4619      	mov	r1, r3
 8007e9a:	f7f8 fe77 	bl	8000b8c <__aeabi_d2uiz>
 8007e9e:	4603      	mov	r3, r0
 8007ea0:	b2db      	uxtb	r3, r3
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3708      	adds	r7, #8
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	bd80      	pop	{r7, pc}
 8007eaa:	bf00      	nop
 8007eac:	f3af 8000 	nop.w
 8007eb0:	fcce1c58 	.word	0xfcce1c58
 8007eb4:	3f800e6a 	.word	0x3f800e6a
 8007eb8:	40040000 	.word	0x40040000
 8007ebc:	00000000 	.word	0x00000000

08007ec0 <can1_ams_cell_voltages_v4s9_decode>:

double can1_ams_cell_voltages_v4s9_decode(uint8_t value)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b082      	sub	sp, #8
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	4603      	mov	r3, r0
 8007ec8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8007eca:	79fb      	ldrb	r3, [r7, #7]
 8007ecc:	4618      	mov	r0, r3
 8007ece:	f7f8 fb0b 	bl	80004e8 <__aeabi_ui2d>
 8007ed2:	a30e      	add	r3, pc, #56	; (adr r3, 8007f0c <can1_ams_cell_voltages_v4s9_decode+0x4c>)
 8007ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ed8:	f7f8 fb80 	bl	80005dc <__aeabi_dmul>
 8007edc:	4602      	mov	r2, r0
 8007ede:	460b      	mov	r3, r1
 8007ee0:	4610      	mov	r0, r2
 8007ee2:	4619      	mov	r1, r3
 8007ee4:	f04f 0200 	mov.w	r2, #0
 8007ee8:	4b07      	ldr	r3, [pc, #28]	; (8007f08 <can1_ams_cell_voltages_v4s9_decode+0x48>)
 8007eea:	f7f8 f9c1 	bl	8000270 <__adddf3>
 8007eee:	4602      	mov	r2, r0
 8007ef0:	460b      	mov	r3, r1
 8007ef2:	ec43 2b17 	vmov	d7, r2, r3
}
 8007ef6:	eeb0 0a47 	vmov.f32	s0, s14
 8007efa:	eef0 0a67 	vmov.f32	s1, s15
 8007efe:	3708      	adds	r7, #8
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bd80      	pop	{r7, pc}
 8007f04:	f3af 8000 	nop.w
 8007f08:	40040000 	.word	0x40040000
 8007f0c:	fcce1c58 	.word	0xfcce1c58
 8007f10:	3f800e6a 	.word	0x3f800e6a
 8007f14:	00000000 	.word	0x00000000

08007f18 <can1_ams_cell_voltages_v10s9_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v10s9_encode(double value)
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b082      	sub	sp, #8
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8007f22:	f04f 0200 	mov.w	r2, #0
 8007f26:	4b10      	ldr	r3, [pc, #64]	; (8007f68 <can1_ams_cell_voltages_v10s9_encode+0x50>)
 8007f28:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f2c:	f7f8 f99e 	bl	800026c <__aeabi_dsub>
 8007f30:	4602      	mov	r2, r0
 8007f32:	460b      	mov	r3, r1
 8007f34:	4610      	mov	r0, r2
 8007f36:	4619      	mov	r1, r3
 8007f38:	a309      	add	r3, pc, #36	; (adr r3, 8007f60 <can1_ams_cell_voltages_v10s9_encode+0x48>)
 8007f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f3e:	f7f8 fc77 	bl	8000830 <__aeabi_ddiv>
 8007f42:	4602      	mov	r2, r0
 8007f44:	460b      	mov	r3, r1
 8007f46:	4610      	mov	r0, r2
 8007f48:	4619      	mov	r1, r3
 8007f4a:	f7f8 fe1f 	bl	8000b8c <__aeabi_d2uiz>
 8007f4e:	4603      	mov	r3, r0
 8007f50:	b2db      	uxtb	r3, r3
}
 8007f52:	4618      	mov	r0, r3
 8007f54:	3708      	adds	r7, #8
 8007f56:	46bd      	mov	sp, r7
 8007f58:	bd80      	pop	{r7, pc}
 8007f5a:	bf00      	nop
 8007f5c:	f3af 8000 	nop.w
 8007f60:	fcce1c58 	.word	0xfcce1c58
 8007f64:	3f800e6a 	.word	0x3f800e6a
 8007f68:	40040000 	.word	0x40040000
 8007f6c:	00000000 	.word	0x00000000

08007f70 <can1_ams_cell_voltages_v10s9_decode>:

double can1_ams_cell_voltages_v10s9_decode(uint8_t value)
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b082      	sub	sp, #8
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	4603      	mov	r3, r0
 8007f78:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8007f7a:	79fb      	ldrb	r3, [r7, #7]
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	f7f8 fab3 	bl	80004e8 <__aeabi_ui2d>
 8007f82:	a30e      	add	r3, pc, #56	; (adr r3, 8007fbc <can1_ams_cell_voltages_v10s9_decode+0x4c>)
 8007f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f88:	f7f8 fb28 	bl	80005dc <__aeabi_dmul>
 8007f8c:	4602      	mov	r2, r0
 8007f8e:	460b      	mov	r3, r1
 8007f90:	4610      	mov	r0, r2
 8007f92:	4619      	mov	r1, r3
 8007f94:	f04f 0200 	mov.w	r2, #0
 8007f98:	4b07      	ldr	r3, [pc, #28]	; (8007fb8 <can1_ams_cell_voltages_v10s9_decode+0x48>)
 8007f9a:	f7f8 f969 	bl	8000270 <__adddf3>
 8007f9e:	4602      	mov	r2, r0
 8007fa0:	460b      	mov	r3, r1
 8007fa2:	ec43 2b17 	vmov	d7, r2, r3
}
 8007fa6:	eeb0 0a47 	vmov.f32	s0, s14
 8007faa:	eef0 0a67 	vmov.f32	s1, s15
 8007fae:	3708      	adds	r7, #8
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd80      	pop	{r7, pc}
 8007fb4:	f3af 8000 	nop.w
 8007fb8:	40040000 	.word	0x40040000
 8007fbc:	fcce1c58 	.word	0xfcce1c58
 8007fc0:	3f800e6a 	.word	0x3f800e6a
 8007fc4:	00000000 	.word	0x00000000

08007fc8 <can1_ams_cell_voltages_v4s10_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v4s10_encode(double value)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b082      	sub	sp, #8
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8007fd2:	f04f 0200 	mov.w	r2, #0
 8007fd6:	4b10      	ldr	r3, [pc, #64]	; (8008018 <can1_ams_cell_voltages_v4s10_encode+0x50>)
 8007fd8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007fdc:	f7f8 f946 	bl	800026c <__aeabi_dsub>
 8007fe0:	4602      	mov	r2, r0
 8007fe2:	460b      	mov	r3, r1
 8007fe4:	4610      	mov	r0, r2
 8007fe6:	4619      	mov	r1, r3
 8007fe8:	a309      	add	r3, pc, #36	; (adr r3, 8008010 <can1_ams_cell_voltages_v4s10_encode+0x48>)
 8007fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fee:	f7f8 fc1f 	bl	8000830 <__aeabi_ddiv>
 8007ff2:	4602      	mov	r2, r0
 8007ff4:	460b      	mov	r3, r1
 8007ff6:	4610      	mov	r0, r2
 8007ff8:	4619      	mov	r1, r3
 8007ffa:	f7f8 fdc7 	bl	8000b8c <__aeabi_d2uiz>
 8007ffe:	4603      	mov	r3, r0
 8008000:	b2db      	uxtb	r3, r3
}
 8008002:	4618      	mov	r0, r3
 8008004:	3708      	adds	r7, #8
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}
 800800a:	bf00      	nop
 800800c:	f3af 8000 	nop.w
 8008010:	fcce1c58 	.word	0xfcce1c58
 8008014:	3f800e6a 	.word	0x3f800e6a
 8008018:	40040000 	.word	0x40040000
 800801c:	00000000 	.word	0x00000000

08008020 <can1_ams_cell_voltages_v4s10_decode>:

double can1_ams_cell_voltages_v4s10_decode(uint8_t value)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b082      	sub	sp, #8
 8008024:	af00      	add	r7, sp, #0
 8008026:	4603      	mov	r3, r0
 8008028:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800802a:	79fb      	ldrb	r3, [r7, #7]
 800802c:	4618      	mov	r0, r3
 800802e:	f7f8 fa5b 	bl	80004e8 <__aeabi_ui2d>
 8008032:	a30e      	add	r3, pc, #56	; (adr r3, 800806c <can1_ams_cell_voltages_v4s10_decode+0x4c>)
 8008034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008038:	f7f8 fad0 	bl	80005dc <__aeabi_dmul>
 800803c:	4602      	mov	r2, r0
 800803e:	460b      	mov	r3, r1
 8008040:	4610      	mov	r0, r2
 8008042:	4619      	mov	r1, r3
 8008044:	f04f 0200 	mov.w	r2, #0
 8008048:	4b07      	ldr	r3, [pc, #28]	; (8008068 <can1_ams_cell_voltages_v4s10_decode+0x48>)
 800804a:	f7f8 f911 	bl	8000270 <__adddf3>
 800804e:	4602      	mov	r2, r0
 8008050:	460b      	mov	r3, r1
 8008052:	ec43 2b17 	vmov	d7, r2, r3
}
 8008056:	eeb0 0a47 	vmov.f32	s0, s14
 800805a:	eef0 0a67 	vmov.f32	s1, s15
 800805e:	3708      	adds	r7, #8
 8008060:	46bd      	mov	sp, r7
 8008062:	bd80      	pop	{r7, pc}
 8008064:	f3af 8000 	nop.w
 8008068:	40040000 	.word	0x40040000
 800806c:	fcce1c58 	.word	0xfcce1c58
 8008070:	3f800e6a 	.word	0x3f800e6a
 8008074:	00000000 	.word	0x00000000

08008078 <can1_ams_cell_voltages_v10s10_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v10s10_encode(double value)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b082      	sub	sp, #8
 800807c:	af00      	add	r7, sp, #0
 800807e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8008082:	f04f 0200 	mov.w	r2, #0
 8008086:	4b10      	ldr	r3, [pc, #64]	; (80080c8 <can1_ams_cell_voltages_v10s10_encode+0x50>)
 8008088:	e9d7 0100 	ldrd	r0, r1, [r7]
 800808c:	f7f8 f8ee 	bl	800026c <__aeabi_dsub>
 8008090:	4602      	mov	r2, r0
 8008092:	460b      	mov	r3, r1
 8008094:	4610      	mov	r0, r2
 8008096:	4619      	mov	r1, r3
 8008098:	a309      	add	r3, pc, #36	; (adr r3, 80080c0 <can1_ams_cell_voltages_v10s10_encode+0x48>)
 800809a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800809e:	f7f8 fbc7 	bl	8000830 <__aeabi_ddiv>
 80080a2:	4602      	mov	r2, r0
 80080a4:	460b      	mov	r3, r1
 80080a6:	4610      	mov	r0, r2
 80080a8:	4619      	mov	r1, r3
 80080aa:	f7f8 fd6f 	bl	8000b8c <__aeabi_d2uiz>
 80080ae:	4603      	mov	r3, r0
 80080b0:	b2db      	uxtb	r3, r3
}
 80080b2:	4618      	mov	r0, r3
 80080b4:	3708      	adds	r7, #8
 80080b6:	46bd      	mov	sp, r7
 80080b8:	bd80      	pop	{r7, pc}
 80080ba:	bf00      	nop
 80080bc:	f3af 8000 	nop.w
 80080c0:	fcce1c58 	.word	0xfcce1c58
 80080c4:	3f800e6a 	.word	0x3f800e6a
 80080c8:	40040000 	.word	0x40040000
 80080cc:	00000000 	.word	0x00000000

080080d0 <can1_ams_cell_voltages_v10s10_decode>:

double can1_ams_cell_voltages_v10s10_decode(uint8_t value)
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b082      	sub	sp, #8
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	4603      	mov	r3, r0
 80080d8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80080da:	79fb      	ldrb	r3, [r7, #7]
 80080dc:	4618      	mov	r0, r3
 80080de:	f7f8 fa03 	bl	80004e8 <__aeabi_ui2d>
 80080e2:	a30e      	add	r3, pc, #56	; (adr r3, 800811c <can1_ams_cell_voltages_v10s10_decode+0x4c>)
 80080e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080e8:	f7f8 fa78 	bl	80005dc <__aeabi_dmul>
 80080ec:	4602      	mov	r2, r0
 80080ee:	460b      	mov	r3, r1
 80080f0:	4610      	mov	r0, r2
 80080f2:	4619      	mov	r1, r3
 80080f4:	f04f 0200 	mov.w	r2, #0
 80080f8:	4b07      	ldr	r3, [pc, #28]	; (8008118 <can1_ams_cell_voltages_v10s10_decode+0x48>)
 80080fa:	f7f8 f8b9 	bl	8000270 <__adddf3>
 80080fe:	4602      	mov	r2, r0
 8008100:	460b      	mov	r3, r1
 8008102:	ec43 2b17 	vmov	d7, r2, r3
}
 8008106:	eeb0 0a47 	vmov.f32	s0, s14
 800810a:	eef0 0a67 	vmov.f32	s1, s15
 800810e:	3708      	adds	r7, #8
 8008110:	46bd      	mov	sp, r7
 8008112:	bd80      	pop	{r7, pc}
 8008114:	f3af 8000 	nop.w
 8008118:	40040000 	.word	0x40040000
 800811c:	fcce1c58 	.word	0xfcce1c58
 8008120:	3f800e6a 	.word	0x3f800e6a
 8008124:	00000000 	.word	0x00000000

08008128 <can1_ams_cell_voltages_v4s11_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v4s11_encode(double value)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b082      	sub	sp, #8
 800812c:	af00      	add	r7, sp, #0
 800812e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8008132:	f04f 0200 	mov.w	r2, #0
 8008136:	4b10      	ldr	r3, [pc, #64]	; (8008178 <can1_ams_cell_voltages_v4s11_encode+0x50>)
 8008138:	e9d7 0100 	ldrd	r0, r1, [r7]
 800813c:	f7f8 f896 	bl	800026c <__aeabi_dsub>
 8008140:	4602      	mov	r2, r0
 8008142:	460b      	mov	r3, r1
 8008144:	4610      	mov	r0, r2
 8008146:	4619      	mov	r1, r3
 8008148:	a309      	add	r3, pc, #36	; (adr r3, 8008170 <can1_ams_cell_voltages_v4s11_encode+0x48>)
 800814a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800814e:	f7f8 fb6f 	bl	8000830 <__aeabi_ddiv>
 8008152:	4602      	mov	r2, r0
 8008154:	460b      	mov	r3, r1
 8008156:	4610      	mov	r0, r2
 8008158:	4619      	mov	r1, r3
 800815a:	f7f8 fd17 	bl	8000b8c <__aeabi_d2uiz>
 800815e:	4603      	mov	r3, r0
 8008160:	b2db      	uxtb	r3, r3
}
 8008162:	4618      	mov	r0, r3
 8008164:	3708      	adds	r7, #8
 8008166:	46bd      	mov	sp, r7
 8008168:	bd80      	pop	{r7, pc}
 800816a:	bf00      	nop
 800816c:	f3af 8000 	nop.w
 8008170:	fcce1c58 	.word	0xfcce1c58
 8008174:	3f800e6a 	.word	0x3f800e6a
 8008178:	40040000 	.word	0x40040000
 800817c:	00000000 	.word	0x00000000

08008180 <can1_ams_cell_voltages_v4s11_decode>:

double can1_ams_cell_voltages_v4s11_decode(uint8_t value)
{
 8008180:	b580      	push	{r7, lr}
 8008182:	b082      	sub	sp, #8
 8008184:	af00      	add	r7, sp, #0
 8008186:	4603      	mov	r3, r0
 8008188:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800818a:	79fb      	ldrb	r3, [r7, #7]
 800818c:	4618      	mov	r0, r3
 800818e:	f7f8 f9ab 	bl	80004e8 <__aeabi_ui2d>
 8008192:	a30e      	add	r3, pc, #56	; (adr r3, 80081cc <can1_ams_cell_voltages_v4s11_decode+0x4c>)
 8008194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008198:	f7f8 fa20 	bl	80005dc <__aeabi_dmul>
 800819c:	4602      	mov	r2, r0
 800819e:	460b      	mov	r3, r1
 80081a0:	4610      	mov	r0, r2
 80081a2:	4619      	mov	r1, r3
 80081a4:	f04f 0200 	mov.w	r2, #0
 80081a8:	4b07      	ldr	r3, [pc, #28]	; (80081c8 <can1_ams_cell_voltages_v4s11_decode+0x48>)
 80081aa:	f7f8 f861 	bl	8000270 <__adddf3>
 80081ae:	4602      	mov	r2, r0
 80081b0:	460b      	mov	r3, r1
 80081b2:	ec43 2b17 	vmov	d7, r2, r3
}
 80081b6:	eeb0 0a47 	vmov.f32	s0, s14
 80081ba:	eef0 0a67 	vmov.f32	s1, s15
 80081be:	3708      	adds	r7, #8
 80081c0:	46bd      	mov	sp, r7
 80081c2:	bd80      	pop	{r7, pc}
 80081c4:	f3af 8000 	nop.w
 80081c8:	40040000 	.word	0x40040000
 80081cc:	fcce1c58 	.word	0xfcce1c58
 80081d0:	3f800e6a 	.word	0x3f800e6a
 80081d4:	00000000 	.word	0x00000000

080081d8 <can1_ams_cell_voltages_v10s11_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v10s11_encode(double value)
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b082      	sub	sp, #8
 80081dc:	af00      	add	r7, sp, #0
 80081de:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80081e2:	f04f 0200 	mov.w	r2, #0
 80081e6:	4b10      	ldr	r3, [pc, #64]	; (8008228 <can1_ams_cell_voltages_v10s11_encode+0x50>)
 80081e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80081ec:	f7f8 f83e 	bl	800026c <__aeabi_dsub>
 80081f0:	4602      	mov	r2, r0
 80081f2:	460b      	mov	r3, r1
 80081f4:	4610      	mov	r0, r2
 80081f6:	4619      	mov	r1, r3
 80081f8:	a309      	add	r3, pc, #36	; (adr r3, 8008220 <can1_ams_cell_voltages_v10s11_encode+0x48>)
 80081fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081fe:	f7f8 fb17 	bl	8000830 <__aeabi_ddiv>
 8008202:	4602      	mov	r2, r0
 8008204:	460b      	mov	r3, r1
 8008206:	4610      	mov	r0, r2
 8008208:	4619      	mov	r1, r3
 800820a:	f7f8 fcbf 	bl	8000b8c <__aeabi_d2uiz>
 800820e:	4603      	mov	r3, r0
 8008210:	b2db      	uxtb	r3, r3
}
 8008212:	4618      	mov	r0, r3
 8008214:	3708      	adds	r7, #8
 8008216:	46bd      	mov	sp, r7
 8008218:	bd80      	pop	{r7, pc}
 800821a:	bf00      	nop
 800821c:	f3af 8000 	nop.w
 8008220:	fcce1c58 	.word	0xfcce1c58
 8008224:	3f800e6a 	.word	0x3f800e6a
 8008228:	40040000 	.word	0x40040000
 800822c:	00000000 	.word	0x00000000

08008230 <can1_ams_cell_voltages_v10s11_decode>:

double can1_ams_cell_voltages_v10s11_decode(uint8_t value)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b082      	sub	sp, #8
 8008234:	af00      	add	r7, sp, #0
 8008236:	4603      	mov	r3, r0
 8008238:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800823a:	79fb      	ldrb	r3, [r7, #7]
 800823c:	4618      	mov	r0, r3
 800823e:	f7f8 f953 	bl	80004e8 <__aeabi_ui2d>
 8008242:	a30e      	add	r3, pc, #56	; (adr r3, 800827c <can1_ams_cell_voltages_v10s11_decode+0x4c>)
 8008244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008248:	f7f8 f9c8 	bl	80005dc <__aeabi_dmul>
 800824c:	4602      	mov	r2, r0
 800824e:	460b      	mov	r3, r1
 8008250:	4610      	mov	r0, r2
 8008252:	4619      	mov	r1, r3
 8008254:	f04f 0200 	mov.w	r2, #0
 8008258:	4b07      	ldr	r3, [pc, #28]	; (8008278 <can1_ams_cell_voltages_v10s11_decode+0x48>)
 800825a:	f7f8 f809 	bl	8000270 <__adddf3>
 800825e:	4602      	mov	r2, r0
 8008260:	460b      	mov	r3, r1
 8008262:	ec43 2b17 	vmov	d7, r2, r3
}
 8008266:	eeb0 0a47 	vmov.f32	s0, s14
 800826a:	eef0 0a67 	vmov.f32	s1, s15
 800826e:	3708      	adds	r7, #8
 8008270:	46bd      	mov	sp, r7
 8008272:	bd80      	pop	{r7, pc}
 8008274:	f3af 8000 	nop.w
 8008278:	40040000 	.word	0x40040000
 800827c:	fcce1c58 	.word	0xfcce1c58
 8008280:	3f800e6a 	.word	0x3f800e6a
 8008284:	00000000 	.word	0x00000000

08008288 <can1_ams_cell_voltages_v4s12_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v4s12_encode(double value)
{
 8008288:	b580      	push	{r7, lr}
 800828a:	b082      	sub	sp, #8
 800828c:	af00      	add	r7, sp, #0
 800828e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8008292:	f04f 0200 	mov.w	r2, #0
 8008296:	4b10      	ldr	r3, [pc, #64]	; (80082d8 <can1_ams_cell_voltages_v4s12_encode+0x50>)
 8008298:	e9d7 0100 	ldrd	r0, r1, [r7]
 800829c:	f7f7 ffe6 	bl	800026c <__aeabi_dsub>
 80082a0:	4602      	mov	r2, r0
 80082a2:	460b      	mov	r3, r1
 80082a4:	4610      	mov	r0, r2
 80082a6:	4619      	mov	r1, r3
 80082a8:	a309      	add	r3, pc, #36	; (adr r3, 80082d0 <can1_ams_cell_voltages_v4s12_encode+0x48>)
 80082aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ae:	f7f8 fabf 	bl	8000830 <__aeabi_ddiv>
 80082b2:	4602      	mov	r2, r0
 80082b4:	460b      	mov	r3, r1
 80082b6:	4610      	mov	r0, r2
 80082b8:	4619      	mov	r1, r3
 80082ba:	f7f8 fc67 	bl	8000b8c <__aeabi_d2uiz>
 80082be:	4603      	mov	r3, r0
 80082c0:	b2db      	uxtb	r3, r3
}
 80082c2:	4618      	mov	r0, r3
 80082c4:	3708      	adds	r7, #8
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bd80      	pop	{r7, pc}
 80082ca:	bf00      	nop
 80082cc:	f3af 8000 	nop.w
 80082d0:	fcce1c58 	.word	0xfcce1c58
 80082d4:	3f800e6a 	.word	0x3f800e6a
 80082d8:	40040000 	.word	0x40040000
 80082dc:	00000000 	.word	0x00000000

080082e0 <can1_ams_cell_voltages_v4s12_decode>:

double can1_ams_cell_voltages_v4s12_decode(uint8_t value)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b082      	sub	sp, #8
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	4603      	mov	r3, r0
 80082e8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80082ea:	79fb      	ldrb	r3, [r7, #7]
 80082ec:	4618      	mov	r0, r3
 80082ee:	f7f8 f8fb 	bl	80004e8 <__aeabi_ui2d>
 80082f2:	a30e      	add	r3, pc, #56	; (adr r3, 800832c <can1_ams_cell_voltages_v4s12_decode+0x4c>)
 80082f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082f8:	f7f8 f970 	bl	80005dc <__aeabi_dmul>
 80082fc:	4602      	mov	r2, r0
 80082fe:	460b      	mov	r3, r1
 8008300:	4610      	mov	r0, r2
 8008302:	4619      	mov	r1, r3
 8008304:	f04f 0200 	mov.w	r2, #0
 8008308:	4b07      	ldr	r3, [pc, #28]	; (8008328 <can1_ams_cell_voltages_v4s12_decode+0x48>)
 800830a:	f7f7 ffb1 	bl	8000270 <__adddf3>
 800830e:	4602      	mov	r2, r0
 8008310:	460b      	mov	r3, r1
 8008312:	ec43 2b17 	vmov	d7, r2, r3
}
 8008316:	eeb0 0a47 	vmov.f32	s0, s14
 800831a:	eef0 0a67 	vmov.f32	s1, s15
 800831e:	3708      	adds	r7, #8
 8008320:	46bd      	mov	sp, r7
 8008322:	bd80      	pop	{r7, pc}
 8008324:	f3af 8000 	nop.w
 8008328:	40040000 	.word	0x40040000
 800832c:	fcce1c58 	.word	0xfcce1c58
 8008330:	3f800e6a 	.word	0x3f800e6a
 8008334:	00000000 	.word	0x00000000

08008338 <can1_ams_cell_voltages_v10s12_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v10s12_encode(double value)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b082      	sub	sp, #8
 800833c:	af00      	add	r7, sp, #0
 800833e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8008342:	f04f 0200 	mov.w	r2, #0
 8008346:	4b10      	ldr	r3, [pc, #64]	; (8008388 <can1_ams_cell_voltages_v10s12_encode+0x50>)
 8008348:	e9d7 0100 	ldrd	r0, r1, [r7]
 800834c:	f7f7 ff8e 	bl	800026c <__aeabi_dsub>
 8008350:	4602      	mov	r2, r0
 8008352:	460b      	mov	r3, r1
 8008354:	4610      	mov	r0, r2
 8008356:	4619      	mov	r1, r3
 8008358:	a309      	add	r3, pc, #36	; (adr r3, 8008380 <can1_ams_cell_voltages_v10s12_encode+0x48>)
 800835a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800835e:	f7f8 fa67 	bl	8000830 <__aeabi_ddiv>
 8008362:	4602      	mov	r2, r0
 8008364:	460b      	mov	r3, r1
 8008366:	4610      	mov	r0, r2
 8008368:	4619      	mov	r1, r3
 800836a:	f7f8 fc0f 	bl	8000b8c <__aeabi_d2uiz>
 800836e:	4603      	mov	r3, r0
 8008370:	b2db      	uxtb	r3, r3
}
 8008372:	4618      	mov	r0, r3
 8008374:	3708      	adds	r7, #8
 8008376:	46bd      	mov	sp, r7
 8008378:	bd80      	pop	{r7, pc}
 800837a:	bf00      	nop
 800837c:	f3af 8000 	nop.w
 8008380:	fcce1c58 	.word	0xfcce1c58
 8008384:	3f800e6a 	.word	0x3f800e6a
 8008388:	40040000 	.word	0x40040000
 800838c:	00000000 	.word	0x00000000

08008390 <can1_ams_cell_voltages_v10s12_decode>:

double can1_ams_cell_voltages_v10s12_decode(uint8_t value)
{
 8008390:	b580      	push	{r7, lr}
 8008392:	b082      	sub	sp, #8
 8008394:	af00      	add	r7, sp, #0
 8008396:	4603      	mov	r3, r0
 8008398:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800839a:	79fb      	ldrb	r3, [r7, #7]
 800839c:	4618      	mov	r0, r3
 800839e:	f7f8 f8a3 	bl	80004e8 <__aeabi_ui2d>
 80083a2:	a30e      	add	r3, pc, #56	; (adr r3, 80083dc <can1_ams_cell_voltages_v10s12_decode+0x4c>)
 80083a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083a8:	f7f8 f918 	bl	80005dc <__aeabi_dmul>
 80083ac:	4602      	mov	r2, r0
 80083ae:	460b      	mov	r3, r1
 80083b0:	4610      	mov	r0, r2
 80083b2:	4619      	mov	r1, r3
 80083b4:	f04f 0200 	mov.w	r2, #0
 80083b8:	4b07      	ldr	r3, [pc, #28]	; (80083d8 <can1_ams_cell_voltages_v10s12_decode+0x48>)
 80083ba:	f7f7 ff59 	bl	8000270 <__adddf3>
 80083be:	4602      	mov	r2, r0
 80083c0:	460b      	mov	r3, r1
 80083c2:	ec43 2b17 	vmov	d7, r2, r3
}
 80083c6:	eeb0 0a47 	vmov.f32	s0, s14
 80083ca:	eef0 0a67 	vmov.f32	s1, s15
 80083ce:	3708      	adds	r7, #8
 80083d0:	46bd      	mov	sp, r7
 80083d2:	bd80      	pop	{r7, pc}
 80083d4:	f3af 8000 	nop.w
 80083d8:	40040000 	.word	0x40040000
 80083dc:	fcce1c58 	.word	0xfcce1c58
 80083e0:	3f800e6a 	.word	0x3f800e6a
 80083e4:	00000000 	.word	0x00000000

080083e8 <can1_ams_cell_voltages_v5s1_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v5s1_encode(double value)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b082      	sub	sp, #8
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80083f2:	f04f 0200 	mov.w	r2, #0
 80083f6:	4b10      	ldr	r3, [pc, #64]	; (8008438 <can1_ams_cell_voltages_v5s1_encode+0x50>)
 80083f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80083fc:	f7f7 ff36 	bl	800026c <__aeabi_dsub>
 8008400:	4602      	mov	r2, r0
 8008402:	460b      	mov	r3, r1
 8008404:	4610      	mov	r0, r2
 8008406:	4619      	mov	r1, r3
 8008408:	a309      	add	r3, pc, #36	; (adr r3, 8008430 <can1_ams_cell_voltages_v5s1_encode+0x48>)
 800840a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800840e:	f7f8 fa0f 	bl	8000830 <__aeabi_ddiv>
 8008412:	4602      	mov	r2, r0
 8008414:	460b      	mov	r3, r1
 8008416:	4610      	mov	r0, r2
 8008418:	4619      	mov	r1, r3
 800841a:	f7f8 fbb7 	bl	8000b8c <__aeabi_d2uiz>
 800841e:	4603      	mov	r3, r0
 8008420:	b2db      	uxtb	r3, r3
}
 8008422:	4618      	mov	r0, r3
 8008424:	3708      	adds	r7, #8
 8008426:	46bd      	mov	sp, r7
 8008428:	bd80      	pop	{r7, pc}
 800842a:	bf00      	nop
 800842c:	f3af 8000 	nop.w
 8008430:	fcce1c58 	.word	0xfcce1c58
 8008434:	3f800e6a 	.word	0x3f800e6a
 8008438:	40040000 	.word	0x40040000
 800843c:	00000000 	.word	0x00000000

08008440 <can1_ams_cell_voltages_v5s1_decode>:

double can1_ams_cell_voltages_v5s1_decode(uint8_t value)
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b082      	sub	sp, #8
 8008444:	af00      	add	r7, sp, #0
 8008446:	4603      	mov	r3, r0
 8008448:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800844a:	79fb      	ldrb	r3, [r7, #7]
 800844c:	4618      	mov	r0, r3
 800844e:	f7f8 f84b 	bl	80004e8 <__aeabi_ui2d>
 8008452:	a30e      	add	r3, pc, #56	; (adr r3, 800848c <can1_ams_cell_voltages_v5s1_decode+0x4c>)
 8008454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008458:	f7f8 f8c0 	bl	80005dc <__aeabi_dmul>
 800845c:	4602      	mov	r2, r0
 800845e:	460b      	mov	r3, r1
 8008460:	4610      	mov	r0, r2
 8008462:	4619      	mov	r1, r3
 8008464:	f04f 0200 	mov.w	r2, #0
 8008468:	4b07      	ldr	r3, [pc, #28]	; (8008488 <can1_ams_cell_voltages_v5s1_decode+0x48>)
 800846a:	f7f7 ff01 	bl	8000270 <__adddf3>
 800846e:	4602      	mov	r2, r0
 8008470:	460b      	mov	r3, r1
 8008472:	ec43 2b17 	vmov	d7, r2, r3
}
 8008476:	eeb0 0a47 	vmov.f32	s0, s14
 800847a:	eef0 0a67 	vmov.f32	s1, s15
 800847e:	3708      	adds	r7, #8
 8008480:	46bd      	mov	sp, r7
 8008482:	bd80      	pop	{r7, pc}
 8008484:	f3af 8000 	nop.w
 8008488:	40040000 	.word	0x40040000
 800848c:	fcce1c58 	.word	0xfcce1c58
 8008490:	3f800e6a 	.word	0x3f800e6a
 8008494:	00000000 	.word	0x00000000

08008498 <can1_ams_cell_voltages_v11s1_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v11s1_encode(double value)
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b082      	sub	sp, #8
 800849c:	af00      	add	r7, sp, #0
 800849e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80084a2:	f04f 0200 	mov.w	r2, #0
 80084a6:	4b10      	ldr	r3, [pc, #64]	; (80084e8 <can1_ams_cell_voltages_v11s1_encode+0x50>)
 80084a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80084ac:	f7f7 fede 	bl	800026c <__aeabi_dsub>
 80084b0:	4602      	mov	r2, r0
 80084b2:	460b      	mov	r3, r1
 80084b4:	4610      	mov	r0, r2
 80084b6:	4619      	mov	r1, r3
 80084b8:	a309      	add	r3, pc, #36	; (adr r3, 80084e0 <can1_ams_cell_voltages_v11s1_encode+0x48>)
 80084ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084be:	f7f8 f9b7 	bl	8000830 <__aeabi_ddiv>
 80084c2:	4602      	mov	r2, r0
 80084c4:	460b      	mov	r3, r1
 80084c6:	4610      	mov	r0, r2
 80084c8:	4619      	mov	r1, r3
 80084ca:	f7f8 fb5f 	bl	8000b8c <__aeabi_d2uiz>
 80084ce:	4603      	mov	r3, r0
 80084d0:	b2db      	uxtb	r3, r3
}
 80084d2:	4618      	mov	r0, r3
 80084d4:	3708      	adds	r7, #8
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}
 80084da:	bf00      	nop
 80084dc:	f3af 8000 	nop.w
 80084e0:	fcce1c58 	.word	0xfcce1c58
 80084e4:	3f800e6a 	.word	0x3f800e6a
 80084e8:	40040000 	.word	0x40040000
 80084ec:	00000000 	.word	0x00000000

080084f0 <can1_ams_cell_voltages_v11s1_decode>:

double can1_ams_cell_voltages_v11s1_decode(uint8_t value)
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b082      	sub	sp, #8
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	4603      	mov	r3, r0
 80084f8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80084fa:	79fb      	ldrb	r3, [r7, #7]
 80084fc:	4618      	mov	r0, r3
 80084fe:	f7f7 fff3 	bl	80004e8 <__aeabi_ui2d>
 8008502:	a30e      	add	r3, pc, #56	; (adr r3, 800853c <can1_ams_cell_voltages_v11s1_decode+0x4c>)
 8008504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008508:	f7f8 f868 	bl	80005dc <__aeabi_dmul>
 800850c:	4602      	mov	r2, r0
 800850e:	460b      	mov	r3, r1
 8008510:	4610      	mov	r0, r2
 8008512:	4619      	mov	r1, r3
 8008514:	f04f 0200 	mov.w	r2, #0
 8008518:	4b07      	ldr	r3, [pc, #28]	; (8008538 <can1_ams_cell_voltages_v11s1_decode+0x48>)
 800851a:	f7f7 fea9 	bl	8000270 <__adddf3>
 800851e:	4602      	mov	r2, r0
 8008520:	460b      	mov	r3, r1
 8008522:	ec43 2b17 	vmov	d7, r2, r3
}
 8008526:	eeb0 0a47 	vmov.f32	s0, s14
 800852a:	eef0 0a67 	vmov.f32	s1, s15
 800852e:	3708      	adds	r7, #8
 8008530:	46bd      	mov	sp, r7
 8008532:	bd80      	pop	{r7, pc}
 8008534:	f3af 8000 	nop.w
 8008538:	40040000 	.word	0x40040000
 800853c:	fcce1c58 	.word	0xfcce1c58
 8008540:	3f800e6a 	.word	0x3f800e6a
 8008544:	00000000 	.word	0x00000000

08008548 <can1_ams_cell_voltages_v5s2_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v5s2_encode(double value)
{
 8008548:	b580      	push	{r7, lr}
 800854a:	b082      	sub	sp, #8
 800854c:	af00      	add	r7, sp, #0
 800854e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8008552:	f04f 0200 	mov.w	r2, #0
 8008556:	4b10      	ldr	r3, [pc, #64]	; (8008598 <can1_ams_cell_voltages_v5s2_encode+0x50>)
 8008558:	e9d7 0100 	ldrd	r0, r1, [r7]
 800855c:	f7f7 fe86 	bl	800026c <__aeabi_dsub>
 8008560:	4602      	mov	r2, r0
 8008562:	460b      	mov	r3, r1
 8008564:	4610      	mov	r0, r2
 8008566:	4619      	mov	r1, r3
 8008568:	a309      	add	r3, pc, #36	; (adr r3, 8008590 <can1_ams_cell_voltages_v5s2_encode+0x48>)
 800856a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800856e:	f7f8 f95f 	bl	8000830 <__aeabi_ddiv>
 8008572:	4602      	mov	r2, r0
 8008574:	460b      	mov	r3, r1
 8008576:	4610      	mov	r0, r2
 8008578:	4619      	mov	r1, r3
 800857a:	f7f8 fb07 	bl	8000b8c <__aeabi_d2uiz>
 800857e:	4603      	mov	r3, r0
 8008580:	b2db      	uxtb	r3, r3
}
 8008582:	4618      	mov	r0, r3
 8008584:	3708      	adds	r7, #8
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}
 800858a:	bf00      	nop
 800858c:	f3af 8000 	nop.w
 8008590:	fcce1c58 	.word	0xfcce1c58
 8008594:	3f800e6a 	.word	0x3f800e6a
 8008598:	40040000 	.word	0x40040000
 800859c:	00000000 	.word	0x00000000

080085a0 <can1_ams_cell_voltages_v5s2_decode>:

double can1_ams_cell_voltages_v5s2_decode(uint8_t value)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b082      	sub	sp, #8
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	4603      	mov	r3, r0
 80085a8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80085aa:	79fb      	ldrb	r3, [r7, #7]
 80085ac:	4618      	mov	r0, r3
 80085ae:	f7f7 ff9b 	bl	80004e8 <__aeabi_ui2d>
 80085b2:	a30e      	add	r3, pc, #56	; (adr r3, 80085ec <can1_ams_cell_voltages_v5s2_decode+0x4c>)
 80085b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085b8:	f7f8 f810 	bl	80005dc <__aeabi_dmul>
 80085bc:	4602      	mov	r2, r0
 80085be:	460b      	mov	r3, r1
 80085c0:	4610      	mov	r0, r2
 80085c2:	4619      	mov	r1, r3
 80085c4:	f04f 0200 	mov.w	r2, #0
 80085c8:	4b07      	ldr	r3, [pc, #28]	; (80085e8 <can1_ams_cell_voltages_v5s2_decode+0x48>)
 80085ca:	f7f7 fe51 	bl	8000270 <__adddf3>
 80085ce:	4602      	mov	r2, r0
 80085d0:	460b      	mov	r3, r1
 80085d2:	ec43 2b17 	vmov	d7, r2, r3
}
 80085d6:	eeb0 0a47 	vmov.f32	s0, s14
 80085da:	eef0 0a67 	vmov.f32	s1, s15
 80085de:	3708      	adds	r7, #8
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bd80      	pop	{r7, pc}
 80085e4:	f3af 8000 	nop.w
 80085e8:	40040000 	.word	0x40040000
 80085ec:	fcce1c58 	.word	0xfcce1c58
 80085f0:	3f800e6a 	.word	0x3f800e6a
 80085f4:	00000000 	.word	0x00000000

080085f8 <can1_ams_cell_voltages_v5s3_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v5s3_encode(double value)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b082      	sub	sp, #8
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8008602:	f04f 0200 	mov.w	r2, #0
 8008606:	4b10      	ldr	r3, [pc, #64]	; (8008648 <can1_ams_cell_voltages_v5s3_encode+0x50>)
 8008608:	e9d7 0100 	ldrd	r0, r1, [r7]
 800860c:	f7f7 fe2e 	bl	800026c <__aeabi_dsub>
 8008610:	4602      	mov	r2, r0
 8008612:	460b      	mov	r3, r1
 8008614:	4610      	mov	r0, r2
 8008616:	4619      	mov	r1, r3
 8008618:	a309      	add	r3, pc, #36	; (adr r3, 8008640 <can1_ams_cell_voltages_v5s3_encode+0x48>)
 800861a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800861e:	f7f8 f907 	bl	8000830 <__aeabi_ddiv>
 8008622:	4602      	mov	r2, r0
 8008624:	460b      	mov	r3, r1
 8008626:	4610      	mov	r0, r2
 8008628:	4619      	mov	r1, r3
 800862a:	f7f8 faaf 	bl	8000b8c <__aeabi_d2uiz>
 800862e:	4603      	mov	r3, r0
 8008630:	b2db      	uxtb	r3, r3
}
 8008632:	4618      	mov	r0, r3
 8008634:	3708      	adds	r7, #8
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}
 800863a:	bf00      	nop
 800863c:	f3af 8000 	nop.w
 8008640:	fcce1c58 	.word	0xfcce1c58
 8008644:	3f800e6a 	.word	0x3f800e6a
 8008648:	40040000 	.word	0x40040000
 800864c:	00000000 	.word	0x00000000

08008650 <can1_ams_cell_voltages_v5s3_decode>:

double can1_ams_cell_voltages_v5s3_decode(uint8_t value)
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b082      	sub	sp, #8
 8008654:	af00      	add	r7, sp, #0
 8008656:	4603      	mov	r3, r0
 8008658:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800865a:	79fb      	ldrb	r3, [r7, #7]
 800865c:	4618      	mov	r0, r3
 800865e:	f7f7 ff43 	bl	80004e8 <__aeabi_ui2d>
 8008662:	a30e      	add	r3, pc, #56	; (adr r3, 800869c <can1_ams_cell_voltages_v5s3_decode+0x4c>)
 8008664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008668:	f7f7 ffb8 	bl	80005dc <__aeabi_dmul>
 800866c:	4602      	mov	r2, r0
 800866e:	460b      	mov	r3, r1
 8008670:	4610      	mov	r0, r2
 8008672:	4619      	mov	r1, r3
 8008674:	f04f 0200 	mov.w	r2, #0
 8008678:	4b07      	ldr	r3, [pc, #28]	; (8008698 <can1_ams_cell_voltages_v5s3_decode+0x48>)
 800867a:	f7f7 fdf9 	bl	8000270 <__adddf3>
 800867e:	4602      	mov	r2, r0
 8008680:	460b      	mov	r3, r1
 8008682:	ec43 2b17 	vmov	d7, r2, r3
}
 8008686:	eeb0 0a47 	vmov.f32	s0, s14
 800868a:	eef0 0a67 	vmov.f32	s1, s15
 800868e:	3708      	adds	r7, #8
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}
 8008694:	f3af 8000 	nop.w
 8008698:	40040000 	.word	0x40040000
 800869c:	fcce1c58 	.word	0xfcce1c58
 80086a0:	3f800e6a 	.word	0x3f800e6a
 80086a4:	00000000 	.word	0x00000000

080086a8 <can1_ams_cell_voltages_v11s3_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v11s3_encode(double value)
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b082      	sub	sp, #8
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80086b2:	f04f 0200 	mov.w	r2, #0
 80086b6:	4b10      	ldr	r3, [pc, #64]	; (80086f8 <can1_ams_cell_voltages_v11s3_encode+0x50>)
 80086b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80086bc:	f7f7 fdd6 	bl	800026c <__aeabi_dsub>
 80086c0:	4602      	mov	r2, r0
 80086c2:	460b      	mov	r3, r1
 80086c4:	4610      	mov	r0, r2
 80086c6:	4619      	mov	r1, r3
 80086c8:	a309      	add	r3, pc, #36	; (adr r3, 80086f0 <can1_ams_cell_voltages_v11s3_encode+0x48>)
 80086ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ce:	f7f8 f8af 	bl	8000830 <__aeabi_ddiv>
 80086d2:	4602      	mov	r2, r0
 80086d4:	460b      	mov	r3, r1
 80086d6:	4610      	mov	r0, r2
 80086d8:	4619      	mov	r1, r3
 80086da:	f7f8 fa57 	bl	8000b8c <__aeabi_d2uiz>
 80086de:	4603      	mov	r3, r0
 80086e0:	b2db      	uxtb	r3, r3
}
 80086e2:	4618      	mov	r0, r3
 80086e4:	3708      	adds	r7, #8
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bd80      	pop	{r7, pc}
 80086ea:	bf00      	nop
 80086ec:	f3af 8000 	nop.w
 80086f0:	fcce1c58 	.word	0xfcce1c58
 80086f4:	3f800e6a 	.word	0x3f800e6a
 80086f8:	40040000 	.word	0x40040000
 80086fc:	00000000 	.word	0x00000000

08008700 <can1_ams_cell_voltages_v11s3_decode>:

double can1_ams_cell_voltages_v11s3_decode(uint8_t value)
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b082      	sub	sp, #8
 8008704:	af00      	add	r7, sp, #0
 8008706:	4603      	mov	r3, r0
 8008708:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800870a:	79fb      	ldrb	r3, [r7, #7]
 800870c:	4618      	mov	r0, r3
 800870e:	f7f7 feeb 	bl	80004e8 <__aeabi_ui2d>
 8008712:	a30e      	add	r3, pc, #56	; (adr r3, 800874c <can1_ams_cell_voltages_v11s3_decode+0x4c>)
 8008714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008718:	f7f7 ff60 	bl	80005dc <__aeabi_dmul>
 800871c:	4602      	mov	r2, r0
 800871e:	460b      	mov	r3, r1
 8008720:	4610      	mov	r0, r2
 8008722:	4619      	mov	r1, r3
 8008724:	f04f 0200 	mov.w	r2, #0
 8008728:	4b07      	ldr	r3, [pc, #28]	; (8008748 <can1_ams_cell_voltages_v11s3_decode+0x48>)
 800872a:	f7f7 fda1 	bl	8000270 <__adddf3>
 800872e:	4602      	mov	r2, r0
 8008730:	460b      	mov	r3, r1
 8008732:	ec43 2b17 	vmov	d7, r2, r3
}
 8008736:	eeb0 0a47 	vmov.f32	s0, s14
 800873a:	eef0 0a67 	vmov.f32	s1, s15
 800873e:	3708      	adds	r7, #8
 8008740:	46bd      	mov	sp, r7
 8008742:	bd80      	pop	{r7, pc}
 8008744:	f3af 8000 	nop.w
 8008748:	40040000 	.word	0x40040000
 800874c:	fcce1c58 	.word	0xfcce1c58
 8008750:	3f800e6a 	.word	0x3f800e6a
 8008754:	00000000 	.word	0x00000000

08008758 <can1_ams_cell_voltages_v5s4_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v5s4_encode(double value)
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b082      	sub	sp, #8
 800875c:	af00      	add	r7, sp, #0
 800875e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8008762:	f04f 0200 	mov.w	r2, #0
 8008766:	4b10      	ldr	r3, [pc, #64]	; (80087a8 <can1_ams_cell_voltages_v5s4_encode+0x50>)
 8008768:	e9d7 0100 	ldrd	r0, r1, [r7]
 800876c:	f7f7 fd7e 	bl	800026c <__aeabi_dsub>
 8008770:	4602      	mov	r2, r0
 8008772:	460b      	mov	r3, r1
 8008774:	4610      	mov	r0, r2
 8008776:	4619      	mov	r1, r3
 8008778:	a309      	add	r3, pc, #36	; (adr r3, 80087a0 <can1_ams_cell_voltages_v5s4_encode+0x48>)
 800877a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800877e:	f7f8 f857 	bl	8000830 <__aeabi_ddiv>
 8008782:	4602      	mov	r2, r0
 8008784:	460b      	mov	r3, r1
 8008786:	4610      	mov	r0, r2
 8008788:	4619      	mov	r1, r3
 800878a:	f7f8 f9ff 	bl	8000b8c <__aeabi_d2uiz>
 800878e:	4603      	mov	r3, r0
 8008790:	b2db      	uxtb	r3, r3
}
 8008792:	4618      	mov	r0, r3
 8008794:	3708      	adds	r7, #8
 8008796:	46bd      	mov	sp, r7
 8008798:	bd80      	pop	{r7, pc}
 800879a:	bf00      	nop
 800879c:	f3af 8000 	nop.w
 80087a0:	fcce1c58 	.word	0xfcce1c58
 80087a4:	3f800e6a 	.word	0x3f800e6a
 80087a8:	40040000 	.word	0x40040000
 80087ac:	00000000 	.word	0x00000000

080087b0 <can1_ams_cell_voltages_v5s4_decode>:

double can1_ams_cell_voltages_v5s4_decode(uint8_t value)
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b082      	sub	sp, #8
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	4603      	mov	r3, r0
 80087b8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80087ba:	79fb      	ldrb	r3, [r7, #7]
 80087bc:	4618      	mov	r0, r3
 80087be:	f7f7 fe93 	bl	80004e8 <__aeabi_ui2d>
 80087c2:	a30e      	add	r3, pc, #56	; (adr r3, 80087fc <can1_ams_cell_voltages_v5s4_decode+0x4c>)
 80087c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087c8:	f7f7 ff08 	bl	80005dc <__aeabi_dmul>
 80087cc:	4602      	mov	r2, r0
 80087ce:	460b      	mov	r3, r1
 80087d0:	4610      	mov	r0, r2
 80087d2:	4619      	mov	r1, r3
 80087d4:	f04f 0200 	mov.w	r2, #0
 80087d8:	4b07      	ldr	r3, [pc, #28]	; (80087f8 <can1_ams_cell_voltages_v5s4_decode+0x48>)
 80087da:	f7f7 fd49 	bl	8000270 <__adddf3>
 80087de:	4602      	mov	r2, r0
 80087e0:	460b      	mov	r3, r1
 80087e2:	ec43 2b17 	vmov	d7, r2, r3
}
 80087e6:	eeb0 0a47 	vmov.f32	s0, s14
 80087ea:	eef0 0a67 	vmov.f32	s1, s15
 80087ee:	3708      	adds	r7, #8
 80087f0:	46bd      	mov	sp, r7
 80087f2:	bd80      	pop	{r7, pc}
 80087f4:	f3af 8000 	nop.w
 80087f8:	40040000 	.word	0x40040000
 80087fc:	fcce1c58 	.word	0xfcce1c58
 8008800:	3f800e6a 	.word	0x3f800e6a
 8008804:	00000000 	.word	0x00000000

08008808 <can1_ams_cell_voltages_v5s5_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v5s5_encode(double value)
{
 8008808:	b580      	push	{r7, lr}
 800880a:	b082      	sub	sp, #8
 800880c:	af00      	add	r7, sp, #0
 800880e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8008812:	f04f 0200 	mov.w	r2, #0
 8008816:	4b10      	ldr	r3, [pc, #64]	; (8008858 <can1_ams_cell_voltages_v5s5_encode+0x50>)
 8008818:	e9d7 0100 	ldrd	r0, r1, [r7]
 800881c:	f7f7 fd26 	bl	800026c <__aeabi_dsub>
 8008820:	4602      	mov	r2, r0
 8008822:	460b      	mov	r3, r1
 8008824:	4610      	mov	r0, r2
 8008826:	4619      	mov	r1, r3
 8008828:	a309      	add	r3, pc, #36	; (adr r3, 8008850 <can1_ams_cell_voltages_v5s5_encode+0x48>)
 800882a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800882e:	f7f7 ffff 	bl	8000830 <__aeabi_ddiv>
 8008832:	4602      	mov	r2, r0
 8008834:	460b      	mov	r3, r1
 8008836:	4610      	mov	r0, r2
 8008838:	4619      	mov	r1, r3
 800883a:	f7f8 f9a7 	bl	8000b8c <__aeabi_d2uiz>
 800883e:	4603      	mov	r3, r0
 8008840:	b2db      	uxtb	r3, r3
}
 8008842:	4618      	mov	r0, r3
 8008844:	3708      	adds	r7, #8
 8008846:	46bd      	mov	sp, r7
 8008848:	bd80      	pop	{r7, pc}
 800884a:	bf00      	nop
 800884c:	f3af 8000 	nop.w
 8008850:	fcce1c58 	.word	0xfcce1c58
 8008854:	3f800e6a 	.word	0x3f800e6a
 8008858:	40040000 	.word	0x40040000
 800885c:	00000000 	.word	0x00000000

08008860 <can1_ams_cell_voltages_v5s5_decode>:

double can1_ams_cell_voltages_v5s5_decode(uint8_t value)
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b082      	sub	sp, #8
 8008864:	af00      	add	r7, sp, #0
 8008866:	4603      	mov	r3, r0
 8008868:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800886a:	79fb      	ldrb	r3, [r7, #7]
 800886c:	4618      	mov	r0, r3
 800886e:	f7f7 fe3b 	bl	80004e8 <__aeabi_ui2d>
 8008872:	a30e      	add	r3, pc, #56	; (adr r3, 80088ac <can1_ams_cell_voltages_v5s5_decode+0x4c>)
 8008874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008878:	f7f7 feb0 	bl	80005dc <__aeabi_dmul>
 800887c:	4602      	mov	r2, r0
 800887e:	460b      	mov	r3, r1
 8008880:	4610      	mov	r0, r2
 8008882:	4619      	mov	r1, r3
 8008884:	f04f 0200 	mov.w	r2, #0
 8008888:	4b07      	ldr	r3, [pc, #28]	; (80088a8 <can1_ams_cell_voltages_v5s5_decode+0x48>)
 800888a:	f7f7 fcf1 	bl	8000270 <__adddf3>
 800888e:	4602      	mov	r2, r0
 8008890:	460b      	mov	r3, r1
 8008892:	ec43 2b17 	vmov	d7, r2, r3
}
 8008896:	eeb0 0a47 	vmov.f32	s0, s14
 800889a:	eef0 0a67 	vmov.f32	s1, s15
 800889e:	3708      	adds	r7, #8
 80088a0:	46bd      	mov	sp, r7
 80088a2:	bd80      	pop	{r7, pc}
 80088a4:	f3af 8000 	nop.w
 80088a8:	40040000 	.word	0x40040000
 80088ac:	fcce1c58 	.word	0xfcce1c58
 80088b0:	3f800e6a 	.word	0x3f800e6a
 80088b4:	00000000 	.word	0x00000000

080088b8 <can1_ams_cell_voltages_v11s5_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v11s5_encode(double value)
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b082      	sub	sp, #8
 80088bc:	af00      	add	r7, sp, #0
 80088be:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80088c2:	f04f 0200 	mov.w	r2, #0
 80088c6:	4b10      	ldr	r3, [pc, #64]	; (8008908 <can1_ams_cell_voltages_v11s5_encode+0x50>)
 80088c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80088cc:	f7f7 fcce 	bl	800026c <__aeabi_dsub>
 80088d0:	4602      	mov	r2, r0
 80088d2:	460b      	mov	r3, r1
 80088d4:	4610      	mov	r0, r2
 80088d6:	4619      	mov	r1, r3
 80088d8:	a309      	add	r3, pc, #36	; (adr r3, 8008900 <can1_ams_cell_voltages_v11s5_encode+0x48>)
 80088da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088de:	f7f7 ffa7 	bl	8000830 <__aeabi_ddiv>
 80088e2:	4602      	mov	r2, r0
 80088e4:	460b      	mov	r3, r1
 80088e6:	4610      	mov	r0, r2
 80088e8:	4619      	mov	r1, r3
 80088ea:	f7f8 f94f 	bl	8000b8c <__aeabi_d2uiz>
 80088ee:	4603      	mov	r3, r0
 80088f0:	b2db      	uxtb	r3, r3
}
 80088f2:	4618      	mov	r0, r3
 80088f4:	3708      	adds	r7, #8
 80088f6:	46bd      	mov	sp, r7
 80088f8:	bd80      	pop	{r7, pc}
 80088fa:	bf00      	nop
 80088fc:	f3af 8000 	nop.w
 8008900:	fcce1c58 	.word	0xfcce1c58
 8008904:	3f800e6a 	.word	0x3f800e6a
 8008908:	40040000 	.word	0x40040000
 800890c:	00000000 	.word	0x00000000

08008910 <can1_ams_cell_voltages_v11s5_decode>:

double can1_ams_cell_voltages_v11s5_decode(uint8_t value)
{
 8008910:	b580      	push	{r7, lr}
 8008912:	b082      	sub	sp, #8
 8008914:	af00      	add	r7, sp, #0
 8008916:	4603      	mov	r3, r0
 8008918:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800891a:	79fb      	ldrb	r3, [r7, #7]
 800891c:	4618      	mov	r0, r3
 800891e:	f7f7 fde3 	bl	80004e8 <__aeabi_ui2d>
 8008922:	a30e      	add	r3, pc, #56	; (adr r3, 800895c <can1_ams_cell_voltages_v11s5_decode+0x4c>)
 8008924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008928:	f7f7 fe58 	bl	80005dc <__aeabi_dmul>
 800892c:	4602      	mov	r2, r0
 800892e:	460b      	mov	r3, r1
 8008930:	4610      	mov	r0, r2
 8008932:	4619      	mov	r1, r3
 8008934:	f04f 0200 	mov.w	r2, #0
 8008938:	4b07      	ldr	r3, [pc, #28]	; (8008958 <can1_ams_cell_voltages_v11s5_decode+0x48>)
 800893a:	f7f7 fc99 	bl	8000270 <__adddf3>
 800893e:	4602      	mov	r2, r0
 8008940:	460b      	mov	r3, r1
 8008942:	ec43 2b17 	vmov	d7, r2, r3
}
 8008946:	eeb0 0a47 	vmov.f32	s0, s14
 800894a:	eef0 0a67 	vmov.f32	s1, s15
 800894e:	3708      	adds	r7, #8
 8008950:	46bd      	mov	sp, r7
 8008952:	bd80      	pop	{r7, pc}
 8008954:	f3af 8000 	nop.w
 8008958:	40040000 	.word	0x40040000
 800895c:	fcce1c58 	.word	0xfcce1c58
 8008960:	3f800e6a 	.word	0x3f800e6a
 8008964:	00000000 	.word	0x00000000

08008968 <can1_ams_cell_voltages_v5s6_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v5s6_encode(double value)
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b082      	sub	sp, #8
 800896c:	af00      	add	r7, sp, #0
 800896e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8008972:	f04f 0200 	mov.w	r2, #0
 8008976:	4b10      	ldr	r3, [pc, #64]	; (80089b8 <can1_ams_cell_voltages_v5s6_encode+0x50>)
 8008978:	e9d7 0100 	ldrd	r0, r1, [r7]
 800897c:	f7f7 fc76 	bl	800026c <__aeabi_dsub>
 8008980:	4602      	mov	r2, r0
 8008982:	460b      	mov	r3, r1
 8008984:	4610      	mov	r0, r2
 8008986:	4619      	mov	r1, r3
 8008988:	a309      	add	r3, pc, #36	; (adr r3, 80089b0 <can1_ams_cell_voltages_v5s6_encode+0x48>)
 800898a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800898e:	f7f7 ff4f 	bl	8000830 <__aeabi_ddiv>
 8008992:	4602      	mov	r2, r0
 8008994:	460b      	mov	r3, r1
 8008996:	4610      	mov	r0, r2
 8008998:	4619      	mov	r1, r3
 800899a:	f7f8 f8f7 	bl	8000b8c <__aeabi_d2uiz>
 800899e:	4603      	mov	r3, r0
 80089a0:	b2db      	uxtb	r3, r3
}
 80089a2:	4618      	mov	r0, r3
 80089a4:	3708      	adds	r7, #8
 80089a6:	46bd      	mov	sp, r7
 80089a8:	bd80      	pop	{r7, pc}
 80089aa:	bf00      	nop
 80089ac:	f3af 8000 	nop.w
 80089b0:	fcce1c58 	.word	0xfcce1c58
 80089b4:	3f800e6a 	.word	0x3f800e6a
 80089b8:	40040000 	.word	0x40040000
 80089bc:	00000000 	.word	0x00000000

080089c0 <can1_ams_cell_voltages_v5s6_decode>:

double can1_ams_cell_voltages_v5s6_decode(uint8_t value)
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b082      	sub	sp, #8
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	4603      	mov	r3, r0
 80089c8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80089ca:	79fb      	ldrb	r3, [r7, #7]
 80089cc:	4618      	mov	r0, r3
 80089ce:	f7f7 fd8b 	bl	80004e8 <__aeabi_ui2d>
 80089d2:	a30e      	add	r3, pc, #56	; (adr r3, 8008a0c <can1_ams_cell_voltages_v5s6_decode+0x4c>)
 80089d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089d8:	f7f7 fe00 	bl	80005dc <__aeabi_dmul>
 80089dc:	4602      	mov	r2, r0
 80089de:	460b      	mov	r3, r1
 80089e0:	4610      	mov	r0, r2
 80089e2:	4619      	mov	r1, r3
 80089e4:	f04f 0200 	mov.w	r2, #0
 80089e8:	4b07      	ldr	r3, [pc, #28]	; (8008a08 <can1_ams_cell_voltages_v5s6_decode+0x48>)
 80089ea:	f7f7 fc41 	bl	8000270 <__adddf3>
 80089ee:	4602      	mov	r2, r0
 80089f0:	460b      	mov	r3, r1
 80089f2:	ec43 2b17 	vmov	d7, r2, r3
}
 80089f6:	eeb0 0a47 	vmov.f32	s0, s14
 80089fa:	eef0 0a67 	vmov.f32	s1, s15
 80089fe:	3708      	adds	r7, #8
 8008a00:	46bd      	mov	sp, r7
 8008a02:	bd80      	pop	{r7, pc}
 8008a04:	f3af 8000 	nop.w
 8008a08:	40040000 	.word	0x40040000
 8008a0c:	fcce1c58 	.word	0xfcce1c58
 8008a10:	3f800e6a 	.word	0x3f800e6a
 8008a14:	00000000 	.word	0x00000000

08008a18 <can1_ams_cell_voltages_v5s7_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v5s7_encode(double value)
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b082      	sub	sp, #8
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8008a22:	f04f 0200 	mov.w	r2, #0
 8008a26:	4b10      	ldr	r3, [pc, #64]	; (8008a68 <can1_ams_cell_voltages_v5s7_encode+0x50>)
 8008a28:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008a2c:	f7f7 fc1e 	bl	800026c <__aeabi_dsub>
 8008a30:	4602      	mov	r2, r0
 8008a32:	460b      	mov	r3, r1
 8008a34:	4610      	mov	r0, r2
 8008a36:	4619      	mov	r1, r3
 8008a38:	a309      	add	r3, pc, #36	; (adr r3, 8008a60 <can1_ams_cell_voltages_v5s7_encode+0x48>)
 8008a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a3e:	f7f7 fef7 	bl	8000830 <__aeabi_ddiv>
 8008a42:	4602      	mov	r2, r0
 8008a44:	460b      	mov	r3, r1
 8008a46:	4610      	mov	r0, r2
 8008a48:	4619      	mov	r1, r3
 8008a4a:	f7f8 f89f 	bl	8000b8c <__aeabi_d2uiz>
 8008a4e:	4603      	mov	r3, r0
 8008a50:	b2db      	uxtb	r3, r3
}
 8008a52:	4618      	mov	r0, r3
 8008a54:	3708      	adds	r7, #8
 8008a56:	46bd      	mov	sp, r7
 8008a58:	bd80      	pop	{r7, pc}
 8008a5a:	bf00      	nop
 8008a5c:	f3af 8000 	nop.w
 8008a60:	fcce1c58 	.word	0xfcce1c58
 8008a64:	3f800e6a 	.word	0x3f800e6a
 8008a68:	40040000 	.word	0x40040000
 8008a6c:	00000000 	.word	0x00000000

08008a70 <can1_ams_cell_voltages_v5s7_decode>:

double can1_ams_cell_voltages_v5s7_decode(uint8_t value)
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b082      	sub	sp, #8
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	4603      	mov	r3, r0
 8008a78:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8008a7a:	79fb      	ldrb	r3, [r7, #7]
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	f7f7 fd33 	bl	80004e8 <__aeabi_ui2d>
 8008a82:	a30e      	add	r3, pc, #56	; (adr r3, 8008abc <can1_ams_cell_voltages_v5s7_decode+0x4c>)
 8008a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a88:	f7f7 fda8 	bl	80005dc <__aeabi_dmul>
 8008a8c:	4602      	mov	r2, r0
 8008a8e:	460b      	mov	r3, r1
 8008a90:	4610      	mov	r0, r2
 8008a92:	4619      	mov	r1, r3
 8008a94:	f04f 0200 	mov.w	r2, #0
 8008a98:	4b07      	ldr	r3, [pc, #28]	; (8008ab8 <can1_ams_cell_voltages_v5s7_decode+0x48>)
 8008a9a:	f7f7 fbe9 	bl	8000270 <__adddf3>
 8008a9e:	4602      	mov	r2, r0
 8008aa0:	460b      	mov	r3, r1
 8008aa2:	ec43 2b17 	vmov	d7, r2, r3
}
 8008aa6:	eeb0 0a47 	vmov.f32	s0, s14
 8008aaa:	eef0 0a67 	vmov.f32	s1, s15
 8008aae:	3708      	adds	r7, #8
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	bd80      	pop	{r7, pc}
 8008ab4:	f3af 8000 	nop.w
 8008ab8:	40040000 	.word	0x40040000
 8008abc:	fcce1c58 	.word	0xfcce1c58
 8008ac0:	3f800e6a 	.word	0x3f800e6a
 8008ac4:	00000000 	.word	0x00000000

08008ac8 <can1_ams_cell_voltages_v11s7_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v11s7_encode(double value)
{
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b082      	sub	sp, #8
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8008ad2:	f04f 0200 	mov.w	r2, #0
 8008ad6:	4b10      	ldr	r3, [pc, #64]	; (8008b18 <can1_ams_cell_voltages_v11s7_encode+0x50>)
 8008ad8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008adc:	f7f7 fbc6 	bl	800026c <__aeabi_dsub>
 8008ae0:	4602      	mov	r2, r0
 8008ae2:	460b      	mov	r3, r1
 8008ae4:	4610      	mov	r0, r2
 8008ae6:	4619      	mov	r1, r3
 8008ae8:	a309      	add	r3, pc, #36	; (adr r3, 8008b10 <can1_ams_cell_voltages_v11s7_encode+0x48>)
 8008aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aee:	f7f7 fe9f 	bl	8000830 <__aeabi_ddiv>
 8008af2:	4602      	mov	r2, r0
 8008af4:	460b      	mov	r3, r1
 8008af6:	4610      	mov	r0, r2
 8008af8:	4619      	mov	r1, r3
 8008afa:	f7f8 f847 	bl	8000b8c <__aeabi_d2uiz>
 8008afe:	4603      	mov	r3, r0
 8008b00:	b2db      	uxtb	r3, r3
}
 8008b02:	4618      	mov	r0, r3
 8008b04:	3708      	adds	r7, #8
 8008b06:	46bd      	mov	sp, r7
 8008b08:	bd80      	pop	{r7, pc}
 8008b0a:	bf00      	nop
 8008b0c:	f3af 8000 	nop.w
 8008b10:	fcce1c58 	.word	0xfcce1c58
 8008b14:	3f800e6a 	.word	0x3f800e6a
 8008b18:	40040000 	.word	0x40040000
 8008b1c:	00000000 	.word	0x00000000

08008b20 <can1_ams_cell_voltages_v11s7_decode>:

double can1_ams_cell_voltages_v11s7_decode(uint8_t value)
{
 8008b20:	b580      	push	{r7, lr}
 8008b22:	b082      	sub	sp, #8
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	4603      	mov	r3, r0
 8008b28:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8008b2a:	79fb      	ldrb	r3, [r7, #7]
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	f7f7 fcdb 	bl	80004e8 <__aeabi_ui2d>
 8008b32:	a30e      	add	r3, pc, #56	; (adr r3, 8008b6c <can1_ams_cell_voltages_v11s7_decode+0x4c>)
 8008b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b38:	f7f7 fd50 	bl	80005dc <__aeabi_dmul>
 8008b3c:	4602      	mov	r2, r0
 8008b3e:	460b      	mov	r3, r1
 8008b40:	4610      	mov	r0, r2
 8008b42:	4619      	mov	r1, r3
 8008b44:	f04f 0200 	mov.w	r2, #0
 8008b48:	4b07      	ldr	r3, [pc, #28]	; (8008b68 <can1_ams_cell_voltages_v11s7_decode+0x48>)
 8008b4a:	f7f7 fb91 	bl	8000270 <__adddf3>
 8008b4e:	4602      	mov	r2, r0
 8008b50:	460b      	mov	r3, r1
 8008b52:	ec43 2b17 	vmov	d7, r2, r3
}
 8008b56:	eeb0 0a47 	vmov.f32	s0, s14
 8008b5a:	eef0 0a67 	vmov.f32	s1, s15
 8008b5e:	3708      	adds	r7, #8
 8008b60:	46bd      	mov	sp, r7
 8008b62:	bd80      	pop	{r7, pc}
 8008b64:	f3af 8000 	nop.w
 8008b68:	40040000 	.word	0x40040000
 8008b6c:	fcce1c58 	.word	0xfcce1c58
 8008b70:	3f800e6a 	.word	0x3f800e6a
 8008b74:	00000000 	.word	0x00000000

08008b78 <can1_ams_cell_voltages_v5s8_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v5s8_encode(double value)
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b082      	sub	sp, #8
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8008b82:	f04f 0200 	mov.w	r2, #0
 8008b86:	4b10      	ldr	r3, [pc, #64]	; (8008bc8 <can1_ams_cell_voltages_v5s8_encode+0x50>)
 8008b88:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008b8c:	f7f7 fb6e 	bl	800026c <__aeabi_dsub>
 8008b90:	4602      	mov	r2, r0
 8008b92:	460b      	mov	r3, r1
 8008b94:	4610      	mov	r0, r2
 8008b96:	4619      	mov	r1, r3
 8008b98:	a309      	add	r3, pc, #36	; (adr r3, 8008bc0 <can1_ams_cell_voltages_v5s8_encode+0x48>)
 8008b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b9e:	f7f7 fe47 	bl	8000830 <__aeabi_ddiv>
 8008ba2:	4602      	mov	r2, r0
 8008ba4:	460b      	mov	r3, r1
 8008ba6:	4610      	mov	r0, r2
 8008ba8:	4619      	mov	r1, r3
 8008baa:	f7f7 ffef 	bl	8000b8c <__aeabi_d2uiz>
 8008bae:	4603      	mov	r3, r0
 8008bb0:	b2db      	uxtb	r3, r3
}
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	3708      	adds	r7, #8
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	bd80      	pop	{r7, pc}
 8008bba:	bf00      	nop
 8008bbc:	f3af 8000 	nop.w
 8008bc0:	fcce1c58 	.word	0xfcce1c58
 8008bc4:	3f800e6a 	.word	0x3f800e6a
 8008bc8:	40040000 	.word	0x40040000
 8008bcc:	00000000 	.word	0x00000000

08008bd0 <can1_ams_cell_voltages_v5s8_decode>:

double can1_ams_cell_voltages_v5s8_decode(uint8_t value)
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b082      	sub	sp, #8
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	4603      	mov	r3, r0
 8008bd8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8008bda:	79fb      	ldrb	r3, [r7, #7]
 8008bdc:	4618      	mov	r0, r3
 8008bde:	f7f7 fc83 	bl	80004e8 <__aeabi_ui2d>
 8008be2:	a30e      	add	r3, pc, #56	; (adr r3, 8008c1c <can1_ams_cell_voltages_v5s8_decode+0x4c>)
 8008be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008be8:	f7f7 fcf8 	bl	80005dc <__aeabi_dmul>
 8008bec:	4602      	mov	r2, r0
 8008bee:	460b      	mov	r3, r1
 8008bf0:	4610      	mov	r0, r2
 8008bf2:	4619      	mov	r1, r3
 8008bf4:	f04f 0200 	mov.w	r2, #0
 8008bf8:	4b07      	ldr	r3, [pc, #28]	; (8008c18 <can1_ams_cell_voltages_v5s8_decode+0x48>)
 8008bfa:	f7f7 fb39 	bl	8000270 <__adddf3>
 8008bfe:	4602      	mov	r2, r0
 8008c00:	460b      	mov	r3, r1
 8008c02:	ec43 2b17 	vmov	d7, r2, r3
}
 8008c06:	eeb0 0a47 	vmov.f32	s0, s14
 8008c0a:	eef0 0a67 	vmov.f32	s1, s15
 8008c0e:	3708      	adds	r7, #8
 8008c10:	46bd      	mov	sp, r7
 8008c12:	bd80      	pop	{r7, pc}
 8008c14:	f3af 8000 	nop.w
 8008c18:	40040000 	.word	0x40040000
 8008c1c:	fcce1c58 	.word	0xfcce1c58
 8008c20:	3f800e6a 	.word	0x3f800e6a
 8008c24:	00000000 	.word	0x00000000

08008c28 <can1_ams_cell_voltages_v5s9_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v5s9_encode(double value)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b082      	sub	sp, #8
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8008c32:	f04f 0200 	mov.w	r2, #0
 8008c36:	4b10      	ldr	r3, [pc, #64]	; (8008c78 <can1_ams_cell_voltages_v5s9_encode+0x50>)
 8008c38:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008c3c:	f7f7 fb16 	bl	800026c <__aeabi_dsub>
 8008c40:	4602      	mov	r2, r0
 8008c42:	460b      	mov	r3, r1
 8008c44:	4610      	mov	r0, r2
 8008c46:	4619      	mov	r1, r3
 8008c48:	a309      	add	r3, pc, #36	; (adr r3, 8008c70 <can1_ams_cell_voltages_v5s9_encode+0x48>)
 8008c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c4e:	f7f7 fdef 	bl	8000830 <__aeabi_ddiv>
 8008c52:	4602      	mov	r2, r0
 8008c54:	460b      	mov	r3, r1
 8008c56:	4610      	mov	r0, r2
 8008c58:	4619      	mov	r1, r3
 8008c5a:	f7f7 ff97 	bl	8000b8c <__aeabi_d2uiz>
 8008c5e:	4603      	mov	r3, r0
 8008c60:	b2db      	uxtb	r3, r3
}
 8008c62:	4618      	mov	r0, r3
 8008c64:	3708      	adds	r7, #8
 8008c66:	46bd      	mov	sp, r7
 8008c68:	bd80      	pop	{r7, pc}
 8008c6a:	bf00      	nop
 8008c6c:	f3af 8000 	nop.w
 8008c70:	fcce1c58 	.word	0xfcce1c58
 8008c74:	3f800e6a 	.word	0x3f800e6a
 8008c78:	40040000 	.word	0x40040000
 8008c7c:	00000000 	.word	0x00000000

08008c80 <can1_ams_cell_voltages_v5s9_decode>:

double can1_ams_cell_voltages_v5s9_decode(uint8_t value)
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b082      	sub	sp, #8
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	4603      	mov	r3, r0
 8008c88:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8008c8a:	79fb      	ldrb	r3, [r7, #7]
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	f7f7 fc2b 	bl	80004e8 <__aeabi_ui2d>
 8008c92:	a30e      	add	r3, pc, #56	; (adr r3, 8008ccc <can1_ams_cell_voltages_v5s9_decode+0x4c>)
 8008c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c98:	f7f7 fca0 	bl	80005dc <__aeabi_dmul>
 8008c9c:	4602      	mov	r2, r0
 8008c9e:	460b      	mov	r3, r1
 8008ca0:	4610      	mov	r0, r2
 8008ca2:	4619      	mov	r1, r3
 8008ca4:	f04f 0200 	mov.w	r2, #0
 8008ca8:	4b07      	ldr	r3, [pc, #28]	; (8008cc8 <can1_ams_cell_voltages_v5s9_decode+0x48>)
 8008caa:	f7f7 fae1 	bl	8000270 <__adddf3>
 8008cae:	4602      	mov	r2, r0
 8008cb0:	460b      	mov	r3, r1
 8008cb2:	ec43 2b17 	vmov	d7, r2, r3
}
 8008cb6:	eeb0 0a47 	vmov.f32	s0, s14
 8008cba:	eef0 0a67 	vmov.f32	s1, s15
 8008cbe:	3708      	adds	r7, #8
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	bd80      	pop	{r7, pc}
 8008cc4:	f3af 8000 	nop.w
 8008cc8:	40040000 	.word	0x40040000
 8008ccc:	fcce1c58 	.word	0xfcce1c58
 8008cd0:	3f800e6a 	.word	0x3f800e6a
 8008cd4:	00000000 	.word	0x00000000

08008cd8 <can1_ams_cell_voltages_v11s9_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v11s9_encode(double value)
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b082      	sub	sp, #8
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8008ce2:	f04f 0200 	mov.w	r2, #0
 8008ce6:	4b10      	ldr	r3, [pc, #64]	; (8008d28 <can1_ams_cell_voltages_v11s9_encode+0x50>)
 8008ce8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008cec:	f7f7 fabe 	bl	800026c <__aeabi_dsub>
 8008cf0:	4602      	mov	r2, r0
 8008cf2:	460b      	mov	r3, r1
 8008cf4:	4610      	mov	r0, r2
 8008cf6:	4619      	mov	r1, r3
 8008cf8:	a309      	add	r3, pc, #36	; (adr r3, 8008d20 <can1_ams_cell_voltages_v11s9_encode+0x48>)
 8008cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cfe:	f7f7 fd97 	bl	8000830 <__aeabi_ddiv>
 8008d02:	4602      	mov	r2, r0
 8008d04:	460b      	mov	r3, r1
 8008d06:	4610      	mov	r0, r2
 8008d08:	4619      	mov	r1, r3
 8008d0a:	f7f7 ff3f 	bl	8000b8c <__aeabi_d2uiz>
 8008d0e:	4603      	mov	r3, r0
 8008d10:	b2db      	uxtb	r3, r3
}
 8008d12:	4618      	mov	r0, r3
 8008d14:	3708      	adds	r7, #8
 8008d16:	46bd      	mov	sp, r7
 8008d18:	bd80      	pop	{r7, pc}
 8008d1a:	bf00      	nop
 8008d1c:	f3af 8000 	nop.w
 8008d20:	fcce1c58 	.word	0xfcce1c58
 8008d24:	3f800e6a 	.word	0x3f800e6a
 8008d28:	40040000 	.word	0x40040000
 8008d2c:	00000000 	.word	0x00000000

08008d30 <can1_ams_cell_voltages_v11s9_decode>:

double can1_ams_cell_voltages_v11s9_decode(uint8_t value)
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b082      	sub	sp, #8
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	4603      	mov	r3, r0
 8008d38:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8008d3a:	79fb      	ldrb	r3, [r7, #7]
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	f7f7 fbd3 	bl	80004e8 <__aeabi_ui2d>
 8008d42:	a30e      	add	r3, pc, #56	; (adr r3, 8008d7c <can1_ams_cell_voltages_v11s9_decode+0x4c>)
 8008d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d48:	f7f7 fc48 	bl	80005dc <__aeabi_dmul>
 8008d4c:	4602      	mov	r2, r0
 8008d4e:	460b      	mov	r3, r1
 8008d50:	4610      	mov	r0, r2
 8008d52:	4619      	mov	r1, r3
 8008d54:	f04f 0200 	mov.w	r2, #0
 8008d58:	4b07      	ldr	r3, [pc, #28]	; (8008d78 <can1_ams_cell_voltages_v11s9_decode+0x48>)
 8008d5a:	f7f7 fa89 	bl	8000270 <__adddf3>
 8008d5e:	4602      	mov	r2, r0
 8008d60:	460b      	mov	r3, r1
 8008d62:	ec43 2b17 	vmov	d7, r2, r3
}
 8008d66:	eeb0 0a47 	vmov.f32	s0, s14
 8008d6a:	eef0 0a67 	vmov.f32	s1, s15
 8008d6e:	3708      	adds	r7, #8
 8008d70:	46bd      	mov	sp, r7
 8008d72:	bd80      	pop	{r7, pc}
 8008d74:	f3af 8000 	nop.w
 8008d78:	40040000 	.word	0x40040000
 8008d7c:	fcce1c58 	.word	0xfcce1c58
 8008d80:	3f800e6a 	.word	0x3f800e6a
 8008d84:	00000000 	.word	0x00000000

08008d88 <can1_ams_cell_voltages_v5s10_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v5s10_encode(double value)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b082      	sub	sp, #8
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8008d92:	f04f 0200 	mov.w	r2, #0
 8008d96:	4b10      	ldr	r3, [pc, #64]	; (8008dd8 <can1_ams_cell_voltages_v5s10_encode+0x50>)
 8008d98:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008d9c:	f7f7 fa66 	bl	800026c <__aeabi_dsub>
 8008da0:	4602      	mov	r2, r0
 8008da2:	460b      	mov	r3, r1
 8008da4:	4610      	mov	r0, r2
 8008da6:	4619      	mov	r1, r3
 8008da8:	a309      	add	r3, pc, #36	; (adr r3, 8008dd0 <can1_ams_cell_voltages_v5s10_encode+0x48>)
 8008daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dae:	f7f7 fd3f 	bl	8000830 <__aeabi_ddiv>
 8008db2:	4602      	mov	r2, r0
 8008db4:	460b      	mov	r3, r1
 8008db6:	4610      	mov	r0, r2
 8008db8:	4619      	mov	r1, r3
 8008dba:	f7f7 fee7 	bl	8000b8c <__aeabi_d2uiz>
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	b2db      	uxtb	r3, r3
}
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	3708      	adds	r7, #8
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd80      	pop	{r7, pc}
 8008dca:	bf00      	nop
 8008dcc:	f3af 8000 	nop.w
 8008dd0:	fcce1c58 	.word	0xfcce1c58
 8008dd4:	3f800e6a 	.word	0x3f800e6a
 8008dd8:	40040000 	.word	0x40040000
 8008ddc:	00000000 	.word	0x00000000

08008de0 <can1_ams_cell_voltages_v5s10_decode>:

double can1_ams_cell_voltages_v5s10_decode(uint8_t value)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b082      	sub	sp, #8
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	4603      	mov	r3, r0
 8008de8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8008dea:	79fb      	ldrb	r3, [r7, #7]
 8008dec:	4618      	mov	r0, r3
 8008dee:	f7f7 fb7b 	bl	80004e8 <__aeabi_ui2d>
 8008df2:	a30e      	add	r3, pc, #56	; (adr r3, 8008e2c <can1_ams_cell_voltages_v5s10_decode+0x4c>)
 8008df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008df8:	f7f7 fbf0 	bl	80005dc <__aeabi_dmul>
 8008dfc:	4602      	mov	r2, r0
 8008dfe:	460b      	mov	r3, r1
 8008e00:	4610      	mov	r0, r2
 8008e02:	4619      	mov	r1, r3
 8008e04:	f04f 0200 	mov.w	r2, #0
 8008e08:	4b07      	ldr	r3, [pc, #28]	; (8008e28 <can1_ams_cell_voltages_v5s10_decode+0x48>)
 8008e0a:	f7f7 fa31 	bl	8000270 <__adddf3>
 8008e0e:	4602      	mov	r2, r0
 8008e10:	460b      	mov	r3, r1
 8008e12:	ec43 2b17 	vmov	d7, r2, r3
}
 8008e16:	eeb0 0a47 	vmov.f32	s0, s14
 8008e1a:	eef0 0a67 	vmov.f32	s1, s15
 8008e1e:	3708      	adds	r7, #8
 8008e20:	46bd      	mov	sp, r7
 8008e22:	bd80      	pop	{r7, pc}
 8008e24:	f3af 8000 	nop.w
 8008e28:	40040000 	.word	0x40040000
 8008e2c:	fcce1c58 	.word	0xfcce1c58
 8008e30:	3f800e6a 	.word	0x3f800e6a
 8008e34:	00000000 	.word	0x00000000

08008e38 <can1_ams_cell_voltages_v5s11_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v5s11_encode(double value)
{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b082      	sub	sp, #8
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8008e42:	f04f 0200 	mov.w	r2, #0
 8008e46:	4b10      	ldr	r3, [pc, #64]	; (8008e88 <can1_ams_cell_voltages_v5s11_encode+0x50>)
 8008e48:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008e4c:	f7f7 fa0e 	bl	800026c <__aeabi_dsub>
 8008e50:	4602      	mov	r2, r0
 8008e52:	460b      	mov	r3, r1
 8008e54:	4610      	mov	r0, r2
 8008e56:	4619      	mov	r1, r3
 8008e58:	a309      	add	r3, pc, #36	; (adr r3, 8008e80 <can1_ams_cell_voltages_v5s11_encode+0x48>)
 8008e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e5e:	f7f7 fce7 	bl	8000830 <__aeabi_ddiv>
 8008e62:	4602      	mov	r2, r0
 8008e64:	460b      	mov	r3, r1
 8008e66:	4610      	mov	r0, r2
 8008e68:	4619      	mov	r1, r3
 8008e6a:	f7f7 fe8f 	bl	8000b8c <__aeabi_d2uiz>
 8008e6e:	4603      	mov	r3, r0
 8008e70:	b2db      	uxtb	r3, r3
}
 8008e72:	4618      	mov	r0, r3
 8008e74:	3708      	adds	r7, #8
 8008e76:	46bd      	mov	sp, r7
 8008e78:	bd80      	pop	{r7, pc}
 8008e7a:	bf00      	nop
 8008e7c:	f3af 8000 	nop.w
 8008e80:	fcce1c58 	.word	0xfcce1c58
 8008e84:	3f800e6a 	.word	0x3f800e6a
 8008e88:	40040000 	.word	0x40040000
 8008e8c:	00000000 	.word	0x00000000

08008e90 <can1_ams_cell_voltages_v5s11_decode>:

double can1_ams_cell_voltages_v5s11_decode(uint8_t value)
{
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b082      	sub	sp, #8
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	4603      	mov	r3, r0
 8008e98:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8008e9a:	79fb      	ldrb	r3, [r7, #7]
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	f7f7 fb23 	bl	80004e8 <__aeabi_ui2d>
 8008ea2:	a30e      	add	r3, pc, #56	; (adr r3, 8008edc <can1_ams_cell_voltages_v5s11_decode+0x4c>)
 8008ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ea8:	f7f7 fb98 	bl	80005dc <__aeabi_dmul>
 8008eac:	4602      	mov	r2, r0
 8008eae:	460b      	mov	r3, r1
 8008eb0:	4610      	mov	r0, r2
 8008eb2:	4619      	mov	r1, r3
 8008eb4:	f04f 0200 	mov.w	r2, #0
 8008eb8:	4b07      	ldr	r3, [pc, #28]	; (8008ed8 <can1_ams_cell_voltages_v5s11_decode+0x48>)
 8008eba:	f7f7 f9d9 	bl	8000270 <__adddf3>
 8008ebe:	4602      	mov	r2, r0
 8008ec0:	460b      	mov	r3, r1
 8008ec2:	ec43 2b17 	vmov	d7, r2, r3
}
 8008ec6:	eeb0 0a47 	vmov.f32	s0, s14
 8008eca:	eef0 0a67 	vmov.f32	s1, s15
 8008ece:	3708      	adds	r7, #8
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	bd80      	pop	{r7, pc}
 8008ed4:	f3af 8000 	nop.w
 8008ed8:	40040000 	.word	0x40040000
 8008edc:	fcce1c58 	.word	0xfcce1c58
 8008ee0:	3f800e6a 	.word	0x3f800e6a
 8008ee4:	00000000 	.word	0x00000000

08008ee8 <can1_ams_cell_voltages_v11s11_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v11s11_encode(double value)
{
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	b082      	sub	sp, #8
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8008ef2:	f04f 0200 	mov.w	r2, #0
 8008ef6:	4b10      	ldr	r3, [pc, #64]	; (8008f38 <can1_ams_cell_voltages_v11s11_encode+0x50>)
 8008ef8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008efc:	f7f7 f9b6 	bl	800026c <__aeabi_dsub>
 8008f00:	4602      	mov	r2, r0
 8008f02:	460b      	mov	r3, r1
 8008f04:	4610      	mov	r0, r2
 8008f06:	4619      	mov	r1, r3
 8008f08:	a309      	add	r3, pc, #36	; (adr r3, 8008f30 <can1_ams_cell_voltages_v11s11_encode+0x48>)
 8008f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f0e:	f7f7 fc8f 	bl	8000830 <__aeabi_ddiv>
 8008f12:	4602      	mov	r2, r0
 8008f14:	460b      	mov	r3, r1
 8008f16:	4610      	mov	r0, r2
 8008f18:	4619      	mov	r1, r3
 8008f1a:	f7f7 fe37 	bl	8000b8c <__aeabi_d2uiz>
 8008f1e:	4603      	mov	r3, r0
 8008f20:	b2db      	uxtb	r3, r3
}
 8008f22:	4618      	mov	r0, r3
 8008f24:	3708      	adds	r7, #8
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bd80      	pop	{r7, pc}
 8008f2a:	bf00      	nop
 8008f2c:	f3af 8000 	nop.w
 8008f30:	fcce1c58 	.word	0xfcce1c58
 8008f34:	3f800e6a 	.word	0x3f800e6a
 8008f38:	40040000 	.word	0x40040000
 8008f3c:	00000000 	.word	0x00000000

08008f40 <can1_ams_cell_voltages_v11s11_decode>:

double can1_ams_cell_voltages_v11s11_decode(uint8_t value)
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b082      	sub	sp, #8
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	4603      	mov	r3, r0
 8008f48:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8008f4a:	79fb      	ldrb	r3, [r7, #7]
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	f7f7 facb 	bl	80004e8 <__aeabi_ui2d>
 8008f52:	a30e      	add	r3, pc, #56	; (adr r3, 8008f8c <can1_ams_cell_voltages_v11s11_decode+0x4c>)
 8008f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f58:	f7f7 fb40 	bl	80005dc <__aeabi_dmul>
 8008f5c:	4602      	mov	r2, r0
 8008f5e:	460b      	mov	r3, r1
 8008f60:	4610      	mov	r0, r2
 8008f62:	4619      	mov	r1, r3
 8008f64:	f04f 0200 	mov.w	r2, #0
 8008f68:	4b07      	ldr	r3, [pc, #28]	; (8008f88 <can1_ams_cell_voltages_v11s11_decode+0x48>)
 8008f6a:	f7f7 f981 	bl	8000270 <__adddf3>
 8008f6e:	4602      	mov	r2, r0
 8008f70:	460b      	mov	r3, r1
 8008f72:	ec43 2b17 	vmov	d7, r2, r3
}
 8008f76:	eeb0 0a47 	vmov.f32	s0, s14
 8008f7a:	eef0 0a67 	vmov.f32	s1, s15
 8008f7e:	3708      	adds	r7, #8
 8008f80:	46bd      	mov	sp, r7
 8008f82:	bd80      	pop	{r7, pc}
 8008f84:	f3af 8000 	nop.w
 8008f88:	40040000 	.word	0x40040000
 8008f8c:	fcce1c58 	.word	0xfcce1c58
 8008f90:	3f800e6a 	.word	0x3f800e6a
 8008f94:	00000000 	.word	0x00000000

08008f98 <can1_ams_cell_voltages_v5s12_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v5s12_encode(double value)
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b082      	sub	sp, #8
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8008fa2:	f04f 0200 	mov.w	r2, #0
 8008fa6:	4b10      	ldr	r3, [pc, #64]	; (8008fe8 <can1_ams_cell_voltages_v5s12_encode+0x50>)
 8008fa8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008fac:	f7f7 f95e 	bl	800026c <__aeabi_dsub>
 8008fb0:	4602      	mov	r2, r0
 8008fb2:	460b      	mov	r3, r1
 8008fb4:	4610      	mov	r0, r2
 8008fb6:	4619      	mov	r1, r3
 8008fb8:	a309      	add	r3, pc, #36	; (adr r3, 8008fe0 <can1_ams_cell_voltages_v5s12_encode+0x48>)
 8008fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fbe:	f7f7 fc37 	bl	8000830 <__aeabi_ddiv>
 8008fc2:	4602      	mov	r2, r0
 8008fc4:	460b      	mov	r3, r1
 8008fc6:	4610      	mov	r0, r2
 8008fc8:	4619      	mov	r1, r3
 8008fca:	f7f7 fddf 	bl	8000b8c <__aeabi_d2uiz>
 8008fce:	4603      	mov	r3, r0
 8008fd0:	b2db      	uxtb	r3, r3
}
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	3708      	adds	r7, #8
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	bd80      	pop	{r7, pc}
 8008fda:	bf00      	nop
 8008fdc:	f3af 8000 	nop.w
 8008fe0:	fcce1c58 	.word	0xfcce1c58
 8008fe4:	3f800e6a 	.word	0x3f800e6a
 8008fe8:	40040000 	.word	0x40040000
 8008fec:	00000000 	.word	0x00000000

08008ff0 <can1_ams_cell_voltages_v5s12_decode>:

double can1_ams_cell_voltages_v5s12_decode(uint8_t value)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b082      	sub	sp, #8
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 8008ffa:	79fb      	ldrb	r3, [r7, #7]
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	f7f7 fa73 	bl	80004e8 <__aeabi_ui2d>
 8009002:	a30e      	add	r3, pc, #56	; (adr r3, 800903c <can1_ams_cell_voltages_v5s12_decode+0x4c>)
 8009004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009008:	f7f7 fae8 	bl	80005dc <__aeabi_dmul>
 800900c:	4602      	mov	r2, r0
 800900e:	460b      	mov	r3, r1
 8009010:	4610      	mov	r0, r2
 8009012:	4619      	mov	r1, r3
 8009014:	f04f 0200 	mov.w	r2, #0
 8009018:	4b07      	ldr	r3, [pc, #28]	; (8009038 <can1_ams_cell_voltages_v5s12_decode+0x48>)
 800901a:	f7f7 f929 	bl	8000270 <__adddf3>
 800901e:	4602      	mov	r2, r0
 8009020:	460b      	mov	r3, r1
 8009022:	ec43 2b17 	vmov	d7, r2, r3
}
 8009026:	eeb0 0a47 	vmov.f32	s0, s14
 800902a:	eef0 0a67 	vmov.f32	s1, s15
 800902e:	3708      	adds	r7, #8
 8009030:	46bd      	mov	sp, r7
 8009032:	bd80      	pop	{r7, pc}
 8009034:	f3af 8000 	nop.w
 8009038:	40040000 	.word	0x40040000
 800903c:	fcce1c58 	.word	0xfcce1c58
 8009040:	3f800e6a 	.word	0x3f800e6a
 8009044:	00000000 	.word	0x00000000

08009048 <can1_ams_cell_voltages_v6s1_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v6s1_encode(double value)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b082      	sub	sp, #8
 800904c:	af00      	add	r7, sp, #0
 800904e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8009052:	f04f 0200 	mov.w	r2, #0
 8009056:	4b10      	ldr	r3, [pc, #64]	; (8009098 <can1_ams_cell_voltages_v6s1_encode+0x50>)
 8009058:	e9d7 0100 	ldrd	r0, r1, [r7]
 800905c:	f7f7 f906 	bl	800026c <__aeabi_dsub>
 8009060:	4602      	mov	r2, r0
 8009062:	460b      	mov	r3, r1
 8009064:	4610      	mov	r0, r2
 8009066:	4619      	mov	r1, r3
 8009068:	a309      	add	r3, pc, #36	; (adr r3, 8009090 <can1_ams_cell_voltages_v6s1_encode+0x48>)
 800906a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800906e:	f7f7 fbdf 	bl	8000830 <__aeabi_ddiv>
 8009072:	4602      	mov	r2, r0
 8009074:	460b      	mov	r3, r1
 8009076:	4610      	mov	r0, r2
 8009078:	4619      	mov	r1, r3
 800907a:	f7f7 fd87 	bl	8000b8c <__aeabi_d2uiz>
 800907e:	4603      	mov	r3, r0
 8009080:	b2db      	uxtb	r3, r3
}
 8009082:	4618      	mov	r0, r3
 8009084:	3708      	adds	r7, #8
 8009086:	46bd      	mov	sp, r7
 8009088:	bd80      	pop	{r7, pc}
 800908a:	bf00      	nop
 800908c:	f3af 8000 	nop.w
 8009090:	fcce1c58 	.word	0xfcce1c58
 8009094:	3f800e6a 	.word	0x3f800e6a
 8009098:	40040000 	.word	0x40040000
 800909c:	00000000 	.word	0x00000000

080090a0 <can1_ams_cell_voltages_v6s1_decode>:

double can1_ams_cell_voltages_v6s1_decode(uint8_t value)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b082      	sub	sp, #8
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	4603      	mov	r3, r0
 80090a8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80090aa:	79fb      	ldrb	r3, [r7, #7]
 80090ac:	4618      	mov	r0, r3
 80090ae:	f7f7 fa1b 	bl	80004e8 <__aeabi_ui2d>
 80090b2:	a30e      	add	r3, pc, #56	; (adr r3, 80090ec <can1_ams_cell_voltages_v6s1_decode+0x4c>)
 80090b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090b8:	f7f7 fa90 	bl	80005dc <__aeabi_dmul>
 80090bc:	4602      	mov	r2, r0
 80090be:	460b      	mov	r3, r1
 80090c0:	4610      	mov	r0, r2
 80090c2:	4619      	mov	r1, r3
 80090c4:	f04f 0200 	mov.w	r2, #0
 80090c8:	4b07      	ldr	r3, [pc, #28]	; (80090e8 <can1_ams_cell_voltages_v6s1_decode+0x48>)
 80090ca:	f7f7 f8d1 	bl	8000270 <__adddf3>
 80090ce:	4602      	mov	r2, r0
 80090d0:	460b      	mov	r3, r1
 80090d2:	ec43 2b17 	vmov	d7, r2, r3
}
 80090d6:	eeb0 0a47 	vmov.f32	s0, s14
 80090da:	eef0 0a67 	vmov.f32	s1, s15
 80090de:	3708      	adds	r7, #8
 80090e0:	46bd      	mov	sp, r7
 80090e2:	bd80      	pop	{r7, pc}
 80090e4:	f3af 8000 	nop.w
 80090e8:	40040000 	.word	0x40040000
 80090ec:	fcce1c58 	.word	0xfcce1c58
 80090f0:	3f800e6a 	.word	0x3f800e6a
 80090f4:	00000000 	.word	0x00000000

080090f8 <can1_ams_cell_voltages_v6s2_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v6s2_encode(double value)
{
 80090f8:	b580      	push	{r7, lr}
 80090fa:	b082      	sub	sp, #8
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8009102:	f04f 0200 	mov.w	r2, #0
 8009106:	4b10      	ldr	r3, [pc, #64]	; (8009148 <can1_ams_cell_voltages_v6s2_encode+0x50>)
 8009108:	e9d7 0100 	ldrd	r0, r1, [r7]
 800910c:	f7f7 f8ae 	bl	800026c <__aeabi_dsub>
 8009110:	4602      	mov	r2, r0
 8009112:	460b      	mov	r3, r1
 8009114:	4610      	mov	r0, r2
 8009116:	4619      	mov	r1, r3
 8009118:	a309      	add	r3, pc, #36	; (adr r3, 8009140 <can1_ams_cell_voltages_v6s2_encode+0x48>)
 800911a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800911e:	f7f7 fb87 	bl	8000830 <__aeabi_ddiv>
 8009122:	4602      	mov	r2, r0
 8009124:	460b      	mov	r3, r1
 8009126:	4610      	mov	r0, r2
 8009128:	4619      	mov	r1, r3
 800912a:	f7f7 fd2f 	bl	8000b8c <__aeabi_d2uiz>
 800912e:	4603      	mov	r3, r0
 8009130:	b2db      	uxtb	r3, r3
}
 8009132:	4618      	mov	r0, r3
 8009134:	3708      	adds	r7, #8
 8009136:	46bd      	mov	sp, r7
 8009138:	bd80      	pop	{r7, pc}
 800913a:	bf00      	nop
 800913c:	f3af 8000 	nop.w
 8009140:	fcce1c58 	.word	0xfcce1c58
 8009144:	3f800e6a 	.word	0x3f800e6a
 8009148:	40040000 	.word	0x40040000
 800914c:	00000000 	.word	0x00000000

08009150 <can1_ams_cell_voltages_v6s2_decode>:

double can1_ams_cell_voltages_v6s2_decode(uint8_t value)
{
 8009150:	b580      	push	{r7, lr}
 8009152:	b082      	sub	sp, #8
 8009154:	af00      	add	r7, sp, #0
 8009156:	4603      	mov	r3, r0
 8009158:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800915a:	79fb      	ldrb	r3, [r7, #7]
 800915c:	4618      	mov	r0, r3
 800915e:	f7f7 f9c3 	bl	80004e8 <__aeabi_ui2d>
 8009162:	a30e      	add	r3, pc, #56	; (adr r3, 800919c <can1_ams_cell_voltages_v6s2_decode+0x4c>)
 8009164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009168:	f7f7 fa38 	bl	80005dc <__aeabi_dmul>
 800916c:	4602      	mov	r2, r0
 800916e:	460b      	mov	r3, r1
 8009170:	4610      	mov	r0, r2
 8009172:	4619      	mov	r1, r3
 8009174:	f04f 0200 	mov.w	r2, #0
 8009178:	4b07      	ldr	r3, [pc, #28]	; (8009198 <can1_ams_cell_voltages_v6s2_decode+0x48>)
 800917a:	f7f7 f879 	bl	8000270 <__adddf3>
 800917e:	4602      	mov	r2, r0
 8009180:	460b      	mov	r3, r1
 8009182:	ec43 2b17 	vmov	d7, r2, r3
}
 8009186:	eeb0 0a47 	vmov.f32	s0, s14
 800918a:	eef0 0a67 	vmov.f32	s1, s15
 800918e:	3708      	adds	r7, #8
 8009190:	46bd      	mov	sp, r7
 8009192:	bd80      	pop	{r7, pc}
 8009194:	f3af 8000 	nop.w
 8009198:	40040000 	.word	0x40040000
 800919c:	fcce1c58 	.word	0xfcce1c58
 80091a0:	3f800e6a 	.word	0x3f800e6a
 80091a4:	00000000 	.word	0x00000000

080091a8 <can1_ams_cell_voltages_v6s3_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v6s3_encode(double value)
{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	b082      	sub	sp, #8
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80091b2:	f04f 0200 	mov.w	r2, #0
 80091b6:	4b10      	ldr	r3, [pc, #64]	; (80091f8 <can1_ams_cell_voltages_v6s3_encode+0x50>)
 80091b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80091bc:	f7f7 f856 	bl	800026c <__aeabi_dsub>
 80091c0:	4602      	mov	r2, r0
 80091c2:	460b      	mov	r3, r1
 80091c4:	4610      	mov	r0, r2
 80091c6:	4619      	mov	r1, r3
 80091c8:	a309      	add	r3, pc, #36	; (adr r3, 80091f0 <can1_ams_cell_voltages_v6s3_encode+0x48>)
 80091ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ce:	f7f7 fb2f 	bl	8000830 <__aeabi_ddiv>
 80091d2:	4602      	mov	r2, r0
 80091d4:	460b      	mov	r3, r1
 80091d6:	4610      	mov	r0, r2
 80091d8:	4619      	mov	r1, r3
 80091da:	f7f7 fcd7 	bl	8000b8c <__aeabi_d2uiz>
 80091de:	4603      	mov	r3, r0
 80091e0:	b2db      	uxtb	r3, r3
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	3708      	adds	r7, #8
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bd80      	pop	{r7, pc}
 80091ea:	bf00      	nop
 80091ec:	f3af 8000 	nop.w
 80091f0:	fcce1c58 	.word	0xfcce1c58
 80091f4:	3f800e6a 	.word	0x3f800e6a
 80091f8:	40040000 	.word	0x40040000
 80091fc:	00000000 	.word	0x00000000

08009200 <can1_ams_cell_voltages_v6s3_decode>:

double can1_ams_cell_voltages_v6s3_decode(uint8_t value)
{
 8009200:	b580      	push	{r7, lr}
 8009202:	b082      	sub	sp, #8
 8009204:	af00      	add	r7, sp, #0
 8009206:	4603      	mov	r3, r0
 8009208:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800920a:	79fb      	ldrb	r3, [r7, #7]
 800920c:	4618      	mov	r0, r3
 800920e:	f7f7 f96b 	bl	80004e8 <__aeabi_ui2d>
 8009212:	a30e      	add	r3, pc, #56	; (adr r3, 800924c <can1_ams_cell_voltages_v6s3_decode+0x4c>)
 8009214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009218:	f7f7 f9e0 	bl	80005dc <__aeabi_dmul>
 800921c:	4602      	mov	r2, r0
 800921e:	460b      	mov	r3, r1
 8009220:	4610      	mov	r0, r2
 8009222:	4619      	mov	r1, r3
 8009224:	f04f 0200 	mov.w	r2, #0
 8009228:	4b07      	ldr	r3, [pc, #28]	; (8009248 <can1_ams_cell_voltages_v6s3_decode+0x48>)
 800922a:	f7f7 f821 	bl	8000270 <__adddf3>
 800922e:	4602      	mov	r2, r0
 8009230:	460b      	mov	r3, r1
 8009232:	ec43 2b17 	vmov	d7, r2, r3
}
 8009236:	eeb0 0a47 	vmov.f32	s0, s14
 800923a:	eef0 0a67 	vmov.f32	s1, s15
 800923e:	3708      	adds	r7, #8
 8009240:	46bd      	mov	sp, r7
 8009242:	bd80      	pop	{r7, pc}
 8009244:	f3af 8000 	nop.w
 8009248:	40040000 	.word	0x40040000
 800924c:	fcce1c58 	.word	0xfcce1c58
 8009250:	3f800e6a 	.word	0x3f800e6a
 8009254:	00000000 	.word	0x00000000

08009258 <can1_ams_cell_voltages_v6s4_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v6s4_encode(double value)
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b082      	sub	sp, #8
 800925c:	af00      	add	r7, sp, #0
 800925e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8009262:	f04f 0200 	mov.w	r2, #0
 8009266:	4b10      	ldr	r3, [pc, #64]	; (80092a8 <can1_ams_cell_voltages_v6s4_encode+0x50>)
 8009268:	e9d7 0100 	ldrd	r0, r1, [r7]
 800926c:	f7f6 fffe 	bl	800026c <__aeabi_dsub>
 8009270:	4602      	mov	r2, r0
 8009272:	460b      	mov	r3, r1
 8009274:	4610      	mov	r0, r2
 8009276:	4619      	mov	r1, r3
 8009278:	a309      	add	r3, pc, #36	; (adr r3, 80092a0 <can1_ams_cell_voltages_v6s4_encode+0x48>)
 800927a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800927e:	f7f7 fad7 	bl	8000830 <__aeabi_ddiv>
 8009282:	4602      	mov	r2, r0
 8009284:	460b      	mov	r3, r1
 8009286:	4610      	mov	r0, r2
 8009288:	4619      	mov	r1, r3
 800928a:	f7f7 fc7f 	bl	8000b8c <__aeabi_d2uiz>
 800928e:	4603      	mov	r3, r0
 8009290:	b2db      	uxtb	r3, r3
}
 8009292:	4618      	mov	r0, r3
 8009294:	3708      	adds	r7, #8
 8009296:	46bd      	mov	sp, r7
 8009298:	bd80      	pop	{r7, pc}
 800929a:	bf00      	nop
 800929c:	f3af 8000 	nop.w
 80092a0:	fcce1c58 	.word	0xfcce1c58
 80092a4:	3f800e6a 	.word	0x3f800e6a
 80092a8:	40040000 	.word	0x40040000
 80092ac:	00000000 	.word	0x00000000

080092b0 <can1_ams_cell_voltages_v6s4_decode>:

double can1_ams_cell_voltages_v6s4_decode(uint8_t value)
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b082      	sub	sp, #8
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	4603      	mov	r3, r0
 80092b8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80092ba:	79fb      	ldrb	r3, [r7, #7]
 80092bc:	4618      	mov	r0, r3
 80092be:	f7f7 f913 	bl	80004e8 <__aeabi_ui2d>
 80092c2:	a30e      	add	r3, pc, #56	; (adr r3, 80092fc <can1_ams_cell_voltages_v6s4_decode+0x4c>)
 80092c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092c8:	f7f7 f988 	bl	80005dc <__aeabi_dmul>
 80092cc:	4602      	mov	r2, r0
 80092ce:	460b      	mov	r3, r1
 80092d0:	4610      	mov	r0, r2
 80092d2:	4619      	mov	r1, r3
 80092d4:	f04f 0200 	mov.w	r2, #0
 80092d8:	4b07      	ldr	r3, [pc, #28]	; (80092f8 <can1_ams_cell_voltages_v6s4_decode+0x48>)
 80092da:	f7f6 ffc9 	bl	8000270 <__adddf3>
 80092de:	4602      	mov	r2, r0
 80092e0:	460b      	mov	r3, r1
 80092e2:	ec43 2b17 	vmov	d7, r2, r3
}
 80092e6:	eeb0 0a47 	vmov.f32	s0, s14
 80092ea:	eef0 0a67 	vmov.f32	s1, s15
 80092ee:	3708      	adds	r7, #8
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}
 80092f4:	f3af 8000 	nop.w
 80092f8:	40040000 	.word	0x40040000
 80092fc:	fcce1c58 	.word	0xfcce1c58
 8009300:	3f800e6a 	.word	0x3f800e6a
 8009304:	00000000 	.word	0x00000000

08009308 <can1_ams_cell_voltages_v6s5_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v6s5_encode(double value)
{
 8009308:	b580      	push	{r7, lr}
 800930a:	b082      	sub	sp, #8
 800930c:	af00      	add	r7, sp, #0
 800930e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8009312:	f04f 0200 	mov.w	r2, #0
 8009316:	4b10      	ldr	r3, [pc, #64]	; (8009358 <can1_ams_cell_voltages_v6s5_encode+0x50>)
 8009318:	e9d7 0100 	ldrd	r0, r1, [r7]
 800931c:	f7f6 ffa6 	bl	800026c <__aeabi_dsub>
 8009320:	4602      	mov	r2, r0
 8009322:	460b      	mov	r3, r1
 8009324:	4610      	mov	r0, r2
 8009326:	4619      	mov	r1, r3
 8009328:	a309      	add	r3, pc, #36	; (adr r3, 8009350 <can1_ams_cell_voltages_v6s5_encode+0x48>)
 800932a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800932e:	f7f7 fa7f 	bl	8000830 <__aeabi_ddiv>
 8009332:	4602      	mov	r2, r0
 8009334:	460b      	mov	r3, r1
 8009336:	4610      	mov	r0, r2
 8009338:	4619      	mov	r1, r3
 800933a:	f7f7 fc27 	bl	8000b8c <__aeabi_d2uiz>
 800933e:	4603      	mov	r3, r0
 8009340:	b2db      	uxtb	r3, r3
}
 8009342:	4618      	mov	r0, r3
 8009344:	3708      	adds	r7, #8
 8009346:	46bd      	mov	sp, r7
 8009348:	bd80      	pop	{r7, pc}
 800934a:	bf00      	nop
 800934c:	f3af 8000 	nop.w
 8009350:	fcce1c58 	.word	0xfcce1c58
 8009354:	3f800e6a 	.word	0x3f800e6a
 8009358:	40040000 	.word	0x40040000
 800935c:	00000000 	.word	0x00000000

08009360 <can1_ams_cell_voltages_v6s5_decode>:

double can1_ams_cell_voltages_v6s5_decode(uint8_t value)
{
 8009360:	b580      	push	{r7, lr}
 8009362:	b082      	sub	sp, #8
 8009364:	af00      	add	r7, sp, #0
 8009366:	4603      	mov	r3, r0
 8009368:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800936a:	79fb      	ldrb	r3, [r7, #7]
 800936c:	4618      	mov	r0, r3
 800936e:	f7f7 f8bb 	bl	80004e8 <__aeabi_ui2d>
 8009372:	a30e      	add	r3, pc, #56	; (adr r3, 80093ac <can1_ams_cell_voltages_v6s5_decode+0x4c>)
 8009374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009378:	f7f7 f930 	bl	80005dc <__aeabi_dmul>
 800937c:	4602      	mov	r2, r0
 800937e:	460b      	mov	r3, r1
 8009380:	4610      	mov	r0, r2
 8009382:	4619      	mov	r1, r3
 8009384:	f04f 0200 	mov.w	r2, #0
 8009388:	4b07      	ldr	r3, [pc, #28]	; (80093a8 <can1_ams_cell_voltages_v6s5_decode+0x48>)
 800938a:	f7f6 ff71 	bl	8000270 <__adddf3>
 800938e:	4602      	mov	r2, r0
 8009390:	460b      	mov	r3, r1
 8009392:	ec43 2b17 	vmov	d7, r2, r3
}
 8009396:	eeb0 0a47 	vmov.f32	s0, s14
 800939a:	eef0 0a67 	vmov.f32	s1, s15
 800939e:	3708      	adds	r7, #8
 80093a0:	46bd      	mov	sp, r7
 80093a2:	bd80      	pop	{r7, pc}
 80093a4:	f3af 8000 	nop.w
 80093a8:	40040000 	.word	0x40040000
 80093ac:	fcce1c58 	.word	0xfcce1c58
 80093b0:	3f800e6a 	.word	0x3f800e6a
 80093b4:	00000000 	.word	0x00000000

080093b8 <can1_ams_cell_voltages_v6s6_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v6s6_encode(double value)
{
 80093b8:	b580      	push	{r7, lr}
 80093ba:	b082      	sub	sp, #8
 80093bc:	af00      	add	r7, sp, #0
 80093be:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80093c2:	f04f 0200 	mov.w	r2, #0
 80093c6:	4b10      	ldr	r3, [pc, #64]	; (8009408 <can1_ams_cell_voltages_v6s6_encode+0x50>)
 80093c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80093cc:	f7f6 ff4e 	bl	800026c <__aeabi_dsub>
 80093d0:	4602      	mov	r2, r0
 80093d2:	460b      	mov	r3, r1
 80093d4:	4610      	mov	r0, r2
 80093d6:	4619      	mov	r1, r3
 80093d8:	a309      	add	r3, pc, #36	; (adr r3, 8009400 <can1_ams_cell_voltages_v6s6_encode+0x48>)
 80093da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093de:	f7f7 fa27 	bl	8000830 <__aeabi_ddiv>
 80093e2:	4602      	mov	r2, r0
 80093e4:	460b      	mov	r3, r1
 80093e6:	4610      	mov	r0, r2
 80093e8:	4619      	mov	r1, r3
 80093ea:	f7f7 fbcf 	bl	8000b8c <__aeabi_d2uiz>
 80093ee:	4603      	mov	r3, r0
 80093f0:	b2db      	uxtb	r3, r3
}
 80093f2:	4618      	mov	r0, r3
 80093f4:	3708      	adds	r7, #8
 80093f6:	46bd      	mov	sp, r7
 80093f8:	bd80      	pop	{r7, pc}
 80093fa:	bf00      	nop
 80093fc:	f3af 8000 	nop.w
 8009400:	fcce1c58 	.word	0xfcce1c58
 8009404:	3f800e6a 	.word	0x3f800e6a
 8009408:	40040000 	.word	0x40040000
 800940c:	00000000 	.word	0x00000000

08009410 <can1_ams_cell_voltages_v6s6_decode>:

double can1_ams_cell_voltages_v6s6_decode(uint8_t value)
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b082      	sub	sp, #8
 8009414:	af00      	add	r7, sp, #0
 8009416:	4603      	mov	r3, r0
 8009418:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800941a:	79fb      	ldrb	r3, [r7, #7]
 800941c:	4618      	mov	r0, r3
 800941e:	f7f7 f863 	bl	80004e8 <__aeabi_ui2d>
 8009422:	a30e      	add	r3, pc, #56	; (adr r3, 800945c <can1_ams_cell_voltages_v6s6_decode+0x4c>)
 8009424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009428:	f7f7 f8d8 	bl	80005dc <__aeabi_dmul>
 800942c:	4602      	mov	r2, r0
 800942e:	460b      	mov	r3, r1
 8009430:	4610      	mov	r0, r2
 8009432:	4619      	mov	r1, r3
 8009434:	f04f 0200 	mov.w	r2, #0
 8009438:	4b07      	ldr	r3, [pc, #28]	; (8009458 <can1_ams_cell_voltages_v6s6_decode+0x48>)
 800943a:	f7f6 ff19 	bl	8000270 <__adddf3>
 800943e:	4602      	mov	r2, r0
 8009440:	460b      	mov	r3, r1
 8009442:	ec43 2b17 	vmov	d7, r2, r3
}
 8009446:	eeb0 0a47 	vmov.f32	s0, s14
 800944a:	eef0 0a67 	vmov.f32	s1, s15
 800944e:	3708      	adds	r7, #8
 8009450:	46bd      	mov	sp, r7
 8009452:	bd80      	pop	{r7, pc}
 8009454:	f3af 8000 	nop.w
 8009458:	40040000 	.word	0x40040000
 800945c:	fcce1c58 	.word	0xfcce1c58
 8009460:	3f800e6a 	.word	0x3f800e6a
 8009464:	00000000 	.word	0x00000000

08009468 <can1_ams_cell_voltages_v6s7_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v6s7_encode(double value)
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b082      	sub	sp, #8
 800946c:	af00      	add	r7, sp, #0
 800946e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8009472:	f04f 0200 	mov.w	r2, #0
 8009476:	4b10      	ldr	r3, [pc, #64]	; (80094b8 <can1_ams_cell_voltages_v6s7_encode+0x50>)
 8009478:	e9d7 0100 	ldrd	r0, r1, [r7]
 800947c:	f7f6 fef6 	bl	800026c <__aeabi_dsub>
 8009480:	4602      	mov	r2, r0
 8009482:	460b      	mov	r3, r1
 8009484:	4610      	mov	r0, r2
 8009486:	4619      	mov	r1, r3
 8009488:	a309      	add	r3, pc, #36	; (adr r3, 80094b0 <can1_ams_cell_voltages_v6s7_encode+0x48>)
 800948a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800948e:	f7f7 f9cf 	bl	8000830 <__aeabi_ddiv>
 8009492:	4602      	mov	r2, r0
 8009494:	460b      	mov	r3, r1
 8009496:	4610      	mov	r0, r2
 8009498:	4619      	mov	r1, r3
 800949a:	f7f7 fb77 	bl	8000b8c <__aeabi_d2uiz>
 800949e:	4603      	mov	r3, r0
 80094a0:	b2db      	uxtb	r3, r3
}
 80094a2:	4618      	mov	r0, r3
 80094a4:	3708      	adds	r7, #8
 80094a6:	46bd      	mov	sp, r7
 80094a8:	bd80      	pop	{r7, pc}
 80094aa:	bf00      	nop
 80094ac:	f3af 8000 	nop.w
 80094b0:	fcce1c58 	.word	0xfcce1c58
 80094b4:	3f800e6a 	.word	0x3f800e6a
 80094b8:	40040000 	.word	0x40040000
 80094bc:	00000000 	.word	0x00000000

080094c0 <can1_ams_cell_voltages_v6s7_decode>:

double can1_ams_cell_voltages_v6s7_decode(uint8_t value)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b082      	sub	sp, #8
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	4603      	mov	r3, r0
 80094c8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80094ca:	79fb      	ldrb	r3, [r7, #7]
 80094cc:	4618      	mov	r0, r3
 80094ce:	f7f7 f80b 	bl	80004e8 <__aeabi_ui2d>
 80094d2:	a30e      	add	r3, pc, #56	; (adr r3, 800950c <can1_ams_cell_voltages_v6s7_decode+0x4c>)
 80094d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094d8:	f7f7 f880 	bl	80005dc <__aeabi_dmul>
 80094dc:	4602      	mov	r2, r0
 80094de:	460b      	mov	r3, r1
 80094e0:	4610      	mov	r0, r2
 80094e2:	4619      	mov	r1, r3
 80094e4:	f04f 0200 	mov.w	r2, #0
 80094e8:	4b07      	ldr	r3, [pc, #28]	; (8009508 <can1_ams_cell_voltages_v6s7_decode+0x48>)
 80094ea:	f7f6 fec1 	bl	8000270 <__adddf3>
 80094ee:	4602      	mov	r2, r0
 80094f0:	460b      	mov	r3, r1
 80094f2:	ec43 2b17 	vmov	d7, r2, r3
}
 80094f6:	eeb0 0a47 	vmov.f32	s0, s14
 80094fa:	eef0 0a67 	vmov.f32	s1, s15
 80094fe:	3708      	adds	r7, #8
 8009500:	46bd      	mov	sp, r7
 8009502:	bd80      	pop	{r7, pc}
 8009504:	f3af 8000 	nop.w
 8009508:	40040000 	.word	0x40040000
 800950c:	fcce1c58 	.word	0xfcce1c58
 8009510:	3f800e6a 	.word	0x3f800e6a
 8009514:	00000000 	.word	0x00000000

08009518 <can1_ams_cell_voltages_v6s8_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v6s8_encode(double value)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b082      	sub	sp, #8
 800951c:	af00      	add	r7, sp, #0
 800951e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8009522:	f04f 0200 	mov.w	r2, #0
 8009526:	4b10      	ldr	r3, [pc, #64]	; (8009568 <can1_ams_cell_voltages_v6s8_encode+0x50>)
 8009528:	e9d7 0100 	ldrd	r0, r1, [r7]
 800952c:	f7f6 fe9e 	bl	800026c <__aeabi_dsub>
 8009530:	4602      	mov	r2, r0
 8009532:	460b      	mov	r3, r1
 8009534:	4610      	mov	r0, r2
 8009536:	4619      	mov	r1, r3
 8009538:	a309      	add	r3, pc, #36	; (adr r3, 8009560 <can1_ams_cell_voltages_v6s8_encode+0x48>)
 800953a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800953e:	f7f7 f977 	bl	8000830 <__aeabi_ddiv>
 8009542:	4602      	mov	r2, r0
 8009544:	460b      	mov	r3, r1
 8009546:	4610      	mov	r0, r2
 8009548:	4619      	mov	r1, r3
 800954a:	f7f7 fb1f 	bl	8000b8c <__aeabi_d2uiz>
 800954e:	4603      	mov	r3, r0
 8009550:	b2db      	uxtb	r3, r3
}
 8009552:	4618      	mov	r0, r3
 8009554:	3708      	adds	r7, #8
 8009556:	46bd      	mov	sp, r7
 8009558:	bd80      	pop	{r7, pc}
 800955a:	bf00      	nop
 800955c:	f3af 8000 	nop.w
 8009560:	fcce1c58 	.word	0xfcce1c58
 8009564:	3f800e6a 	.word	0x3f800e6a
 8009568:	40040000 	.word	0x40040000
 800956c:	00000000 	.word	0x00000000

08009570 <can1_ams_cell_voltages_v6s8_decode>:

double can1_ams_cell_voltages_v6s8_decode(uint8_t value)
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b082      	sub	sp, #8
 8009574:	af00      	add	r7, sp, #0
 8009576:	4603      	mov	r3, r0
 8009578:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800957a:	79fb      	ldrb	r3, [r7, #7]
 800957c:	4618      	mov	r0, r3
 800957e:	f7f6 ffb3 	bl	80004e8 <__aeabi_ui2d>
 8009582:	a30e      	add	r3, pc, #56	; (adr r3, 80095bc <can1_ams_cell_voltages_v6s8_decode+0x4c>)
 8009584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009588:	f7f7 f828 	bl	80005dc <__aeabi_dmul>
 800958c:	4602      	mov	r2, r0
 800958e:	460b      	mov	r3, r1
 8009590:	4610      	mov	r0, r2
 8009592:	4619      	mov	r1, r3
 8009594:	f04f 0200 	mov.w	r2, #0
 8009598:	4b07      	ldr	r3, [pc, #28]	; (80095b8 <can1_ams_cell_voltages_v6s8_decode+0x48>)
 800959a:	f7f6 fe69 	bl	8000270 <__adddf3>
 800959e:	4602      	mov	r2, r0
 80095a0:	460b      	mov	r3, r1
 80095a2:	ec43 2b17 	vmov	d7, r2, r3
}
 80095a6:	eeb0 0a47 	vmov.f32	s0, s14
 80095aa:	eef0 0a67 	vmov.f32	s1, s15
 80095ae:	3708      	adds	r7, #8
 80095b0:	46bd      	mov	sp, r7
 80095b2:	bd80      	pop	{r7, pc}
 80095b4:	f3af 8000 	nop.w
 80095b8:	40040000 	.word	0x40040000
 80095bc:	fcce1c58 	.word	0xfcce1c58
 80095c0:	3f800e6a 	.word	0x3f800e6a
 80095c4:	00000000 	.word	0x00000000

080095c8 <can1_ams_cell_voltages_v6s9_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v6s9_encode(double value)
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b082      	sub	sp, #8
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80095d2:	f04f 0200 	mov.w	r2, #0
 80095d6:	4b10      	ldr	r3, [pc, #64]	; (8009618 <can1_ams_cell_voltages_v6s9_encode+0x50>)
 80095d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80095dc:	f7f6 fe46 	bl	800026c <__aeabi_dsub>
 80095e0:	4602      	mov	r2, r0
 80095e2:	460b      	mov	r3, r1
 80095e4:	4610      	mov	r0, r2
 80095e6:	4619      	mov	r1, r3
 80095e8:	a309      	add	r3, pc, #36	; (adr r3, 8009610 <can1_ams_cell_voltages_v6s9_encode+0x48>)
 80095ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095ee:	f7f7 f91f 	bl	8000830 <__aeabi_ddiv>
 80095f2:	4602      	mov	r2, r0
 80095f4:	460b      	mov	r3, r1
 80095f6:	4610      	mov	r0, r2
 80095f8:	4619      	mov	r1, r3
 80095fa:	f7f7 fac7 	bl	8000b8c <__aeabi_d2uiz>
 80095fe:	4603      	mov	r3, r0
 8009600:	b2db      	uxtb	r3, r3
}
 8009602:	4618      	mov	r0, r3
 8009604:	3708      	adds	r7, #8
 8009606:	46bd      	mov	sp, r7
 8009608:	bd80      	pop	{r7, pc}
 800960a:	bf00      	nop
 800960c:	f3af 8000 	nop.w
 8009610:	fcce1c58 	.word	0xfcce1c58
 8009614:	3f800e6a 	.word	0x3f800e6a
 8009618:	40040000 	.word	0x40040000
 800961c:	00000000 	.word	0x00000000

08009620 <can1_ams_cell_voltages_v6s9_decode>:

double can1_ams_cell_voltages_v6s9_decode(uint8_t value)
{
 8009620:	b580      	push	{r7, lr}
 8009622:	b082      	sub	sp, #8
 8009624:	af00      	add	r7, sp, #0
 8009626:	4603      	mov	r3, r0
 8009628:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800962a:	79fb      	ldrb	r3, [r7, #7]
 800962c:	4618      	mov	r0, r3
 800962e:	f7f6 ff5b 	bl	80004e8 <__aeabi_ui2d>
 8009632:	a30e      	add	r3, pc, #56	; (adr r3, 800966c <can1_ams_cell_voltages_v6s9_decode+0x4c>)
 8009634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009638:	f7f6 ffd0 	bl	80005dc <__aeabi_dmul>
 800963c:	4602      	mov	r2, r0
 800963e:	460b      	mov	r3, r1
 8009640:	4610      	mov	r0, r2
 8009642:	4619      	mov	r1, r3
 8009644:	f04f 0200 	mov.w	r2, #0
 8009648:	4b07      	ldr	r3, [pc, #28]	; (8009668 <can1_ams_cell_voltages_v6s9_decode+0x48>)
 800964a:	f7f6 fe11 	bl	8000270 <__adddf3>
 800964e:	4602      	mov	r2, r0
 8009650:	460b      	mov	r3, r1
 8009652:	ec43 2b17 	vmov	d7, r2, r3
}
 8009656:	eeb0 0a47 	vmov.f32	s0, s14
 800965a:	eef0 0a67 	vmov.f32	s1, s15
 800965e:	3708      	adds	r7, #8
 8009660:	46bd      	mov	sp, r7
 8009662:	bd80      	pop	{r7, pc}
 8009664:	f3af 8000 	nop.w
 8009668:	40040000 	.word	0x40040000
 800966c:	fcce1c58 	.word	0xfcce1c58
 8009670:	3f800e6a 	.word	0x3f800e6a
 8009674:	00000000 	.word	0x00000000

08009678 <can1_ams_cell_voltages_v6s10_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v6s10_encode(double value)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	b082      	sub	sp, #8
 800967c:	af00      	add	r7, sp, #0
 800967e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8009682:	f04f 0200 	mov.w	r2, #0
 8009686:	4b10      	ldr	r3, [pc, #64]	; (80096c8 <can1_ams_cell_voltages_v6s10_encode+0x50>)
 8009688:	e9d7 0100 	ldrd	r0, r1, [r7]
 800968c:	f7f6 fdee 	bl	800026c <__aeabi_dsub>
 8009690:	4602      	mov	r2, r0
 8009692:	460b      	mov	r3, r1
 8009694:	4610      	mov	r0, r2
 8009696:	4619      	mov	r1, r3
 8009698:	a309      	add	r3, pc, #36	; (adr r3, 80096c0 <can1_ams_cell_voltages_v6s10_encode+0x48>)
 800969a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800969e:	f7f7 f8c7 	bl	8000830 <__aeabi_ddiv>
 80096a2:	4602      	mov	r2, r0
 80096a4:	460b      	mov	r3, r1
 80096a6:	4610      	mov	r0, r2
 80096a8:	4619      	mov	r1, r3
 80096aa:	f7f7 fa6f 	bl	8000b8c <__aeabi_d2uiz>
 80096ae:	4603      	mov	r3, r0
 80096b0:	b2db      	uxtb	r3, r3
}
 80096b2:	4618      	mov	r0, r3
 80096b4:	3708      	adds	r7, #8
 80096b6:	46bd      	mov	sp, r7
 80096b8:	bd80      	pop	{r7, pc}
 80096ba:	bf00      	nop
 80096bc:	f3af 8000 	nop.w
 80096c0:	fcce1c58 	.word	0xfcce1c58
 80096c4:	3f800e6a 	.word	0x3f800e6a
 80096c8:	40040000 	.word	0x40040000
 80096cc:	00000000 	.word	0x00000000

080096d0 <can1_ams_cell_voltages_v6s10_decode>:

double can1_ams_cell_voltages_v6s10_decode(uint8_t value)
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b082      	sub	sp, #8
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	4603      	mov	r3, r0
 80096d8:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 80096da:	79fb      	ldrb	r3, [r7, #7]
 80096dc:	4618      	mov	r0, r3
 80096de:	f7f6 ff03 	bl	80004e8 <__aeabi_ui2d>
 80096e2:	a30e      	add	r3, pc, #56	; (adr r3, 800971c <can1_ams_cell_voltages_v6s10_decode+0x4c>)
 80096e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096e8:	f7f6 ff78 	bl	80005dc <__aeabi_dmul>
 80096ec:	4602      	mov	r2, r0
 80096ee:	460b      	mov	r3, r1
 80096f0:	4610      	mov	r0, r2
 80096f2:	4619      	mov	r1, r3
 80096f4:	f04f 0200 	mov.w	r2, #0
 80096f8:	4b07      	ldr	r3, [pc, #28]	; (8009718 <can1_ams_cell_voltages_v6s10_decode+0x48>)
 80096fa:	f7f6 fdb9 	bl	8000270 <__adddf3>
 80096fe:	4602      	mov	r2, r0
 8009700:	460b      	mov	r3, r1
 8009702:	ec43 2b17 	vmov	d7, r2, r3
}
 8009706:	eeb0 0a47 	vmov.f32	s0, s14
 800970a:	eef0 0a67 	vmov.f32	s1, s15
 800970e:	3708      	adds	r7, #8
 8009710:	46bd      	mov	sp, r7
 8009712:	bd80      	pop	{r7, pc}
 8009714:	f3af 8000 	nop.w
 8009718:	40040000 	.word	0x40040000
 800971c:	fcce1c58 	.word	0xfcce1c58
 8009720:	3f800e6a 	.word	0x3f800e6a
 8009724:	00000000 	.word	0x00000000

08009728 <can1_ams_cell_voltages_v6s11_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v6s11_encode(double value)
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b082      	sub	sp, #8
 800972c:	af00      	add	r7, sp, #0
 800972e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 8009732:	f04f 0200 	mov.w	r2, #0
 8009736:	4b10      	ldr	r3, [pc, #64]	; (8009778 <can1_ams_cell_voltages_v6s11_encode+0x50>)
 8009738:	e9d7 0100 	ldrd	r0, r1, [r7]
 800973c:	f7f6 fd96 	bl	800026c <__aeabi_dsub>
 8009740:	4602      	mov	r2, r0
 8009742:	460b      	mov	r3, r1
 8009744:	4610      	mov	r0, r2
 8009746:	4619      	mov	r1, r3
 8009748:	a309      	add	r3, pc, #36	; (adr r3, 8009770 <can1_ams_cell_voltages_v6s11_encode+0x48>)
 800974a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800974e:	f7f7 f86f 	bl	8000830 <__aeabi_ddiv>
 8009752:	4602      	mov	r2, r0
 8009754:	460b      	mov	r3, r1
 8009756:	4610      	mov	r0, r2
 8009758:	4619      	mov	r1, r3
 800975a:	f7f7 fa17 	bl	8000b8c <__aeabi_d2uiz>
 800975e:	4603      	mov	r3, r0
 8009760:	b2db      	uxtb	r3, r3
}
 8009762:	4618      	mov	r0, r3
 8009764:	3708      	adds	r7, #8
 8009766:	46bd      	mov	sp, r7
 8009768:	bd80      	pop	{r7, pc}
 800976a:	bf00      	nop
 800976c:	f3af 8000 	nop.w
 8009770:	fcce1c58 	.word	0xfcce1c58
 8009774:	3f800e6a 	.word	0x3f800e6a
 8009778:	40040000 	.word	0x40040000
 800977c:	00000000 	.word	0x00000000

08009780 <can1_ams_cell_voltages_v6s11_decode>:

double can1_ams_cell_voltages_v6s11_decode(uint8_t value)
{
 8009780:	b580      	push	{r7, lr}
 8009782:	b082      	sub	sp, #8
 8009784:	af00      	add	r7, sp, #0
 8009786:	4603      	mov	r3, r0
 8009788:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800978a:	79fb      	ldrb	r3, [r7, #7]
 800978c:	4618      	mov	r0, r3
 800978e:	f7f6 feab 	bl	80004e8 <__aeabi_ui2d>
 8009792:	a30e      	add	r3, pc, #56	; (adr r3, 80097cc <can1_ams_cell_voltages_v6s11_decode+0x4c>)
 8009794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009798:	f7f6 ff20 	bl	80005dc <__aeabi_dmul>
 800979c:	4602      	mov	r2, r0
 800979e:	460b      	mov	r3, r1
 80097a0:	4610      	mov	r0, r2
 80097a2:	4619      	mov	r1, r3
 80097a4:	f04f 0200 	mov.w	r2, #0
 80097a8:	4b07      	ldr	r3, [pc, #28]	; (80097c8 <can1_ams_cell_voltages_v6s11_decode+0x48>)
 80097aa:	f7f6 fd61 	bl	8000270 <__adddf3>
 80097ae:	4602      	mov	r2, r0
 80097b0:	460b      	mov	r3, r1
 80097b2:	ec43 2b17 	vmov	d7, r2, r3
}
 80097b6:	eeb0 0a47 	vmov.f32	s0, s14
 80097ba:	eef0 0a67 	vmov.f32	s1, s15
 80097be:	3708      	adds	r7, #8
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bd80      	pop	{r7, pc}
 80097c4:	f3af 8000 	nop.w
 80097c8:	40040000 	.word	0x40040000
 80097cc:	fcce1c58 	.word	0xfcce1c58
 80097d0:	3f800e6a 	.word	0x3f800e6a
 80097d4:	00000000 	.word	0x00000000

080097d8 <can1_ams_cell_voltages_v6s12_encode>:

    return (true);
}

uint8_t can1_ams_cell_voltages_v6s12_encode(double value)
{
 80097d8:	b580      	push	{r7, lr}
 80097da:	b082      	sub	sp, #8
 80097dc:	af00      	add	r7, sp, #0
 80097de:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 80097e2:	f04f 0200 	mov.w	r2, #0
 80097e6:	4b10      	ldr	r3, [pc, #64]	; (8009828 <can1_ams_cell_voltages_v6s12_encode+0x50>)
 80097e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80097ec:	f7f6 fd3e 	bl	800026c <__aeabi_dsub>
 80097f0:	4602      	mov	r2, r0
 80097f2:	460b      	mov	r3, r1
 80097f4:	4610      	mov	r0, r2
 80097f6:	4619      	mov	r1, r3
 80097f8:	a309      	add	r3, pc, #36	; (adr r3, 8009820 <can1_ams_cell_voltages_v6s12_encode+0x48>)
 80097fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097fe:	f7f7 f817 	bl	8000830 <__aeabi_ddiv>
 8009802:	4602      	mov	r2, r0
 8009804:	460b      	mov	r3, r1
 8009806:	4610      	mov	r0, r2
 8009808:	4619      	mov	r1, r3
 800980a:	f7f7 f9bf 	bl	8000b8c <__aeabi_d2uiz>
 800980e:	4603      	mov	r3, r0
 8009810:	b2db      	uxtb	r3, r3
}
 8009812:	4618      	mov	r0, r3
 8009814:	3708      	adds	r7, #8
 8009816:	46bd      	mov	sp, r7
 8009818:	bd80      	pop	{r7, pc}
 800981a:	bf00      	nop
 800981c:	f3af 8000 	nop.w
 8009820:	fcce1c58 	.word	0xfcce1c58
 8009824:	3f800e6a 	.word	0x3f800e6a
 8009828:	40040000 	.word	0x40040000
 800982c:	00000000 	.word	0x00000000

08009830 <can1_ams_cell_voltages_v6s12_decode>:

double can1_ams_cell_voltages_v6s12_decode(uint8_t value)
{
 8009830:	b580      	push	{r7, lr}
 8009832:	b082      	sub	sp, #8
 8009834:	af00      	add	r7, sp, #0
 8009836:	4603      	mov	r3, r0
 8009838:	71fb      	strb	r3, [r7, #7]
    return (((double)value * 0.00784) + 2.5);
 800983a:	79fb      	ldrb	r3, [r7, #7]
 800983c:	4618      	mov	r0, r3
 800983e:	f7f6 fe53 	bl	80004e8 <__aeabi_ui2d>
 8009842:	a30e      	add	r3, pc, #56	; (adr r3, 800987c <can1_ams_cell_voltages_v6s12_decode+0x4c>)
 8009844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009848:	f7f6 fec8 	bl	80005dc <__aeabi_dmul>
 800984c:	4602      	mov	r2, r0
 800984e:	460b      	mov	r3, r1
 8009850:	4610      	mov	r0, r2
 8009852:	4619      	mov	r1, r3
 8009854:	f04f 0200 	mov.w	r2, #0
 8009858:	4b07      	ldr	r3, [pc, #28]	; (8009878 <can1_ams_cell_voltages_v6s12_decode+0x48>)
 800985a:	f7f6 fd09 	bl	8000270 <__adddf3>
 800985e:	4602      	mov	r2, r0
 8009860:	460b      	mov	r3, r1
 8009862:	ec43 2b17 	vmov	d7, r2, r3
}
 8009866:	eeb0 0a47 	vmov.f32	s0, s14
 800986a:	eef0 0a67 	vmov.f32	s1, s15
 800986e:	3708      	adds	r7, #8
 8009870:	46bd      	mov	sp, r7
 8009872:	bd80      	pop	{r7, pc}
 8009874:	f3af 8000 	nop.w
 8009878:	40040000 	.word	0x40040000
 800987c:	fcce1c58 	.word	0xfcce1c58
 8009880:	3f800e6a 	.word	0x3f800e6a

08009884 <can1_ams_cell_temperatures_pack>:

int can1_ams_cell_temperatures_pack(
    uint8_t *dst_p,
    const struct can1_ams_cell_temperatures_t *src_p,
    size_t size)
{
 8009884:	b580      	push	{r7, lr}
 8009886:	b0a2      	sub	sp, #136	; 0x88
 8009888:	af00      	add	r7, sp, #0
 800988a:	60f8      	str	r0, [r7, #12]
 800988c:	60b9      	str	r1, [r7, #8]
 800988e:	607a      	str	r2, [r7, #4]
    uint16_t t5s6;
    uint16_t t5s7;
    uint16_t t5s8;
    uint16_t t5s9;

    if (size < 8u) {
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2b07      	cmp	r3, #7
 8009894:	d803      	bhi.n	800989e <can1_ams_cell_temperatures_pack+0x1a>
        return (-EINVAL);
 8009896:	f06f 0315 	mvn.w	r3, #21
 800989a:	f001 b90d 	b.w	800aab8 <can1_ams_cell_temperatures_pack+0x1234>
    }

    memset(&dst_p[0], 0, 8);
 800989e:	2208      	movs	r2, #8
 80098a0:	2100      	movs	r1, #0
 80098a2:	68f8      	ldr	r0, [r7, #12]
 80098a4:	f024 fe84 	bl	802e5b0 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->temperature_multiplexor, 0u, 0x0fu);
 80098a8:	68bb      	ldr	r3, [r7, #8]
 80098aa:	781b      	ldrb	r3, [r3, #0]
 80098ac:	220f      	movs	r2, #15
 80098ae:	2100      	movs	r1, #0
 80098b0:	4618      	mov	r0, r3
 80098b2:	f7f7 fb8d 	bl	8000fd0 <pack_left_shift_u8>
 80098b6:	4603      	mov	r3, r0
 80098b8:	461a      	mov	r2, r3
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	781b      	ldrb	r3, [r3, #0]
 80098be:	4313      	orrs	r3, r2
 80098c0:	b2da      	uxtb	r2, r3
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	701a      	strb	r2, [r3, #0]

    switch (src_p->temperature_multiplexor) {
 80098c6:	68bb      	ldr	r3, [r7, #8]
 80098c8:	781b      	ldrb	r3, [r3, #0]
 80098ca:	2b0b      	cmp	r3, #11
 80098cc:	f201 80f2 	bhi.w	800aab4 <can1_ams_cell_temperatures_pack+0x1230>
 80098d0:	a201      	add	r2, pc, #4	; (adr r2, 80098d8 <can1_ams_cell_temperatures_pack+0x54>)
 80098d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098d6:	bf00      	nop
 80098d8:	08009909 	.word	0x08009909
 80098dc:	08009a71 	.word	0x08009a71
 80098e0:	08009bd9 	.word	0x08009bd9
 80098e4:	08009d41 	.word	0x08009d41
 80098e8:	08009ea9 	.word	0x08009ea9
 80098ec:	0800a017 	.word	0x0800a017
 80098f0:	0800a19d 	.word	0x0800a19d
 80098f4:	0800a321 	.word	0x0800a321
 80098f8:	0800a4a5 	.word	0x0800a4a5
 80098fc:	0800a629 	.word	0x0800a629
 8009900:	0800a7ad 	.word	0x0800a7ad
 8009904:	0800a931 	.word	0x0800a931

    case 0:
        t1s1 = (uint16_t)src_p->t1s1;
 8009908:	68bb      	ldr	r3, [r7, #8]
 800990a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800990e:	833b      	strh	r3, [r7, #24]
        dst_p[0] |= pack_left_shift_u16(t1s1, 4u, 0xf0u);
 8009910:	8b3b      	ldrh	r3, [r7, #24]
 8009912:	22f0      	movs	r2, #240	; 0xf0
 8009914:	2104      	movs	r1, #4
 8009916:	4618      	mov	r0, r3
 8009918:	f7f7 fb71 	bl	8000ffe <pack_left_shift_u16>
 800991c:	4603      	mov	r3, r0
 800991e:	461a      	mov	r2, r3
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	781b      	ldrb	r3, [r3, #0]
 8009924:	4313      	orrs	r3, r2
 8009926:	b2da      	uxtb	r2, r3
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	701a      	strb	r2, [r3, #0]
        dst_p[1] |= pack_right_shift_u16(t1s1, 4u, 0xffu);
 800992c:	8b3b      	ldrh	r3, [r7, #24]
 800992e:	22ff      	movs	r2, #255	; 0xff
 8009930:	2104      	movs	r1, #4
 8009932:	4618      	mov	r0, r3
 8009934:	f7f7 fb7a 	bl	800102c <pack_right_shift_u16>
 8009938:	4603      	mov	r3, r0
 800993a:	4619      	mov	r1, r3
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	3301      	adds	r3, #1
 8009940:	781a      	ldrb	r2, [r3, #0]
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	3301      	adds	r3, #1
 8009946:	430a      	orrs	r2, r1
 8009948:	b2d2      	uxtb	r2, r2
 800994a:	701a      	strb	r2, [r3, #0]
        t2s1 = (uint16_t)src_p->t2s1;
 800994c:	68bb      	ldr	r3, [r7, #8]
 800994e:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8009952:	82fb      	strh	r3, [r7, #22]
        dst_p[2] |= pack_left_shift_u16(t2s1, 0u, 0xffu);
 8009954:	8afb      	ldrh	r3, [r7, #22]
 8009956:	22ff      	movs	r2, #255	; 0xff
 8009958:	2100      	movs	r1, #0
 800995a:	4618      	mov	r0, r3
 800995c:	f7f7 fb4f 	bl	8000ffe <pack_left_shift_u16>
 8009960:	4603      	mov	r3, r0
 8009962:	4619      	mov	r1, r3
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	3302      	adds	r3, #2
 8009968:	781a      	ldrb	r2, [r3, #0]
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	3302      	adds	r3, #2
 800996e:	430a      	orrs	r2, r1
 8009970:	b2d2      	uxtb	r2, r2
 8009972:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_right_shift_u16(t2s1, 8u, 0x0fu);
 8009974:	8afb      	ldrh	r3, [r7, #22]
 8009976:	220f      	movs	r2, #15
 8009978:	2108      	movs	r1, #8
 800997a:	4618      	mov	r0, r3
 800997c:	f7f7 fb56 	bl	800102c <pack_right_shift_u16>
 8009980:	4603      	mov	r3, r0
 8009982:	4619      	mov	r1, r3
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	3303      	adds	r3, #3
 8009988:	781a      	ldrb	r2, [r3, #0]
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	3303      	adds	r3, #3
 800998e:	430a      	orrs	r2, r1
 8009990:	b2d2      	uxtb	r2, r2
 8009992:	701a      	strb	r2, [r3, #0]
        t3s1 = (uint16_t)src_p->t3s1;
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 800999a:	82bb      	strh	r3, [r7, #20]
        dst_p[3] |= pack_left_shift_u16(t3s1, 4u, 0xf0u);
 800999c:	8abb      	ldrh	r3, [r7, #20]
 800999e:	22f0      	movs	r2, #240	; 0xf0
 80099a0:	2104      	movs	r1, #4
 80099a2:	4618      	mov	r0, r3
 80099a4:	f7f7 fb2b 	bl	8000ffe <pack_left_shift_u16>
 80099a8:	4603      	mov	r3, r0
 80099aa:	4619      	mov	r1, r3
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	3303      	adds	r3, #3
 80099b0:	781a      	ldrb	r2, [r3, #0]
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	3303      	adds	r3, #3
 80099b6:	430a      	orrs	r2, r1
 80099b8:	b2d2      	uxtb	r2, r2
 80099ba:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_right_shift_u16(t3s1, 4u, 0xffu);
 80099bc:	8abb      	ldrh	r3, [r7, #20]
 80099be:	22ff      	movs	r2, #255	; 0xff
 80099c0:	2104      	movs	r1, #4
 80099c2:	4618      	mov	r0, r3
 80099c4:	f7f7 fb32 	bl	800102c <pack_right_shift_u16>
 80099c8:	4603      	mov	r3, r0
 80099ca:	4619      	mov	r1, r3
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	3304      	adds	r3, #4
 80099d0:	781a      	ldrb	r2, [r3, #0]
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	3304      	adds	r3, #4
 80099d6:	430a      	orrs	r2, r1
 80099d8:	b2d2      	uxtb	r2, r2
 80099da:	701a      	strb	r2, [r3, #0]
        t4s1 = (uint16_t)src_p->t4s1;
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	f9b3 304a 	ldrsh.w	r3, [r3, #74]	; 0x4a
 80099e2:	827b      	strh	r3, [r7, #18]
        dst_p[5] |= pack_left_shift_u16(t4s1, 0u, 0xffu);
 80099e4:	8a7b      	ldrh	r3, [r7, #18]
 80099e6:	22ff      	movs	r2, #255	; 0xff
 80099e8:	2100      	movs	r1, #0
 80099ea:	4618      	mov	r0, r3
 80099ec:	f7f7 fb07 	bl	8000ffe <pack_left_shift_u16>
 80099f0:	4603      	mov	r3, r0
 80099f2:	4619      	mov	r1, r3
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	3305      	adds	r3, #5
 80099f8:	781a      	ldrb	r2, [r3, #0]
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	3305      	adds	r3, #5
 80099fe:	430a      	orrs	r2, r1
 8009a00:	b2d2      	uxtb	r2, r2
 8009a02:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_right_shift_u16(t4s1, 8u, 0x0fu);
 8009a04:	8a7b      	ldrh	r3, [r7, #18]
 8009a06:	220f      	movs	r2, #15
 8009a08:	2108      	movs	r1, #8
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	f7f7 fb0e 	bl	800102c <pack_right_shift_u16>
 8009a10:	4603      	mov	r3, r0
 8009a12:	4619      	mov	r1, r3
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	3306      	adds	r3, #6
 8009a18:	781a      	ldrb	r2, [r3, #0]
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	3306      	adds	r3, #6
 8009a1e:	430a      	orrs	r2, r1
 8009a20:	b2d2      	uxtb	r2, r2
 8009a22:	701a      	strb	r2, [r3, #0]
        t5s1 = (uint16_t)src_p->t5s1;
 8009a24:	68bb      	ldr	r3, [r7, #8]
 8009a26:	f9b3 3062 	ldrsh.w	r3, [r3, #98]	; 0x62
 8009a2a:	823b      	strh	r3, [r7, #16]
        dst_p[6] |= pack_left_shift_u16(t5s1, 4u, 0xf0u);
 8009a2c:	8a3b      	ldrh	r3, [r7, #16]
 8009a2e:	22f0      	movs	r2, #240	; 0xf0
 8009a30:	2104      	movs	r1, #4
 8009a32:	4618      	mov	r0, r3
 8009a34:	f7f7 fae3 	bl	8000ffe <pack_left_shift_u16>
 8009a38:	4603      	mov	r3, r0
 8009a3a:	4619      	mov	r1, r3
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	3306      	adds	r3, #6
 8009a40:	781a      	ldrb	r2, [r3, #0]
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	3306      	adds	r3, #6
 8009a46:	430a      	orrs	r2, r1
 8009a48:	b2d2      	uxtb	r2, r2
 8009a4a:	701a      	strb	r2, [r3, #0]
        dst_p[7] |= pack_right_shift_u16(t5s1, 4u, 0xffu);
 8009a4c:	8a3b      	ldrh	r3, [r7, #16]
 8009a4e:	22ff      	movs	r2, #255	; 0xff
 8009a50:	2104      	movs	r1, #4
 8009a52:	4618      	mov	r0, r3
 8009a54:	f7f7 faea 	bl	800102c <pack_right_shift_u16>
 8009a58:	4603      	mov	r3, r0
 8009a5a:	4619      	mov	r1, r3
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	3307      	adds	r3, #7
 8009a60:	781a      	ldrb	r2, [r3, #0]
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	3307      	adds	r3, #7
 8009a66:	430a      	orrs	r2, r1
 8009a68:	b2d2      	uxtb	r2, r2
 8009a6a:	701a      	strb	r2, [r3, #0]
        break;
 8009a6c:	f001 b823 	b.w	800aab6 <can1_ams_cell_temperatures_pack+0x1232>

    case 1:
        t1s2 = (uint16_t)src_p->t1s2;
 8009a70:	68bb      	ldr	r3, [r7, #8]
 8009a72:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8009a76:	847b      	strh	r3, [r7, #34]	; 0x22
        dst_p[0] |= pack_left_shift_u16(t1s2, 4u, 0xf0u);
 8009a78:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8009a7a:	22f0      	movs	r2, #240	; 0xf0
 8009a7c:	2104      	movs	r1, #4
 8009a7e:	4618      	mov	r0, r3
 8009a80:	f7f7 fabd 	bl	8000ffe <pack_left_shift_u16>
 8009a84:	4603      	mov	r3, r0
 8009a86:	461a      	mov	r2, r3
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	781b      	ldrb	r3, [r3, #0]
 8009a8c:	4313      	orrs	r3, r2
 8009a8e:	b2da      	uxtb	r2, r3
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	701a      	strb	r2, [r3, #0]
        dst_p[1] |= pack_right_shift_u16(t1s2, 4u, 0xffu);
 8009a94:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8009a96:	22ff      	movs	r2, #255	; 0xff
 8009a98:	2104      	movs	r1, #4
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	f7f7 fac6 	bl	800102c <pack_right_shift_u16>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	4619      	mov	r1, r3
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	3301      	adds	r3, #1
 8009aa8:	781a      	ldrb	r2, [r3, #0]
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	3301      	adds	r3, #1
 8009aae:	430a      	orrs	r2, r1
 8009ab0:	b2d2      	uxtb	r2, r2
 8009ab2:	701a      	strb	r2, [r3, #0]
        t2s2 = (uint16_t)src_p->t2s2;
 8009ab4:	68bb      	ldr	r3, [r7, #8]
 8009ab6:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8009aba:	843b      	strh	r3, [r7, #32]
        dst_p[2] |= pack_left_shift_u16(t2s2, 0u, 0xffu);
 8009abc:	8c3b      	ldrh	r3, [r7, #32]
 8009abe:	22ff      	movs	r2, #255	; 0xff
 8009ac0:	2100      	movs	r1, #0
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	f7f7 fa9b 	bl	8000ffe <pack_left_shift_u16>
 8009ac8:	4603      	mov	r3, r0
 8009aca:	4619      	mov	r1, r3
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	3302      	adds	r3, #2
 8009ad0:	781a      	ldrb	r2, [r3, #0]
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	3302      	adds	r3, #2
 8009ad6:	430a      	orrs	r2, r1
 8009ad8:	b2d2      	uxtb	r2, r2
 8009ada:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_right_shift_u16(t2s2, 8u, 0x0fu);
 8009adc:	8c3b      	ldrh	r3, [r7, #32]
 8009ade:	220f      	movs	r2, #15
 8009ae0:	2108      	movs	r1, #8
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	f7f7 faa2 	bl	800102c <pack_right_shift_u16>
 8009ae8:	4603      	mov	r3, r0
 8009aea:	4619      	mov	r1, r3
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	3303      	adds	r3, #3
 8009af0:	781a      	ldrb	r2, [r3, #0]
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	3303      	adds	r3, #3
 8009af6:	430a      	orrs	r2, r1
 8009af8:	b2d2      	uxtb	r2, r2
 8009afa:	701a      	strb	r2, [r3, #0]
        t3s2 = (uint16_t)src_p->t3s2;
 8009afc:	68bb      	ldr	r3, [r7, #8]
 8009afe:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	; 0x34
 8009b02:	83fb      	strh	r3, [r7, #30]
        dst_p[3] |= pack_left_shift_u16(t3s2, 4u, 0xf0u);
 8009b04:	8bfb      	ldrh	r3, [r7, #30]
 8009b06:	22f0      	movs	r2, #240	; 0xf0
 8009b08:	2104      	movs	r1, #4
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	f7f7 fa77 	bl	8000ffe <pack_left_shift_u16>
 8009b10:	4603      	mov	r3, r0
 8009b12:	4619      	mov	r1, r3
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	3303      	adds	r3, #3
 8009b18:	781a      	ldrb	r2, [r3, #0]
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	3303      	adds	r3, #3
 8009b1e:	430a      	orrs	r2, r1
 8009b20:	b2d2      	uxtb	r2, r2
 8009b22:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_right_shift_u16(t3s2, 4u, 0xffu);
 8009b24:	8bfb      	ldrh	r3, [r7, #30]
 8009b26:	22ff      	movs	r2, #255	; 0xff
 8009b28:	2104      	movs	r1, #4
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	f7f7 fa7e 	bl	800102c <pack_right_shift_u16>
 8009b30:	4603      	mov	r3, r0
 8009b32:	4619      	mov	r1, r3
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	3304      	adds	r3, #4
 8009b38:	781a      	ldrb	r2, [r3, #0]
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	3304      	adds	r3, #4
 8009b3e:	430a      	orrs	r2, r1
 8009b40:	b2d2      	uxtb	r2, r2
 8009b42:	701a      	strb	r2, [r3, #0]
        t4s2 = (uint16_t)src_p->t4s2;
 8009b44:	68bb      	ldr	r3, [r7, #8]
 8009b46:	f9b3 304c 	ldrsh.w	r3, [r3, #76]	; 0x4c
 8009b4a:	83bb      	strh	r3, [r7, #28]
        dst_p[5] |= pack_left_shift_u16(t4s2, 0u, 0xffu);
 8009b4c:	8bbb      	ldrh	r3, [r7, #28]
 8009b4e:	22ff      	movs	r2, #255	; 0xff
 8009b50:	2100      	movs	r1, #0
 8009b52:	4618      	mov	r0, r3
 8009b54:	f7f7 fa53 	bl	8000ffe <pack_left_shift_u16>
 8009b58:	4603      	mov	r3, r0
 8009b5a:	4619      	mov	r1, r3
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	3305      	adds	r3, #5
 8009b60:	781a      	ldrb	r2, [r3, #0]
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	3305      	adds	r3, #5
 8009b66:	430a      	orrs	r2, r1
 8009b68:	b2d2      	uxtb	r2, r2
 8009b6a:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_right_shift_u16(t4s2, 8u, 0x0fu);
 8009b6c:	8bbb      	ldrh	r3, [r7, #28]
 8009b6e:	220f      	movs	r2, #15
 8009b70:	2108      	movs	r1, #8
 8009b72:	4618      	mov	r0, r3
 8009b74:	f7f7 fa5a 	bl	800102c <pack_right_shift_u16>
 8009b78:	4603      	mov	r3, r0
 8009b7a:	4619      	mov	r1, r3
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	3306      	adds	r3, #6
 8009b80:	781a      	ldrb	r2, [r3, #0]
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	3306      	adds	r3, #6
 8009b86:	430a      	orrs	r2, r1
 8009b88:	b2d2      	uxtb	r2, r2
 8009b8a:	701a      	strb	r2, [r3, #0]
        t5s2 = (uint16_t)src_p->t5s2;
 8009b8c:	68bb      	ldr	r3, [r7, #8]
 8009b8e:	f9b3 3064 	ldrsh.w	r3, [r3, #100]	; 0x64
 8009b92:	837b      	strh	r3, [r7, #26]
        dst_p[6] |= pack_left_shift_u16(t5s2, 4u, 0xf0u);
 8009b94:	8b7b      	ldrh	r3, [r7, #26]
 8009b96:	22f0      	movs	r2, #240	; 0xf0
 8009b98:	2104      	movs	r1, #4
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	f7f7 fa2f 	bl	8000ffe <pack_left_shift_u16>
 8009ba0:	4603      	mov	r3, r0
 8009ba2:	4619      	mov	r1, r3
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	3306      	adds	r3, #6
 8009ba8:	781a      	ldrb	r2, [r3, #0]
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	3306      	adds	r3, #6
 8009bae:	430a      	orrs	r2, r1
 8009bb0:	b2d2      	uxtb	r2, r2
 8009bb2:	701a      	strb	r2, [r3, #0]
        dst_p[7] |= pack_right_shift_u16(t5s2, 4u, 0xffu);
 8009bb4:	8b7b      	ldrh	r3, [r7, #26]
 8009bb6:	22ff      	movs	r2, #255	; 0xff
 8009bb8:	2104      	movs	r1, #4
 8009bba:	4618      	mov	r0, r3
 8009bbc:	f7f7 fa36 	bl	800102c <pack_right_shift_u16>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	4619      	mov	r1, r3
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	3307      	adds	r3, #7
 8009bc8:	781a      	ldrb	r2, [r3, #0]
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	3307      	adds	r3, #7
 8009bce:	430a      	orrs	r2, r1
 8009bd0:	b2d2      	uxtb	r2, r2
 8009bd2:	701a      	strb	r2, [r3, #0]
        break;
 8009bd4:	f000 bf6f 	b.w	800aab6 <can1_ams_cell_temperatures_pack+0x1232>

    case 2:
        t1s3 = (uint16_t)src_p->t1s3;
 8009bd8:	68bb      	ldr	r3, [r7, #8]
 8009bda:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8009bde:	85bb      	strh	r3, [r7, #44]	; 0x2c
        dst_p[0] |= pack_left_shift_u16(t1s3, 4u, 0xf0u);
 8009be0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8009be2:	22f0      	movs	r2, #240	; 0xf0
 8009be4:	2104      	movs	r1, #4
 8009be6:	4618      	mov	r0, r3
 8009be8:	f7f7 fa09 	bl	8000ffe <pack_left_shift_u16>
 8009bec:	4603      	mov	r3, r0
 8009bee:	461a      	mov	r2, r3
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	781b      	ldrb	r3, [r3, #0]
 8009bf4:	4313      	orrs	r3, r2
 8009bf6:	b2da      	uxtb	r2, r3
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	701a      	strb	r2, [r3, #0]
        dst_p[1] |= pack_right_shift_u16(t1s3, 4u, 0xffu);
 8009bfc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8009bfe:	22ff      	movs	r2, #255	; 0xff
 8009c00:	2104      	movs	r1, #4
 8009c02:	4618      	mov	r0, r3
 8009c04:	f7f7 fa12 	bl	800102c <pack_right_shift_u16>
 8009c08:	4603      	mov	r3, r0
 8009c0a:	4619      	mov	r1, r3
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	3301      	adds	r3, #1
 8009c10:	781a      	ldrb	r2, [r3, #0]
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	3301      	adds	r3, #1
 8009c16:	430a      	orrs	r2, r1
 8009c18:	b2d2      	uxtb	r2, r2
 8009c1a:	701a      	strb	r2, [r3, #0]
        t2s3 = (uint16_t)src_p->t2s3;
 8009c1c:	68bb      	ldr	r3, [r7, #8]
 8009c1e:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8009c22:	857b      	strh	r3, [r7, #42]	; 0x2a
        dst_p[2] |= pack_left_shift_u16(t2s3, 0u, 0xffu);
 8009c24:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8009c26:	22ff      	movs	r2, #255	; 0xff
 8009c28:	2100      	movs	r1, #0
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	f7f7 f9e7 	bl	8000ffe <pack_left_shift_u16>
 8009c30:	4603      	mov	r3, r0
 8009c32:	4619      	mov	r1, r3
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	3302      	adds	r3, #2
 8009c38:	781a      	ldrb	r2, [r3, #0]
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	3302      	adds	r3, #2
 8009c3e:	430a      	orrs	r2, r1
 8009c40:	b2d2      	uxtb	r2, r2
 8009c42:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_right_shift_u16(t2s3, 8u, 0x0fu);
 8009c44:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8009c46:	220f      	movs	r2, #15
 8009c48:	2108      	movs	r1, #8
 8009c4a:	4618      	mov	r0, r3
 8009c4c:	f7f7 f9ee 	bl	800102c <pack_right_shift_u16>
 8009c50:	4603      	mov	r3, r0
 8009c52:	4619      	mov	r1, r3
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	3303      	adds	r3, #3
 8009c58:	781a      	ldrb	r2, [r3, #0]
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	3303      	adds	r3, #3
 8009c5e:	430a      	orrs	r2, r1
 8009c60:	b2d2      	uxtb	r2, r2
 8009c62:	701a      	strb	r2, [r3, #0]
        t3s3 = (uint16_t)src_p->t3s3;
 8009c64:	68bb      	ldr	r3, [r7, #8]
 8009c66:	f9b3 3036 	ldrsh.w	r3, [r3, #54]	; 0x36
 8009c6a:	853b      	strh	r3, [r7, #40]	; 0x28
        dst_p[3] |= pack_left_shift_u16(t3s3, 4u, 0xf0u);
 8009c6c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009c6e:	22f0      	movs	r2, #240	; 0xf0
 8009c70:	2104      	movs	r1, #4
 8009c72:	4618      	mov	r0, r3
 8009c74:	f7f7 f9c3 	bl	8000ffe <pack_left_shift_u16>
 8009c78:	4603      	mov	r3, r0
 8009c7a:	4619      	mov	r1, r3
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	3303      	adds	r3, #3
 8009c80:	781a      	ldrb	r2, [r3, #0]
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	3303      	adds	r3, #3
 8009c86:	430a      	orrs	r2, r1
 8009c88:	b2d2      	uxtb	r2, r2
 8009c8a:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_right_shift_u16(t3s3, 4u, 0xffu);
 8009c8c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009c8e:	22ff      	movs	r2, #255	; 0xff
 8009c90:	2104      	movs	r1, #4
 8009c92:	4618      	mov	r0, r3
 8009c94:	f7f7 f9ca 	bl	800102c <pack_right_shift_u16>
 8009c98:	4603      	mov	r3, r0
 8009c9a:	4619      	mov	r1, r3
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	3304      	adds	r3, #4
 8009ca0:	781a      	ldrb	r2, [r3, #0]
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	3304      	adds	r3, #4
 8009ca6:	430a      	orrs	r2, r1
 8009ca8:	b2d2      	uxtb	r2, r2
 8009caa:	701a      	strb	r2, [r3, #0]
        t4s3 = (uint16_t)src_p->t4s3;
 8009cac:	68bb      	ldr	r3, [r7, #8]
 8009cae:	f9b3 304e 	ldrsh.w	r3, [r3, #78]	; 0x4e
 8009cb2:	84fb      	strh	r3, [r7, #38]	; 0x26
        dst_p[5] |= pack_left_shift_u16(t4s3, 0u, 0xffu);
 8009cb4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009cb6:	22ff      	movs	r2, #255	; 0xff
 8009cb8:	2100      	movs	r1, #0
 8009cba:	4618      	mov	r0, r3
 8009cbc:	f7f7 f99f 	bl	8000ffe <pack_left_shift_u16>
 8009cc0:	4603      	mov	r3, r0
 8009cc2:	4619      	mov	r1, r3
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	3305      	adds	r3, #5
 8009cc8:	781a      	ldrb	r2, [r3, #0]
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	3305      	adds	r3, #5
 8009cce:	430a      	orrs	r2, r1
 8009cd0:	b2d2      	uxtb	r2, r2
 8009cd2:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_right_shift_u16(t4s3, 8u, 0x0fu);
 8009cd4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009cd6:	220f      	movs	r2, #15
 8009cd8:	2108      	movs	r1, #8
 8009cda:	4618      	mov	r0, r3
 8009cdc:	f7f7 f9a6 	bl	800102c <pack_right_shift_u16>
 8009ce0:	4603      	mov	r3, r0
 8009ce2:	4619      	mov	r1, r3
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	3306      	adds	r3, #6
 8009ce8:	781a      	ldrb	r2, [r3, #0]
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	3306      	adds	r3, #6
 8009cee:	430a      	orrs	r2, r1
 8009cf0:	b2d2      	uxtb	r2, r2
 8009cf2:	701a      	strb	r2, [r3, #0]
        t5s3 = (uint16_t)src_p->t5s3;
 8009cf4:	68bb      	ldr	r3, [r7, #8]
 8009cf6:	f9b3 3066 	ldrsh.w	r3, [r3, #102]	; 0x66
 8009cfa:	84bb      	strh	r3, [r7, #36]	; 0x24
        dst_p[6] |= pack_left_shift_u16(t5s3, 4u, 0xf0u);
 8009cfc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009cfe:	22f0      	movs	r2, #240	; 0xf0
 8009d00:	2104      	movs	r1, #4
 8009d02:	4618      	mov	r0, r3
 8009d04:	f7f7 f97b 	bl	8000ffe <pack_left_shift_u16>
 8009d08:	4603      	mov	r3, r0
 8009d0a:	4619      	mov	r1, r3
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	3306      	adds	r3, #6
 8009d10:	781a      	ldrb	r2, [r3, #0]
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	3306      	adds	r3, #6
 8009d16:	430a      	orrs	r2, r1
 8009d18:	b2d2      	uxtb	r2, r2
 8009d1a:	701a      	strb	r2, [r3, #0]
        dst_p[7] |= pack_right_shift_u16(t5s3, 4u, 0xffu);
 8009d1c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009d1e:	22ff      	movs	r2, #255	; 0xff
 8009d20:	2104      	movs	r1, #4
 8009d22:	4618      	mov	r0, r3
 8009d24:	f7f7 f982 	bl	800102c <pack_right_shift_u16>
 8009d28:	4603      	mov	r3, r0
 8009d2a:	4619      	mov	r1, r3
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	3307      	adds	r3, #7
 8009d30:	781a      	ldrb	r2, [r3, #0]
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	3307      	adds	r3, #7
 8009d36:	430a      	orrs	r2, r1
 8009d38:	b2d2      	uxtb	r2, r2
 8009d3a:	701a      	strb	r2, [r3, #0]
        break;
 8009d3c:	f000 bebb 	b.w	800aab6 <can1_ams_cell_temperatures_pack+0x1232>

    case 3:
        t1s4 = (uint16_t)src_p->t1s4;
 8009d40:	68bb      	ldr	r3, [r7, #8]
 8009d42:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009d46:	86fb      	strh	r3, [r7, #54]	; 0x36
        dst_p[0] |= pack_left_shift_u16(t1s4, 4u, 0xf0u);
 8009d48:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009d4a:	22f0      	movs	r2, #240	; 0xf0
 8009d4c:	2104      	movs	r1, #4
 8009d4e:	4618      	mov	r0, r3
 8009d50:	f7f7 f955 	bl	8000ffe <pack_left_shift_u16>
 8009d54:	4603      	mov	r3, r0
 8009d56:	461a      	mov	r2, r3
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	781b      	ldrb	r3, [r3, #0]
 8009d5c:	4313      	orrs	r3, r2
 8009d5e:	b2da      	uxtb	r2, r3
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	701a      	strb	r2, [r3, #0]
        dst_p[1] |= pack_right_shift_u16(t1s4, 4u, 0xffu);
 8009d64:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009d66:	22ff      	movs	r2, #255	; 0xff
 8009d68:	2104      	movs	r1, #4
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	f7f7 f95e 	bl	800102c <pack_right_shift_u16>
 8009d70:	4603      	mov	r3, r0
 8009d72:	4619      	mov	r1, r3
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	3301      	adds	r3, #1
 8009d78:	781a      	ldrb	r2, [r3, #0]
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	3301      	adds	r3, #1
 8009d7e:	430a      	orrs	r2, r1
 8009d80:	b2d2      	uxtb	r2, r2
 8009d82:	701a      	strb	r2, [r3, #0]
        t2s4 = (uint16_t)src_p->t2s4;
 8009d84:	68bb      	ldr	r3, [r7, #8]
 8009d86:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8009d8a:	86bb      	strh	r3, [r7, #52]	; 0x34
        dst_p[2] |= pack_left_shift_u16(t2s4, 0u, 0xffu);
 8009d8c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009d8e:	22ff      	movs	r2, #255	; 0xff
 8009d90:	2100      	movs	r1, #0
 8009d92:	4618      	mov	r0, r3
 8009d94:	f7f7 f933 	bl	8000ffe <pack_left_shift_u16>
 8009d98:	4603      	mov	r3, r0
 8009d9a:	4619      	mov	r1, r3
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	3302      	adds	r3, #2
 8009da0:	781a      	ldrb	r2, [r3, #0]
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	3302      	adds	r3, #2
 8009da6:	430a      	orrs	r2, r1
 8009da8:	b2d2      	uxtb	r2, r2
 8009daa:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_right_shift_u16(t2s4, 8u, 0x0fu);
 8009dac:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009dae:	220f      	movs	r2, #15
 8009db0:	2108      	movs	r1, #8
 8009db2:	4618      	mov	r0, r3
 8009db4:	f7f7 f93a 	bl	800102c <pack_right_shift_u16>
 8009db8:	4603      	mov	r3, r0
 8009dba:	4619      	mov	r1, r3
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	3303      	adds	r3, #3
 8009dc0:	781a      	ldrb	r2, [r3, #0]
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	3303      	adds	r3, #3
 8009dc6:	430a      	orrs	r2, r1
 8009dc8:	b2d2      	uxtb	r2, r2
 8009dca:	701a      	strb	r2, [r3, #0]
        t3s4 = (uint16_t)src_p->t3s4;
 8009dcc:	68bb      	ldr	r3, [r7, #8]
 8009dce:	f9b3 3038 	ldrsh.w	r3, [r3, #56]	; 0x38
 8009dd2:	867b      	strh	r3, [r7, #50]	; 0x32
        dst_p[3] |= pack_left_shift_u16(t3s4, 4u, 0xf0u);
 8009dd4:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8009dd6:	22f0      	movs	r2, #240	; 0xf0
 8009dd8:	2104      	movs	r1, #4
 8009dda:	4618      	mov	r0, r3
 8009ddc:	f7f7 f90f 	bl	8000ffe <pack_left_shift_u16>
 8009de0:	4603      	mov	r3, r0
 8009de2:	4619      	mov	r1, r3
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	3303      	adds	r3, #3
 8009de8:	781a      	ldrb	r2, [r3, #0]
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	3303      	adds	r3, #3
 8009dee:	430a      	orrs	r2, r1
 8009df0:	b2d2      	uxtb	r2, r2
 8009df2:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_right_shift_u16(t3s4, 4u, 0xffu);
 8009df4:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8009df6:	22ff      	movs	r2, #255	; 0xff
 8009df8:	2104      	movs	r1, #4
 8009dfa:	4618      	mov	r0, r3
 8009dfc:	f7f7 f916 	bl	800102c <pack_right_shift_u16>
 8009e00:	4603      	mov	r3, r0
 8009e02:	4619      	mov	r1, r3
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	3304      	adds	r3, #4
 8009e08:	781a      	ldrb	r2, [r3, #0]
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	3304      	adds	r3, #4
 8009e0e:	430a      	orrs	r2, r1
 8009e10:	b2d2      	uxtb	r2, r2
 8009e12:	701a      	strb	r2, [r3, #0]
        t4s4 = (uint16_t)src_p->t4s4;
 8009e14:	68bb      	ldr	r3, [r7, #8]
 8009e16:	f9b3 3050 	ldrsh.w	r3, [r3, #80]	; 0x50
 8009e1a:	863b      	strh	r3, [r7, #48]	; 0x30
        dst_p[5] |= pack_left_shift_u16(t4s4, 0u, 0xffu);
 8009e1c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8009e1e:	22ff      	movs	r2, #255	; 0xff
 8009e20:	2100      	movs	r1, #0
 8009e22:	4618      	mov	r0, r3
 8009e24:	f7f7 f8eb 	bl	8000ffe <pack_left_shift_u16>
 8009e28:	4603      	mov	r3, r0
 8009e2a:	4619      	mov	r1, r3
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	3305      	adds	r3, #5
 8009e30:	781a      	ldrb	r2, [r3, #0]
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	3305      	adds	r3, #5
 8009e36:	430a      	orrs	r2, r1
 8009e38:	b2d2      	uxtb	r2, r2
 8009e3a:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_right_shift_u16(t4s4, 8u, 0x0fu);
 8009e3c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8009e3e:	220f      	movs	r2, #15
 8009e40:	2108      	movs	r1, #8
 8009e42:	4618      	mov	r0, r3
 8009e44:	f7f7 f8f2 	bl	800102c <pack_right_shift_u16>
 8009e48:	4603      	mov	r3, r0
 8009e4a:	4619      	mov	r1, r3
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	3306      	adds	r3, #6
 8009e50:	781a      	ldrb	r2, [r3, #0]
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	3306      	adds	r3, #6
 8009e56:	430a      	orrs	r2, r1
 8009e58:	b2d2      	uxtb	r2, r2
 8009e5a:	701a      	strb	r2, [r3, #0]
        t5s4 = (uint16_t)src_p->t5s4;
 8009e5c:	68bb      	ldr	r3, [r7, #8]
 8009e5e:	f9b3 3068 	ldrsh.w	r3, [r3, #104]	; 0x68
 8009e62:	85fb      	strh	r3, [r7, #46]	; 0x2e
        dst_p[6] |= pack_left_shift_u16(t5s4, 4u, 0xf0u);
 8009e64:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009e66:	22f0      	movs	r2, #240	; 0xf0
 8009e68:	2104      	movs	r1, #4
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	f7f7 f8c7 	bl	8000ffe <pack_left_shift_u16>
 8009e70:	4603      	mov	r3, r0
 8009e72:	4619      	mov	r1, r3
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	3306      	adds	r3, #6
 8009e78:	781a      	ldrb	r2, [r3, #0]
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	3306      	adds	r3, #6
 8009e7e:	430a      	orrs	r2, r1
 8009e80:	b2d2      	uxtb	r2, r2
 8009e82:	701a      	strb	r2, [r3, #0]
        dst_p[7] |= pack_right_shift_u16(t5s4, 4u, 0xffu);
 8009e84:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009e86:	22ff      	movs	r2, #255	; 0xff
 8009e88:	2104      	movs	r1, #4
 8009e8a:	4618      	mov	r0, r3
 8009e8c:	f7f7 f8ce 	bl	800102c <pack_right_shift_u16>
 8009e90:	4603      	mov	r3, r0
 8009e92:	4619      	mov	r1, r3
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	3307      	adds	r3, #7
 8009e98:	781a      	ldrb	r2, [r3, #0]
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	3307      	adds	r3, #7
 8009e9e:	430a      	orrs	r2, r1
 8009ea0:	b2d2      	uxtb	r2, r2
 8009ea2:	701a      	strb	r2, [r3, #0]
        break;
 8009ea4:	f000 be07 	b.w	800aab6 <can1_ams_cell_temperatures_pack+0x1232>

    case 4:
        t1s5 = (uint16_t)src_p->t1s5;
 8009ea8:	68bb      	ldr	r3, [r7, #8]
 8009eaa:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8009eae:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
        dst_p[0] |= pack_left_shift_u16(t1s5, 4u, 0xf0u);
 8009eb2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8009eb6:	22f0      	movs	r2, #240	; 0xf0
 8009eb8:	2104      	movs	r1, #4
 8009eba:	4618      	mov	r0, r3
 8009ebc:	f7f7 f89f 	bl	8000ffe <pack_left_shift_u16>
 8009ec0:	4603      	mov	r3, r0
 8009ec2:	461a      	mov	r2, r3
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	781b      	ldrb	r3, [r3, #0]
 8009ec8:	4313      	orrs	r3, r2
 8009eca:	b2da      	uxtb	r2, r3
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	701a      	strb	r2, [r3, #0]
        dst_p[1] |= pack_right_shift_u16(t1s5, 4u, 0xffu);
 8009ed0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8009ed4:	22ff      	movs	r2, #255	; 0xff
 8009ed6:	2104      	movs	r1, #4
 8009ed8:	4618      	mov	r0, r3
 8009eda:	f7f7 f8a7 	bl	800102c <pack_right_shift_u16>
 8009ede:	4603      	mov	r3, r0
 8009ee0:	4619      	mov	r1, r3
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	3301      	adds	r3, #1
 8009ee6:	781a      	ldrb	r2, [r3, #0]
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	3301      	adds	r3, #1
 8009eec:	430a      	orrs	r2, r1
 8009eee:	b2d2      	uxtb	r2, r2
 8009ef0:	701a      	strb	r2, [r3, #0]
        t2s5 = (uint16_t)src_p->t2s5;
 8009ef2:	68bb      	ldr	r3, [r7, #8]
 8009ef4:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8009ef8:	87fb      	strh	r3, [r7, #62]	; 0x3e
        dst_p[2] |= pack_left_shift_u16(t2s5, 0u, 0xffu);
 8009efa:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8009efc:	22ff      	movs	r2, #255	; 0xff
 8009efe:	2100      	movs	r1, #0
 8009f00:	4618      	mov	r0, r3
 8009f02:	f7f7 f87c 	bl	8000ffe <pack_left_shift_u16>
 8009f06:	4603      	mov	r3, r0
 8009f08:	4619      	mov	r1, r3
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	3302      	adds	r3, #2
 8009f0e:	781a      	ldrb	r2, [r3, #0]
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	3302      	adds	r3, #2
 8009f14:	430a      	orrs	r2, r1
 8009f16:	b2d2      	uxtb	r2, r2
 8009f18:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_right_shift_u16(t2s5, 8u, 0x0fu);
 8009f1a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8009f1c:	220f      	movs	r2, #15
 8009f1e:	2108      	movs	r1, #8
 8009f20:	4618      	mov	r0, r3
 8009f22:	f7f7 f883 	bl	800102c <pack_right_shift_u16>
 8009f26:	4603      	mov	r3, r0
 8009f28:	4619      	mov	r1, r3
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	3303      	adds	r3, #3
 8009f2e:	781a      	ldrb	r2, [r3, #0]
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	3303      	adds	r3, #3
 8009f34:	430a      	orrs	r2, r1
 8009f36:	b2d2      	uxtb	r2, r2
 8009f38:	701a      	strb	r2, [r3, #0]
        t3s5 = (uint16_t)src_p->t3s5;
 8009f3a:	68bb      	ldr	r3, [r7, #8]
 8009f3c:	f9b3 303a 	ldrsh.w	r3, [r3, #58]	; 0x3a
 8009f40:	87bb      	strh	r3, [r7, #60]	; 0x3c
        dst_p[3] |= pack_left_shift_u16(t3s5, 4u, 0xf0u);
 8009f42:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8009f44:	22f0      	movs	r2, #240	; 0xf0
 8009f46:	2104      	movs	r1, #4
 8009f48:	4618      	mov	r0, r3
 8009f4a:	f7f7 f858 	bl	8000ffe <pack_left_shift_u16>
 8009f4e:	4603      	mov	r3, r0
 8009f50:	4619      	mov	r1, r3
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	3303      	adds	r3, #3
 8009f56:	781a      	ldrb	r2, [r3, #0]
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	3303      	adds	r3, #3
 8009f5c:	430a      	orrs	r2, r1
 8009f5e:	b2d2      	uxtb	r2, r2
 8009f60:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_right_shift_u16(t3s5, 4u, 0xffu);
 8009f62:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8009f64:	22ff      	movs	r2, #255	; 0xff
 8009f66:	2104      	movs	r1, #4
 8009f68:	4618      	mov	r0, r3
 8009f6a:	f7f7 f85f 	bl	800102c <pack_right_shift_u16>
 8009f6e:	4603      	mov	r3, r0
 8009f70:	4619      	mov	r1, r3
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	3304      	adds	r3, #4
 8009f76:	781a      	ldrb	r2, [r3, #0]
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	3304      	adds	r3, #4
 8009f7c:	430a      	orrs	r2, r1
 8009f7e:	b2d2      	uxtb	r2, r2
 8009f80:	701a      	strb	r2, [r3, #0]
        t4s5 = (uint16_t)src_p->t4s5;
 8009f82:	68bb      	ldr	r3, [r7, #8]
 8009f84:	f9b3 3052 	ldrsh.w	r3, [r3, #82]	; 0x52
 8009f88:	877b      	strh	r3, [r7, #58]	; 0x3a
        dst_p[5] |= pack_left_shift_u16(t4s5, 0u, 0xffu);
 8009f8a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8009f8c:	22ff      	movs	r2, #255	; 0xff
 8009f8e:	2100      	movs	r1, #0
 8009f90:	4618      	mov	r0, r3
 8009f92:	f7f7 f834 	bl	8000ffe <pack_left_shift_u16>
 8009f96:	4603      	mov	r3, r0
 8009f98:	4619      	mov	r1, r3
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	3305      	adds	r3, #5
 8009f9e:	781a      	ldrb	r2, [r3, #0]
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	3305      	adds	r3, #5
 8009fa4:	430a      	orrs	r2, r1
 8009fa6:	b2d2      	uxtb	r2, r2
 8009fa8:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_right_shift_u16(t4s5, 8u, 0x0fu);
 8009faa:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8009fac:	220f      	movs	r2, #15
 8009fae:	2108      	movs	r1, #8
 8009fb0:	4618      	mov	r0, r3
 8009fb2:	f7f7 f83b 	bl	800102c <pack_right_shift_u16>
 8009fb6:	4603      	mov	r3, r0
 8009fb8:	4619      	mov	r1, r3
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	3306      	adds	r3, #6
 8009fbe:	781a      	ldrb	r2, [r3, #0]
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	3306      	adds	r3, #6
 8009fc4:	430a      	orrs	r2, r1
 8009fc6:	b2d2      	uxtb	r2, r2
 8009fc8:	701a      	strb	r2, [r3, #0]
        t5s5 = (uint16_t)src_p->t5s5;
 8009fca:	68bb      	ldr	r3, [r7, #8]
 8009fcc:	f9b3 306a 	ldrsh.w	r3, [r3, #106]	; 0x6a
 8009fd0:	873b      	strh	r3, [r7, #56]	; 0x38
        dst_p[6] |= pack_left_shift_u16(t5s5, 4u, 0xf0u);
 8009fd2:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8009fd4:	22f0      	movs	r2, #240	; 0xf0
 8009fd6:	2104      	movs	r1, #4
 8009fd8:	4618      	mov	r0, r3
 8009fda:	f7f7 f810 	bl	8000ffe <pack_left_shift_u16>
 8009fde:	4603      	mov	r3, r0
 8009fe0:	4619      	mov	r1, r3
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	3306      	adds	r3, #6
 8009fe6:	781a      	ldrb	r2, [r3, #0]
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	3306      	adds	r3, #6
 8009fec:	430a      	orrs	r2, r1
 8009fee:	b2d2      	uxtb	r2, r2
 8009ff0:	701a      	strb	r2, [r3, #0]
        dst_p[7] |= pack_right_shift_u16(t5s5, 4u, 0xffu);
 8009ff2:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8009ff4:	22ff      	movs	r2, #255	; 0xff
 8009ff6:	2104      	movs	r1, #4
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	f7f7 f817 	bl	800102c <pack_right_shift_u16>
 8009ffe:	4603      	mov	r3, r0
 800a000:	4619      	mov	r1, r3
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	3307      	adds	r3, #7
 800a006:	781a      	ldrb	r2, [r3, #0]
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	3307      	adds	r3, #7
 800a00c:	430a      	orrs	r2, r1
 800a00e:	b2d2      	uxtb	r2, r2
 800a010:	701a      	strb	r2, [r3, #0]
        break;
 800a012:	f000 bd50 	b.w	800aab6 <can1_ams_cell_temperatures_pack+0x1232>

    case 5:
        t1s6 = (uint16_t)src_p->t1s6;
 800a016:	68bb      	ldr	r3, [r7, #8]
 800a018:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800a01c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
        dst_p[0] |= pack_left_shift_u16(t1s6, 4u, 0xf0u);
 800a020:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800a024:	22f0      	movs	r2, #240	; 0xf0
 800a026:	2104      	movs	r1, #4
 800a028:	4618      	mov	r0, r3
 800a02a:	f7f6 ffe8 	bl	8000ffe <pack_left_shift_u16>
 800a02e:	4603      	mov	r3, r0
 800a030:	461a      	mov	r2, r3
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	781b      	ldrb	r3, [r3, #0]
 800a036:	4313      	orrs	r3, r2
 800a038:	b2da      	uxtb	r2, r3
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	701a      	strb	r2, [r3, #0]
        dst_p[1] |= pack_right_shift_u16(t1s6, 4u, 0xffu);
 800a03e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800a042:	22ff      	movs	r2, #255	; 0xff
 800a044:	2104      	movs	r1, #4
 800a046:	4618      	mov	r0, r3
 800a048:	f7f6 fff0 	bl	800102c <pack_right_shift_u16>
 800a04c:	4603      	mov	r3, r0
 800a04e:	4619      	mov	r1, r3
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	3301      	adds	r3, #1
 800a054:	781a      	ldrb	r2, [r3, #0]
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	3301      	adds	r3, #1
 800a05a:	430a      	orrs	r2, r1
 800a05c:	b2d2      	uxtb	r2, r2
 800a05e:	701a      	strb	r2, [r3, #0]
        t2s6 = (uint16_t)src_p->t2s6;
 800a060:	68bb      	ldr	r3, [r7, #8]
 800a062:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 800a066:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
        dst_p[2] |= pack_left_shift_u16(t2s6, 0u, 0xffu);
 800a06a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800a06e:	22ff      	movs	r2, #255	; 0xff
 800a070:	2100      	movs	r1, #0
 800a072:	4618      	mov	r0, r3
 800a074:	f7f6 ffc3 	bl	8000ffe <pack_left_shift_u16>
 800a078:	4603      	mov	r3, r0
 800a07a:	4619      	mov	r1, r3
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	3302      	adds	r3, #2
 800a080:	781a      	ldrb	r2, [r3, #0]
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	3302      	adds	r3, #2
 800a086:	430a      	orrs	r2, r1
 800a088:	b2d2      	uxtb	r2, r2
 800a08a:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_right_shift_u16(t2s6, 8u, 0x0fu);
 800a08c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800a090:	220f      	movs	r2, #15
 800a092:	2108      	movs	r1, #8
 800a094:	4618      	mov	r0, r3
 800a096:	f7f6 ffc9 	bl	800102c <pack_right_shift_u16>
 800a09a:	4603      	mov	r3, r0
 800a09c:	4619      	mov	r1, r3
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	3303      	adds	r3, #3
 800a0a2:	781a      	ldrb	r2, [r3, #0]
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	3303      	adds	r3, #3
 800a0a8:	430a      	orrs	r2, r1
 800a0aa:	b2d2      	uxtb	r2, r2
 800a0ac:	701a      	strb	r2, [r3, #0]
        t3s6 = (uint16_t)src_p->t3s6;
 800a0ae:	68bb      	ldr	r3, [r7, #8]
 800a0b0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800a0b4:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
        dst_p[3] |= pack_left_shift_u16(t3s6, 4u, 0xf0u);
 800a0b8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800a0bc:	22f0      	movs	r2, #240	; 0xf0
 800a0be:	2104      	movs	r1, #4
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	f7f6 ff9c 	bl	8000ffe <pack_left_shift_u16>
 800a0c6:	4603      	mov	r3, r0
 800a0c8:	4619      	mov	r1, r3
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	3303      	adds	r3, #3
 800a0ce:	781a      	ldrb	r2, [r3, #0]
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	3303      	adds	r3, #3
 800a0d4:	430a      	orrs	r2, r1
 800a0d6:	b2d2      	uxtb	r2, r2
 800a0d8:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_right_shift_u16(t3s6, 4u, 0xffu);
 800a0da:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800a0de:	22ff      	movs	r2, #255	; 0xff
 800a0e0:	2104      	movs	r1, #4
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	f7f6 ffa2 	bl	800102c <pack_right_shift_u16>
 800a0e8:	4603      	mov	r3, r0
 800a0ea:	4619      	mov	r1, r3
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	3304      	adds	r3, #4
 800a0f0:	781a      	ldrb	r2, [r3, #0]
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	3304      	adds	r3, #4
 800a0f6:	430a      	orrs	r2, r1
 800a0f8:	b2d2      	uxtb	r2, r2
 800a0fa:	701a      	strb	r2, [r3, #0]
        t4s6 = (uint16_t)src_p->t4s6;
 800a0fc:	68bb      	ldr	r3, [r7, #8]
 800a0fe:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	; 0x54
 800a102:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
        dst_p[5] |= pack_left_shift_u16(t4s6, 0u, 0xffu);
 800a106:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800a10a:	22ff      	movs	r2, #255	; 0xff
 800a10c:	2100      	movs	r1, #0
 800a10e:	4618      	mov	r0, r3
 800a110:	f7f6 ff75 	bl	8000ffe <pack_left_shift_u16>
 800a114:	4603      	mov	r3, r0
 800a116:	4619      	mov	r1, r3
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	3305      	adds	r3, #5
 800a11c:	781a      	ldrb	r2, [r3, #0]
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	3305      	adds	r3, #5
 800a122:	430a      	orrs	r2, r1
 800a124:	b2d2      	uxtb	r2, r2
 800a126:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_right_shift_u16(t4s6, 8u, 0x0fu);
 800a128:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800a12c:	220f      	movs	r2, #15
 800a12e:	2108      	movs	r1, #8
 800a130:	4618      	mov	r0, r3
 800a132:	f7f6 ff7b 	bl	800102c <pack_right_shift_u16>
 800a136:	4603      	mov	r3, r0
 800a138:	4619      	mov	r1, r3
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	3306      	adds	r3, #6
 800a13e:	781a      	ldrb	r2, [r3, #0]
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	3306      	adds	r3, #6
 800a144:	430a      	orrs	r2, r1
 800a146:	b2d2      	uxtb	r2, r2
 800a148:	701a      	strb	r2, [r3, #0]
        t5s6 = (uint16_t)src_p->t5s6;
 800a14a:	68bb      	ldr	r3, [r7, #8]
 800a14c:	f9b3 306c 	ldrsh.w	r3, [r3, #108]	; 0x6c
 800a150:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        dst_p[6] |= pack_left_shift_u16(t5s6, 4u, 0xf0u);
 800a154:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800a158:	22f0      	movs	r2, #240	; 0xf0
 800a15a:	2104      	movs	r1, #4
 800a15c:	4618      	mov	r0, r3
 800a15e:	f7f6 ff4e 	bl	8000ffe <pack_left_shift_u16>
 800a162:	4603      	mov	r3, r0
 800a164:	4619      	mov	r1, r3
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	3306      	adds	r3, #6
 800a16a:	781a      	ldrb	r2, [r3, #0]
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	3306      	adds	r3, #6
 800a170:	430a      	orrs	r2, r1
 800a172:	b2d2      	uxtb	r2, r2
 800a174:	701a      	strb	r2, [r3, #0]
        dst_p[7] |= pack_right_shift_u16(t5s6, 4u, 0xffu);
 800a176:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800a17a:	22ff      	movs	r2, #255	; 0xff
 800a17c:	2104      	movs	r1, #4
 800a17e:	4618      	mov	r0, r3
 800a180:	f7f6 ff54 	bl	800102c <pack_right_shift_u16>
 800a184:	4603      	mov	r3, r0
 800a186:	4619      	mov	r1, r3
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	3307      	adds	r3, #7
 800a18c:	781a      	ldrb	r2, [r3, #0]
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	3307      	adds	r3, #7
 800a192:	430a      	orrs	r2, r1
 800a194:	b2d2      	uxtb	r2, r2
 800a196:	701a      	strb	r2, [r3, #0]
        break;
 800a198:	f000 bc8d 	b.w	800aab6 <can1_ams_cell_temperatures_pack+0x1232>

    case 6:
        t1s7 = (uint16_t)src_p->t1s7;
 800a19c:	68bb      	ldr	r3, [r7, #8]
 800a19e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800a1a2:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
        dst_p[0] |= pack_left_shift_u16(t1s7, 4u, 0xf0u);
 800a1a6:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800a1aa:	22f0      	movs	r2, #240	; 0xf0
 800a1ac:	2104      	movs	r1, #4
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	f7f6 ff25 	bl	8000ffe <pack_left_shift_u16>
 800a1b4:	4603      	mov	r3, r0
 800a1b6:	461a      	mov	r2, r3
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	781b      	ldrb	r3, [r3, #0]
 800a1bc:	4313      	orrs	r3, r2
 800a1be:	b2da      	uxtb	r2, r3
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	701a      	strb	r2, [r3, #0]
        dst_p[1] |= pack_right_shift_u16(t1s7, 4u, 0xffu);
 800a1c4:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800a1c8:	22ff      	movs	r2, #255	; 0xff
 800a1ca:	2104      	movs	r1, #4
 800a1cc:	4618      	mov	r0, r3
 800a1ce:	f7f6 ff2d 	bl	800102c <pack_right_shift_u16>
 800a1d2:	4603      	mov	r3, r0
 800a1d4:	4619      	mov	r1, r3
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	3301      	adds	r3, #1
 800a1da:	781a      	ldrb	r2, [r3, #0]
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	3301      	adds	r3, #1
 800a1e0:	430a      	orrs	r2, r1
 800a1e2:	b2d2      	uxtb	r2, r2
 800a1e4:	701a      	strb	r2, [r3, #0]
        t2s7 = (uint16_t)src_p->t2s7;
 800a1e6:	68bb      	ldr	r3, [r7, #8]
 800a1e8:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 800a1ec:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
        dst_p[2] |= pack_left_shift_u16(t2s7, 0u, 0xffu);
 800a1f0:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800a1f4:	22ff      	movs	r2, #255	; 0xff
 800a1f6:	2100      	movs	r1, #0
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	f7f6 ff00 	bl	8000ffe <pack_left_shift_u16>
 800a1fe:	4603      	mov	r3, r0
 800a200:	4619      	mov	r1, r3
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	3302      	adds	r3, #2
 800a206:	781a      	ldrb	r2, [r3, #0]
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	3302      	adds	r3, #2
 800a20c:	430a      	orrs	r2, r1
 800a20e:	b2d2      	uxtb	r2, r2
 800a210:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_right_shift_u16(t2s7, 8u, 0x0fu);
 800a212:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800a216:	220f      	movs	r2, #15
 800a218:	2108      	movs	r1, #8
 800a21a:	4618      	mov	r0, r3
 800a21c:	f7f6 ff06 	bl	800102c <pack_right_shift_u16>
 800a220:	4603      	mov	r3, r0
 800a222:	4619      	mov	r1, r3
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	3303      	adds	r3, #3
 800a228:	781a      	ldrb	r2, [r3, #0]
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	3303      	adds	r3, #3
 800a22e:	430a      	orrs	r2, r1
 800a230:	b2d2      	uxtb	r2, r2
 800a232:	701a      	strb	r2, [r3, #0]
        t3s7 = (uint16_t)src_p->t3s7;
 800a234:	68bb      	ldr	r3, [r7, #8]
 800a236:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800a23a:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
        dst_p[3] |= pack_left_shift_u16(t3s7, 4u, 0xf0u);
 800a23e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800a242:	22f0      	movs	r2, #240	; 0xf0
 800a244:	2104      	movs	r1, #4
 800a246:	4618      	mov	r0, r3
 800a248:	f7f6 fed9 	bl	8000ffe <pack_left_shift_u16>
 800a24c:	4603      	mov	r3, r0
 800a24e:	4619      	mov	r1, r3
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	3303      	adds	r3, #3
 800a254:	781a      	ldrb	r2, [r3, #0]
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	3303      	adds	r3, #3
 800a25a:	430a      	orrs	r2, r1
 800a25c:	b2d2      	uxtb	r2, r2
 800a25e:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_right_shift_u16(t3s7, 4u, 0xffu);
 800a260:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800a264:	22ff      	movs	r2, #255	; 0xff
 800a266:	2104      	movs	r1, #4
 800a268:	4618      	mov	r0, r3
 800a26a:	f7f6 fedf 	bl	800102c <pack_right_shift_u16>
 800a26e:	4603      	mov	r3, r0
 800a270:	4619      	mov	r1, r3
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	3304      	adds	r3, #4
 800a276:	781a      	ldrb	r2, [r3, #0]
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	3304      	adds	r3, #4
 800a27c:	430a      	orrs	r2, r1
 800a27e:	b2d2      	uxtb	r2, r2
 800a280:	701a      	strb	r2, [r3, #0]
        t4s7 = (uint16_t)src_p->t4s7;
 800a282:	68bb      	ldr	r3, [r7, #8]
 800a284:	f9b3 3056 	ldrsh.w	r3, [r3, #86]	; 0x56
 800a288:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
        dst_p[5] |= pack_left_shift_u16(t4s7, 0u, 0xffu);
 800a28c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800a290:	22ff      	movs	r2, #255	; 0xff
 800a292:	2100      	movs	r1, #0
 800a294:	4618      	mov	r0, r3
 800a296:	f7f6 feb2 	bl	8000ffe <pack_left_shift_u16>
 800a29a:	4603      	mov	r3, r0
 800a29c:	4619      	mov	r1, r3
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	3305      	adds	r3, #5
 800a2a2:	781a      	ldrb	r2, [r3, #0]
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	3305      	adds	r3, #5
 800a2a8:	430a      	orrs	r2, r1
 800a2aa:	b2d2      	uxtb	r2, r2
 800a2ac:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_right_shift_u16(t4s7, 8u, 0x0fu);
 800a2ae:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800a2b2:	220f      	movs	r2, #15
 800a2b4:	2108      	movs	r1, #8
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	f7f6 feb8 	bl	800102c <pack_right_shift_u16>
 800a2bc:	4603      	mov	r3, r0
 800a2be:	4619      	mov	r1, r3
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	3306      	adds	r3, #6
 800a2c4:	781a      	ldrb	r2, [r3, #0]
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	3306      	adds	r3, #6
 800a2ca:	430a      	orrs	r2, r1
 800a2cc:	b2d2      	uxtb	r2, r2
 800a2ce:	701a      	strb	r2, [r3, #0]
        t5s7 = (uint16_t)src_p->t5s7;
 800a2d0:	68bb      	ldr	r3, [r7, #8]
 800a2d2:	f9b3 306e 	ldrsh.w	r3, [r3, #110]	; 0x6e
 800a2d6:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
        dst_p[6] |= pack_left_shift_u16(t5s7, 4u, 0xf0u);
 800a2da:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800a2de:	22f0      	movs	r2, #240	; 0xf0
 800a2e0:	2104      	movs	r1, #4
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	f7f6 fe8b 	bl	8000ffe <pack_left_shift_u16>
 800a2e8:	4603      	mov	r3, r0
 800a2ea:	4619      	mov	r1, r3
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	3306      	adds	r3, #6
 800a2f0:	781a      	ldrb	r2, [r3, #0]
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	3306      	adds	r3, #6
 800a2f6:	430a      	orrs	r2, r1
 800a2f8:	b2d2      	uxtb	r2, r2
 800a2fa:	701a      	strb	r2, [r3, #0]
        dst_p[7] |= pack_right_shift_u16(t5s7, 4u, 0xffu);
 800a2fc:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800a300:	22ff      	movs	r2, #255	; 0xff
 800a302:	2104      	movs	r1, #4
 800a304:	4618      	mov	r0, r3
 800a306:	f7f6 fe91 	bl	800102c <pack_right_shift_u16>
 800a30a:	4603      	mov	r3, r0
 800a30c:	4619      	mov	r1, r3
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	3307      	adds	r3, #7
 800a312:	781a      	ldrb	r2, [r3, #0]
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	3307      	adds	r3, #7
 800a318:	430a      	orrs	r2, r1
 800a31a:	b2d2      	uxtb	r2, r2
 800a31c:	701a      	strb	r2, [r3, #0]
        break;
 800a31e:	e3ca      	b.n	800aab6 <can1_ams_cell_temperatures_pack+0x1232>

    case 7:
        t1s8 = (uint16_t)src_p->t1s8;
 800a320:	68bb      	ldr	r3, [r7, #8]
 800a322:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800a326:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
        dst_p[0] |= pack_left_shift_u16(t1s8, 4u, 0xf0u);
 800a32a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800a32e:	22f0      	movs	r2, #240	; 0xf0
 800a330:	2104      	movs	r1, #4
 800a332:	4618      	mov	r0, r3
 800a334:	f7f6 fe63 	bl	8000ffe <pack_left_shift_u16>
 800a338:	4603      	mov	r3, r0
 800a33a:	461a      	mov	r2, r3
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	781b      	ldrb	r3, [r3, #0]
 800a340:	4313      	orrs	r3, r2
 800a342:	b2da      	uxtb	r2, r3
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	701a      	strb	r2, [r3, #0]
        dst_p[1] |= pack_right_shift_u16(t1s8, 4u, 0xffu);
 800a348:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800a34c:	22ff      	movs	r2, #255	; 0xff
 800a34e:	2104      	movs	r1, #4
 800a350:	4618      	mov	r0, r3
 800a352:	f7f6 fe6b 	bl	800102c <pack_right_shift_u16>
 800a356:	4603      	mov	r3, r0
 800a358:	4619      	mov	r1, r3
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	3301      	adds	r3, #1
 800a35e:	781a      	ldrb	r2, [r3, #0]
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	3301      	adds	r3, #1
 800a364:	430a      	orrs	r2, r1
 800a366:	b2d2      	uxtb	r2, r2
 800a368:	701a      	strb	r2, [r3, #0]
        t2s8 = (uint16_t)src_p->t2s8;
 800a36a:	68bb      	ldr	r3, [r7, #8]
 800a36c:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 800a370:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
        dst_p[2] |= pack_left_shift_u16(t2s8, 0u, 0xffu);
 800a374:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 800a378:	22ff      	movs	r2, #255	; 0xff
 800a37a:	2100      	movs	r1, #0
 800a37c:	4618      	mov	r0, r3
 800a37e:	f7f6 fe3e 	bl	8000ffe <pack_left_shift_u16>
 800a382:	4603      	mov	r3, r0
 800a384:	4619      	mov	r1, r3
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	3302      	adds	r3, #2
 800a38a:	781a      	ldrb	r2, [r3, #0]
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	3302      	adds	r3, #2
 800a390:	430a      	orrs	r2, r1
 800a392:	b2d2      	uxtb	r2, r2
 800a394:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_right_shift_u16(t2s8, 8u, 0x0fu);
 800a396:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 800a39a:	220f      	movs	r2, #15
 800a39c:	2108      	movs	r1, #8
 800a39e:	4618      	mov	r0, r3
 800a3a0:	f7f6 fe44 	bl	800102c <pack_right_shift_u16>
 800a3a4:	4603      	mov	r3, r0
 800a3a6:	4619      	mov	r1, r3
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	3303      	adds	r3, #3
 800a3ac:	781a      	ldrb	r2, [r3, #0]
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	3303      	adds	r3, #3
 800a3b2:	430a      	orrs	r2, r1
 800a3b4:	b2d2      	uxtb	r2, r2
 800a3b6:	701a      	strb	r2, [r3, #0]
        t3s8 = (uint16_t)src_p->t3s8;
 800a3b8:	68bb      	ldr	r3, [r7, #8]
 800a3ba:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800a3be:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
        dst_p[3] |= pack_left_shift_u16(t3s8, 4u, 0xf0u);
 800a3c2:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800a3c6:	22f0      	movs	r2, #240	; 0xf0
 800a3c8:	2104      	movs	r1, #4
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	f7f6 fe17 	bl	8000ffe <pack_left_shift_u16>
 800a3d0:	4603      	mov	r3, r0
 800a3d2:	4619      	mov	r1, r3
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	3303      	adds	r3, #3
 800a3d8:	781a      	ldrb	r2, [r3, #0]
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	3303      	adds	r3, #3
 800a3de:	430a      	orrs	r2, r1
 800a3e0:	b2d2      	uxtb	r2, r2
 800a3e2:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_right_shift_u16(t3s8, 4u, 0xffu);
 800a3e4:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800a3e8:	22ff      	movs	r2, #255	; 0xff
 800a3ea:	2104      	movs	r1, #4
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	f7f6 fe1d 	bl	800102c <pack_right_shift_u16>
 800a3f2:	4603      	mov	r3, r0
 800a3f4:	4619      	mov	r1, r3
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	3304      	adds	r3, #4
 800a3fa:	781a      	ldrb	r2, [r3, #0]
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	3304      	adds	r3, #4
 800a400:	430a      	orrs	r2, r1
 800a402:	b2d2      	uxtb	r2, r2
 800a404:	701a      	strb	r2, [r3, #0]
        t4s8 = (uint16_t)src_p->t4s8;
 800a406:	68bb      	ldr	r3, [r7, #8]
 800a408:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	; 0x58
 800a40c:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
        dst_p[5] |= pack_left_shift_u16(t4s8, 0u, 0xffu);
 800a410:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 800a414:	22ff      	movs	r2, #255	; 0xff
 800a416:	2100      	movs	r1, #0
 800a418:	4618      	mov	r0, r3
 800a41a:	f7f6 fdf0 	bl	8000ffe <pack_left_shift_u16>
 800a41e:	4603      	mov	r3, r0
 800a420:	4619      	mov	r1, r3
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	3305      	adds	r3, #5
 800a426:	781a      	ldrb	r2, [r3, #0]
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	3305      	adds	r3, #5
 800a42c:	430a      	orrs	r2, r1
 800a42e:	b2d2      	uxtb	r2, r2
 800a430:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_right_shift_u16(t4s8, 8u, 0x0fu);
 800a432:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 800a436:	220f      	movs	r2, #15
 800a438:	2108      	movs	r1, #8
 800a43a:	4618      	mov	r0, r3
 800a43c:	f7f6 fdf6 	bl	800102c <pack_right_shift_u16>
 800a440:	4603      	mov	r3, r0
 800a442:	4619      	mov	r1, r3
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	3306      	adds	r3, #6
 800a448:	781a      	ldrb	r2, [r3, #0]
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	3306      	adds	r3, #6
 800a44e:	430a      	orrs	r2, r1
 800a450:	b2d2      	uxtb	r2, r2
 800a452:	701a      	strb	r2, [r3, #0]
        t5s8 = (uint16_t)src_p->t5s8;
 800a454:	68bb      	ldr	r3, [r7, #8]
 800a456:	f9b3 3070 	ldrsh.w	r3, [r3, #112]	; 0x70
 800a45a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
        dst_p[6] |= pack_left_shift_u16(t5s8, 4u, 0xf0u);
 800a45e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800a462:	22f0      	movs	r2, #240	; 0xf0
 800a464:	2104      	movs	r1, #4
 800a466:	4618      	mov	r0, r3
 800a468:	f7f6 fdc9 	bl	8000ffe <pack_left_shift_u16>
 800a46c:	4603      	mov	r3, r0
 800a46e:	4619      	mov	r1, r3
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	3306      	adds	r3, #6
 800a474:	781a      	ldrb	r2, [r3, #0]
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	3306      	adds	r3, #6
 800a47a:	430a      	orrs	r2, r1
 800a47c:	b2d2      	uxtb	r2, r2
 800a47e:	701a      	strb	r2, [r3, #0]
        dst_p[7] |= pack_right_shift_u16(t5s8, 4u, 0xffu);
 800a480:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800a484:	22ff      	movs	r2, #255	; 0xff
 800a486:	2104      	movs	r1, #4
 800a488:	4618      	mov	r0, r3
 800a48a:	f7f6 fdcf 	bl	800102c <pack_right_shift_u16>
 800a48e:	4603      	mov	r3, r0
 800a490:	4619      	mov	r1, r3
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	3307      	adds	r3, #7
 800a496:	781a      	ldrb	r2, [r3, #0]
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	3307      	adds	r3, #7
 800a49c:	430a      	orrs	r2, r1
 800a49e:	b2d2      	uxtb	r2, r2
 800a4a0:	701a      	strb	r2, [r3, #0]
        break;
 800a4a2:	e308      	b.n	800aab6 <can1_ams_cell_temperatures_pack+0x1232>

    case 8:
        t1s9 = (uint16_t)src_p->t1s9;
 800a4a4:	68bb      	ldr	r3, [r7, #8]
 800a4a6:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800a4aa:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
        dst_p[0] |= pack_left_shift_u16(t1s9, 4u, 0xf0u);
 800a4ae:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 800a4b2:	22f0      	movs	r2, #240	; 0xf0
 800a4b4:	2104      	movs	r1, #4
 800a4b6:	4618      	mov	r0, r3
 800a4b8:	f7f6 fda1 	bl	8000ffe <pack_left_shift_u16>
 800a4bc:	4603      	mov	r3, r0
 800a4be:	461a      	mov	r2, r3
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	781b      	ldrb	r3, [r3, #0]
 800a4c4:	4313      	orrs	r3, r2
 800a4c6:	b2da      	uxtb	r2, r3
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	701a      	strb	r2, [r3, #0]
        dst_p[1] |= pack_right_shift_u16(t1s9, 4u, 0xffu);
 800a4cc:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 800a4d0:	22ff      	movs	r2, #255	; 0xff
 800a4d2:	2104      	movs	r1, #4
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	f7f6 fda9 	bl	800102c <pack_right_shift_u16>
 800a4da:	4603      	mov	r3, r0
 800a4dc:	4619      	mov	r1, r3
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	3301      	adds	r3, #1
 800a4e2:	781a      	ldrb	r2, [r3, #0]
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	3301      	adds	r3, #1
 800a4e8:	430a      	orrs	r2, r1
 800a4ea:	b2d2      	uxtb	r2, r2
 800a4ec:	701a      	strb	r2, [r3, #0]
        t2s9 = (uint16_t)src_p->t2s9;
 800a4ee:	68bb      	ldr	r3, [r7, #8]
 800a4f0:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 800a4f4:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
        dst_p[2] |= pack_left_shift_u16(t2s9, 0u, 0xffu);
 800a4f8:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800a4fc:	22ff      	movs	r2, #255	; 0xff
 800a4fe:	2100      	movs	r1, #0
 800a500:	4618      	mov	r0, r3
 800a502:	f7f6 fd7c 	bl	8000ffe <pack_left_shift_u16>
 800a506:	4603      	mov	r3, r0
 800a508:	4619      	mov	r1, r3
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	3302      	adds	r3, #2
 800a50e:	781a      	ldrb	r2, [r3, #0]
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	3302      	adds	r3, #2
 800a514:	430a      	orrs	r2, r1
 800a516:	b2d2      	uxtb	r2, r2
 800a518:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_right_shift_u16(t2s9, 8u, 0x0fu);
 800a51a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800a51e:	220f      	movs	r2, #15
 800a520:	2108      	movs	r1, #8
 800a522:	4618      	mov	r0, r3
 800a524:	f7f6 fd82 	bl	800102c <pack_right_shift_u16>
 800a528:	4603      	mov	r3, r0
 800a52a:	4619      	mov	r1, r3
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	3303      	adds	r3, #3
 800a530:	781a      	ldrb	r2, [r3, #0]
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	3303      	adds	r3, #3
 800a536:	430a      	orrs	r2, r1
 800a538:	b2d2      	uxtb	r2, r2
 800a53a:	701a      	strb	r2, [r3, #0]
        t3s9 = (uint16_t)src_p->t3s9;
 800a53c:	68bb      	ldr	r3, [r7, #8]
 800a53e:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 800a542:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
        dst_p[3] |= pack_left_shift_u16(t3s9, 4u, 0xf0u);
 800a546:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800a54a:	22f0      	movs	r2, #240	; 0xf0
 800a54c:	2104      	movs	r1, #4
 800a54e:	4618      	mov	r0, r3
 800a550:	f7f6 fd55 	bl	8000ffe <pack_left_shift_u16>
 800a554:	4603      	mov	r3, r0
 800a556:	4619      	mov	r1, r3
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	3303      	adds	r3, #3
 800a55c:	781a      	ldrb	r2, [r3, #0]
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	3303      	adds	r3, #3
 800a562:	430a      	orrs	r2, r1
 800a564:	b2d2      	uxtb	r2, r2
 800a566:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_right_shift_u16(t3s9, 4u, 0xffu);
 800a568:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800a56c:	22ff      	movs	r2, #255	; 0xff
 800a56e:	2104      	movs	r1, #4
 800a570:	4618      	mov	r0, r3
 800a572:	f7f6 fd5b 	bl	800102c <pack_right_shift_u16>
 800a576:	4603      	mov	r3, r0
 800a578:	4619      	mov	r1, r3
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	3304      	adds	r3, #4
 800a57e:	781a      	ldrb	r2, [r3, #0]
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	3304      	adds	r3, #4
 800a584:	430a      	orrs	r2, r1
 800a586:	b2d2      	uxtb	r2, r2
 800a588:	701a      	strb	r2, [r3, #0]
        t4s9 = (uint16_t)src_p->t4s9;
 800a58a:	68bb      	ldr	r3, [r7, #8]
 800a58c:	f9b3 305a 	ldrsh.w	r3, [r3, #90]	; 0x5a
 800a590:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
        dst_p[5] |= pack_left_shift_u16(t4s9, 0u, 0xffu);
 800a594:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800a598:	22ff      	movs	r2, #255	; 0xff
 800a59a:	2100      	movs	r1, #0
 800a59c:	4618      	mov	r0, r3
 800a59e:	f7f6 fd2e 	bl	8000ffe <pack_left_shift_u16>
 800a5a2:	4603      	mov	r3, r0
 800a5a4:	4619      	mov	r1, r3
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	3305      	adds	r3, #5
 800a5aa:	781a      	ldrb	r2, [r3, #0]
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	3305      	adds	r3, #5
 800a5b0:	430a      	orrs	r2, r1
 800a5b2:	b2d2      	uxtb	r2, r2
 800a5b4:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_right_shift_u16(t4s9, 8u, 0x0fu);
 800a5b6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800a5ba:	220f      	movs	r2, #15
 800a5bc:	2108      	movs	r1, #8
 800a5be:	4618      	mov	r0, r3
 800a5c0:	f7f6 fd34 	bl	800102c <pack_right_shift_u16>
 800a5c4:	4603      	mov	r3, r0
 800a5c6:	4619      	mov	r1, r3
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	3306      	adds	r3, #6
 800a5cc:	781a      	ldrb	r2, [r3, #0]
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	3306      	adds	r3, #6
 800a5d2:	430a      	orrs	r2, r1
 800a5d4:	b2d2      	uxtb	r2, r2
 800a5d6:	701a      	strb	r2, [r3, #0]
        t5s9 = (uint16_t)src_p->t5s9;
 800a5d8:	68bb      	ldr	r3, [r7, #8]
 800a5da:	f9b3 3072 	ldrsh.w	r3, [r3, #114]	; 0x72
 800a5de:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
        dst_p[6] |= pack_left_shift_u16(t5s9, 4u, 0xf0u);
 800a5e2:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800a5e6:	22f0      	movs	r2, #240	; 0xf0
 800a5e8:	2104      	movs	r1, #4
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	f7f6 fd07 	bl	8000ffe <pack_left_shift_u16>
 800a5f0:	4603      	mov	r3, r0
 800a5f2:	4619      	mov	r1, r3
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	3306      	adds	r3, #6
 800a5f8:	781a      	ldrb	r2, [r3, #0]
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	3306      	adds	r3, #6
 800a5fe:	430a      	orrs	r2, r1
 800a600:	b2d2      	uxtb	r2, r2
 800a602:	701a      	strb	r2, [r3, #0]
        dst_p[7] |= pack_right_shift_u16(t5s9, 4u, 0xffu);
 800a604:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800a608:	22ff      	movs	r2, #255	; 0xff
 800a60a:	2104      	movs	r1, #4
 800a60c:	4618      	mov	r0, r3
 800a60e:	f7f6 fd0d 	bl	800102c <pack_right_shift_u16>
 800a612:	4603      	mov	r3, r0
 800a614:	4619      	mov	r1, r3
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	3307      	adds	r3, #7
 800a61a:	781a      	ldrb	r2, [r3, #0]
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	3307      	adds	r3, #7
 800a620:	430a      	orrs	r2, r1
 800a622:	b2d2      	uxtb	r2, r2
 800a624:	701a      	strb	r2, [r3, #0]
        break;
 800a626:	e246      	b.n	800aab6 <can1_ams_cell_temperatures_pack+0x1232>

    case 9:
        t1s10 = (uint16_t)src_p->t1s10;
 800a628:	68bb      	ldr	r3, [r7, #8]
 800a62a:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800a62e:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
        dst_p[0] |= pack_left_shift_u16(t1s10, 4u, 0xf0u);
 800a632:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800a636:	22f0      	movs	r2, #240	; 0xf0
 800a638:	2104      	movs	r1, #4
 800a63a:	4618      	mov	r0, r3
 800a63c:	f7f6 fcdf 	bl	8000ffe <pack_left_shift_u16>
 800a640:	4603      	mov	r3, r0
 800a642:	461a      	mov	r2, r3
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	781b      	ldrb	r3, [r3, #0]
 800a648:	4313      	orrs	r3, r2
 800a64a:	b2da      	uxtb	r2, r3
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	701a      	strb	r2, [r3, #0]
        dst_p[1] |= pack_right_shift_u16(t1s10, 4u, 0xffu);
 800a650:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800a654:	22ff      	movs	r2, #255	; 0xff
 800a656:	2104      	movs	r1, #4
 800a658:	4618      	mov	r0, r3
 800a65a:	f7f6 fce7 	bl	800102c <pack_right_shift_u16>
 800a65e:	4603      	mov	r3, r0
 800a660:	4619      	mov	r1, r3
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	3301      	adds	r3, #1
 800a666:	781a      	ldrb	r2, [r3, #0]
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	3301      	adds	r3, #1
 800a66c:	430a      	orrs	r2, r1
 800a66e:	b2d2      	uxtb	r2, r2
 800a670:	701a      	strb	r2, [r3, #0]
        t2s10 = (uint16_t)src_p->t2s10;
 800a672:	68bb      	ldr	r3, [r7, #8]
 800a674:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 800a678:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
        dst_p[2] |= pack_left_shift_u16(t2s10, 0u, 0xffu);
 800a67c:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 800a680:	22ff      	movs	r2, #255	; 0xff
 800a682:	2100      	movs	r1, #0
 800a684:	4618      	mov	r0, r3
 800a686:	f7f6 fcba 	bl	8000ffe <pack_left_shift_u16>
 800a68a:	4603      	mov	r3, r0
 800a68c:	4619      	mov	r1, r3
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	3302      	adds	r3, #2
 800a692:	781a      	ldrb	r2, [r3, #0]
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	3302      	adds	r3, #2
 800a698:	430a      	orrs	r2, r1
 800a69a:	b2d2      	uxtb	r2, r2
 800a69c:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_right_shift_u16(t2s10, 8u, 0x0fu);
 800a69e:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 800a6a2:	220f      	movs	r2, #15
 800a6a4:	2108      	movs	r1, #8
 800a6a6:	4618      	mov	r0, r3
 800a6a8:	f7f6 fcc0 	bl	800102c <pack_right_shift_u16>
 800a6ac:	4603      	mov	r3, r0
 800a6ae:	4619      	mov	r1, r3
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	3303      	adds	r3, #3
 800a6b4:	781a      	ldrb	r2, [r3, #0]
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	3303      	adds	r3, #3
 800a6ba:	430a      	orrs	r2, r1
 800a6bc:	b2d2      	uxtb	r2, r2
 800a6be:	701a      	strb	r2, [r3, #0]
        t3s10 = (uint16_t)src_p->t3s10;
 800a6c0:	68bb      	ldr	r3, [r7, #8]
 800a6c2:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 800a6c6:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
        dst_p[3] |= pack_left_shift_u16(t3s10, 4u, 0xf0u);
 800a6ca:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800a6ce:	22f0      	movs	r2, #240	; 0xf0
 800a6d0:	2104      	movs	r1, #4
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	f7f6 fc93 	bl	8000ffe <pack_left_shift_u16>
 800a6d8:	4603      	mov	r3, r0
 800a6da:	4619      	mov	r1, r3
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	3303      	adds	r3, #3
 800a6e0:	781a      	ldrb	r2, [r3, #0]
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	3303      	adds	r3, #3
 800a6e6:	430a      	orrs	r2, r1
 800a6e8:	b2d2      	uxtb	r2, r2
 800a6ea:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_right_shift_u16(t3s10, 4u, 0xffu);
 800a6ec:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800a6f0:	22ff      	movs	r2, #255	; 0xff
 800a6f2:	2104      	movs	r1, #4
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	f7f6 fc99 	bl	800102c <pack_right_shift_u16>
 800a6fa:	4603      	mov	r3, r0
 800a6fc:	4619      	mov	r1, r3
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	3304      	adds	r3, #4
 800a702:	781a      	ldrb	r2, [r3, #0]
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	3304      	adds	r3, #4
 800a708:	430a      	orrs	r2, r1
 800a70a:	b2d2      	uxtb	r2, r2
 800a70c:	701a      	strb	r2, [r3, #0]
        t4s10 = (uint16_t)src_p->t4s10;
 800a70e:	68bb      	ldr	r3, [r7, #8]
 800a710:	f9b3 305c 	ldrsh.w	r3, [r3, #92]	; 0x5c
 800a714:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
        dst_p[5] |= pack_left_shift_u16(t4s10, 0u, 0xffu);
 800a718:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800a71c:	22ff      	movs	r2, #255	; 0xff
 800a71e:	2100      	movs	r1, #0
 800a720:	4618      	mov	r0, r3
 800a722:	f7f6 fc6c 	bl	8000ffe <pack_left_shift_u16>
 800a726:	4603      	mov	r3, r0
 800a728:	4619      	mov	r1, r3
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	3305      	adds	r3, #5
 800a72e:	781a      	ldrb	r2, [r3, #0]
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	3305      	adds	r3, #5
 800a734:	430a      	orrs	r2, r1
 800a736:	b2d2      	uxtb	r2, r2
 800a738:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_right_shift_u16(t4s10, 8u, 0x0fu);
 800a73a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800a73e:	220f      	movs	r2, #15
 800a740:	2108      	movs	r1, #8
 800a742:	4618      	mov	r0, r3
 800a744:	f7f6 fc72 	bl	800102c <pack_right_shift_u16>
 800a748:	4603      	mov	r3, r0
 800a74a:	4619      	mov	r1, r3
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	3306      	adds	r3, #6
 800a750:	781a      	ldrb	r2, [r3, #0]
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	3306      	adds	r3, #6
 800a756:	430a      	orrs	r2, r1
 800a758:	b2d2      	uxtb	r2, r2
 800a75a:	701a      	strb	r2, [r3, #0]
        t5s10 = (uint16_t)src_p->t5s10;
 800a75c:	68bb      	ldr	r3, [r7, #8]
 800a75e:	f9b3 3074 	ldrsh.w	r3, [r3, #116]	; 0x74
 800a762:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        dst_p[6] |= pack_left_shift_u16(t5s10, 4u, 0xf0u);
 800a766:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 800a76a:	22f0      	movs	r2, #240	; 0xf0
 800a76c:	2104      	movs	r1, #4
 800a76e:	4618      	mov	r0, r3
 800a770:	f7f6 fc45 	bl	8000ffe <pack_left_shift_u16>
 800a774:	4603      	mov	r3, r0
 800a776:	4619      	mov	r1, r3
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	3306      	adds	r3, #6
 800a77c:	781a      	ldrb	r2, [r3, #0]
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	3306      	adds	r3, #6
 800a782:	430a      	orrs	r2, r1
 800a784:	b2d2      	uxtb	r2, r2
 800a786:	701a      	strb	r2, [r3, #0]
        dst_p[7] |= pack_right_shift_u16(t5s10, 4u, 0xffu);
 800a788:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 800a78c:	22ff      	movs	r2, #255	; 0xff
 800a78e:	2104      	movs	r1, #4
 800a790:	4618      	mov	r0, r3
 800a792:	f7f6 fc4b 	bl	800102c <pack_right_shift_u16>
 800a796:	4603      	mov	r3, r0
 800a798:	4619      	mov	r1, r3
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	3307      	adds	r3, #7
 800a79e:	781a      	ldrb	r2, [r3, #0]
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	3307      	adds	r3, #7
 800a7a4:	430a      	orrs	r2, r1
 800a7a6:	b2d2      	uxtb	r2, r2
 800a7a8:	701a      	strb	r2, [r3, #0]
        break;
 800a7aa:	e184      	b.n	800aab6 <can1_ams_cell_temperatures_pack+0x1232>

    case 10:
        t1s11 = (uint16_t)src_p->t1s11;
 800a7ac:	68bb      	ldr	r3, [r7, #8]
 800a7ae:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800a7b2:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
        dst_p[0] |= pack_left_shift_u16(t1s11, 4u, 0xf0u);
 800a7b6:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800a7ba:	22f0      	movs	r2, #240	; 0xf0
 800a7bc:	2104      	movs	r1, #4
 800a7be:	4618      	mov	r0, r3
 800a7c0:	f7f6 fc1d 	bl	8000ffe <pack_left_shift_u16>
 800a7c4:	4603      	mov	r3, r0
 800a7c6:	461a      	mov	r2, r3
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	781b      	ldrb	r3, [r3, #0]
 800a7cc:	4313      	orrs	r3, r2
 800a7ce:	b2da      	uxtb	r2, r3
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	701a      	strb	r2, [r3, #0]
        dst_p[1] |= pack_right_shift_u16(t1s11, 4u, 0xffu);
 800a7d4:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800a7d8:	22ff      	movs	r2, #255	; 0xff
 800a7da:	2104      	movs	r1, #4
 800a7dc:	4618      	mov	r0, r3
 800a7de:	f7f6 fc25 	bl	800102c <pack_right_shift_u16>
 800a7e2:	4603      	mov	r3, r0
 800a7e4:	4619      	mov	r1, r3
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	3301      	adds	r3, #1
 800a7ea:	781a      	ldrb	r2, [r3, #0]
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	3301      	adds	r3, #1
 800a7f0:	430a      	orrs	r2, r1
 800a7f2:	b2d2      	uxtb	r2, r2
 800a7f4:	701a      	strb	r2, [r3, #0]
        t2s11 = (uint16_t)src_p->t2s11;
 800a7f6:	68bb      	ldr	r3, [r7, #8]
 800a7f8:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 800a7fc:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
        dst_p[2] |= pack_left_shift_u16(t2s11, 0u, 0xffu);
 800a800:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800a804:	22ff      	movs	r2, #255	; 0xff
 800a806:	2100      	movs	r1, #0
 800a808:	4618      	mov	r0, r3
 800a80a:	f7f6 fbf8 	bl	8000ffe <pack_left_shift_u16>
 800a80e:	4603      	mov	r3, r0
 800a810:	4619      	mov	r1, r3
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	3302      	adds	r3, #2
 800a816:	781a      	ldrb	r2, [r3, #0]
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	3302      	adds	r3, #2
 800a81c:	430a      	orrs	r2, r1
 800a81e:	b2d2      	uxtb	r2, r2
 800a820:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_right_shift_u16(t2s11, 8u, 0x0fu);
 800a822:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800a826:	220f      	movs	r2, #15
 800a828:	2108      	movs	r1, #8
 800a82a:	4618      	mov	r0, r3
 800a82c:	f7f6 fbfe 	bl	800102c <pack_right_shift_u16>
 800a830:	4603      	mov	r3, r0
 800a832:	4619      	mov	r1, r3
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	3303      	adds	r3, #3
 800a838:	781a      	ldrb	r2, [r3, #0]
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	3303      	adds	r3, #3
 800a83e:	430a      	orrs	r2, r1
 800a840:	b2d2      	uxtb	r2, r2
 800a842:	701a      	strb	r2, [r3, #0]
        t3s11 = (uint16_t)src_p->t3s11;
 800a844:	68bb      	ldr	r3, [r7, #8]
 800a846:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	; 0x46
 800a84a:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
        dst_p[3] |= pack_left_shift_u16(t3s11, 4u, 0xf0u);
 800a84e:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800a852:	22f0      	movs	r2, #240	; 0xf0
 800a854:	2104      	movs	r1, #4
 800a856:	4618      	mov	r0, r3
 800a858:	f7f6 fbd1 	bl	8000ffe <pack_left_shift_u16>
 800a85c:	4603      	mov	r3, r0
 800a85e:	4619      	mov	r1, r3
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	3303      	adds	r3, #3
 800a864:	781a      	ldrb	r2, [r3, #0]
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	3303      	adds	r3, #3
 800a86a:	430a      	orrs	r2, r1
 800a86c:	b2d2      	uxtb	r2, r2
 800a86e:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_right_shift_u16(t3s11, 4u, 0xffu);
 800a870:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800a874:	22ff      	movs	r2, #255	; 0xff
 800a876:	2104      	movs	r1, #4
 800a878:	4618      	mov	r0, r3
 800a87a:	f7f6 fbd7 	bl	800102c <pack_right_shift_u16>
 800a87e:	4603      	mov	r3, r0
 800a880:	4619      	mov	r1, r3
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	3304      	adds	r3, #4
 800a886:	781a      	ldrb	r2, [r3, #0]
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	3304      	adds	r3, #4
 800a88c:	430a      	orrs	r2, r1
 800a88e:	b2d2      	uxtb	r2, r2
 800a890:	701a      	strb	r2, [r3, #0]
        t4s11 = (uint16_t)src_p->t4s11;
 800a892:	68bb      	ldr	r3, [r7, #8]
 800a894:	f9b3 305e 	ldrsh.w	r3, [r3, #94]	; 0x5e
 800a898:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
        dst_p[5] |= pack_left_shift_u16(t4s11, 0u, 0xffu);
 800a89c:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800a8a0:	22ff      	movs	r2, #255	; 0xff
 800a8a2:	2100      	movs	r1, #0
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	f7f6 fbaa 	bl	8000ffe <pack_left_shift_u16>
 800a8aa:	4603      	mov	r3, r0
 800a8ac:	4619      	mov	r1, r3
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	3305      	adds	r3, #5
 800a8b2:	781a      	ldrb	r2, [r3, #0]
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	3305      	adds	r3, #5
 800a8b8:	430a      	orrs	r2, r1
 800a8ba:	b2d2      	uxtb	r2, r2
 800a8bc:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_right_shift_u16(t4s11, 8u, 0x0fu);
 800a8be:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800a8c2:	220f      	movs	r2, #15
 800a8c4:	2108      	movs	r1, #8
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	f7f6 fbb0 	bl	800102c <pack_right_shift_u16>
 800a8cc:	4603      	mov	r3, r0
 800a8ce:	4619      	mov	r1, r3
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	3306      	adds	r3, #6
 800a8d4:	781a      	ldrb	r2, [r3, #0]
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	3306      	adds	r3, #6
 800a8da:	430a      	orrs	r2, r1
 800a8dc:	b2d2      	uxtb	r2, r2
 800a8de:	701a      	strb	r2, [r3, #0]
        t5s11 = (uint16_t)src_p->t5s11;
 800a8e0:	68bb      	ldr	r3, [r7, #8]
 800a8e2:	f9b3 3076 	ldrsh.w	r3, [r3, #118]	; 0x76
 800a8e6:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
        dst_p[6] |= pack_left_shift_u16(t5s11, 4u, 0xf0u);
 800a8ea:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 800a8ee:	22f0      	movs	r2, #240	; 0xf0
 800a8f0:	2104      	movs	r1, #4
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	f7f6 fb83 	bl	8000ffe <pack_left_shift_u16>
 800a8f8:	4603      	mov	r3, r0
 800a8fa:	4619      	mov	r1, r3
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	3306      	adds	r3, #6
 800a900:	781a      	ldrb	r2, [r3, #0]
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	3306      	adds	r3, #6
 800a906:	430a      	orrs	r2, r1
 800a908:	b2d2      	uxtb	r2, r2
 800a90a:	701a      	strb	r2, [r3, #0]
        dst_p[7] |= pack_right_shift_u16(t5s11, 4u, 0xffu);
 800a90c:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 800a910:	22ff      	movs	r2, #255	; 0xff
 800a912:	2104      	movs	r1, #4
 800a914:	4618      	mov	r0, r3
 800a916:	f7f6 fb89 	bl	800102c <pack_right_shift_u16>
 800a91a:	4603      	mov	r3, r0
 800a91c:	4619      	mov	r1, r3
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	3307      	adds	r3, #7
 800a922:	781a      	ldrb	r2, [r3, #0]
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	3307      	adds	r3, #7
 800a928:	430a      	orrs	r2, r1
 800a92a:	b2d2      	uxtb	r2, r2
 800a92c:	701a      	strb	r2, [r3, #0]
        break;
 800a92e:	e0c2      	b.n	800aab6 <can1_ams_cell_temperatures_pack+0x1232>

    case 11:
        t1s12 = (uint16_t)src_p->t1s12;
 800a930:	68bb      	ldr	r3, [r7, #8]
 800a932:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 800a936:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
        dst_p[0] |= pack_left_shift_u16(t1s12, 4u, 0xf0u);
 800a93a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800a93e:	22f0      	movs	r2, #240	; 0xf0
 800a940:	2104      	movs	r1, #4
 800a942:	4618      	mov	r0, r3
 800a944:	f7f6 fb5b 	bl	8000ffe <pack_left_shift_u16>
 800a948:	4603      	mov	r3, r0
 800a94a:	461a      	mov	r2, r3
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	781b      	ldrb	r3, [r3, #0]
 800a950:	4313      	orrs	r3, r2
 800a952:	b2da      	uxtb	r2, r3
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	701a      	strb	r2, [r3, #0]
        dst_p[1] |= pack_right_shift_u16(t1s12, 4u, 0xffu);
 800a958:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800a95c:	22ff      	movs	r2, #255	; 0xff
 800a95e:	2104      	movs	r1, #4
 800a960:	4618      	mov	r0, r3
 800a962:	f7f6 fb63 	bl	800102c <pack_right_shift_u16>
 800a966:	4603      	mov	r3, r0
 800a968:	4619      	mov	r1, r3
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	3301      	adds	r3, #1
 800a96e:	781a      	ldrb	r2, [r3, #0]
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	3301      	adds	r3, #1
 800a974:	430a      	orrs	r2, r1
 800a976:	b2d2      	uxtb	r2, r2
 800a978:	701a      	strb	r2, [r3, #0]
        t2s12 = (uint16_t)src_p->t2s12;
 800a97a:	68bb      	ldr	r3, [r7, #8]
 800a97c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800a980:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
        dst_p[2] |= pack_left_shift_u16(t2s12, 0u, 0xffu);
 800a984:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 800a988:	22ff      	movs	r2, #255	; 0xff
 800a98a:	2100      	movs	r1, #0
 800a98c:	4618      	mov	r0, r3
 800a98e:	f7f6 fb36 	bl	8000ffe <pack_left_shift_u16>
 800a992:	4603      	mov	r3, r0
 800a994:	4619      	mov	r1, r3
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	3302      	adds	r3, #2
 800a99a:	781a      	ldrb	r2, [r3, #0]
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	3302      	adds	r3, #2
 800a9a0:	430a      	orrs	r2, r1
 800a9a2:	b2d2      	uxtb	r2, r2
 800a9a4:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_right_shift_u16(t2s12, 8u, 0x0fu);
 800a9a6:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 800a9aa:	220f      	movs	r2, #15
 800a9ac:	2108      	movs	r1, #8
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	f7f6 fb3c 	bl	800102c <pack_right_shift_u16>
 800a9b4:	4603      	mov	r3, r0
 800a9b6:	4619      	mov	r1, r3
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	3303      	adds	r3, #3
 800a9bc:	781a      	ldrb	r2, [r3, #0]
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	3303      	adds	r3, #3
 800a9c2:	430a      	orrs	r2, r1
 800a9c4:	b2d2      	uxtb	r2, r2
 800a9c6:	701a      	strb	r2, [r3, #0]
        t3s12 = (uint16_t)src_p->t3s12;
 800a9c8:	68bb      	ldr	r3, [r7, #8]
 800a9ca:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	; 0x48
 800a9ce:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
        dst_p[3] |= pack_left_shift_u16(t3s12, 4u, 0xf0u);
 800a9d2:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800a9d6:	22f0      	movs	r2, #240	; 0xf0
 800a9d8:	2104      	movs	r1, #4
 800a9da:	4618      	mov	r0, r3
 800a9dc:	f7f6 fb0f 	bl	8000ffe <pack_left_shift_u16>
 800a9e0:	4603      	mov	r3, r0
 800a9e2:	4619      	mov	r1, r3
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	3303      	adds	r3, #3
 800a9e8:	781a      	ldrb	r2, [r3, #0]
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	3303      	adds	r3, #3
 800a9ee:	430a      	orrs	r2, r1
 800a9f0:	b2d2      	uxtb	r2, r2
 800a9f2:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_right_shift_u16(t3s12, 4u, 0xffu);
 800a9f4:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800a9f8:	22ff      	movs	r2, #255	; 0xff
 800a9fa:	2104      	movs	r1, #4
 800a9fc:	4618      	mov	r0, r3
 800a9fe:	f7f6 fb15 	bl	800102c <pack_right_shift_u16>
 800aa02:	4603      	mov	r3, r0
 800aa04:	4619      	mov	r1, r3
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	3304      	adds	r3, #4
 800aa0a:	781a      	ldrb	r2, [r3, #0]
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	3304      	adds	r3, #4
 800aa10:	430a      	orrs	r2, r1
 800aa12:	b2d2      	uxtb	r2, r2
 800aa14:	701a      	strb	r2, [r3, #0]
        t4s12 = (uint16_t)src_p->t4s12;
 800aa16:	68bb      	ldr	r3, [r7, #8]
 800aa18:	f9b3 3060 	ldrsh.w	r3, [r3, #96]	; 0x60
 800aa1c:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
        dst_p[5] |= pack_left_shift_u16(t4s12, 0u, 0xffu);
 800aa20:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 800aa24:	22ff      	movs	r2, #255	; 0xff
 800aa26:	2100      	movs	r1, #0
 800aa28:	4618      	mov	r0, r3
 800aa2a:	f7f6 fae8 	bl	8000ffe <pack_left_shift_u16>
 800aa2e:	4603      	mov	r3, r0
 800aa30:	4619      	mov	r1, r3
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	3305      	adds	r3, #5
 800aa36:	781a      	ldrb	r2, [r3, #0]
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	3305      	adds	r3, #5
 800aa3c:	430a      	orrs	r2, r1
 800aa3e:	b2d2      	uxtb	r2, r2
 800aa40:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_right_shift_u16(t4s12, 8u, 0x0fu);
 800aa42:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 800aa46:	220f      	movs	r2, #15
 800aa48:	2108      	movs	r1, #8
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	f7f6 faee 	bl	800102c <pack_right_shift_u16>
 800aa50:	4603      	mov	r3, r0
 800aa52:	4619      	mov	r1, r3
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	3306      	adds	r3, #6
 800aa58:	781a      	ldrb	r2, [r3, #0]
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	3306      	adds	r3, #6
 800aa5e:	430a      	orrs	r2, r1
 800aa60:	b2d2      	uxtb	r2, r2
 800aa62:	701a      	strb	r2, [r3, #0]
        t5s12 = (uint16_t)src_p->t5s12;
 800aa64:	68bb      	ldr	r3, [r7, #8]
 800aa66:	f9b3 3078 	ldrsh.w	r3, [r3, #120]	; 0x78
 800aa6a:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
        dst_p[6] |= pack_left_shift_u16(t5s12, 4u, 0xf0u);
 800aa6e:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800aa72:	22f0      	movs	r2, #240	; 0xf0
 800aa74:	2104      	movs	r1, #4
 800aa76:	4618      	mov	r0, r3
 800aa78:	f7f6 fac1 	bl	8000ffe <pack_left_shift_u16>
 800aa7c:	4603      	mov	r3, r0
 800aa7e:	4619      	mov	r1, r3
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	3306      	adds	r3, #6
 800aa84:	781a      	ldrb	r2, [r3, #0]
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	3306      	adds	r3, #6
 800aa8a:	430a      	orrs	r2, r1
 800aa8c:	b2d2      	uxtb	r2, r2
 800aa8e:	701a      	strb	r2, [r3, #0]
        dst_p[7] |= pack_right_shift_u16(t5s12, 4u, 0xffu);
 800aa90:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800aa94:	22ff      	movs	r2, #255	; 0xff
 800aa96:	2104      	movs	r1, #4
 800aa98:	4618      	mov	r0, r3
 800aa9a:	f7f6 fac7 	bl	800102c <pack_right_shift_u16>
 800aa9e:	4603      	mov	r3, r0
 800aaa0:	4619      	mov	r1, r3
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	3307      	adds	r3, #7
 800aaa6:	781a      	ldrb	r2, [r3, #0]
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	3307      	adds	r3, #7
 800aaac:	430a      	orrs	r2, r1
 800aaae:	b2d2      	uxtb	r2, r2
 800aab0:	701a      	strb	r2, [r3, #0]
        break;
 800aab2:	e000      	b.n	800aab6 <can1_ams_cell_temperatures_pack+0x1232>

    default:
        break;
 800aab4:	bf00      	nop
    }

    return (8);
 800aab6:	2308      	movs	r3, #8
}
 800aab8:	4618      	mov	r0, r3
 800aaba:	3788      	adds	r7, #136	; 0x88
 800aabc:	46bd      	mov	sp, r7
 800aabe:	bd80      	pop	{r7, pc}

0800aac0 <can1_ams_cell_temperatures_unpack>:

int can1_ams_cell_temperatures_unpack(
    struct can1_ams_cell_temperatures_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	b0a2      	sub	sp, #136	; 0x88
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	60f8      	str	r0, [r7, #12]
 800aac8:	60b9      	str	r1, [r7, #8]
 800aaca:	607a      	str	r2, [r7, #4]
    uint16_t t5s6;
    uint16_t t5s7;
    uint16_t t5s8;
    uint16_t t5s9;

    if (size < 8u) {
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	2b07      	cmp	r3, #7
 800aad0:	d803      	bhi.n	800aada <can1_ams_cell_temperatures_unpack+0x1a>
        return (-EINVAL);
 800aad2:	f06f 0315 	mvn.w	r3, #21
 800aad6:	f001 ba11 	b.w	800befc <can1_ams_cell_temperatures_unpack+0x143c>
    }

    dst_p->temperature_multiplexor = unpack_right_shift_u8(src_p[0], 0u, 0x0fu);
 800aada:	68bb      	ldr	r3, [r7, #8]
 800aadc:	781b      	ldrb	r3, [r3, #0]
 800aade:	220f      	movs	r2, #15
 800aae0:	2100      	movs	r1, #0
 800aae2:	4618      	mov	r0, r3
 800aae4:	f7f6 fad1 	bl	800108a <unpack_right_shift_u8>
 800aae8:	4603      	mov	r3, r0
 800aaea:	461a      	mov	r2, r3
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	701a      	strb	r2, [r3, #0]

    switch (dst_p->temperature_multiplexor) {
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	781b      	ldrb	r3, [r3, #0]
 800aaf4:	2b0b      	cmp	r3, #11
 800aaf6:	f201 81ff 	bhi.w	800bef8 <can1_ams_cell_temperatures_unpack+0x1438>
 800aafa:	a201      	add	r2, pc, #4	; (adr r2, 800ab00 <can1_ams_cell_temperatures_unpack+0x40>)
 800aafc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab00:	0800ab31 	.word	0x0800ab31
 800ab04:	0800acd7 	.word	0x0800acd7
 800ab08:	0800ae7d 	.word	0x0800ae7d
 800ab0c:	0800b023 	.word	0x0800b023
 800ab10:	0800b1c9 	.word	0x0800b1c9
 800ab14:	0800b36f 	.word	0x0800b36f
 800ab18:	0800b515 	.word	0x0800b515
 800ab1c:	0800b6bb 	.word	0x0800b6bb
 800ab20:	0800b861 	.word	0x0800b861
 800ab24:	0800ba07 	.word	0x0800ba07
 800ab28:	0800bbad 	.word	0x0800bbad
 800ab2c:	0800bd53 	.word	0x0800bd53

    case 0:
        t1s1 = unpack_right_shift_u16(src_p[0], 4u, 0xf0u);
 800ab30:	68bb      	ldr	r3, [r7, #8]
 800ab32:	781b      	ldrb	r3, [r3, #0]
 800ab34:	22f0      	movs	r2, #240	; 0xf0
 800ab36:	2104      	movs	r1, #4
 800ab38:	4618      	mov	r0, r3
 800ab3a:	f7f6 fabe 	bl	80010ba <unpack_right_shift_u16>
 800ab3e:	4603      	mov	r3, r0
 800ab40:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
        t1s1 |= unpack_left_shift_u16(src_p[1], 4u, 0xffu);
 800ab44:	68bb      	ldr	r3, [r7, #8]
 800ab46:	3301      	adds	r3, #1
 800ab48:	781b      	ldrb	r3, [r3, #0]
 800ab4a:	22ff      	movs	r2, #255	; 0xff
 800ab4c:	2104      	movs	r1, #4
 800ab4e:	4618      	mov	r0, r3
 800ab50:	f7f6 fa83 	bl	800105a <unpack_left_shift_u16>
 800ab54:	4603      	mov	r3, r0
 800ab56:	461a      	mov	r2, r3
 800ab58:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 800ab5c:	4313      	orrs	r3, r2
 800ab5e:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80

        if ((t1s1 & (1u << 11)) != 0u) {
 800ab62:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 800ab66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d007      	beq.n	800ab7e <can1_ams_cell_temperatures_unpack+0xbe>
            t1s1 |= 0xf000u;
 800ab6e:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 800ab72:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800ab76:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800ab7a:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
        }

        dst_p->t1s1 = (int16_t)t1s1;
 800ab7e:	f9b7 2080 	ldrsh.w	r2, [r7, #128]	; 0x80
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	805a      	strh	r2, [r3, #2]
        t2s1 = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
 800ab86:	68bb      	ldr	r3, [r7, #8]
 800ab88:	3302      	adds	r3, #2
 800ab8a:	781b      	ldrb	r3, [r3, #0]
 800ab8c:	22ff      	movs	r2, #255	; 0xff
 800ab8e:	2100      	movs	r1, #0
 800ab90:	4618      	mov	r0, r3
 800ab92:	f7f6 fa92 	bl	80010ba <unpack_right_shift_u16>
 800ab96:	4603      	mov	r3, r0
 800ab98:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
        t2s1 |= unpack_left_shift_u16(src_p[3], 8u, 0x0fu);
 800ab9c:	68bb      	ldr	r3, [r7, #8]
 800ab9e:	3303      	adds	r3, #3
 800aba0:	781b      	ldrb	r3, [r3, #0]
 800aba2:	220f      	movs	r2, #15
 800aba4:	2108      	movs	r1, #8
 800aba6:	4618      	mov	r0, r3
 800aba8:	f7f6 fa57 	bl	800105a <unpack_left_shift_u16>
 800abac:	4603      	mov	r3, r0
 800abae:	461a      	mov	r2, r3
 800abb0:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 800abb4:	4313      	orrs	r3, r2
 800abb6:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

        if ((t2s1 & (1u << 11)) != 0u) {
 800abba:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 800abbe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d007      	beq.n	800abd6 <can1_ams_cell_temperatures_unpack+0x116>
            t2s1 |= 0xf000u;
 800abc6:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 800abca:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800abce:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800abd2:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
        }

        dst_p->t2s1 = (int16_t)t2s1;
 800abd6:	f9b7 2068 	ldrsh.w	r2, [r7, #104]	; 0x68
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	835a      	strh	r2, [r3, #26]
        t3s1 = unpack_right_shift_u16(src_p[3], 4u, 0xf0u);
 800abde:	68bb      	ldr	r3, [r7, #8]
 800abe0:	3303      	adds	r3, #3
 800abe2:	781b      	ldrb	r3, [r3, #0]
 800abe4:	22f0      	movs	r2, #240	; 0xf0
 800abe6:	2104      	movs	r1, #4
 800abe8:	4618      	mov	r0, r3
 800abea:	f7f6 fa66 	bl	80010ba <unpack_right_shift_u16>
 800abee:	4603      	mov	r3, r0
 800abf0:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
        t3s1 |= unpack_left_shift_u16(src_p[4], 4u, 0xffu);
 800abf4:	68bb      	ldr	r3, [r7, #8]
 800abf6:	3304      	adds	r3, #4
 800abf8:	781b      	ldrb	r3, [r3, #0]
 800abfa:	22ff      	movs	r2, #255	; 0xff
 800abfc:	2104      	movs	r1, #4
 800abfe:	4618      	mov	r0, r3
 800ac00:	f7f6 fa2b 	bl	800105a <unpack_left_shift_u16>
 800ac04:	4603      	mov	r3, r0
 800ac06:	461a      	mov	r2, r3
 800ac08:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800ac0c:	4313      	orrs	r3, r2
 800ac0e:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

        if ((t3s1 & (1u << 11)) != 0u) {
 800ac12:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800ac16:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d007      	beq.n	800ac2e <can1_ams_cell_temperatures_unpack+0x16e>
            t3s1 |= 0xf000u;
 800ac1e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800ac22:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800ac26:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800ac2a:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
        }

        dst_p->t3s1 = (int16_t)t3s1;
 800ac2e:	f9b7 2050 	ldrsh.w	r2, [r7, #80]	; 0x50
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	865a      	strh	r2, [r3, #50]	; 0x32
        t4s1 = unpack_right_shift_u16(src_p[5], 0u, 0xffu);
 800ac36:	68bb      	ldr	r3, [r7, #8]
 800ac38:	3305      	adds	r3, #5
 800ac3a:	781b      	ldrb	r3, [r3, #0]
 800ac3c:	22ff      	movs	r2, #255	; 0xff
 800ac3e:	2100      	movs	r1, #0
 800ac40:	4618      	mov	r0, r3
 800ac42:	f7f6 fa3a 	bl	80010ba <unpack_right_shift_u16>
 800ac46:	4603      	mov	r3, r0
 800ac48:	873b      	strh	r3, [r7, #56]	; 0x38
        t4s1 |= unpack_left_shift_u16(src_p[6], 8u, 0x0fu);
 800ac4a:	68bb      	ldr	r3, [r7, #8]
 800ac4c:	3306      	adds	r3, #6
 800ac4e:	781b      	ldrb	r3, [r3, #0]
 800ac50:	220f      	movs	r2, #15
 800ac52:	2108      	movs	r1, #8
 800ac54:	4618      	mov	r0, r3
 800ac56:	f7f6 fa00 	bl	800105a <unpack_left_shift_u16>
 800ac5a:	4603      	mov	r3, r0
 800ac5c:	461a      	mov	r2, r3
 800ac5e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800ac60:	4313      	orrs	r3, r2
 800ac62:	873b      	strh	r3, [r7, #56]	; 0x38

        if ((t4s1 & (1u << 11)) != 0u) {
 800ac64:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800ac66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d005      	beq.n	800ac7a <can1_ams_cell_temperatures_unpack+0x1ba>
            t4s1 |= 0xf000u;
 800ac6e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800ac70:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800ac74:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800ac78:	873b      	strh	r3, [r7, #56]	; 0x38
        }

        dst_p->t4s1 = (int16_t)t4s1;
 800ac7a:	f9b7 2038 	ldrsh.w	r2, [r7, #56]	; 0x38
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
        t5s1 = unpack_right_shift_u16(src_p[6], 4u, 0xf0u);
 800ac84:	68bb      	ldr	r3, [r7, #8]
 800ac86:	3306      	adds	r3, #6
 800ac88:	781b      	ldrb	r3, [r3, #0]
 800ac8a:	22f0      	movs	r2, #240	; 0xf0
 800ac8c:	2104      	movs	r1, #4
 800ac8e:	4618      	mov	r0, r3
 800ac90:	f7f6 fa13 	bl	80010ba <unpack_right_shift_u16>
 800ac94:	4603      	mov	r3, r0
 800ac96:	843b      	strh	r3, [r7, #32]
        t5s1 |= unpack_left_shift_u16(src_p[7], 4u, 0xffu);
 800ac98:	68bb      	ldr	r3, [r7, #8]
 800ac9a:	3307      	adds	r3, #7
 800ac9c:	781b      	ldrb	r3, [r3, #0]
 800ac9e:	22ff      	movs	r2, #255	; 0xff
 800aca0:	2104      	movs	r1, #4
 800aca2:	4618      	mov	r0, r3
 800aca4:	f7f6 f9d9 	bl	800105a <unpack_left_shift_u16>
 800aca8:	4603      	mov	r3, r0
 800acaa:	461a      	mov	r2, r3
 800acac:	8c3b      	ldrh	r3, [r7, #32]
 800acae:	4313      	orrs	r3, r2
 800acb0:	843b      	strh	r3, [r7, #32]

        if ((t5s1 & (1u << 11)) != 0u) {
 800acb2:	8c3b      	ldrh	r3, [r7, #32]
 800acb4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d005      	beq.n	800acc8 <can1_ams_cell_temperatures_unpack+0x208>
            t5s1 |= 0xf000u;
 800acbc:	8c3b      	ldrh	r3, [r7, #32]
 800acbe:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800acc2:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800acc6:	843b      	strh	r3, [r7, #32]
        }

        dst_p->t5s1 = (int16_t)t5s1;
 800acc8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        break;
 800acd2:	f001 b912 	b.w	800befa <can1_ams_cell_temperatures_unpack+0x143a>

    case 1:
        t1s2 = unpack_right_shift_u16(src_p[0], 4u, 0xf0u);
 800acd6:	68bb      	ldr	r3, [r7, #8]
 800acd8:	781b      	ldrb	r3, [r3, #0]
 800acda:	22f0      	movs	r2, #240	; 0xf0
 800acdc:	2104      	movs	r1, #4
 800acde:	4618      	mov	r0, r3
 800ace0:	f7f6 f9eb 	bl	80010ba <unpack_right_shift_u16>
 800ace4:	4603      	mov	r3, r0
 800ace6:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
        t1s2 |= unpack_left_shift_u16(src_p[1], 4u, 0xffu);
 800acea:	68bb      	ldr	r3, [r7, #8]
 800acec:	3301      	adds	r3, #1
 800acee:	781b      	ldrb	r3, [r3, #0]
 800acf0:	22ff      	movs	r2, #255	; 0xff
 800acf2:	2104      	movs	r1, #4
 800acf4:	4618      	mov	r0, r3
 800acf6:	f7f6 f9b0 	bl	800105a <unpack_left_shift_u16>
 800acfa:	4603      	mov	r3, r0
 800acfc:	461a      	mov	r2, r3
 800acfe:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800ad02:	4313      	orrs	r3, r2
 800ad04:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e

        if ((t1s2 & (1u << 11)) != 0u) {
 800ad08:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800ad0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d007      	beq.n	800ad24 <can1_ams_cell_temperatures_unpack+0x264>
            t1s2 |= 0xf000u;
 800ad14:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800ad18:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800ad1c:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800ad20:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
        }

        dst_p->t1s2 = (int16_t)t1s2;
 800ad24:	f9b7 207e 	ldrsh.w	r2, [r7, #126]	; 0x7e
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	809a      	strh	r2, [r3, #4]
        t2s2 = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
 800ad2c:	68bb      	ldr	r3, [r7, #8]
 800ad2e:	3302      	adds	r3, #2
 800ad30:	781b      	ldrb	r3, [r3, #0]
 800ad32:	22ff      	movs	r2, #255	; 0xff
 800ad34:	2100      	movs	r1, #0
 800ad36:	4618      	mov	r0, r3
 800ad38:	f7f6 f9bf 	bl	80010ba <unpack_right_shift_u16>
 800ad3c:	4603      	mov	r3, r0
 800ad3e:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
        t2s2 |= unpack_left_shift_u16(src_p[3], 8u, 0x0fu);
 800ad42:	68bb      	ldr	r3, [r7, #8]
 800ad44:	3303      	adds	r3, #3
 800ad46:	781b      	ldrb	r3, [r3, #0]
 800ad48:	220f      	movs	r2, #15
 800ad4a:	2108      	movs	r1, #8
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	f7f6 f984 	bl	800105a <unpack_left_shift_u16>
 800ad52:	4603      	mov	r3, r0
 800ad54:	461a      	mov	r2, r3
 800ad56:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800ad5a:	4313      	orrs	r3, r2
 800ad5c:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66

        if ((t2s2 & (1u << 11)) != 0u) {
 800ad60:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800ad64:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d007      	beq.n	800ad7c <can1_ams_cell_temperatures_unpack+0x2bc>
            t2s2 |= 0xf000u;
 800ad6c:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800ad70:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800ad74:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800ad78:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
        }

        dst_p->t2s2 = (int16_t)t2s2;
 800ad7c:	f9b7 2066 	ldrsh.w	r2, [r7, #102]	; 0x66
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	839a      	strh	r2, [r3, #28]
        t3s2 = unpack_right_shift_u16(src_p[3], 4u, 0xf0u);
 800ad84:	68bb      	ldr	r3, [r7, #8]
 800ad86:	3303      	adds	r3, #3
 800ad88:	781b      	ldrb	r3, [r3, #0]
 800ad8a:	22f0      	movs	r2, #240	; 0xf0
 800ad8c:	2104      	movs	r1, #4
 800ad8e:	4618      	mov	r0, r3
 800ad90:	f7f6 f993 	bl	80010ba <unpack_right_shift_u16>
 800ad94:	4603      	mov	r3, r0
 800ad96:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
        t3s2 |= unpack_left_shift_u16(src_p[4], 4u, 0xffu);
 800ad9a:	68bb      	ldr	r3, [r7, #8]
 800ad9c:	3304      	adds	r3, #4
 800ad9e:	781b      	ldrb	r3, [r3, #0]
 800ada0:	22ff      	movs	r2, #255	; 0xff
 800ada2:	2104      	movs	r1, #4
 800ada4:	4618      	mov	r0, r3
 800ada6:	f7f6 f958 	bl	800105a <unpack_left_shift_u16>
 800adaa:	4603      	mov	r3, r0
 800adac:	461a      	mov	r2, r3
 800adae:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800adb2:	4313      	orrs	r3, r2
 800adb4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

        if ((t3s2 & (1u << 11)) != 0u) {
 800adb8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800adbc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d007      	beq.n	800add4 <can1_ams_cell_temperatures_unpack+0x314>
            t3s2 |= 0xf000u;
 800adc4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800adc8:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800adcc:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800add0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
        }

        dst_p->t3s2 = (int16_t)t3s2;
 800add4:	f9b7 204e 	ldrsh.w	r2, [r7, #78]	; 0x4e
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	869a      	strh	r2, [r3, #52]	; 0x34
        t4s2 = unpack_right_shift_u16(src_p[5], 0u, 0xffu);
 800addc:	68bb      	ldr	r3, [r7, #8]
 800adde:	3305      	adds	r3, #5
 800ade0:	781b      	ldrb	r3, [r3, #0]
 800ade2:	22ff      	movs	r2, #255	; 0xff
 800ade4:	2100      	movs	r1, #0
 800ade6:	4618      	mov	r0, r3
 800ade8:	f7f6 f967 	bl	80010ba <unpack_right_shift_u16>
 800adec:	4603      	mov	r3, r0
 800adee:	86fb      	strh	r3, [r7, #54]	; 0x36
        t4s2 |= unpack_left_shift_u16(src_p[6], 8u, 0x0fu);
 800adf0:	68bb      	ldr	r3, [r7, #8]
 800adf2:	3306      	adds	r3, #6
 800adf4:	781b      	ldrb	r3, [r3, #0]
 800adf6:	220f      	movs	r2, #15
 800adf8:	2108      	movs	r1, #8
 800adfa:	4618      	mov	r0, r3
 800adfc:	f7f6 f92d 	bl	800105a <unpack_left_shift_u16>
 800ae00:	4603      	mov	r3, r0
 800ae02:	461a      	mov	r2, r3
 800ae04:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ae06:	4313      	orrs	r3, r2
 800ae08:	86fb      	strh	r3, [r7, #54]	; 0x36

        if ((t4s2 & (1u << 11)) != 0u) {
 800ae0a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ae0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d005      	beq.n	800ae20 <can1_ams_cell_temperatures_unpack+0x360>
            t4s2 |= 0xf000u;
 800ae14:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ae16:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800ae1a:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800ae1e:	86fb      	strh	r3, [r7, #54]	; 0x36
        }

        dst_p->t4s2 = (int16_t)t4s2;
 800ae20:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	; 0x36
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
        t5s2 = unpack_right_shift_u16(src_p[6], 4u, 0xf0u);
 800ae2a:	68bb      	ldr	r3, [r7, #8]
 800ae2c:	3306      	adds	r3, #6
 800ae2e:	781b      	ldrb	r3, [r3, #0]
 800ae30:	22f0      	movs	r2, #240	; 0xf0
 800ae32:	2104      	movs	r1, #4
 800ae34:	4618      	mov	r0, r3
 800ae36:	f7f6 f940 	bl	80010ba <unpack_right_shift_u16>
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	83fb      	strh	r3, [r7, #30]
        t5s2 |= unpack_left_shift_u16(src_p[7], 4u, 0xffu);
 800ae3e:	68bb      	ldr	r3, [r7, #8]
 800ae40:	3307      	adds	r3, #7
 800ae42:	781b      	ldrb	r3, [r3, #0]
 800ae44:	22ff      	movs	r2, #255	; 0xff
 800ae46:	2104      	movs	r1, #4
 800ae48:	4618      	mov	r0, r3
 800ae4a:	f7f6 f906 	bl	800105a <unpack_left_shift_u16>
 800ae4e:	4603      	mov	r3, r0
 800ae50:	461a      	mov	r2, r3
 800ae52:	8bfb      	ldrh	r3, [r7, #30]
 800ae54:	4313      	orrs	r3, r2
 800ae56:	83fb      	strh	r3, [r7, #30]

        if ((t5s2 & (1u << 11)) != 0u) {
 800ae58:	8bfb      	ldrh	r3, [r7, #30]
 800ae5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d005      	beq.n	800ae6e <can1_ams_cell_temperatures_unpack+0x3ae>
            t5s2 |= 0xf000u;
 800ae62:	8bfb      	ldrh	r3, [r7, #30]
 800ae64:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800ae68:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800ae6c:	83fb      	strh	r3, [r7, #30]
        }

        dst_p->t5s2 = (int16_t)t5s2;
 800ae6e:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
        break;
 800ae78:	f001 b83f 	b.w	800befa <can1_ams_cell_temperatures_unpack+0x143a>

    case 2:
        t1s3 = unpack_right_shift_u16(src_p[0], 4u, 0xf0u);
 800ae7c:	68bb      	ldr	r3, [r7, #8]
 800ae7e:	781b      	ldrb	r3, [r3, #0]
 800ae80:	22f0      	movs	r2, #240	; 0xf0
 800ae82:	2104      	movs	r1, #4
 800ae84:	4618      	mov	r0, r3
 800ae86:	f7f6 f918 	bl	80010ba <unpack_right_shift_u16>
 800ae8a:	4603      	mov	r3, r0
 800ae8c:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
        t1s3 |= unpack_left_shift_u16(src_p[1], 4u, 0xffu);
 800ae90:	68bb      	ldr	r3, [r7, #8]
 800ae92:	3301      	adds	r3, #1
 800ae94:	781b      	ldrb	r3, [r3, #0]
 800ae96:	22ff      	movs	r2, #255	; 0xff
 800ae98:	2104      	movs	r1, #4
 800ae9a:	4618      	mov	r0, r3
 800ae9c:	f7f6 f8dd 	bl	800105a <unpack_left_shift_u16>
 800aea0:	4603      	mov	r3, r0
 800aea2:	461a      	mov	r2, r3
 800aea4:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800aea8:	4313      	orrs	r3, r2
 800aeaa:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c

        if ((t1s3 & (1u << 11)) != 0u) {
 800aeae:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800aeb2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d007      	beq.n	800aeca <can1_ams_cell_temperatures_unpack+0x40a>
            t1s3 |= 0xf000u;
 800aeba:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800aebe:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800aec2:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800aec6:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
        }

        dst_p->t1s3 = (int16_t)t1s3;
 800aeca:	f9b7 207c 	ldrsh.w	r2, [r7, #124]	; 0x7c
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	80da      	strh	r2, [r3, #6]
        t2s3 = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
 800aed2:	68bb      	ldr	r3, [r7, #8]
 800aed4:	3302      	adds	r3, #2
 800aed6:	781b      	ldrb	r3, [r3, #0]
 800aed8:	22ff      	movs	r2, #255	; 0xff
 800aeda:	2100      	movs	r1, #0
 800aedc:	4618      	mov	r0, r3
 800aede:	f7f6 f8ec 	bl	80010ba <unpack_right_shift_u16>
 800aee2:	4603      	mov	r3, r0
 800aee4:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
        t2s3 |= unpack_left_shift_u16(src_p[3], 8u, 0x0fu);
 800aee8:	68bb      	ldr	r3, [r7, #8]
 800aeea:	3303      	adds	r3, #3
 800aeec:	781b      	ldrb	r3, [r3, #0]
 800aeee:	220f      	movs	r2, #15
 800aef0:	2108      	movs	r1, #8
 800aef2:	4618      	mov	r0, r3
 800aef4:	f7f6 f8b1 	bl	800105a <unpack_left_shift_u16>
 800aef8:	4603      	mov	r3, r0
 800aefa:	461a      	mov	r2, r3
 800aefc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800af00:	4313      	orrs	r3, r2
 800af02:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

        if ((t2s3 & (1u << 11)) != 0u) {
 800af06:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800af0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d007      	beq.n	800af22 <can1_ams_cell_temperatures_unpack+0x462>
            t2s3 |= 0xf000u;
 800af12:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800af16:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800af1a:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800af1e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
        }

        dst_p->t2s3 = (int16_t)t2s3;
 800af22:	f9b7 2064 	ldrsh.w	r2, [r7, #100]	; 0x64
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	83da      	strh	r2, [r3, #30]
        t3s3 = unpack_right_shift_u16(src_p[3], 4u, 0xf0u);
 800af2a:	68bb      	ldr	r3, [r7, #8]
 800af2c:	3303      	adds	r3, #3
 800af2e:	781b      	ldrb	r3, [r3, #0]
 800af30:	22f0      	movs	r2, #240	; 0xf0
 800af32:	2104      	movs	r1, #4
 800af34:	4618      	mov	r0, r3
 800af36:	f7f6 f8c0 	bl	80010ba <unpack_right_shift_u16>
 800af3a:	4603      	mov	r3, r0
 800af3c:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
        t3s3 |= unpack_left_shift_u16(src_p[4], 4u, 0xffu);
 800af40:	68bb      	ldr	r3, [r7, #8]
 800af42:	3304      	adds	r3, #4
 800af44:	781b      	ldrb	r3, [r3, #0]
 800af46:	22ff      	movs	r2, #255	; 0xff
 800af48:	2104      	movs	r1, #4
 800af4a:	4618      	mov	r0, r3
 800af4c:	f7f6 f885 	bl	800105a <unpack_left_shift_u16>
 800af50:	4603      	mov	r3, r0
 800af52:	461a      	mov	r2, r3
 800af54:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800af58:	4313      	orrs	r3, r2
 800af5a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

        if ((t3s3 & (1u << 11)) != 0u) {
 800af5e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800af62:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800af66:	2b00      	cmp	r3, #0
 800af68:	d007      	beq.n	800af7a <can1_ams_cell_temperatures_unpack+0x4ba>
            t3s3 |= 0xf000u;
 800af6a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800af6e:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800af72:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800af76:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
        }

        dst_p->t3s3 = (int16_t)t3s3;
 800af7a:	f9b7 204c 	ldrsh.w	r2, [r7, #76]	; 0x4c
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	86da      	strh	r2, [r3, #54]	; 0x36
        t4s3 = unpack_right_shift_u16(src_p[5], 0u, 0xffu);
 800af82:	68bb      	ldr	r3, [r7, #8]
 800af84:	3305      	adds	r3, #5
 800af86:	781b      	ldrb	r3, [r3, #0]
 800af88:	22ff      	movs	r2, #255	; 0xff
 800af8a:	2100      	movs	r1, #0
 800af8c:	4618      	mov	r0, r3
 800af8e:	f7f6 f894 	bl	80010ba <unpack_right_shift_u16>
 800af92:	4603      	mov	r3, r0
 800af94:	86bb      	strh	r3, [r7, #52]	; 0x34
        t4s3 |= unpack_left_shift_u16(src_p[6], 8u, 0x0fu);
 800af96:	68bb      	ldr	r3, [r7, #8]
 800af98:	3306      	adds	r3, #6
 800af9a:	781b      	ldrb	r3, [r3, #0]
 800af9c:	220f      	movs	r2, #15
 800af9e:	2108      	movs	r1, #8
 800afa0:	4618      	mov	r0, r3
 800afa2:	f7f6 f85a 	bl	800105a <unpack_left_shift_u16>
 800afa6:	4603      	mov	r3, r0
 800afa8:	461a      	mov	r2, r3
 800afaa:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800afac:	4313      	orrs	r3, r2
 800afae:	86bb      	strh	r3, [r7, #52]	; 0x34

        if ((t4s3 & (1u << 11)) != 0u) {
 800afb0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800afb2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d005      	beq.n	800afc6 <can1_ams_cell_temperatures_unpack+0x506>
            t4s3 |= 0xf000u;
 800afba:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800afbc:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800afc0:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800afc4:	86bb      	strh	r3, [r7, #52]	; 0x34
        }

        dst_p->t4s3 = (int16_t)t4s3;
 800afc6:	f9b7 2034 	ldrsh.w	r2, [r7, #52]	; 0x34
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
        t5s3 = unpack_right_shift_u16(src_p[6], 4u, 0xf0u);
 800afd0:	68bb      	ldr	r3, [r7, #8]
 800afd2:	3306      	adds	r3, #6
 800afd4:	781b      	ldrb	r3, [r3, #0]
 800afd6:	22f0      	movs	r2, #240	; 0xf0
 800afd8:	2104      	movs	r1, #4
 800afda:	4618      	mov	r0, r3
 800afdc:	f7f6 f86d 	bl	80010ba <unpack_right_shift_u16>
 800afe0:	4603      	mov	r3, r0
 800afe2:	83bb      	strh	r3, [r7, #28]
        t5s3 |= unpack_left_shift_u16(src_p[7], 4u, 0xffu);
 800afe4:	68bb      	ldr	r3, [r7, #8]
 800afe6:	3307      	adds	r3, #7
 800afe8:	781b      	ldrb	r3, [r3, #0]
 800afea:	22ff      	movs	r2, #255	; 0xff
 800afec:	2104      	movs	r1, #4
 800afee:	4618      	mov	r0, r3
 800aff0:	f7f6 f833 	bl	800105a <unpack_left_shift_u16>
 800aff4:	4603      	mov	r3, r0
 800aff6:	461a      	mov	r2, r3
 800aff8:	8bbb      	ldrh	r3, [r7, #28]
 800affa:	4313      	orrs	r3, r2
 800affc:	83bb      	strh	r3, [r7, #28]

        if ((t5s3 & (1u << 11)) != 0u) {
 800affe:	8bbb      	ldrh	r3, [r7, #28]
 800b000:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b004:	2b00      	cmp	r3, #0
 800b006:	d005      	beq.n	800b014 <can1_ams_cell_temperatures_unpack+0x554>
            t5s3 |= 0xf000u;
 800b008:	8bbb      	ldrh	r3, [r7, #28]
 800b00a:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b00e:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b012:	83bb      	strh	r3, [r7, #28]
        }

        dst_p->t5s3 = (int16_t)t5s3;
 800b014:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        break;
 800b01e:	f000 bf6c 	b.w	800befa <can1_ams_cell_temperatures_unpack+0x143a>

    case 3:
        t1s4 = unpack_right_shift_u16(src_p[0], 4u, 0xf0u);
 800b022:	68bb      	ldr	r3, [r7, #8]
 800b024:	781b      	ldrb	r3, [r3, #0]
 800b026:	22f0      	movs	r2, #240	; 0xf0
 800b028:	2104      	movs	r1, #4
 800b02a:	4618      	mov	r0, r3
 800b02c:	f7f6 f845 	bl	80010ba <unpack_right_shift_u16>
 800b030:	4603      	mov	r3, r0
 800b032:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
        t1s4 |= unpack_left_shift_u16(src_p[1], 4u, 0xffu);
 800b036:	68bb      	ldr	r3, [r7, #8]
 800b038:	3301      	adds	r3, #1
 800b03a:	781b      	ldrb	r3, [r3, #0]
 800b03c:	22ff      	movs	r2, #255	; 0xff
 800b03e:	2104      	movs	r1, #4
 800b040:	4618      	mov	r0, r3
 800b042:	f7f6 f80a 	bl	800105a <unpack_left_shift_u16>
 800b046:	4603      	mov	r3, r0
 800b048:	461a      	mov	r2, r3
 800b04a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800b04e:	4313      	orrs	r3, r2
 800b050:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a

        if ((t1s4 & (1u << 11)) != 0u) {
 800b054:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800b058:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d007      	beq.n	800b070 <can1_ams_cell_temperatures_unpack+0x5b0>
            t1s4 |= 0xf000u;
 800b060:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800b064:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b068:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b06c:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
        }

        dst_p->t1s4 = (int16_t)t1s4;
 800b070:	f9b7 207a 	ldrsh.w	r2, [r7, #122]	; 0x7a
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	811a      	strh	r2, [r3, #8]
        t2s4 = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
 800b078:	68bb      	ldr	r3, [r7, #8]
 800b07a:	3302      	adds	r3, #2
 800b07c:	781b      	ldrb	r3, [r3, #0]
 800b07e:	22ff      	movs	r2, #255	; 0xff
 800b080:	2100      	movs	r1, #0
 800b082:	4618      	mov	r0, r3
 800b084:	f7f6 f819 	bl	80010ba <unpack_right_shift_u16>
 800b088:	4603      	mov	r3, r0
 800b08a:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
        t2s4 |= unpack_left_shift_u16(src_p[3], 8u, 0x0fu);
 800b08e:	68bb      	ldr	r3, [r7, #8]
 800b090:	3303      	adds	r3, #3
 800b092:	781b      	ldrb	r3, [r3, #0]
 800b094:	220f      	movs	r2, #15
 800b096:	2108      	movs	r1, #8
 800b098:	4618      	mov	r0, r3
 800b09a:	f7f5 ffde 	bl	800105a <unpack_left_shift_u16>
 800b09e:	4603      	mov	r3, r0
 800b0a0:	461a      	mov	r2, r3
 800b0a2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800b0a6:	4313      	orrs	r3, r2
 800b0a8:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62

        if ((t2s4 & (1u << 11)) != 0u) {
 800b0ac:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800b0b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d007      	beq.n	800b0c8 <can1_ams_cell_temperatures_unpack+0x608>
            t2s4 |= 0xf000u;
 800b0b8:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800b0bc:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b0c0:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b0c4:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
        }

        dst_p->t2s4 = (int16_t)t2s4;
 800b0c8:	f9b7 2062 	ldrsh.w	r2, [r7, #98]	; 0x62
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	841a      	strh	r2, [r3, #32]
        t3s4 = unpack_right_shift_u16(src_p[3], 4u, 0xf0u);
 800b0d0:	68bb      	ldr	r3, [r7, #8]
 800b0d2:	3303      	adds	r3, #3
 800b0d4:	781b      	ldrb	r3, [r3, #0]
 800b0d6:	22f0      	movs	r2, #240	; 0xf0
 800b0d8:	2104      	movs	r1, #4
 800b0da:	4618      	mov	r0, r3
 800b0dc:	f7f5 ffed 	bl	80010ba <unpack_right_shift_u16>
 800b0e0:	4603      	mov	r3, r0
 800b0e2:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
        t3s4 |= unpack_left_shift_u16(src_p[4], 4u, 0xffu);
 800b0e6:	68bb      	ldr	r3, [r7, #8]
 800b0e8:	3304      	adds	r3, #4
 800b0ea:	781b      	ldrb	r3, [r3, #0]
 800b0ec:	22ff      	movs	r2, #255	; 0xff
 800b0ee:	2104      	movs	r1, #4
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	f7f5 ffb2 	bl	800105a <unpack_left_shift_u16>
 800b0f6:	4603      	mov	r3, r0
 800b0f8:	461a      	mov	r2, r3
 800b0fa:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800b0fe:	4313      	orrs	r3, r2
 800b100:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((t3s4 & (1u << 11)) != 0u) {
 800b104:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800b108:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d007      	beq.n	800b120 <can1_ams_cell_temperatures_unpack+0x660>
            t3s4 |= 0xf000u;
 800b110:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800b114:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b118:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b11c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
        }

        dst_p->t3s4 = (int16_t)t3s4;
 800b120:	f9b7 204a 	ldrsh.w	r2, [r7, #74]	; 0x4a
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	871a      	strh	r2, [r3, #56]	; 0x38
        t4s4 = unpack_right_shift_u16(src_p[5], 0u, 0xffu);
 800b128:	68bb      	ldr	r3, [r7, #8]
 800b12a:	3305      	adds	r3, #5
 800b12c:	781b      	ldrb	r3, [r3, #0]
 800b12e:	22ff      	movs	r2, #255	; 0xff
 800b130:	2100      	movs	r1, #0
 800b132:	4618      	mov	r0, r3
 800b134:	f7f5 ffc1 	bl	80010ba <unpack_right_shift_u16>
 800b138:	4603      	mov	r3, r0
 800b13a:	867b      	strh	r3, [r7, #50]	; 0x32
        t4s4 |= unpack_left_shift_u16(src_p[6], 8u, 0x0fu);
 800b13c:	68bb      	ldr	r3, [r7, #8]
 800b13e:	3306      	adds	r3, #6
 800b140:	781b      	ldrb	r3, [r3, #0]
 800b142:	220f      	movs	r2, #15
 800b144:	2108      	movs	r1, #8
 800b146:	4618      	mov	r0, r3
 800b148:	f7f5 ff87 	bl	800105a <unpack_left_shift_u16>
 800b14c:	4603      	mov	r3, r0
 800b14e:	461a      	mov	r2, r3
 800b150:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800b152:	4313      	orrs	r3, r2
 800b154:	867b      	strh	r3, [r7, #50]	; 0x32

        if ((t4s4 & (1u << 11)) != 0u) {
 800b156:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800b158:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d005      	beq.n	800b16c <can1_ams_cell_temperatures_unpack+0x6ac>
            t4s4 |= 0xf000u;
 800b160:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800b162:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b166:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b16a:	867b      	strh	r3, [r7, #50]	; 0x32
        }

        dst_p->t4s4 = (int16_t)t4s4;
 800b16c:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
        t5s4 = unpack_right_shift_u16(src_p[6], 4u, 0xf0u);
 800b176:	68bb      	ldr	r3, [r7, #8]
 800b178:	3306      	adds	r3, #6
 800b17a:	781b      	ldrb	r3, [r3, #0]
 800b17c:	22f0      	movs	r2, #240	; 0xf0
 800b17e:	2104      	movs	r1, #4
 800b180:	4618      	mov	r0, r3
 800b182:	f7f5 ff9a 	bl	80010ba <unpack_right_shift_u16>
 800b186:	4603      	mov	r3, r0
 800b188:	837b      	strh	r3, [r7, #26]
        t5s4 |= unpack_left_shift_u16(src_p[7], 4u, 0xffu);
 800b18a:	68bb      	ldr	r3, [r7, #8]
 800b18c:	3307      	adds	r3, #7
 800b18e:	781b      	ldrb	r3, [r3, #0]
 800b190:	22ff      	movs	r2, #255	; 0xff
 800b192:	2104      	movs	r1, #4
 800b194:	4618      	mov	r0, r3
 800b196:	f7f5 ff60 	bl	800105a <unpack_left_shift_u16>
 800b19a:	4603      	mov	r3, r0
 800b19c:	461a      	mov	r2, r3
 800b19e:	8b7b      	ldrh	r3, [r7, #26]
 800b1a0:	4313      	orrs	r3, r2
 800b1a2:	837b      	strh	r3, [r7, #26]

        if ((t5s4 & (1u << 11)) != 0u) {
 800b1a4:	8b7b      	ldrh	r3, [r7, #26]
 800b1a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d005      	beq.n	800b1ba <can1_ams_cell_temperatures_unpack+0x6fa>
            t5s4 |= 0xf000u;
 800b1ae:	8b7b      	ldrh	r3, [r7, #26]
 800b1b0:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b1b4:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b1b8:	837b      	strh	r3, [r7, #26]
        }

        dst_p->t5s4 = (int16_t)t5s4;
 800b1ba:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        break;
 800b1c4:	f000 be99 	b.w	800befa <can1_ams_cell_temperatures_unpack+0x143a>

    case 4:
        t1s5 = unpack_right_shift_u16(src_p[0], 4u, 0xf0u);
 800b1c8:	68bb      	ldr	r3, [r7, #8]
 800b1ca:	781b      	ldrb	r3, [r3, #0]
 800b1cc:	22f0      	movs	r2, #240	; 0xf0
 800b1ce:	2104      	movs	r1, #4
 800b1d0:	4618      	mov	r0, r3
 800b1d2:	f7f5 ff72 	bl	80010ba <unpack_right_shift_u16>
 800b1d6:	4603      	mov	r3, r0
 800b1d8:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
        t1s5 |= unpack_left_shift_u16(src_p[1], 4u, 0xffu);
 800b1dc:	68bb      	ldr	r3, [r7, #8]
 800b1de:	3301      	adds	r3, #1
 800b1e0:	781b      	ldrb	r3, [r3, #0]
 800b1e2:	22ff      	movs	r2, #255	; 0xff
 800b1e4:	2104      	movs	r1, #4
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	f7f5 ff37 	bl	800105a <unpack_left_shift_u16>
 800b1ec:	4603      	mov	r3, r0
 800b1ee:	461a      	mov	r2, r3
 800b1f0:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800b1f4:	4313      	orrs	r3, r2
 800b1f6:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78

        if ((t1s5 & (1u << 11)) != 0u) {
 800b1fa:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800b1fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b202:	2b00      	cmp	r3, #0
 800b204:	d007      	beq.n	800b216 <can1_ams_cell_temperatures_unpack+0x756>
            t1s5 |= 0xf000u;
 800b206:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800b20a:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b20e:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b212:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
        }

        dst_p->t1s5 = (int16_t)t1s5;
 800b216:	f9b7 2078 	ldrsh.w	r2, [r7, #120]	; 0x78
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	815a      	strh	r2, [r3, #10]
        t2s5 = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	3302      	adds	r3, #2
 800b222:	781b      	ldrb	r3, [r3, #0]
 800b224:	22ff      	movs	r2, #255	; 0xff
 800b226:	2100      	movs	r1, #0
 800b228:	4618      	mov	r0, r3
 800b22a:	f7f5 ff46 	bl	80010ba <unpack_right_shift_u16>
 800b22e:	4603      	mov	r3, r0
 800b230:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
        t2s5 |= unpack_left_shift_u16(src_p[3], 8u, 0x0fu);
 800b234:	68bb      	ldr	r3, [r7, #8]
 800b236:	3303      	adds	r3, #3
 800b238:	781b      	ldrb	r3, [r3, #0]
 800b23a:	220f      	movs	r2, #15
 800b23c:	2108      	movs	r1, #8
 800b23e:	4618      	mov	r0, r3
 800b240:	f7f5 ff0b 	bl	800105a <unpack_left_shift_u16>
 800b244:	4603      	mov	r3, r0
 800b246:	461a      	mov	r2, r3
 800b248:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800b24c:	4313      	orrs	r3, r2
 800b24e:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60

        if ((t2s5 & (1u << 11)) != 0u) {
 800b252:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800b256:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d007      	beq.n	800b26e <can1_ams_cell_temperatures_unpack+0x7ae>
            t2s5 |= 0xf000u;
 800b25e:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800b262:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b266:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b26a:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
        }

        dst_p->t2s5 = (int16_t)t2s5;
 800b26e:	f9b7 2060 	ldrsh.w	r2, [r7, #96]	; 0x60
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	845a      	strh	r2, [r3, #34]	; 0x22
        t3s5 = unpack_right_shift_u16(src_p[3], 4u, 0xf0u);
 800b276:	68bb      	ldr	r3, [r7, #8]
 800b278:	3303      	adds	r3, #3
 800b27a:	781b      	ldrb	r3, [r3, #0]
 800b27c:	22f0      	movs	r2, #240	; 0xf0
 800b27e:	2104      	movs	r1, #4
 800b280:	4618      	mov	r0, r3
 800b282:	f7f5 ff1a 	bl	80010ba <unpack_right_shift_u16>
 800b286:	4603      	mov	r3, r0
 800b288:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
        t3s5 |= unpack_left_shift_u16(src_p[4], 4u, 0xffu);
 800b28c:	68bb      	ldr	r3, [r7, #8]
 800b28e:	3304      	adds	r3, #4
 800b290:	781b      	ldrb	r3, [r3, #0]
 800b292:	22ff      	movs	r2, #255	; 0xff
 800b294:	2104      	movs	r1, #4
 800b296:	4618      	mov	r0, r3
 800b298:	f7f5 fedf 	bl	800105a <unpack_left_shift_u16>
 800b29c:	4603      	mov	r3, r0
 800b29e:	461a      	mov	r2, r3
 800b2a0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800b2a4:	4313      	orrs	r3, r2
 800b2a6:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

        if ((t3s5 & (1u << 11)) != 0u) {
 800b2aa:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800b2ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d007      	beq.n	800b2c6 <can1_ams_cell_temperatures_unpack+0x806>
            t3s5 |= 0xf000u;
 800b2b6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800b2ba:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b2be:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b2c2:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
        }

        dst_p->t3s5 = (int16_t)t3s5;
 800b2c6:	f9b7 2048 	ldrsh.w	r2, [r7, #72]	; 0x48
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	875a      	strh	r2, [r3, #58]	; 0x3a
        t4s5 = unpack_right_shift_u16(src_p[5], 0u, 0xffu);
 800b2ce:	68bb      	ldr	r3, [r7, #8]
 800b2d0:	3305      	adds	r3, #5
 800b2d2:	781b      	ldrb	r3, [r3, #0]
 800b2d4:	22ff      	movs	r2, #255	; 0xff
 800b2d6:	2100      	movs	r1, #0
 800b2d8:	4618      	mov	r0, r3
 800b2da:	f7f5 feee 	bl	80010ba <unpack_right_shift_u16>
 800b2de:	4603      	mov	r3, r0
 800b2e0:	863b      	strh	r3, [r7, #48]	; 0x30
        t4s5 |= unpack_left_shift_u16(src_p[6], 8u, 0x0fu);
 800b2e2:	68bb      	ldr	r3, [r7, #8]
 800b2e4:	3306      	adds	r3, #6
 800b2e6:	781b      	ldrb	r3, [r3, #0]
 800b2e8:	220f      	movs	r2, #15
 800b2ea:	2108      	movs	r1, #8
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	f7f5 feb4 	bl	800105a <unpack_left_shift_u16>
 800b2f2:	4603      	mov	r3, r0
 800b2f4:	461a      	mov	r2, r3
 800b2f6:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800b2f8:	4313      	orrs	r3, r2
 800b2fa:	863b      	strh	r3, [r7, #48]	; 0x30

        if ((t4s5 & (1u << 11)) != 0u) {
 800b2fc:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800b2fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b302:	2b00      	cmp	r3, #0
 800b304:	d005      	beq.n	800b312 <can1_ams_cell_temperatures_unpack+0x852>
            t4s5 |= 0xf000u;
 800b306:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800b308:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b30c:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b310:	863b      	strh	r3, [r7, #48]	; 0x30
        }

        dst_p->t4s5 = (int16_t)t4s5;
 800b312:	f9b7 2030 	ldrsh.w	r2, [r7, #48]	; 0x30
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
        t5s5 = unpack_right_shift_u16(src_p[6], 4u, 0xf0u);
 800b31c:	68bb      	ldr	r3, [r7, #8]
 800b31e:	3306      	adds	r3, #6
 800b320:	781b      	ldrb	r3, [r3, #0]
 800b322:	22f0      	movs	r2, #240	; 0xf0
 800b324:	2104      	movs	r1, #4
 800b326:	4618      	mov	r0, r3
 800b328:	f7f5 fec7 	bl	80010ba <unpack_right_shift_u16>
 800b32c:	4603      	mov	r3, r0
 800b32e:	833b      	strh	r3, [r7, #24]
        t5s5 |= unpack_left_shift_u16(src_p[7], 4u, 0xffu);
 800b330:	68bb      	ldr	r3, [r7, #8]
 800b332:	3307      	adds	r3, #7
 800b334:	781b      	ldrb	r3, [r3, #0]
 800b336:	22ff      	movs	r2, #255	; 0xff
 800b338:	2104      	movs	r1, #4
 800b33a:	4618      	mov	r0, r3
 800b33c:	f7f5 fe8d 	bl	800105a <unpack_left_shift_u16>
 800b340:	4603      	mov	r3, r0
 800b342:	461a      	mov	r2, r3
 800b344:	8b3b      	ldrh	r3, [r7, #24]
 800b346:	4313      	orrs	r3, r2
 800b348:	833b      	strh	r3, [r7, #24]

        if ((t5s5 & (1u << 11)) != 0u) {
 800b34a:	8b3b      	ldrh	r3, [r7, #24]
 800b34c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b350:	2b00      	cmp	r3, #0
 800b352:	d005      	beq.n	800b360 <can1_ams_cell_temperatures_unpack+0x8a0>
            t5s5 |= 0xf000u;
 800b354:	8b3b      	ldrh	r3, [r7, #24]
 800b356:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b35a:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b35e:	833b      	strh	r3, [r7, #24]
        }

        dst_p->t5s5 = (int16_t)t5s5;
 800b360:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        break;
 800b36a:	f000 bdc6 	b.w	800befa <can1_ams_cell_temperatures_unpack+0x143a>

    case 5:
        t1s6 = unpack_right_shift_u16(src_p[0], 4u, 0xf0u);
 800b36e:	68bb      	ldr	r3, [r7, #8]
 800b370:	781b      	ldrb	r3, [r3, #0]
 800b372:	22f0      	movs	r2, #240	; 0xf0
 800b374:	2104      	movs	r1, #4
 800b376:	4618      	mov	r0, r3
 800b378:	f7f5 fe9f 	bl	80010ba <unpack_right_shift_u16>
 800b37c:	4603      	mov	r3, r0
 800b37e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
        t1s6 |= unpack_left_shift_u16(src_p[1], 4u, 0xffu);
 800b382:	68bb      	ldr	r3, [r7, #8]
 800b384:	3301      	adds	r3, #1
 800b386:	781b      	ldrb	r3, [r3, #0]
 800b388:	22ff      	movs	r2, #255	; 0xff
 800b38a:	2104      	movs	r1, #4
 800b38c:	4618      	mov	r0, r3
 800b38e:	f7f5 fe64 	bl	800105a <unpack_left_shift_u16>
 800b392:	4603      	mov	r3, r0
 800b394:	461a      	mov	r2, r3
 800b396:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800b39a:	4313      	orrs	r3, r2
 800b39c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

        if ((t1s6 & (1u << 11)) != 0u) {
 800b3a0:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800b3a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d007      	beq.n	800b3bc <can1_ams_cell_temperatures_unpack+0x8fc>
            t1s6 |= 0xf000u;
 800b3ac:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800b3b0:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b3b4:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b3b8:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
        }

        dst_p->t1s6 = (int16_t)t1s6;
 800b3bc:	f9b7 2076 	ldrsh.w	r2, [r7, #118]	; 0x76
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	819a      	strh	r2, [r3, #12]
        t2s6 = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
 800b3c4:	68bb      	ldr	r3, [r7, #8]
 800b3c6:	3302      	adds	r3, #2
 800b3c8:	781b      	ldrb	r3, [r3, #0]
 800b3ca:	22ff      	movs	r2, #255	; 0xff
 800b3cc:	2100      	movs	r1, #0
 800b3ce:	4618      	mov	r0, r3
 800b3d0:	f7f5 fe73 	bl	80010ba <unpack_right_shift_u16>
 800b3d4:	4603      	mov	r3, r0
 800b3d6:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
        t2s6 |= unpack_left_shift_u16(src_p[3], 8u, 0x0fu);
 800b3da:	68bb      	ldr	r3, [r7, #8]
 800b3dc:	3303      	adds	r3, #3
 800b3de:	781b      	ldrb	r3, [r3, #0]
 800b3e0:	220f      	movs	r2, #15
 800b3e2:	2108      	movs	r1, #8
 800b3e4:	4618      	mov	r0, r3
 800b3e6:	f7f5 fe38 	bl	800105a <unpack_left_shift_u16>
 800b3ea:	4603      	mov	r3, r0
 800b3ec:	461a      	mov	r2, r3
 800b3ee:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800b3f2:	4313      	orrs	r3, r2
 800b3f4:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e

        if ((t2s6 & (1u << 11)) != 0u) {
 800b3f8:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800b3fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b400:	2b00      	cmp	r3, #0
 800b402:	d007      	beq.n	800b414 <can1_ams_cell_temperatures_unpack+0x954>
            t2s6 |= 0xf000u;
 800b404:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800b408:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b40c:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b410:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
        }

        dst_p->t2s6 = (int16_t)t2s6;
 800b414:	f9b7 205e 	ldrsh.w	r2, [r7, #94]	; 0x5e
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	849a      	strh	r2, [r3, #36]	; 0x24
        t3s6 = unpack_right_shift_u16(src_p[3], 4u, 0xf0u);
 800b41c:	68bb      	ldr	r3, [r7, #8]
 800b41e:	3303      	adds	r3, #3
 800b420:	781b      	ldrb	r3, [r3, #0]
 800b422:	22f0      	movs	r2, #240	; 0xf0
 800b424:	2104      	movs	r1, #4
 800b426:	4618      	mov	r0, r3
 800b428:	f7f5 fe47 	bl	80010ba <unpack_right_shift_u16>
 800b42c:	4603      	mov	r3, r0
 800b42e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
        t3s6 |= unpack_left_shift_u16(src_p[4], 4u, 0xffu);
 800b432:	68bb      	ldr	r3, [r7, #8]
 800b434:	3304      	adds	r3, #4
 800b436:	781b      	ldrb	r3, [r3, #0]
 800b438:	22ff      	movs	r2, #255	; 0xff
 800b43a:	2104      	movs	r1, #4
 800b43c:	4618      	mov	r0, r3
 800b43e:	f7f5 fe0c 	bl	800105a <unpack_left_shift_u16>
 800b442:	4603      	mov	r3, r0
 800b444:	461a      	mov	r2, r3
 800b446:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800b44a:	4313      	orrs	r3, r2
 800b44c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

        if ((t3s6 & (1u << 11)) != 0u) {
 800b450:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800b454:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d007      	beq.n	800b46c <can1_ams_cell_temperatures_unpack+0x9ac>
            t3s6 |= 0xf000u;
 800b45c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800b460:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b464:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b468:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
        }

        dst_p->t3s6 = (int16_t)t3s6;
 800b46c:	f9b7 2046 	ldrsh.w	r2, [r7, #70]	; 0x46
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	879a      	strh	r2, [r3, #60]	; 0x3c
        t4s6 = unpack_right_shift_u16(src_p[5], 0u, 0xffu);
 800b474:	68bb      	ldr	r3, [r7, #8]
 800b476:	3305      	adds	r3, #5
 800b478:	781b      	ldrb	r3, [r3, #0]
 800b47a:	22ff      	movs	r2, #255	; 0xff
 800b47c:	2100      	movs	r1, #0
 800b47e:	4618      	mov	r0, r3
 800b480:	f7f5 fe1b 	bl	80010ba <unpack_right_shift_u16>
 800b484:	4603      	mov	r3, r0
 800b486:	85fb      	strh	r3, [r7, #46]	; 0x2e
        t4s6 |= unpack_left_shift_u16(src_p[6], 8u, 0x0fu);
 800b488:	68bb      	ldr	r3, [r7, #8]
 800b48a:	3306      	adds	r3, #6
 800b48c:	781b      	ldrb	r3, [r3, #0]
 800b48e:	220f      	movs	r2, #15
 800b490:	2108      	movs	r1, #8
 800b492:	4618      	mov	r0, r3
 800b494:	f7f5 fde1 	bl	800105a <unpack_left_shift_u16>
 800b498:	4603      	mov	r3, r0
 800b49a:	461a      	mov	r2, r3
 800b49c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b49e:	4313      	orrs	r3, r2
 800b4a0:	85fb      	strh	r3, [r7, #46]	; 0x2e

        if ((t4s6 & (1u << 11)) != 0u) {
 800b4a2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b4a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d005      	beq.n	800b4b8 <can1_ams_cell_temperatures_unpack+0x9f8>
            t4s6 |= 0xf000u;
 800b4ac:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b4ae:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b4b2:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b4b6:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }

        dst_p->t4s6 = (int16_t)t4s6;
 800b4b8:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
        t5s6 = unpack_right_shift_u16(src_p[6], 4u, 0xf0u);
 800b4c2:	68bb      	ldr	r3, [r7, #8]
 800b4c4:	3306      	adds	r3, #6
 800b4c6:	781b      	ldrb	r3, [r3, #0]
 800b4c8:	22f0      	movs	r2, #240	; 0xf0
 800b4ca:	2104      	movs	r1, #4
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	f7f5 fdf4 	bl	80010ba <unpack_right_shift_u16>
 800b4d2:	4603      	mov	r3, r0
 800b4d4:	82fb      	strh	r3, [r7, #22]
        t5s6 |= unpack_left_shift_u16(src_p[7], 4u, 0xffu);
 800b4d6:	68bb      	ldr	r3, [r7, #8]
 800b4d8:	3307      	adds	r3, #7
 800b4da:	781b      	ldrb	r3, [r3, #0]
 800b4dc:	22ff      	movs	r2, #255	; 0xff
 800b4de:	2104      	movs	r1, #4
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	f7f5 fdba 	bl	800105a <unpack_left_shift_u16>
 800b4e6:	4603      	mov	r3, r0
 800b4e8:	461a      	mov	r2, r3
 800b4ea:	8afb      	ldrh	r3, [r7, #22]
 800b4ec:	4313      	orrs	r3, r2
 800b4ee:	82fb      	strh	r3, [r7, #22]

        if ((t5s6 & (1u << 11)) != 0u) {
 800b4f0:	8afb      	ldrh	r3, [r7, #22]
 800b4f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d005      	beq.n	800b506 <can1_ams_cell_temperatures_unpack+0xa46>
            t5s6 |= 0xf000u;
 800b4fa:	8afb      	ldrh	r3, [r7, #22]
 800b4fc:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b500:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b504:	82fb      	strh	r3, [r7, #22]
        }

        dst_p->t5s6 = (int16_t)t5s6;
 800b506:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
        break;
 800b510:	f000 bcf3 	b.w	800befa <can1_ams_cell_temperatures_unpack+0x143a>

    case 6:
        t1s7 = unpack_right_shift_u16(src_p[0], 4u, 0xf0u);
 800b514:	68bb      	ldr	r3, [r7, #8]
 800b516:	781b      	ldrb	r3, [r3, #0]
 800b518:	22f0      	movs	r2, #240	; 0xf0
 800b51a:	2104      	movs	r1, #4
 800b51c:	4618      	mov	r0, r3
 800b51e:	f7f5 fdcc 	bl	80010ba <unpack_right_shift_u16>
 800b522:	4603      	mov	r3, r0
 800b524:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
        t1s7 |= unpack_left_shift_u16(src_p[1], 4u, 0xffu);
 800b528:	68bb      	ldr	r3, [r7, #8]
 800b52a:	3301      	adds	r3, #1
 800b52c:	781b      	ldrb	r3, [r3, #0]
 800b52e:	22ff      	movs	r2, #255	; 0xff
 800b530:	2104      	movs	r1, #4
 800b532:	4618      	mov	r0, r3
 800b534:	f7f5 fd91 	bl	800105a <unpack_left_shift_u16>
 800b538:	4603      	mov	r3, r0
 800b53a:	461a      	mov	r2, r3
 800b53c:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 800b540:	4313      	orrs	r3, r2
 800b542:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74

        if ((t1s7 & (1u << 11)) != 0u) {
 800b546:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 800b54a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d007      	beq.n	800b562 <can1_ams_cell_temperatures_unpack+0xaa2>
            t1s7 |= 0xf000u;
 800b552:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 800b556:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b55a:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b55e:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
        }

        dst_p->t1s7 = (int16_t)t1s7;
 800b562:	f9b7 2074 	ldrsh.w	r2, [r7, #116]	; 0x74
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	81da      	strh	r2, [r3, #14]
        t2s7 = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
 800b56a:	68bb      	ldr	r3, [r7, #8]
 800b56c:	3302      	adds	r3, #2
 800b56e:	781b      	ldrb	r3, [r3, #0]
 800b570:	22ff      	movs	r2, #255	; 0xff
 800b572:	2100      	movs	r1, #0
 800b574:	4618      	mov	r0, r3
 800b576:	f7f5 fda0 	bl	80010ba <unpack_right_shift_u16>
 800b57a:	4603      	mov	r3, r0
 800b57c:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
        t2s7 |= unpack_left_shift_u16(src_p[3], 8u, 0x0fu);
 800b580:	68bb      	ldr	r3, [r7, #8]
 800b582:	3303      	adds	r3, #3
 800b584:	781b      	ldrb	r3, [r3, #0]
 800b586:	220f      	movs	r2, #15
 800b588:	2108      	movs	r1, #8
 800b58a:	4618      	mov	r0, r3
 800b58c:	f7f5 fd65 	bl	800105a <unpack_left_shift_u16>
 800b590:	4603      	mov	r3, r0
 800b592:	461a      	mov	r2, r3
 800b594:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 800b598:	4313      	orrs	r3, r2
 800b59a:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c

        if ((t2s7 & (1u << 11)) != 0u) {
 800b59e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 800b5a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d007      	beq.n	800b5ba <can1_ams_cell_temperatures_unpack+0xafa>
            t2s7 |= 0xf000u;
 800b5aa:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 800b5ae:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b5b2:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b5b6:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
        }

        dst_p->t2s7 = (int16_t)t2s7;
 800b5ba:	f9b7 205c 	ldrsh.w	r2, [r7, #92]	; 0x5c
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	84da      	strh	r2, [r3, #38]	; 0x26
        t3s7 = unpack_right_shift_u16(src_p[3], 4u, 0xf0u);
 800b5c2:	68bb      	ldr	r3, [r7, #8]
 800b5c4:	3303      	adds	r3, #3
 800b5c6:	781b      	ldrb	r3, [r3, #0]
 800b5c8:	22f0      	movs	r2, #240	; 0xf0
 800b5ca:	2104      	movs	r1, #4
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	f7f5 fd74 	bl	80010ba <unpack_right_shift_u16>
 800b5d2:	4603      	mov	r3, r0
 800b5d4:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
        t3s7 |= unpack_left_shift_u16(src_p[4], 4u, 0xffu);
 800b5d8:	68bb      	ldr	r3, [r7, #8]
 800b5da:	3304      	adds	r3, #4
 800b5dc:	781b      	ldrb	r3, [r3, #0]
 800b5de:	22ff      	movs	r2, #255	; 0xff
 800b5e0:	2104      	movs	r1, #4
 800b5e2:	4618      	mov	r0, r3
 800b5e4:	f7f5 fd39 	bl	800105a <unpack_left_shift_u16>
 800b5e8:	4603      	mov	r3, r0
 800b5ea:	461a      	mov	r2, r3
 800b5ec:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800b5f0:	4313      	orrs	r3, r2
 800b5f2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

        if ((t3s7 & (1u << 11)) != 0u) {
 800b5f6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800b5fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d007      	beq.n	800b612 <can1_ams_cell_temperatures_unpack+0xb52>
            t3s7 |= 0xf000u;
 800b602:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800b606:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b60a:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b60e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
        }

        dst_p->t3s7 = (int16_t)t3s7;
 800b612:	f9b7 2044 	ldrsh.w	r2, [r7, #68]	; 0x44
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	87da      	strh	r2, [r3, #62]	; 0x3e
        t4s7 = unpack_right_shift_u16(src_p[5], 0u, 0xffu);
 800b61a:	68bb      	ldr	r3, [r7, #8]
 800b61c:	3305      	adds	r3, #5
 800b61e:	781b      	ldrb	r3, [r3, #0]
 800b620:	22ff      	movs	r2, #255	; 0xff
 800b622:	2100      	movs	r1, #0
 800b624:	4618      	mov	r0, r3
 800b626:	f7f5 fd48 	bl	80010ba <unpack_right_shift_u16>
 800b62a:	4603      	mov	r3, r0
 800b62c:	85bb      	strh	r3, [r7, #44]	; 0x2c
        t4s7 |= unpack_left_shift_u16(src_p[6], 8u, 0x0fu);
 800b62e:	68bb      	ldr	r3, [r7, #8]
 800b630:	3306      	adds	r3, #6
 800b632:	781b      	ldrb	r3, [r3, #0]
 800b634:	220f      	movs	r2, #15
 800b636:	2108      	movs	r1, #8
 800b638:	4618      	mov	r0, r3
 800b63a:	f7f5 fd0e 	bl	800105a <unpack_left_shift_u16>
 800b63e:	4603      	mov	r3, r0
 800b640:	461a      	mov	r2, r3
 800b642:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800b644:	4313      	orrs	r3, r2
 800b646:	85bb      	strh	r3, [r7, #44]	; 0x2c

        if ((t4s7 & (1u << 11)) != 0u) {
 800b648:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800b64a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d005      	beq.n	800b65e <can1_ams_cell_temperatures_unpack+0xb9e>
            t4s7 |= 0xf000u;
 800b652:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800b654:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b658:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b65c:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }

        dst_p->t4s7 = (int16_t)t4s7;
 800b65e:	f9b7 202c 	ldrsh.w	r2, [r7, #44]	; 0x2c
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
        t5s7 = unpack_right_shift_u16(src_p[6], 4u, 0xf0u);
 800b668:	68bb      	ldr	r3, [r7, #8]
 800b66a:	3306      	adds	r3, #6
 800b66c:	781b      	ldrb	r3, [r3, #0]
 800b66e:	22f0      	movs	r2, #240	; 0xf0
 800b670:	2104      	movs	r1, #4
 800b672:	4618      	mov	r0, r3
 800b674:	f7f5 fd21 	bl	80010ba <unpack_right_shift_u16>
 800b678:	4603      	mov	r3, r0
 800b67a:	82bb      	strh	r3, [r7, #20]
        t5s7 |= unpack_left_shift_u16(src_p[7], 4u, 0xffu);
 800b67c:	68bb      	ldr	r3, [r7, #8]
 800b67e:	3307      	adds	r3, #7
 800b680:	781b      	ldrb	r3, [r3, #0]
 800b682:	22ff      	movs	r2, #255	; 0xff
 800b684:	2104      	movs	r1, #4
 800b686:	4618      	mov	r0, r3
 800b688:	f7f5 fce7 	bl	800105a <unpack_left_shift_u16>
 800b68c:	4603      	mov	r3, r0
 800b68e:	461a      	mov	r2, r3
 800b690:	8abb      	ldrh	r3, [r7, #20]
 800b692:	4313      	orrs	r3, r2
 800b694:	82bb      	strh	r3, [r7, #20]

        if ((t5s7 & (1u << 11)) != 0u) {
 800b696:	8abb      	ldrh	r3, [r7, #20]
 800b698:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d005      	beq.n	800b6ac <can1_ams_cell_temperatures_unpack+0xbec>
            t5s7 |= 0xf000u;
 800b6a0:	8abb      	ldrh	r3, [r7, #20]
 800b6a2:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b6a6:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b6aa:	82bb      	strh	r3, [r7, #20]
        }

        dst_p->t5s7 = (int16_t)t5s7;
 800b6ac:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
        break;
 800b6b6:	f000 bc20 	b.w	800befa <can1_ams_cell_temperatures_unpack+0x143a>

    case 7:
        t1s8 = unpack_right_shift_u16(src_p[0], 4u, 0xf0u);
 800b6ba:	68bb      	ldr	r3, [r7, #8]
 800b6bc:	781b      	ldrb	r3, [r3, #0]
 800b6be:	22f0      	movs	r2, #240	; 0xf0
 800b6c0:	2104      	movs	r1, #4
 800b6c2:	4618      	mov	r0, r3
 800b6c4:	f7f5 fcf9 	bl	80010ba <unpack_right_shift_u16>
 800b6c8:	4603      	mov	r3, r0
 800b6ca:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
        t1s8 |= unpack_left_shift_u16(src_p[1], 4u, 0xffu);
 800b6ce:	68bb      	ldr	r3, [r7, #8]
 800b6d0:	3301      	adds	r3, #1
 800b6d2:	781b      	ldrb	r3, [r3, #0]
 800b6d4:	22ff      	movs	r2, #255	; 0xff
 800b6d6:	2104      	movs	r1, #4
 800b6d8:	4618      	mov	r0, r3
 800b6da:	f7f5 fcbe 	bl	800105a <unpack_left_shift_u16>
 800b6de:	4603      	mov	r3, r0
 800b6e0:	461a      	mov	r2, r3
 800b6e2:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800b6e6:	4313      	orrs	r3, r2
 800b6e8:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72

        if ((t1s8 & (1u << 11)) != 0u) {
 800b6ec:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800b6f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d007      	beq.n	800b708 <can1_ams_cell_temperatures_unpack+0xc48>
            t1s8 |= 0xf000u;
 800b6f8:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800b6fc:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b700:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b704:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
        }

        dst_p->t1s8 = (int16_t)t1s8;
 800b708:	f9b7 2072 	ldrsh.w	r2, [r7, #114]	; 0x72
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	821a      	strh	r2, [r3, #16]
        t2s8 = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
 800b710:	68bb      	ldr	r3, [r7, #8]
 800b712:	3302      	adds	r3, #2
 800b714:	781b      	ldrb	r3, [r3, #0]
 800b716:	22ff      	movs	r2, #255	; 0xff
 800b718:	2100      	movs	r1, #0
 800b71a:	4618      	mov	r0, r3
 800b71c:	f7f5 fccd 	bl	80010ba <unpack_right_shift_u16>
 800b720:	4603      	mov	r3, r0
 800b722:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
        t2s8 |= unpack_left_shift_u16(src_p[3], 8u, 0x0fu);
 800b726:	68bb      	ldr	r3, [r7, #8]
 800b728:	3303      	adds	r3, #3
 800b72a:	781b      	ldrb	r3, [r3, #0]
 800b72c:	220f      	movs	r2, #15
 800b72e:	2108      	movs	r1, #8
 800b730:	4618      	mov	r0, r3
 800b732:	f7f5 fc92 	bl	800105a <unpack_left_shift_u16>
 800b736:	4603      	mov	r3, r0
 800b738:	461a      	mov	r2, r3
 800b73a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800b73e:	4313      	orrs	r3, r2
 800b740:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a

        if ((t2s8 & (1u << 11)) != 0u) {
 800b744:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800b748:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d007      	beq.n	800b760 <can1_ams_cell_temperatures_unpack+0xca0>
            t2s8 |= 0xf000u;
 800b750:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800b754:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b758:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b75c:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
        }

        dst_p->t2s8 = (int16_t)t2s8;
 800b760:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	851a      	strh	r2, [r3, #40]	; 0x28
        t3s8 = unpack_right_shift_u16(src_p[3], 4u, 0xf0u);
 800b768:	68bb      	ldr	r3, [r7, #8]
 800b76a:	3303      	adds	r3, #3
 800b76c:	781b      	ldrb	r3, [r3, #0]
 800b76e:	22f0      	movs	r2, #240	; 0xf0
 800b770:	2104      	movs	r1, #4
 800b772:	4618      	mov	r0, r3
 800b774:	f7f5 fca1 	bl	80010ba <unpack_right_shift_u16>
 800b778:	4603      	mov	r3, r0
 800b77a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        t3s8 |= unpack_left_shift_u16(src_p[4], 4u, 0xffu);
 800b77e:	68bb      	ldr	r3, [r7, #8]
 800b780:	3304      	adds	r3, #4
 800b782:	781b      	ldrb	r3, [r3, #0]
 800b784:	22ff      	movs	r2, #255	; 0xff
 800b786:	2104      	movs	r1, #4
 800b788:	4618      	mov	r0, r3
 800b78a:	f7f5 fc66 	bl	800105a <unpack_left_shift_u16>
 800b78e:	4603      	mov	r3, r0
 800b790:	461a      	mov	r2, r3
 800b792:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800b796:	4313      	orrs	r3, r2
 800b798:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

        if ((t3s8 & (1u << 11)) != 0u) {
 800b79c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800b7a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d007      	beq.n	800b7b8 <can1_ams_cell_temperatures_unpack+0xcf8>
            t3s8 |= 0xf000u;
 800b7a8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800b7ac:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b7b0:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b7b4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        }

        dst_p->t3s8 = (int16_t)t3s8;
 800b7b8:	f9b7 2042 	ldrsh.w	r2, [r7, #66]	; 0x42
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
        t4s8 = unpack_right_shift_u16(src_p[5], 0u, 0xffu);
 800b7c2:	68bb      	ldr	r3, [r7, #8]
 800b7c4:	3305      	adds	r3, #5
 800b7c6:	781b      	ldrb	r3, [r3, #0]
 800b7c8:	22ff      	movs	r2, #255	; 0xff
 800b7ca:	2100      	movs	r1, #0
 800b7cc:	4618      	mov	r0, r3
 800b7ce:	f7f5 fc74 	bl	80010ba <unpack_right_shift_u16>
 800b7d2:	4603      	mov	r3, r0
 800b7d4:	857b      	strh	r3, [r7, #42]	; 0x2a
        t4s8 |= unpack_left_shift_u16(src_p[6], 8u, 0x0fu);
 800b7d6:	68bb      	ldr	r3, [r7, #8]
 800b7d8:	3306      	adds	r3, #6
 800b7da:	781b      	ldrb	r3, [r3, #0]
 800b7dc:	220f      	movs	r2, #15
 800b7de:	2108      	movs	r1, #8
 800b7e0:	4618      	mov	r0, r3
 800b7e2:	f7f5 fc3a 	bl	800105a <unpack_left_shift_u16>
 800b7e6:	4603      	mov	r3, r0
 800b7e8:	461a      	mov	r2, r3
 800b7ea:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800b7ec:	4313      	orrs	r3, r2
 800b7ee:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((t4s8 & (1u << 11)) != 0u) {
 800b7f0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800b7f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d005      	beq.n	800b806 <can1_ams_cell_temperatures_unpack+0xd46>
            t4s8 |= 0xf000u;
 800b7fa:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800b7fc:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b800:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b804:	857b      	strh	r3, [r7, #42]	; 0x2a
        }

        dst_p->t4s8 = (int16_t)t4s8;
 800b806:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
        t5s8 = unpack_right_shift_u16(src_p[6], 4u, 0xf0u);
 800b810:	68bb      	ldr	r3, [r7, #8]
 800b812:	3306      	adds	r3, #6
 800b814:	781b      	ldrb	r3, [r3, #0]
 800b816:	22f0      	movs	r2, #240	; 0xf0
 800b818:	2104      	movs	r1, #4
 800b81a:	4618      	mov	r0, r3
 800b81c:	f7f5 fc4d 	bl	80010ba <unpack_right_shift_u16>
 800b820:	4603      	mov	r3, r0
 800b822:	827b      	strh	r3, [r7, #18]
        t5s8 |= unpack_left_shift_u16(src_p[7], 4u, 0xffu);
 800b824:	68bb      	ldr	r3, [r7, #8]
 800b826:	3307      	adds	r3, #7
 800b828:	781b      	ldrb	r3, [r3, #0]
 800b82a:	22ff      	movs	r2, #255	; 0xff
 800b82c:	2104      	movs	r1, #4
 800b82e:	4618      	mov	r0, r3
 800b830:	f7f5 fc13 	bl	800105a <unpack_left_shift_u16>
 800b834:	4603      	mov	r3, r0
 800b836:	461a      	mov	r2, r3
 800b838:	8a7b      	ldrh	r3, [r7, #18]
 800b83a:	4313      	orrs	r3, r2
 800b83c:	827b      	strh	r3, [r7, #18]

        if ((t5s8 & (1u << 11)) != 0u) {
 800b83e:	8a7b      	ldrh	r3, [r7, #18]
 800b840:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b844:	2b00      	cmp	r3, #0
 800b846:	d005      	beq.n	800b854 <can1_ams_cell_temperatures_unpack+0xd94>
            t5s8 |= 0xf000u;
 800b848:	8a7b      	ldrh	r3, [r7, #18]
 800b84a:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b84e:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b852:	827b      	strh	r3, [r7, #18]
        }

        dst_p->t5s8 = (int16_t)t5s8;
 800b854:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
        break;
 800b85e:	e34c      	b.n	800befa <can1_ams_cell_temperatures_unpack+0x143a>

    case 8:
        t1s9 = unpack_right_shift_u16(src_p[0], 4u, 0xf0u);
 800b860:	68bb      	ldr	r3, [r7, #8]
 800b862:	781b      	ldrb	r3, [r3, #0]
 800b864:	22f0      	movs	r2, #240	; 0xf0
 800b866:	2104      	movs	r1, #4
 800b868:	4618      	mov	r0, r3
 800b86a:	f7f5 fc26 	bl	80010ba <unpack_right_shift_u16>
 800b86e:	4603      	mov	r3, r0
 800b870:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
        t1s9 |= unpack_left_shift_u16(src_p[1], 4u, 0xffu);
 800b874:	68bb      	ldr	r3, [r7, #8]
 800b876:	3301      	adds	r3, #1
 800b878:	781b      	ldrb	r3, [r3, #0]
 800b87a:	22ff      	movs	r2, #255	; 0xff
 800b87c:	2104      	movs	r1, #4
 800b87e:	4618      	mov	r0, r3
 800b880:	f7f5 fbeb 	bl	800105a <unpack_left_shift_u16>
 800b884:	4603      	mov	r3, r0
 800b886:	461a      	mov	r2, r3
 800b888:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 800b88c:	4313      	orrs	r3, r2
 800b88e:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70

        if ((t1s9 & (1u << 11)) != 0u) {
 800b892:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 800b896:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d007      	beq.n	800b8ae <can1_ams_cell_temperatures_unpack+0xdee>
            t1s9 |= 0xf000u;
 800b89e:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 800b8a2:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b8a6:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b8aa:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
        }

        dst_p->t1s9 = (int16_t)t1s9;
 800b8ae:	f9b7 2070 	ldrsh.w	r2, [r7, #112]	; 0x70
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	825a      	strh	r2, [r3, #18]
        t2s9 = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
 800b8b6:	68bb      	ldr	r3, [r7, #8]
 800b8b8:	3302      	adds	r3, #2
 800b8ba:	781b      	ldrb	r3, [r3, #0]
 800b8bc:	22ff      	movs	r2, #255	; 0xff
 800b8be:	2100      	movs	r1, #0
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	f7f5 fbfa 	bl	80010ba <unpack_right_shift_u16>
 800b8c6:	4603      	mov	r3, r0
 800b8c8:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
        t2s9 |= unpack_left_shift_u16(src_p[3], 8u, 0x0fu);
 800b8cc:	68bb      	ldr	r3, [r7, #8]
 800b8ce:	3303      	adds	r3, #3
 800b8d0:	781b      	ldrb	r3, [r3, #0]
 800b8d2:	220f      	movs	r2, #15
 800b8d4:	2108      	movs	r1, #8
 800b8d6:	4618      	mov	r0, r3
 800b8d8:	f7f5 fbbf 	bl	800105a <unpack_left_shift_u16>
 800b8dc:	4603      	mov	r3, r0
 800b8de:	461a      	mov	r2, r3
 800b8e0:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 800b8e4:	4313      	orrs	r3, r2
 800b8e6:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58

        if ((t2s9 & (1u << 11)) != 0u) {
 800b8ea:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 800b8ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d007      	beq.n	800b906 <can1_ams_cell_temperatures_unpack+0xe46>
            t2s9 |= 0xf000u;
 800b8f6:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 800b8fa:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b8fe:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b902:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
        }

        dst_p->t2s9 = (int16_t)t2s9;
 800b906:	f9b7 2058 	ldrsh.w	r2, [r7, #88]	; 0x58
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	855a      	strh	r2, [r3, #42]	; 0x2a
        t3s9 = unpack_right_shift_u16(src_p[3], 4u, 0xf0u);
 800b90e:	68bb      	ldr	r3, [r7, #8]
 800b910:	3303      	adds	r3, #3
 800b912:	781b      	ldrb	r3, [r3, #0]
 800b914:	22f0      	movs	r2, #240	; 0xf0
 800b916:	2104      	movs	r1, #4
 800b918:	4618      	mov	r0, r3
 800b91a:	f7f5 fbce 	bl	80010ba <unpack_right_shift_u16>
 800b91e:	4603      	mov	r3, r0
 800b920:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
        t3s9 |= unpack_left_shift_u16(src_p[4], 4u, 0xffu);
 800b924:	68bb      	ldr	r3, [r7, #8]
 800b926:	3304      	adds	r3, #4
 800b928:	781b      	ldrb	r3, [r3, #0]
 800b92a:	22ff      	movs	r2, #255	; 0xff
 800b92c:	2104      	movs	r1, #4
 800b92e:	4618      	mov	r0, r3
 800b930:	f7f5 fb93 	bl	800105a <unpack_left_shift_u16>
 800b934:	4603      	mov	r3, r0
 800b936:	461a      	mov	r2, r3
 800b938:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800b93c:	4313      	orrs	r3, r2
 800b93e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

        if ((t3s9 & (1u << 11)) != 0u) {
 800b942:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800b946:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d007      	beq.n	800b95e <can1_ams_cell_temperatures_unpack+0xe9e>
            t3s9 |= 0xf000u;
 800b94e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800b952:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b956:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b95a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
        }

        dst_p->t3s9 = (int16_t)t3s9;
 800b95e:	f9b7 2040 	ldrsh.w	r2, [r7, #64]	; 0x40
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
        t4s9 = unpack_right_shift_u16(src_p[5], 0u, 0xffu);
 800b968:	68bb      	ldr	r3, [r7, #8]
 800b96a:	3305      	adds	r3, #5
 800b96c:	781b      	ldrb	r3, [r3, #0]
 800b96e:	22ff      	movs	r2, #255	; 0xff
 800b970:	2100      	movs	r1, #0
 800b972:	4618      	mov	r0, r3
 800b974:	f7f5 fba1 	bl	80010ba <unpack_right_shift_u16>
 800b978:	4603      	mov	r3, r0
 800b97a:	853b      	strh	r3, [r7, #40]	; 0x28
        t4s9 |= unpack_left_shift_u16(src_p[6], 8u, 0x0fu);
 800b97c:	68bb      	ldr	r3, [r7, #8]
 800b97e:	3306      	adds	r3, #6
 800b980:	781b      	ldrb	r3, [r3, #0]
 800b982:	220f      	movs	r2, #15
 800b984:	2108      	movs	r1, #8
 800b986:	4618      	mov	r0, r3
 800b988:	f7f5 fb67 	bl	800105a <unpack_left_shift_u16>
 800b98c:	4603      	mov	r3, r0
 800b98e:	461a      	mov	r2, r3
 800b990:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b992:	4313      	orrs	r3, r2
 800b994:	853b      	strh	r3, [r7, #40]	; 0x28

        if ((t4s9 & (1u << 11)) != 0u) {
 800b996:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b998:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d005      	beq.n	800b9ac <can1_ams_cell_temperatures_unpack+0xeec>
            t4s9 |= 0xf000u;
 800b9a0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b9a2:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b9a6:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b9aa:	853b      	strh	r3, [r7, #40]	; 0x28
        }

        dst_p->t4s9 = (int16_t)t4s9;
 800b9ac:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	; 0x28
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
        t5s9 = unpack_right_shift_u16(src_p[6], 4u, 0xf0u);
 800b9b6:	68bb      	ldr	r3, [r7, #8]
 800b9b8:	3306      	adds	r3, #6
 800b9ba:	781b      	ldrb	r3, [r3, #0]
 800b9bc:	22f0      	movs	r2, #240	; 0xf0
 800b9be:	2104      	movs	r1, #4
 800b9c0:	4618      	mov	r0, r3
 800b9c2:	f7f5 fb7a 	bl	80010ba <unpack_right_shift_u16>
 800b9c6:	4603      	mov	r3, r0
 800b9c8:	823b      	strh	r3, [r7, #16]
        t5s9 |= unpack_left_shift_u16(src_p[7], 4u, 0xffu);
 800b9ca:	68bb      	ldr	r3, [r7, #8]
 800b9cc:	3307      	adds	r3, #7
 800b9ce:	781b      	ldrb	r3, [r3, #0]
 800b9d0:	22ff      	movs	r2, #255	; 0xff
 800b9d2:	2104      	movs	r1, #4
 800b9d4:	4618      	mov	r0, r3
 800b9d6:	f7f5 fb40 	bl	800105a <unpack_left_shift_u16>
 800b9da:	4603      	mov	r3, r0
 800b9dc:	461a      	mov	r2, r3
 800b9de:	8a3b      	ldrh	r3, [r7, #16]
 800b9e0:	4313      	orrs	r3, r2
 800b9e2:	823b      	strh	r3, [r7, #16]

        if ((t5s9 & (1u << 11)) != 0u) {
 800b9e4:	8a3b      	ldrh	r3, [r7, #16]
 800b9e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d005      	beq.n	800b9fa <can1_ams_cell_temperatures_unpack+0xf3a>
            t5s9 |= 0xf000u;
 800b9ee:	8a3b      	ldrh	r3, [r7, #16]
 800b9f0:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b9f4:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b9f8:	823b      	strh	r3, [r7, #16]
        }

        dst_p->t5s9 = (int16_t)t5s9;
 800b9fa:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800b9fe:	68fb      	ldr	r3, [r7, #12]
 800ba00:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
        break;
 800ba04:	e279      	b.n	800befa <can1_ams_cell_temperatures_unpack+0x143a>

    case 9:
        t1s10 = unpack_right_shift_u16(src_p[0], 4u, 0xf0u);
 800ba06:	68bb      	ldr	r3, [r7, #8]
 800ba08:	781b      	ldrb	r3, [r3, #0]
 800ba0a:	22f0      	movs	r2, #240	; 0xf0
 800ba0c:	2104      	movs	r1, #4
 800ba0e:	4618      	mov	r0, r3
 800ba10:	f7f5 fb53 	bl	80010ba <unpack_right_shift_u16>
 800ba14:	4603      	mov	r3, r0
 800ba16:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
        t1s10 |= unpack_left_shift_u16(src_p[1], 4u, 0xffu);
 800ba1a:	68bb      	ldr	r3, [r7, #8]
 800ba1c:	3301      	adds	r3, #1
 800ba1e:	781b      	ldrb	r3, [r3, #0]
 800ba20:	22ff      	movs	r2, #255	; 0xff
 800ba22:	2104      	movs	r1, #4
 800ba24:	4618      	mov	r0, r3
 800ba26:	f7f5 fb18 	bl	800105a <unpack_left_shift_u16>
 800ba2a:	4603      	mov	r3, r0
 800ba2c:	461a      	mov	r2, r3
 800ba2e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800ba32:	4313      	orrs	r3, r2
 800ba34:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

        if ((t1s10 & (1u << 11)) != 0u) {
 800ba38:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800ba3c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d007      	beq.n	800ba54 <can1_ams_cell_temperatures_unpack+0xf94>
            t1s10 |= 0xf000u;
 800ba44:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800ba48:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800ba4c:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800ba50:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
        }

        dst_p->t1s10 = (int16_t)t1s10;
 800ba54:	f9b7 2086 	ldrsh.w	r2, [r7, #134]	; 0x86
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	829a      	strh	r2, [r3, #20]
        t2s10 = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
 800ba5c:	68bb      	ldr	r3, [r7, #8]
 800ba5e:	3302      	adds	r3, #2
 800ba60:	781b      	ldrb	r3, [r3, #0]
 800ba62:	22ff      	movs	r2, #255	; 0xff
 800ba64:	2100      	movs	r1, #0
 800ba66:	4618      	mov	r0, r3
 800ba68:	f7f5 fb27 	bl	80010ba <unpack_right_shift_u16>
 800ba6c:	4603      	mov	r3, r0
 800ba6e:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
        t2s10 |= unpack_left_shift_u16(src_p[3], 8u, 0x0fu);
 800ba72:	68bb      	ldr	r3, [r7, #8]
 800ba74:	3303      	adds	r3, #3
 800ba76:	781b      	ldrb	r3, [r3, #0]
 800ba78:	220f      	movs	r2, #15
 800ba7a:	2108      	movs	r1, #8
 800ba7c:	4618      	mov	r0, r3
 800ba7e:	f7f5 faec 	bl	800105a <unpack_left_shift_u16>
 800ba82:	4603      	mov	r3, r0
 800ba84:	461a      	mov	r2, r3
 800ba86:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800ba8a:	4313      	orrs	r3, r2
 800ba8c:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e

        if ((t2s10 & (1u << 11)) != 0u) {
 800ba90:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800ba94:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d007      	beq.n	800baac <can1_ams_cell_temperatures_unpack+0xfec>
            t2s10 |= 0xf000u;
 800ba9c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800baa0:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800baa4:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800baa8:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
        }

        dst_p->t2s10 = (int16_t)t2s10;
 800baac:	f9b7 206e 	ldrsh.w	r2, [r7, #110]	; 0x6e
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	859a      	strh	r2, [r3, #44]	; 0x2c
        t3s10 = unpack_right_shift_u16(src_p[3], 4u, 0xf0u);
 800bab4:	68bb      	ldr	r3, [r7, #8]
 800bab6:	3303      	adds	r3, #3
 800bab8:	781b      	ldrb	r3, [r3, #0]
 800baba:	22f0      	movs	r2, #240	; 0xf0
 800babc:	2104      	movs	r1, #4
 800babe:	4618      	mov	r0, r3
 800bac0:	f7f5 fafb 	bl	80010ba <unpack_right_shift_u16>
 800bac4:	4603      	mov	r3, r0
 800bac6:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
        t3s10 |= unpack_left_shift_u16(src_p[4], 4u, 0xffu);
 800baca:	68bb      	ldr	r3, [r7, #8]
 800bacc:	3304      	adds	r3, #4
 800bace:	781b      	ldrb	r3, [r3, #0]
 800bad0:	22ff      	movs	r2, #255	; 0xff
 800bad2:	2104      	movs	r1, #4
 800bad4:	4618      	mov	r0, r3
 800bad6:	f7f5 fac0 	bl	800105a <unpack_left_shift_u16>
 800bada:	4603      	mov	r3, r0
 800badc:	461a      	mov	r2, r3
 800bade:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800bae2:	4313      	orrs	r3, r2
 800bae4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56

        if ((t3s10 & (1u << 11)) != 0u) {
 800bae8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800baec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d007      	beq.n	800bb04 <can1_ams_cell_temperatures_unpack+0x1044>
            t3s10 |= 0xf000u;
 800baf4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800baf8:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800bafc:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800bb00:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
        }

        dst_p->t3s10 = (int16_t)t3s10;
 800bb04:	f9b7 2056 	ldrsh.w	r2, [r7, #86]	; 0x56
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        t4s10 = unpack_right_shift_u16(src_p[5], 0u, 0xffu);
 800bb0e:	68bb      	ldr	r3, [r7, #8]
 800bb10:	3305      	adds	r3, #5
 800bb12:	781b      	ldrb	r3, [r3, #0]
 800bb14:	22ff      	movs	r2, #255	; 0xff
 800bb16:	2100      	movs	r1, #0
 800bb18:	4618      	mov	r0, r3
 800bb1a:	f7f5 face 	bl	80010ba <unpack_right_shift_u16>
 800bb1e:	4603      	mov	r3, r0
 800bb20:	87fb      	strh	r3, [r7, #62]	; 0x3e
        t4s10 |= unpack_left_shift_u16(src_p[6], 8u, 0x0fu);
 800bb22:	68bb      	ldr	r3, [r7, #8]
 800bb24:	3306      	adds	r3, #6
 800bb26:	781b      	ldrb	r3, [r3, #0]
 800bb28:	220f      	movs	r2, #15
 800bb2a:	2108      	movs	r1, #8
 800bb2c:	4618      	mov	r0, r3
 800bb2e:	f7f5 fa94 	bl	800105a <unpack_left_shift_u16>
 800bb32:	4603      	mov	r3, r0
 800bb34:	461a      	mov	r2, r3
 800bb36:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800bb38:	4313      	orrs	r3, r2
 800bb3a:	87fb      	strh	r3, [r7, #62]	; 0x3e

        if ((t4s10 & (1u << 11)) != 0u) {
 800bb3c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800bb3e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d005      	beq.n	800bb52 <can1_ams_cell_temperatures_unpack+0x1092>
            t4s10 |= 0xf000u;
 800bb46:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800bb48:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800bb4c:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800bb50:	87fb      	strh	r3, [r7, #62]	; 0x3e
        }

        dst_p->t4s10 = (int16_t)t4s10;
 800bb52:	f9b7 203e 	ldrsh.w	r2, [r7, #62]	; 0x3e
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
        t5s10 = unpack_right_shift_u16(src_p[6], 4u, 0xf0u);
 800bb5c:	68bb      	ldr	r3, [r7, #8]
 800bb5e:	3306      	adds	r3, #6
 800bb60:	781b      	ldrb	r3, [r3, #0]
 800bb62:	22f0      	movs	r2, #240	; 0xf0
 800bb64:	2104      	movs	r1, #4
 800bb66:	4618      	mov	r0, r3
 800bb68:	f7f5 faa7 	bl	80010ba <unpack_right_shift_u16>
 800bb6c:	4603      	mov	r3, r0
 800bb6e:	84fb      	strh	r3, [r7, #38]	; 0x26
        t5s10 |= unpack_left_shift_u16(src_p[7], 4u, 0xffu);
 800bb70:	68bb      	ldr	r3, [r7, #8]
 800bb72:	3307      	adds	r3, #7
 800bb74:	781b      	ldrb	r3, [r3, #0]
 800bb76:	22ff      	movs	r2, #255	; 0xff
 800bb78:	2104      	movs	r1, #4
 800bb7a:	4618      	mov	r0, r3
 800bb7c:	f7f5 fa6d 	bl	800105a <unpack_left_shift_u16>
 800bb80:	4603      	mov	r3, r0
 800bb82:	461a      	mov	r2, r3
 800bb84:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800bb86:	4313      	orrs	r3, r2
 800bb88:	84fb      	strh	r3, [r7, #38]	; 0x26

        if ((t5s10 & (1u << 11)) != 0u) {
 800bb8a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800bb8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d005      	beq.n	800bba0 <can1_ams_cell_temperatures_unpack+0x10e0>
            t5s10 |= 0xf000u;
 800bb94:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800bb96:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800bb9a:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800bb9e:	84fb      	strh	r3, [r7, #38]	; 0x26
        }

        dst_p->t5s10 = (int16_t)t5s10;
 800bba0:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
        break;
 800bbaa:	e1a6      	b.n	800befa <can1_ams_cell_temperatures_unpack+0x143a>

    case 10:
        t1s11 = unpack_right_shift_u16(src_p[0], 4u, 0xf0u);
 800bbac:	68bb      	ldr	r3, [r7, #8]
 800bbae:	781b      	ldrb	r3, [r3, #0]
 800bbb0:	22f0      	movs	r2, #240	; 0xf0
 800bbb2:	2104      	movs	r1, #4
 800bbb4:	4618      	mov	r0, r3
 800bbb6:	f7f5 fa80 	bl	80010ba <unpack_right_shift_u16>
 800bbba:	4603      	mov	r3, r0
 800bbbc:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
        t1s11 |= unpack_left_shift_u16(src_p[1], 4u, 0xffu);
 800bbc0:	68bb      	ldr	r3, [r7, #8]
 800bbc2:	3301      	adds	r3, #1
 800bbc4:	781b      	ldrb	r3, [r3, #0]
 800bbc6:	22ff      	movs	r2, #255	; 0xff
 800bbc8:	2104      	movs	r1, #4
 800bbca:	4618      	mov	r0, r3
 800bbcc:	f7f5 fa45 	bl	800105a <unpack_left_shift_u16>
 800bbd0:	4603      	mov	r3, r0
 800bbd2:	461a      	mov	r2, r3
 800bbd4:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 800bbd8:	4313      	orrs	r3, r2
 800bbda:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84

        if ((t1s11 & (1u << 11)) != 0u) {
 800bbde:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 800bbe2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d007      	beq.n	800bbfa <can1_ams_cell_temperatures_unpack+0x113a>
            t1s11 |= 0xf000u;
 800bbea:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 800bbee:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800bbf2:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800bbf6:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
        }

        dst_p->t1s11 = (int16_t)t1s11;
 800bbfa:	f9b7 2084 	ldrsh.w	r2, [r7, #132]	; 0x84
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	82da      	strh	r2, [r3, #22]
        t2s11 = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
 800bc02:	68bb      	ldr	r3, [r7, #8]
 800bc04:	3302      	adds	r3, #2
 800bc06:	781b      	ldrb	r3, [r3, #0]
 800bc08:	22ff      	movs	r2, #255	; 0xff
 800bc0a:	2100      	movs	r1, #0
 800bc0c:	4618      	mov	r0, r3
 800bc0e:	f7f5 fa54 	bl	80010ba <unpack_right_shift_u16>
 800bc12:	4603      	mov	r3, r0
 800bc14:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
        t2s11 |= unpack_left_shift_u16(src_p[3], 8u, 0x0fu);
 800bc18:	68bb      	ldr	r3, [r7, #8]
 800bc1a:	3303      	adds	r3, #3
 800bc1c:	781b      	ldrb	r3, [r3, #0]
 800bc1e:	220f      	movs	r2, #15
 800bc20:	2108      	movs	r1, #8
 800bc22:	4618      	mov	r0, r3
 800bc24:	f7f5 fa19 	bl	800105a <unpack_left_shift_u16>
 800bc28:	4603      	mov	r3, r0
 800bc2a:	461a      	mov	r2, r3
 800bc2c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800bc30:	4313      	orrs	r3, r2
 800bc32:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

        if ((t2s11 & (1u << 11)) != 0u) {
 800bc36:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800bc3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d007      	beq.n	800bc52 <can1_ams_cell_temperatures_unpack+0x1192>
            t2s11 |= 0xf000u;
 800bc42:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800bc46:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800bc4a:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800bc4e:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
        }

        dst_p->t2s11 = (int16_t)t2s11;
 800bc52:	f9b7 206c 	ldrsh.w	r2, [r7, #108]	; 0x6c
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	85da      	strh	r2, [r3, #46]	; 0x2e
        t3s11 = unpack_right_shift_u16(src_p[3], 4u, 0xf0u);
 800bc5a:	68bb      	ldr	r3, [r7, #8]
 800bc5c:	3303      	adds	r3, #3
 800bc5e:	781b      	ldrb	r3, [r3, #0]
 800bc60:	22f0      	movs	r2, #240	; 0xf0
 800bc62:	2104      	movs	r1, #4
 800bc64:	4618      	mov	r0, r3
 800bc66:	f7f5 fa28 	bl	80010ba <unpack_right_shift_u16>
 800bc6a:	4603      	mov	r3, r0
 800bc6c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
        t3s11 |= unpack_left_shift_u16(src_p[4], 4u, 0xffu);
 800bc70:	68bb      	ldr	r3, [r7, #8]
 800bc72:	3304      	adds	r3, #4
 800bc74:	781b      	ldrb	r3, [r3, #0]
 800bc76:	22ff      	movs	r2, #255	; 0xff
 800bc78:	2104      	movs	r1, #4
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	f7f5 f9ed 	bl	800105a <unpack_left_shift_u16>
 800bc80:	4603      	mov	r3, r0
 800bc82:	461a      	mov	r2, r3
 800bc84:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800bc88:	4313      	orrs	r3, r2
 800bc8a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54

        if ((t3s11 & (1u << 11)) != 0u) {
 800bc8e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800bc92:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d007      	beq.n	800bcaa <can1_ams_cell_temperatures_unpack+0x11ea>
            t3s11 |= 0xf000u;
 800bc9a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800bc9e:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800bca2:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800bca6:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
        }

        dst_p->t3s11 = (int16_t)t3s11;
 800bcaa:	f9b7 2054 	ldrsh.w	r2, [r7, #84]	; 0x54
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        t4s11 = unpack_right_shift_u16(src_p[5], 0u, 0xffu);
 800bcb4:	68bb      	ldr	r3, [r7, #8]
 800bcb6:	3305      	adds	r3, #5
 800bcb8:	781b      	ldrb	r3, [r3, #0]
 800bcba:	22ff      	movs	r2, #255	; 0xff
 800bcbc:	2100      	movs	r1, #0
 800bcbe:	4618      	mov	r0, r3
 800bcc0:	f7f5 f9fb 	bl	80010ba <unpack_right_shift_u16>
 800bcc4:	4603      	mov	r3, r0
 800bcc6:	87bb      	strh	r3, [r7, #60]	; 0x3c
        t4s11 |= unpack_left_shift_u16(src_p[6], 8u, 0x0fu);
 800bcc8:	68bb      	ldr	r3, [r7, #8]
 800bcca:	3306      	adds	r3, #6
 800bccc:	781b      	ldrb	r3, [r3, #0]
 800bcce:	220f      	movs	r2, #15
 800bcd0:	2108      	movs	r1, #8
 800bcd2:	4618      	mov	r0, r3
 800bcd4:	f7f5 f9c1 	bl	800105a <unpack_left_shift_u16>
 800bcd8:	4603      	mov	r3, r0
 800bcda:	461a      	mov	r2, r3
 800bcdc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800bcde:	4313      	orrs	r3, r2
 800bce0:	87bb      	strh	r3, [r7, #60]	; 0x3c

        if ((t4s11 & (1u << 11)) != 0u) {
 800bce2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800bce4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d005      	beq.n	800bcf8 <can1_ams_cell_temperatures_unpack+0x1238>
            t4s11 |= 0xf000u;
 800bcec:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800bcee:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800bcf2:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800bcf6:	87bb      	strh	r3, [r7, #60]	; 0x3c
        }

        dst_p->t4s11 = (int16_t)t4s11;
 800bcf8:	f9b7 203c 	ldrsh.w	r2, [r7, #60]	; 0x3c
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
        t5s11 = unpack_right_shift_u16(src_p[6], 4u, 0xf0u);
 800bd02:	68bb      	ldr	r3, [r7, #8]
 800bd04:	3306      	adds	r3, #6
 800bd06:	781b      	ldrb	r3, [r3, #0]
 800bd08:	22f0      	movs	r2, #240	; 0xf0
 800bd0a:	2104      	movs	r1, #4
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	f7f5 f9d4 	bl	80010ba <unpack_right_shift_u16>
 800bd12:	4603      	mov	r3, r0
 800bd14:	84bb      	strh	r3, [r7, #36]	; 0x24
        t5s11 |= unpack_left_shift_u16(src_p[7], 4u, 0xffu);
 800bd16:	68bb      	ldr	r3, [r7, #8]
 800bd18:	3307      	adds	r3, #7
 800bd1a:	781b      	ldrb	r3, [r3, #0]
 800bd1c:	22ff      	movs	r2, #255	; 0xff
 800bd1e:	2104      	movs	r1, #4
 800bd20:	4618      	mov	r0, r3
 800bd22:	f7f5 f99a 	bl	800105a <unpack_left_shift_u16>
 800bd26:	4603      	mov	r3, r0
 800bd28:	461a      	mov	r2, r3
 800bd2a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bd2c:	4313      	orrs	r3, r2
 800bd2e:	84bb      	strh	r3, [r7, #36]	; 0x24

        if ((t5s11 & (1u << 11)) != 0u) {
 800bd30:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bd32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d005      	beq.n	800bd46 <can1_ams_cell_temperatures_unpack+0x1286>
            t5s11 |= 0xf000u;
 800bd3a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bd3c:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800bd40:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800bd44:	84bb      	strh	r3, [r7, #36]	; 0x24
        }

        dst_p->t5s11 = (int16_t)t5s11;
 800bd46:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76
        break;
 800bd50:	e0d3      	b.n	800befa <can1_ams_cell_temperatures_unpack+0x143a>

    case 11:
        t1s12 = unpack_right_shift_u16(src_p[0], 4u, 0xf0u);
 800bd52:	68bb      	ldr	r3, [r7, #8]
 800bd54:	781b      	ldrb	r3, [r3, #0]
 800bd56:	22f0      	movs	r2, #240	; 0xf0
 800bd58:	2104      	movs	r1, #4
 800bd5a:	4618      	mov	r0, r3
 800bd5c:	f7f5 f9ad 	bl	80010ba <unpack_right_shift_u16>
 800bd60:	4603      	mov	r3, r0
 800bd62:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
        t1s12 |= unpack_left_shift_u16(src_p[1], 4u, 0xffu);
 800bd66:	68bb      	ldr	r3, [r7, #8]
 800bd68:	3301      	adds	r3, #1
 800bd6a:	781b      	ldrb	r3, [r3, #0]
 800bd6c:	22ff      	movs	r2, #255	; 0xff
 800bd6e:	2104      	movs	r1, #4
 800bd70:	4618      	mov	r0, r3
 800bd72:	f7f5 f972 	bl	800105a <unpack_left_shift_u16>
 800bd76:	4603      	mov	r3, r0
 800bd78:	461a      	mov	r2, r3
 800bd7a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800bd7e:	4313      	orrs	r3, r2
 800bd80:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82

        if ((t1s12 & (1u << 11)) != 0u) {
 800bd84:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800bd88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d007      	beq.n	800bda0 <can1_ams_cell_temperatures_unpack+0x12e0>
            t1s12 |= 0xf000u;
 800bd90:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800bd94:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800bd98:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800bd9c:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
        }

        dst_p->t1s12 = (int16_t)t1s12;
 800bda0:	f9b7 2082 	ldrsh.w	r2, [r7, #130]	; 0x82
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	831a      	strh	r2, [r3, #24]
        t2s12 = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
 800bda8:	68bb      	ldr	r3, [r7, #8]
 800bdaa:	3302      	adds	r3, #2
 800bdac:	781b      	ldrb	r3, [r3, #0]
 800bdae:	22ff      	movs	r2, #255	; 0xff
 800bdb0:	2100      	movs	r1, #0
 800bdb2:	4618      	mov	r0, r3
 800bdb4:	f7f5 f981 	bl	80010ba <unpack_right_shift_u16>
 800bdb8:	4603      	mov	r3, r0
 800bdba:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        t2s12 |= unpack_left_shift_u16(src_p[3], 8u, 0x0fu);
 800bdbe:	68bb      	ldr	r3, [r7, #8]
 800bdc0:	3303      	adds	r3, #3
 800bdc2:	781b      	ldrb	r3, [r3, #0]
 800bdc4:	220f      	movs	r2, #15
 800bdc6:	2108      	movs	r1, #8
 800bdc8:	4618      	mov	r0, r3
 800bdca:	f7f5 f946 	bl	800105a <unpack_left_shift_u16>
 800bdce:	4603      	mov	r3, r0
 800bdd0:	461a      	mov	r2, r3
 800bdd2:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 800bdd6:	4313      	orrs	r3, r2
 800bdd8:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a

        if ((t2s12 & (1u << 11)) != 0u) {
 800bddc:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 800bde0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d007      	beq.n	800bdf8 <can1_ams_cell_temperatures_unpack+0x1338>
            t2s12 |= 0xf000u;
 800bde8:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 800bdec:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800bdf0:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800bdf4:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        }

        dst_p->t2s12 = (int16_t)t2s12;
 800bdf8:	f9b7 206a 	ldrsh.w	r2, [r7, #106]	; 0x6a
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	861a      	strh	r2, [r3, #48]	; 0x30
        t3s12 = unpack_right_shift_u16(src_p[3], 4u, 0xf0u);
 800be00:	68bb      	ldr	r3, [r7, #8]
 800be02:	3303      	adds	r3, #3
 800be04:	781b      	ldrb	r3, [r3, #0]
 800be06:	22f0      	movs	r2, #240	; 0xf0
 800be08:	2104      	movs	r1, #4
 800be0a:	4618      	mov	r0, r3
 800be0c:	f7f5 f955 	bl	80010ba <unpack_right_shift_u16>
 800be10:	4603      	mov	r3, r0
 800be12:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
        t3s12 |= unpack_left_shift_u16(src_p[4], 4u, 0xffu);
 800be16:	68bb      	ldr	r3, [r7, #8]
 800be18:	3304      	adds	r3, #4
 800be1a:	781b      	ldrb	r3, [r3, #0]
 800be1c:	22ff      	movs	r2, #255	; 0xff
 800be1e:	2104      	movs	r1, #4
 800be20:	4618      	mov	r0, r3
 800be22:	f7f5 f91a 	bl	800105a <unpack_left_shift_u16>
 800be26:	4603      	mov	r3, r0
 800be28:	461a      	mov	r2, r3
 800be2a:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800be2e:	4313      	orrs	r3, r2
 800be30:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

        if ((t3s12 & (1u << 11)) != 0u) {
 800be34:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800be38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d007      	beq.n	800be50 <can1_ams_cell_temperatures_unpack+0x1390>
            t3s12 |= 0xf000u;
 800be40:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800be44:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800be48:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800be4c:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
        }

        dst_p->t3s12 = (int16_t)t3s12;
 800be50:	f9b7 2052 	ldrsh.w	r2, [r7, #82]	; 0x52
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        t4s12 = unpack_right_shift_u16(src_p[5], 0u, 0xffu);
 800be5a:	68bb      	ldr	r3, [r7, #8]
 800be5c:	3305      	adds	r3, #5
 800be5e:	781b      	ldrb	r3, [r3, #0]
 800be60:	22ff      	movs	r2, #255	; 0xff
 800be62:	2100      	movs	r1, #0
 800be64:	4618      	mov	r0, r3
 800be66:	f7f5 f928 	bl	80010ba <unpack_right_shift_u16>
 800be6a:	4603      	mov	r3, r0
 800be6c:	877b      	strh	r3, [r7, #58]	; 0x3a
        t4s12 |= unpack_left_shift_u16(src_p[6], 8u, 0x0fu);
 800be6e:	68bb      	ldr	r3, [r7, #8]
 800be70:	3306      	adds	r3, #6
 800be72:	781b      	ldrb	r3, [r3, #0]
 800be74:	220f      	movs	r2, #15
 800be76:	2108      	movs	r1, #8
 800be78:	4618      	mov	r0, r3
 800be7a:	f7f5 f8ee 	bl	800105a <unpack_left_shift_u16>
 800be7e:	4603      	mov	r3, r0
 800be80:	461a      	mov	r2, r3
 800be82:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800be84:	4313      	orrs	r3, r2
 800be86:	877b      	strh	r3, [r7, #58]	; 0x3a

        if ((t4s12 & (1u << 11)) != 0u) {
 800be88:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800be8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d005      	beq.n	800be9e <can1_ams_cell_temperatures_unpack+0x13de>
            t4s12 |= 0xf000u;
 800be92:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800be94:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800be98:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800be9c:	877b      	strh	r3, [r7, #58]	; 0x3a
        }

        dst_p->t4s12 = (int16_t)t4s12;
 800be9e:	f9b7 203a 	ldrsh.w	r2, [r7, #58]	; 0x3a
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        t5s12 = unpack_right_shift_u16(src_p[6], 4u, 0xf0u);
 800bea8:	68bb      	ldr	r3, [r7, #8]
 800beaa:	3306      	adds	r3, #6
 800beac:	781b      	ldrb	r3, [r3, #0]
 800beae:	22f0      	movs	r2, #240	; 0xf0
 800beb0:	2104      	movs	r1, #4
 800beb2:	4618      	mov	r0, r3
 800beb4:	f7f5 f901 	bl	80010ba <unpack_right_shift_u16>
 800beb8:	4603      	mov	r3, r0
 800beba:	847b      	strh	r3, [r7, #34]	; 0x22
        t5s12 |= unpack_left_shift_u16(src_p[7], 4u, 0xffu);
 800bebc:	68bb      	ldr	r3, [r7, #8]
 800bebe:	3307      	adds	r3, #7
 800bec0:	781b      	ldrb	r3, [r3, #0]
 800bec2:	22ff      	movs	r2, #255	; 0xff
 800bec4:	2104      	movs	r1, #4
 800bec6:	4618      	mov	r0, r3
 800bec8:	f7f5 f8c7 	bl	800105a <unpack_left_shift_u16>
 800becc:	4603      	mov	r3, r0
 800bece:	461a      	mov	r2, r3
 800bed0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800bed2:	4313      	orrs	r3, r2
 800bed4:	847b      	strh	r3, [r7, #34]	; 0x22

        if ((t5s12 & (1u << 11)) != 0u) {
 800bed6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800bed8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d005      	beq.n	800beec <can1_ams_cell_temperatures_unpack+0x142c>
            t5s12 |= 0xf000u;
 800bee0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800bee2:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800bee6:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800beea:	847b      	strh	r3, [r7, #34]	; 0x22
        }

        dst_p->t5s12 = (int16_t)t5s12;
 800beec:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
        break;
 800bef6:	e000      	b.n	800befa <can1_ams_cell_temperatures_unpack+0x143a>

    default:
        break;
 800bef8:	bf00      	nop
    }

    return (0);
 800befa:	2300      	movs	r3, #0
}
 800befc:	4618      	mov	r0, r3
 800befe:	3788      	adds	r7, #136	; 0x88
 800bf00:	46bd      	mov	sp, r7
 800bf02:	bd80      	pop	{r7, pc}

0800bf04 <can1_ams_cell_temperatures_temperature_multiplexor_encode>:

uint8_t can1_ams_cell_temperatures_temperature_multiplexor_encode(double value)
{
 800bf04:	b580      	push	{r7, lr}
 800bf06:	b082      	sub	sp, #8
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)(value);
 800bf0e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bf12:	f7f4 fe3b 	bl	8000b8c <__aeabi_d2uiz>
 800bf16:	4603      	mov	r3, r0
 800bf18:	b2db      	uxtb	r3, r3
}
 800bf1a:	4618      	mov	r0, r3
 800bf1c:	3708      	adds	r7, #8
 800bf1e:	46bd      	mov	sp, r7
 800bf20:	bd80      	pop	{r7, pc}
 800bf22:	0000      	movs	r0, r0
 800bf24:	0000      	movs	r0, r0
	...

0800bf28 <can1_ams_cell_temperatures_t1s1_encode>:
{
    return (value <= 15u);
}

int16_t can1_ams_cell_temperatures_t1s1_encode(double value)
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b082      	sub	sp, #8
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800bf32:	f04f 0200 	mov.w	r2, #0
 800bf36:	4b10      	ldr	r3, [pc, #64]	; (800bf78 <can1_ams_cell_temperatures_t1s1_encode+0x50>)
 800bf38:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bf3c:	f7f4 f998 	bl	8000270 <__adddf3>
 800bf40:	4602      	mov	r2, r0
 800bf42:	460b      	mov	r3, r1
 800bf44:	4610      	mov	r0, r2
 800bf46:	4619      	mov	r1, r3
 800bf48:	a309      	add	r3, pc, #36	; (adr r3, 800bf70 <can1_ams_cell_temperatures_t1s1_encode+0x48>)
 800bf4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf4e:	f7f4 fc6f 	bl	8000830 <__aeabi_ddiv>
 800bf52:	4602      	mov	r2, r0
 800bf54:	460b      	mov	r3, r1
 800bf56:	4610      	mov	r0, r2
 800bf58:	4619      	mov	r1, r3
 800bf5a:	f7f4 fdef 	bl	8000b3c <__aeabi_d2iz>
 800bf5e:	4603      	mov	r3, r0
 800bf60:	b21b      	sxth	r3, r3
}
 800bf62:	4618      	mov	r0, r3
 800bf64:	3708      	adds	r7, #8
 800bf66:	46bd      	mov	sp, r7
 800bf68:	bd80      	pop	{r7, pc}
 800bf6a:	bf00      	nop
 800bf6c:	f3af 8000 	nop.w
 800bf70:	757928e1 	.word	0x757928e1
 800bf74:	3fa9018e 	.word	0x3fa9018e
 800bf78:	40240000 	.word	0x40240000
 800bf7c:	00000000 	.word	0x00000000

0800bf80 <can1_ams_cell_temperatures_t1s1_decode>:

double can1_ams_cell_temperatures_t1s1_decode(int16_t value)
{
 800bf80:	b580      	push	{r7, lr}
 800bf82:	b082      	sub	sp, #8
 800bf84:	af00      	add	r7, sp, #0
 800bf86:	4603      	mov	r3, r0
 800bf88:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800bf8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800bf8e:	4618      	mov	r0, r3
 800bf90:	f7f4 faba 	bl	8000508 <__aeabi_i2d>
 800bf94:	a30d      	add	r3, pc, #52	; (adr r3, 800bfcc <can1_ams_cell_temperatures_t1s1_decode+0x4c>)
 800bf96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf9a:	f7f4 fb1f 	bl	80005dc <__aeabi_dmul>
 800bf9e:	4602      	mov	r2, r0
 800bfa0:	460b      	mov	r3, r1
 800bfa2:	4610      	mov	r0, r2
 800bfa4:	4619      	mov	r1, r3
 800bfa6:	f04f 0200 	mov.w	r2, #0
 800bfaa:	4b07      	ldr	r3, [pc, #28]	; (800bfc8 <can1_ams_cell_temperatures_t1s1_decode+0x48>)
 800bfac:	f7f4 f95e 	bl	800026c <__aeabi_dsub>
 800bfb0:	4602      	mov	r2, r0
 800bfb2:	460b      	mov	r3, r1
 800bfb4:	ec43 2b17 	vmov	d7, r2, r3
}
 800bfb8:	eeb0 0a47 	vmov.f32	s0, s14
 800bfbc:	eef0 0a67 	vmov.f32	s1, s15
 800bfc0:	3708      	adds	r7, #8
 800bfc2:	46bd      	mov	sp, r7
 800bfc4:	bd80      	pop	{r7, pc}
 800bfc6:	bf00      	nop
 800bfc8:	40240000 	.word	0x40240000
 800bfcc:	757928e1 	.word	0x757928e1
 800bfd0:	3fa9018e 	.word	0x3fa9018e
 800bfd4:	00000000 	.word	0x00000000

0800bfd8 <can1_ams_cell_temperatures_t1s2_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t1s2_encode(double value)
{
 800bfd8:	b580      	push	{r7, lr}
 800bfda:	b082      	sub	sp, #8
 800bfdc:	af00      	add	r7, sp, #0
 800bfde:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800bfe2:	f04f 0200 	mov.w	r2, #0
 800bfe6:	4b10      	ldr	r3, [pc, #64]	; (800c028 <can1_ams_cell_temperatures_t1s2_encode+0x50>)
 800bfe8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bfec:	f7f4 f940 	bl	8000270 <__adddf3>
 800bff0:	4602      	mov	r2, r0
 800bff2:	460b      	mov	r3, r1
 800bff4:	4610      	mov	r0, r2
 800bff6:	4619      	mov	r1, r3
 800bff8:	a309      	add	r3, pc, #36	; (adr r3, 800c020 <can1_ams_cell_temperatures_t1s2_encode+0x48>)
 800bffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bffe:	f7f4 fc17 	bl	8000830 <__aeabi_ddiv>
 800c002:	4602      	mov	r2, r0
 800c004:	460b      	mov	r3, r1
 800c006:	4610      	mov	r0, r2
 800c008:	4619      	mov	r1, r3
 800c00a:	f7f4 fd97 	bl	8000b3c <__aeabi_d2iz>
 800c00e:	4603      	mov	r3, r0
 800c010:	b21b      	sxth	r3, r3
}
 800c012:	4618      	mov	r0, r3
 800c014:	3708      	adds	r7, #8
 800c016:	46bd      	mov	sp, r7
 800c018:	bd80      	pop	{r7, pc}
 800c01a:	bf00      	nop
 800c01c:	f3af 8000 	nop.w
 800c020:	757928e1 	.word	0x757928e1
 800c024:	3fa9018e 	.word	0x3fa9018e
 800c028:	40240000 	.word	0x40240000
 800c02c:	00000000 	.word	0x00000000

0800c030 <can1_ams_cell_temperatures_t1s2_decode>:

double can1_ams_cell_temperatures_t1s2_decode(int16_t value)
{
 800c030:	b580      	push	{r7, lr}
 800c032:	b082      	sub	sp, #8
 800c034:	af00      	add	r7, sp, #0
 800c036:	4603      	mov	r3, r0
 800c038:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800c03a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c03e:	4618      	mov	r0, r3
 800c040:	f7f4 fa62 	bl	8000508 <__aeabi_i2d>
 800c044:	a30d      	add	r3, pc, #52	; (adr r3, 800c07c <can1_ams_cell_temperatures_t1s2_decode+0x4c>)
 800c046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c04a:	f7f4 fac7 	bl	80005dc <__aeabi_dmul>
 800c04e:	4602      	mov	r2, r0
 800c050:	460b      	mov	r3, r1
 800c052:	4610      	mov	r0, r2
 800c054:	4619      	mov	r1, r3
 800c056:	f04f 0200 	mov.w	r2, #0
 800c05a:	4b07      	ldr	r3, [pc, #28]	; (800c078 <can1_ams_cell_temperatures_t1s2_decode+0x48>)
 800c05c:	f7f4 f906 	bl	800026c <__aeabi_dsub>
 800c060:	4602      	mov	r2, r0
 800c062:	460b      	mov	r3, r1
 800c064:	ec43 2b17 	vmov	d7, r2, r3
}
 800c068:	eeb0 0a47 	vmov.f32	s0, s14
 800c06c:	eef0 0a67 	vmov.f32	s1, s15
 800c070:	3708      	adds	r7, #8
 800c072:	46bd      	mov	sp, r7
 800c074:	bd80      	pop	{r7, pc}
 800c076:	bf00      	nop
 800c078:	40240000 	.word	0x40240000
 800c07c:	757928e1 	.word	0x757928e1
 800c080:	3fa9018e 	.word	0x3fa9018e
 800c084:	00000000 	.word	0x00000000

0800c088 <can1_ams_cell_temperatures_t1s3_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t1s3_encode(double value)
{
 800c088:	b580      	push	{r7, lr}
 800c08a:	b082      	sub	sp, #8
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800c092:	f04f 0200 	mov.w	r2, #0
 800c096:	4b10      	ldr	r3, [pc, #64]	; (800c0d8 <can1_ams_cell_temperatures_t1s3_encode+0x50>)
 800c098:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c09c:	f7f4 f8e8 	bl	8000270 <__adddf3>
 800c0a0:	4602      	mov	r2, r0
 800c0a2:	460b      	mov	r3, r1
 800c0a4:	4610      	mov	r0, r2
 800c0a6:	4619      	mov	r1, r3
 800c0a8:	a309      	add	r3, pc, #36	; (adr r3, 800c0d0 <can1_ams_cell_temperatures_t1s3_encode+0x48>)
 800c0aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0ae:	f7f4 fbbf 	bl	8000830 <__aeabi_ddiv>
 800c0b2:	4602      	mov	r2, r0
 800c0b4:	460b      	mov	r3, r1
 800c0b6:	4610      	mov	r0, r2
 800c0b8:	4619      	mov	r1, r3
 800c0ba:	f7f4 fd3f 	bl	8000b3c <__aeabi_d2iz>
 800c0be:	4603      	mov	r3, r0
 800c0c0:	b21b      	sxth	r3, r3
}
 800c0c2:	4618      	mov	r0, r3
 800c0c4:	3708      	adds	r7, #8
 800c0c6:	46bd      	mov	sp, r7
 800c0c8:	bd80      	pop	{r7, pc}
 800c0ca:	bf00      	nop
 800c0cc:	f3af 8000 	nop.w
 800c0d0:	757928e1 	.word	0x757928e1
 800c0d4:	3fa9018e 	.word	0x3fa9018e
 800c0d8:	40240000 	.word	0x40240000
 800c0dc:	00000000 	.word	0x00000000

0800c0e0 <can1_ams_cell_temperatures_t1s3_decode>:

double can1_ams_cell_temperatures_t1s3_decode(int16_t value)
{
 800c0e0:	b580      	push	{r7, lr}
 800c0e2:	b082      	sub	sp, #8
 800c0e4:	af00      	add	r7, sp, #0
 800c0e6:	4603      	mov	r3, r0
 800c0e8:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800c0ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c0ee:	4618      	mov	r0, r3
 800c0f0:	f7f4 fa0a 	bl	8000508 <__aeabi_i2d>
 800c0f4:	a30d      	add	r3, pc, #52	; (adr r3, 800c12c <can1_ams_cell_temperatures_t1s3_decode+0x4c>)
 800c0f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0fa:	f7f4 fa6f 	bl	80005dc <__aeabi_dmul>
 800c0fe:	4602      	mov	r2, r0
 800c100:	460b      	mov	r3, r1
 800c102:	4610      	mov	r0, r2
 800c104:	4619      	mov	r1, r3
 800c106:	f04f 0200 	mov.w	r2, #0
 800c10a:	4b07      	ldr	r3, [pc, #28]	; (800c128 <can1_ams_cell_temperatures_t1s3_decode+0x48>)
 800c10c:	f7f4 f8ae 	bl	800026c <__aeabi_dsub>
 800c110:	4602      	mov	r2, r0
 800c112:	460b      	mov	r3, r1
 800c114:	ec43 2b17 	vmov	d7, r2, r3
}
 800c118:	eeb0 0a47 	vmov.f32	s0, s14
 800c11c:	eef0 0a67 	vmov.f32	s1, s15
 800c120:	3708      	adds	r7, #8
 800c122:	46bd      	mov	sp, r7
 800c124:	bd80      	pop	{r7, pc}
 800c126:	bf00      	nop
 800c128:	40240000 	.word	0x40240000
 800c12c:	757928e1 	.word	0x757928e1
 800c130:	3fa9018e 	.word	0x3fa9018e
 800c134:	00000000 	.word	0x00000000

0800c138 <can1_ams_cell_temperatures_t1s4_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t1s4_encode(double value)
{
 800c138:	b580      	push	{r7, lr}
 800c13a:	b082      	sub	sp, #8
 800c13c:	af00      	add	r7, sp, #0
 800c13e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800c142:	f04f 0200 	mov.w	r2, #0
 800c146:	4b10      	ldr	r3, [pc, #64]	; (800c188 <can1_ams_cell_temperatures_t1s4_encode+0x50>)
 800c148:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c14c:	f7f4 f890 	bl	8000270 <__adddf3>
 800c150:	4602      	mov	r2, r0
 800c152:	460b      	mov	r3, r1
 800c154:	4610      	mov	r0, r2
 800c156:	4619      	mov	r1, r3
 800c158:	a309      	add	r3, pc, #36	; (adr r3, 800c180 <can1_ams_cell_temperatures_t1s4_encode+0x48>)
 800c15a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c15e:	f7f4 fb67 	bl	8000830 <__aeabi_ddiv>
 800c162:	4602      	mov	r2, r0
 800c164:	460b      	mov	r3, r1
 800c166:	4610      	mov	r0, r2
 800c168:	4619      	mov	r1, r3
 800c16a:	f7f4 fce7 	bl	8000b3c <__aeabi_d2iz>
 800c16e:	4603      	mov	r3, r0
 800c170:	b21b      	sxth	r3, r3
}
 800c172:	4618      	mov	r0, r3
 800c174:	3708      	adds	r7, #8
 800c176:	46bd      	mov	sp, r7
 800c178:	bd80      	pop	{r7, pc}
 800c17a:	bf00      	nop
 800c17c:	f3af 8000 	nop.w
 800c180:	757928e1 	.word	0x757928e1
 800c184:	3fa9018e 	.word	0x3fa9018e
 800c188:	40240000 	.word	0x40240000
 800c18c:	00000000 	.word	0x00000000

0800c190 <can1_ams_cell_temperatures_t1s4_decode>:

double can1_ams_cell_temperatures_t1s4_decode(int16_t value)
{
 800c190:	b580      	push	{r7, lr}
 800c192:	b082      	sub	sp, #8
 800c194:	af00      	add	r7, sp, #0
 800c196:	4603      	mov	r3, r0
 800c198:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800c19a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c19e:	4618      	mov	r0, r3
 800c1a0:	f7f4 f9b2 	bl	8000508 <__aeabi_i2d>
 800c1a4:	a30d      	add	r3, pc, #52	; (adr r3, 800c1dc <can1_ams_cell_temperatures_t1s4_decode+0x4c>)
 800c1a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1aa:	f7f4 fa17 	bl	80005dc <__aeabi_dmul>
 800c1ae:	4602      	mov	r2, r0
 800c1b0:	460b      	mov	r3, r1
 800c1b2:	4610      	mov	r0, r2
 800c1b4:	4619      	mov	r1, r3
 800c1b6:	f04f 0200 	mov.w	r2, #0
 800c1ba:	4b07      	ldr	r3, [pc, #28]	; (800c1d8 <can1_ams_cell_temperatures_t1s4_decode+0x48>)
 800c1bc:	f7f4 f856 	bl	800026c <__aeabi_dsub>
 800c1c0:	4602      	mov	r2, r0
 800c1c2:	460b      	mov	r3, r1
 800c1c4:	ec43 2b17 	vmov	d7, r2, r3
}
 800c1c8:	eeb0 0a47 	vmov.f32	s0, s14
 800c1cc:	eef0 0a67 	vmov.f32	s1, s15
 800c1d0:	3708      	adds	r7, #8
 800c1d2:	46bd      	mov	sp, r7
 800c1d4:	bd80      	pop	{r7, pc}
 800c1d6:	bf00      	nop
 800c1d8:	40240000 	.word	0x40240000
 800c1dc:	757928e1 	.word	0x757928e1
 800c1e0:	3fa9018e 	.word	0x3fa9018e
 800c1e4:	00000000 	.word	0x00000000

0800c1e8 <can1_ams_cell_temperatures_t1s5_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t1s5_encode(double value)
{
 800c1e8:	b580      	push	{r7, lr}
 800c1ea:	b082      	sub	sp, #8
 800c1ec:	af00      	add	r7, sp, #0
 800c1ee:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800c1f2:	f04f 0200 	mov.w	r2, #0
 800c1f6:	4b10      	ldr	r3, [pc, #64]	; (800c238 <can1_ams_cell_temperatures_t1s5_encode+0x50>)
 800c1f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c1fc:	f7f4 f838 	bl	8000270 <__adddf3>
 800c200:	4602      	mov	r2, r0
 800c202:	460b      	mov	r3, r1
 800c204:	4610      	mov	r0, r2
 800c206:	4619      	mov	r1, r3
 800c208:	a309      	add	r3, pc, #36	; (adr r3, 800c230 <can1_ams_cell_temperatures_t1s5_encode+0x48>)
 800c20a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c20e:	f7f4 fb0f 	bl	8000830 <__aeabi_ddiv>
 800c212:	4602      	mov	r2, r0
 800c214:	460b      	mov	r3, r1
 800c216:	4610      	mov	r0, r2
 800c218:	4619      	mov	r1, r3
 800c21a:	f7f4 fc8f 	bl	8000b3c <__aeabi_d2iz>
 800c21e:	4603      	mov	r3, r0
 800c220:	b21b      	sxth	r3, r3
}
 800c222:	4618      	mov	r0, r3
 800c224:	3708      	adds	r7, #8
 800c226:	46bd      	mov	sp, r7
 800c228:	bd80      	pop	{r7, pc}
 800c22a:	bf00      	nop
 800c22c:	f3af 8000 	nop.w
 800c230:	757928e1 	.word	0x757928e1
 800c234:	3fa9018e 	.word	0x3fa9018e
 800c238:	40240000 	.word	0x40240000
 800c23c:	00000000 	.word	0x00000000

0800c240 <can1_ams_cell_temperatures_t1s5_decode>:

double can1_ams_cell_temperatures_t1s5_decode(int16_t value)
{
 800c240:	b580      	push	{r7, lr}
 800c242:	b082      	sub	sp, #8
 800c244:	af00      	add	r7, sp, #0
 800c246:	4603      	mov	r3, r0
 800c248:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800c24a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c24e:	4618      	mov	r0, r3
 800c250:	f7f4 f95a 	bl	8000508 <__aeabi_i2d>
 800c254:	a30d      	add	r3, pc, #52	; (adr r3, 800c28c <can1_ams_cell_temperatures_t1s5_decode+0x4c>)
 800c256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c25a:	f7f4 f9bf 	bl	80005dc <__aeabi_dmul>
 800c25e:	4602      	mov	r2, r0
 800c260:	460b      	mov	r3, r1
 800c262:	4610      	mov	r0, r2
 800c264:	4619      	mov	r1, r3
 800c266:	f04f 0200 	mov.w	r2, #0
 800c26a:	4b07      	ldr	r3, [pc, #28]	; (800c288 <can1_ams_cell_temperatures_t1s5_decode+0x48>)
 800c26c:	f7f3 fffe 	bl	800026c <__aeabi_dsub>
 800c270:	4602      	mov	r2, r0
 800c272:	460b      	mov	r3, r1
 800c274:	ec43 2b17 	vmov	d7, r2, r3
}
 800c278:	eeb0 0a47 	vmov.f32	s0, s14
 800c27c:	eef0 0a67 	vmov.f32	s1, s15
 800c280:	3708      	adds	r7, #8
 800c282:	46bd      	mov	sp, r7
 800c284:	bd80      	pop	{r7, pc}
 800c286:	bf00      	nop
 800c288:	40240000 	.word	0x40240000
 800c28c:	757928e1 	.word	0x757928e1
 800c290:	3fa9018e 	.word	0x3fa9018e
 800c294:	00000000 	.word	0x00000000

0800c298 <can1_ams_cell_temperatures_t1s6_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t1s6_encode(double value)
{
 800c298:	b580      	push	{r7, lr}
 800c29a:	b082      	sub	sp, #8
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800c2a2:	f04f 0200 	mov.w	r2, #0
 800c2a6:	4b10      	ldr	r3, [pc, #64]	; (800c2e8 <can1_ams_cell_temperatures_t1s6_encode+0x50>)
 800c2a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c2ac:	f7f3 ffe0 	bl	8000270 <__adddf3>
 800c2b0:	4602      	mov	r2, r0
 800c2b2:	460b      	mov	r3, r1
 800c2b4:	4610      	mov	r0, r2
 800c2b6:	4619      	mov	r1, r3
 800c2b8:	a309      	add	r3, pc, #36	; (adr r3, 800c2e0 <can1_ams_cell_temperatures_t1s6_encode+0x48>)
 800c2ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2be:	f7f4 fab7 	bl	8000830 <__aeabi_ddiv>
 800c2c2:	4602      	mov	r2, r0
 800c2c4:	460b      	mov	r3, r1
 800c2c6:	4610      	mov	r0, r2
 800c2c8:	4619      	mov	r1, r3
 800c2ca:	f7f4 fc37 	bl	8000b3c <__aeabi_d2iz>
 800c2ce:	4603      	mov	r3, r0
 800c2d0:	b21b      	sxth	r3, r3
}
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	3708      	adds	r7, #8
 800c2d6:	46bd      	mov	sp, r7
 800c2d8:	bd80      	pop	{r7, pc}
 800c2da:	bf00      	nop
 800c2dc:	f3af 8000 	nop.w
 800c2e0:	757928e1 	.word	0x757928e1
 800c2e4:	3fa9018e 	.word	0x3fa9018e
 800c2e8:	40240000 	.word	0x40240000
 800c2ec:	00000000 	.word	0x00000000

0800c2f0 <can1_ams_cell_temperatures_t1s6_decode>:

double can1_ams_cell_temperatures_t1s6_decode(int16_t value)
{
 800c2f0:	b580      	push	{r7, lr}
 800c2f2:	b082      	sub	sp, #8
 800c2f4:	af00      	add	r7, sp, #0
 800c2f6:	4603      	mov	r3, r0
 800c2f8:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800c2fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c2fe:	4618      	mov	r0, r3
 800c300:	f7f4 f902 	bl	8000508 <__aeabi_i2d>
 800c304:	a30d      	add	r3, pc, #52	; (adr r3, 800c33c <can1_ams_cell_temperatures_t1s6_decode+0x4c>)
 800c306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c30a:	f7f4 f967 	bl	80005dc <__aeabi_dmul>
 800c30e:	4602      	mov	r2, r0
 800c310:	460b      	mov	r3, r1
 800c312:	4610      	mov	r0, r2
 800c314:	4619      	mov	r1, r3
 800c316:	f04f 0200 	mov.w	r2, #0
 800c31a:	4b07      	ldr	r3, [pc, #28]	; (800c338 <can1_ams_cell_temperatures_t1s6_decode+0x48>)
 800c31c:	f7f3 ffa6 	bl	800026c <__aeabi_dsub>
 800c320:	4602      	mov	r2, r0
 800c322:	460b      	mov	r3, r1
 800c324:	ec43 2b17 	vmov	d7, r2, r3
}
 800c328:	eeb0 0a47 	vmov.f32	s0, s14
 800c32c:	eef0 0a67 	vmov.f32	s1, s15
 800c330:	3708      	adds	r7, #8
 800c332:	46bd      	mov	sp, r7
 800c334:	bd80      	pop	{r7, pc}
 800c336:	bf00      	nop
 800c338:	40240000 	.word	0x40240000
 800c33c:	757928e1 	.word	0x757928e1
 800c340:	3fa9018e 	.word	0x3fa9018e
 800c344:	00000000 	.word	0x00000000

0800c348 <can1_ams_cell_temperatures_t1s7_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t1s7_encode(double value)
{
 800c348:	b580      	push	{r7, lr}
 800c34a:	b082      	sub	sp, #8
 800c34c:	af00      	add	r7, sp, #0
 800c34e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800c352:	f04f 0200 	mov.w	r2, #0
 800c356:	4b10      	ldr	r3, [pc, #64]	; (800c398 <can1_ams_cell_temperatures_t1s7_encode+0x50>)
 800c358:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c35c:	f7f3 ff88 	bl	8000270 <__adddf3>
 800c360:	4602      	mov	r2, r0
 800c362:	460b      	mov	r3, r1
 800c364:	4610      	mov	r0, r2
 800c366:	4619      	mov	r1, r3
 800c368:	a309      	add	r3, pc, #36	; (adr r3, 800c390 <can1_ams_cell_temperatures_t1s7_encode+0x48>)
 800c36a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c36e:	f7f4 fa5f 	bl	8000830 <__aeabi_ddiv>
 800c372:	4602      	mov	r2, r0
 800c374:	460b      	mov	r3, r1
 800c376:	4610      	mov	r0, r2
 800c378:	4619      	mov	r1, r3
 800c37a:	f7f4 fbdf 	bl	8000b3c <__aeabi_d2iz>
 800c37e:	4603      	mov	r3, r0
 800c380:	b21b      	sxth	r3, r3
}
 800c382:	4618      	mov	r0, r3
 800c384:	3708      	adds	r7, #8
 800c386:	46bd      	mov	sp, r7
 800c388:	bd80      	pop	{r7, pc}
 800c38a:	bf00      	nop
 800c38c:	f3af 8000 	nop.w
 800c390:	757928e1 	.word	0x757928e1
 800c394:	3fa9018e 	.word	0x3fa9018e
 800c398:	40240000 	.word	0x40240000
 800c39c:	00000000 	.word	0x00000000

0800c3a0 <can1_ams_cell_temperatures_t1s7_decode>:

double can1_ams_cell_temperatures_t1s7_decode(int16_t value)
{
 800c3a0:	b580      	push	{r7, lr}
 800c3a2:	b082      	sub	sp, #8
 800c3a4:	af00      	add	r7, sp, #0
 800c3a6:	4603      	mov	r3, r0
 800c3a8:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800c3aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c3ae:	4618      	mov	r0, r3
 800c3b0:	f7f4 f8aa 	bl	8000508 <__aeabi_i2d>
 800c3b4:	a30d      	add	r3, pc, #52	; (adr r3, 800c3ec <can1_ams_cell_temperatures_t1s7_decode+0x4c>)
 800c3b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3ba:	f7f4 f90f 	bl	80005dc <__aeabi_dmul>
 800c3be:	4602      	mov	r2, r0
 800c3c0:	460b      	mov	r3, r1
 800c3c2:	4610      	mov	r0, r2
 800c3c4:	4619      	mov	r1, r3
 800c3c6:	f04f 0200 	mov.w	r2, #0
 800c3ca:	4b07      	ldr	r3, [pc, #28]	; (800c3e8 <can1_ams_cell_temperatures_t1s7_decode+0x48>)
 800c3cc:	f7f3 ff4e 	bl	800026c <__aeabi_dsub>
 800c3d0:	4602      	mov	r2, r0
 800c3d2:	460b      	mov	r3, r1
 800c3d4:	ec43 2b17 	vmov	d7, r2, r3
}
 800c3d8:	eeb0 0a47 	vmov.f32	s0, s14
 800c3dc:	eef0 0a67 	vmov.f32	s1, s15
 800c3e0:	3708      	adds	r7, #8
 800c3e2:	46bd      	mov	sp, r7
 800c3e4:	bd80      	pop	{r7, pc}
 800c3e6:	bf00      	nop
 800c3e8:	40240000 	.word	0x40240000
 800c3ec:	757928e1 	.word	0x757928e1
 800c3f0:	3fa9018e 	.word	0x3fa9018e
 800c3f4:	00000000 	.word	0x00000000

0800c3f8 <can1_ams_cell_temperatures_t1s8_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t1s8_encode(double value)
{
 800c3f8:	b580      	push	{r7, lr}
 800c3fa:	b082      	sub	sp, #8
 800c3fc:	af00      	add	r7, sp, #0
 800c3fe:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800c402:	f04f 0200 	mov.w	r2, #0
 800c406:	4b10      	ldr	r3, [pc, #64]	; (800c448 <can1_ams_cell_temperatures_t1s8_encode+0x50>)
 800c408:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c40c:	f7f3 ff30 	bl	8000270 <__adddf3>
 800c410:	4602      	mov	r2, r0
 800c412:	460b      	mov	r3, r1
 800c414:	4610      	mov	r0, r2
 800c416:	4619      	mov	r1, r3
 800c418:	a309      	add	r3, pc, #36	; (adr r3, 800c440 <can1_ams_cell_temperatures_t1s8_encode+0x48>)
 800c41a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c41e:	f7f4 fa07 	bl	8000830 <__aeabi_ddiv>
 800c422:	4602      	mov	r2, r0
 800c424:	460b      	mov	r3, r1
 800c426:	4610      	mov	r0, r2
 800c428:	4619      	mov	r1, r3
 800c42a:	f7f4 fb87 	bl	8000b3c <__aeabi_d2iz>
 800c42e:	4603      	mov	r3, r0
 800c430:	b21b      	sxth	r3, r3
}
 800c432:	4618      	mov	r0, r3
 800c434:	3708      	adds	r7, #8
 800c436:	46bd      	mov	sp, r7
 800c438:	bd80      	pop	{r7, pc}
 800c43a:	bf00      	nop
 800c43c:	f3af 8000 	nop.w
 800c440:	757928e1 	.word	0x757928e1
 800c444:	3fa9018e 	.word	0x3fa9018e
 800c448:	40240000 	.word	0x40240000
 800c44c:	00000000 	.word	0x00000000

0800c450 <can1_ams_cell_temperatures_t1s8_decode>:

double can1_ams_cell_temperatures_t1s8_decode(int16_t value)
{
 800c450:	b580      	push	{r7, lr}
 800c452:	b082      	sub	sp, #8
 800c454:	af00      	add	r7, sp, #0
 800c456:	4603      	mov	r3, r0
 800c458:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800c45a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c45e:	4618      	mov	r0, r3
 800c460:	f7f4 f852 	bl	8000508 <__aeabi_i2d>
 800c464:	a30d      	add	r3, pc, #52	; (adr r3, 800c49c <can1_ams_cell_temperatures_t1s8_decode+0x4c>)
 800c466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c46a:	f7f4 f8b7 	bl	80005dc <__aeabi_dmul>
 800c46e:	4602      	mov	r2, r0
 800c470:	460b      	mov	r3, r1
 800c472:	4610      	mov	r0, r2
 800c474:	4619      	mov	r1, r3
 800c476:	f04f 0200 	mov.w	r2, #0
 800c47a:	4b07      	ldr	r3, [pc, #28]	; (800c498 <can1_ams_cell_temperatures_t1s8_decode+0x48>)
 800c47c:	f7f3 fef6 	bl	800026c <__aeabi_dsub>
 800c480:	4602      	mov	r2, r0
 800c482:	460b      	mov	r3, r1
 800c484:	ec43 2b17 	vmov	d7, r2, r3
}
 800c488:	eeb0 0a47 	vmov.f32	s0, s14
 800c48c:	eef0 0a67 	vmov.f32	s1, s15
 800c490:	3708      	adds	r7, #8
 800c492:	46bd      	mov	sp, r7
 800c494:	bd80      	pop	{r7, pc}
 800c496:	bf00      	nop
 800c498:	40240000 	.word	0x40240000
 800c49c:	757928e1 	.word	0x757928e1
 800c4a0:	3fa9018e 	.word	0x3fa9018e
 800c4a4:	00000000 	.word	0x00000000

0800c4a8 <can1_ams_cell_temperatures_t1s9_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t1s9_encode(double value)
{
 800c4a8:	b580      	push	{r7, lr}
 800c4aa:	b082      	sub	sp, #8
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800c4b2:	f04f 0200 	mov.w	r2, #0
 800c4b6:	4b10      	ldr	r3, [pc, #64]	; (800c4f8 <can1_ams_cell_temperatures_t1s9_encode+0x50>)
 800c4b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c4bc:	f7f3 fed8 	bl	8000270 <__adddf3>
 800c4c0:	4602      	mov	r2, r0
 800c4c2:	460b      	mov	r3, r1
 800c4c4:	4610      	mov	r0, r2
 800c4c6:	4619      	mov	r1, r3
 800c4c8:	a309      	add	r3, pc, #36	; (adr r3, 800c4f0 <can1_ams_cell_temperatures_t1s9_encode+0x48>)
 800c4ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ce:	f7f4 f9af 	bl	8000830 <__aeabi_ddiv>
 800c4d2:	4602      	mov	r2, r0
 800c4d4:	460b      	mov	r3, r1
 800c4d6:	4610      	mov	r0, r2
 800c4d8:	4619      	mov	r1, r3
 800c4da:	f7f4 fb2f 	bl	8000b3c <__aeabi_d2iz>
 800c4de:	4603      	mov	r3, r0
 800c4e0:	b21b      	sxth	r3, r3
}
 800c4e2:	4618      	mov	r0, r3
 800c4e4:	3708      	adds	r7, #8
 800c4e6:	46bd      	mov	sp, r7
 800c4e8:	bd80      	pop	{r7, pc}
 800c4ea:	bf00      	nop
 800c4ec:	f3af 8000 	nop.w
 800c4f0:	757928e1 	.word	0x757928e1
 800c4f4:	3fa9018e 	.word	0x3fa9018e
 800c4f8:	40240000 	.word	0x40240000
 800c4fc:	00000000 	.word	0x00000000

0800c500 <can1_ams_cell_temperatures_t1s9_decode>:

double can1_ams_cell_temperatures_t1s9_decode(int16_t value)
{
 800c500:	b580      	push	{r7, lr}
 800c502:	b082      	sub	sp, #8
 800c504:	af00      	add	r7, sp, #0
 800c506:	4603      	mov	r3, r0
 800c508:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800c50a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c50e:	4618      	mov	r0, r3
 800c510:	f7f3 fffa 	bl	8000508 <__aeabi_i2d>
 800c514:	a30d      	add	r3, pc, #52	; (adr r3, 800c54c <can1_ams_cell_temperatures_t1s9_decode+0x4c>)
 800c516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c51a:	f7f4 f85f 	bl	80005dc <__aeabi_dmul>
 800c51e:	4602      	mov	r2, r0
 800c520:	460b      	mov	r3, r1
 800c522:	4610      	mov	r0, r2
 800c524:	4619      	mov	r1, r3
 800c526:	f04f 0200 	mov.w	r2, #0
 800c52a:	4b07      	ldr	r3, [pc, #28]	; (800c548 <can1_ams_cell_temperatures_t1s9_decode+0x48>)
 800c52c:	f7f3 fe9e 	bl	800026c <__aeabi_dsub>
 800c530:	4602      	mov	r2, r0
 800c532:	460b      	mov	r3, r1
 800c534:	ec43 2b17 	vmov	d7, r2, r3
}
 800c538:	eeb0 0a47 	vmov.f32	s0, s14
 800c53c:	eef0 0a67 	vmov.f32	s1, s15
 800c540:	3708      	adds	r7, #8
 800c542:	46bd      	mov	sp, r7
 800c544:	bd80      	pop	{r7, pc}
 800c546:	bf00      	nop
 800c548:	40240000 	.word	0x40240000
 800c54c:	757928e1 	.word	0x757928e1
 800c550:	3fa9018e 	.word	0x3fa9018e
 800c554:	00000000 	.word	0x00000000

0800c558 <can1_ams_cell_temperatures_t1s10_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t1s10_encode(double value)
{
 800c558:	b580      	push	{r7, lr}
 800c55a:	b082      	sub	sp, #8
 800c55c:	af00      	add	r7, sp, #0
 800c55e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800c562:	f04f 0200 	mov.w	r2, #0
 800c566:	4b10      	ldr	r3, [pc, #64]	; (800c5a8 <can1_ams_cell_temperatures_t1s10_encode+0x50>)
 800c568:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c56c:	f7f3 fe80 	bl	8000270 <__adddf3>
 800c570:	4602      	mov	r2, r0
 800c572:	460b      	mov	r3, r1
 800c574:	4610      	mov	r0, r2
 800c576:	4619      	mov	r1, r3
 800c578:	a309      	add	r3, pc, #36	; (adr r3, 800c5a0 <can1_ams_cell_temperatures_t1s10_encode+0x48>)
 800c57a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c57e:	f7f4 f957 	bl	8000830 <__aeabi_ddiv>
 800c582:	4602      	mov	r2, r0
 800c584:	460b      	mov	r3, r1
 800c586:	4610      	mov	r0, r2
 800c588:	4619      	mov	r1, r3
 800c58a:	f7f4 fad7 	bl	8000b3c <__aeabi_d2iz>
 800c58e:	4603      	mov	r3, r0
 800c590:	b21b      	sxth	r3, r3
}
 800c592:	4618      	mov	r0, r3
 800c594:	3708      	adds	r7, #8
 800c596:	46bd      	mov	sp, r7
 800c598:	bd80      	pop	{r7, pc}
 800c59a:	bf00      	nop
 800c59c:	f3af 8000 	nop.w
 800c5a0:	757928e1 	.word	0x757928e1
 800c5a4:	3fa9018e 	.word	0x3fa9018e
 800c5a8:	40240000 	.word	0x40240000
 800c5ac:	00000000 	.word	0x00000000

0800c5b0 <can1_ams_cell_temperatures_t1s10_decode>:

double can1_ams_cell_temperatures_t1s10_decode(int16_t value)
{
 800c5b0:	b580      	push	{r7, lr}
 800c5b2:	b082      	sub	sp, #8
 800c5b4:	af00      	add	r7, sp, #0
 800c5b6:	4603      	mov	r3, r0
 800c5b8:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800c5ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c5be:	4618      	mov	r0, r3
 800c5c0:	f7f3 ffa2 	bl	8000508 <__aeabi_i2d>
 800c5c4:	a30d      	add	r3, pc, #52	; (adr r3, 800c5fc <can1_ams_cell_temperatures_t1s10_decode+0x4c>)
 800c5c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5ca:	f7f4 f807 	bl	80005dc <__aeabi_dmul>
 800c5ce:	4602      	mov	r2, r0
 800c5d0:	460b      	mov	r3, r1
 800c5d2:	4610      	mov	r0, r2
 800c5d4:	4619      	mov	r1, r3
 800c5d6:	f04f 0200 	mov.w	r2, #0
 800c5da:	4b07      	ldr	r3, [pc, #28]	; (800c5f8 <can1_ams_cell_temperatures_t1s10_decode+0x48>)
 800c5dc:	f7f3 fe46 	bl	800026c <__aeabi_dsub>
 800c5e0:	4602      	mov	r2, r0
 800c5e2:	460b      	mov	r3, r1
 800c5e4:	ec43 2b17 	vmov	d7, r2, r3
}
 800c5e8:	eeb0 0a47 	vmov.f32	s0, s14
 800c5ec:	eef0 0a67 	vmov.f32	s1, s15
 800c5f0:	3708      	adds	r7, #8
 800c5f2:	46bd      	mov	sp, r7
 800c5f4:	bd80      	pop	{r7, pc}
 800c5f6:	bf00      	nop
 800c5f8:	40240000 	.word	0x40240000
 800c5fc:	757928e1 	.word	0x757928e1
 800c600:	3fa9018e 	.word	0x3fa9018e
 800c604:	00000000 	.word	0x00000000

0800c608 <can1_ams_cell_temperatures_t1s11_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t1s11_encode(double value)
{
 800c608:	b580      	push	{r7, lr}
 800c60a:	b082      	sub	sp, #8
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800c612:	f04f 0200 	mov.w	r2, #0
 800c616:	4b10      	ldr	r3, [pc, #64]	; (800c658 <can1_ams_cell_temperatures_t1s11_encode+0x50>)
 800c618:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c61c:	f7f3 fe28 	bl	8000270 <__adddf3>
 800c620:	4602      	mov	r2, r0
 800c622:	460b      	mov	r3, r1
 800c624:	4610      	mov	r0, r2
 800c626:	4619      	mov	r1, r3
 800c628:	a309      	add	r3, pc, #36	; (adr r3, 800c650 <can1_ams_cell_temperatures_t1s11_encode+0x48>)
 800c62a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c62e:	f7f4 f8ff 	bl	8000830 <__aeabi_ddiv>
 800c632:	4602      	mov	r2, r0
 800c634:	460b      	mov	r3, r1
 800c636:	4610      	mov	r0, r2
 800c638:	4619      	mov	r1, r3
 800c63a:	f7f4 fa7f 	bl	8000b3c <__aeabi_d2iz>
 800c63e:	4603      	mov	r3, r0
 800c640:	b21b      	sxth	r3, r3
}
 800c642:	4618      	mov	r0, r3
 800c644:	3708      	adds	r7, #8
 800c646:	46bd      	mov	sp, r7
 800c648:	bd80      	pop	{r7, pc}
 800c64a:	bf00      	nop
 800c64c:	f3af 8000 	nop.w
 800c650:	757928e1 	.word	0x757928e1
 800c654:	3fa9018e 	.word	0x3fa9018e
 800c658:	40240000 	.word	0x40240000
 800c65c:	00000000 	.word	0x00000000

0800c660 <can1_ams_cell_temperatures_t1s11_decode>:

double can1_ams_cell_temperatures_t1s11_decode(int16_t value)
{
 800c660:	b580      	push	{r7, lr}
 800c662:	b082      	sub	sp, #8
 800c664:	af00      	add	r7, sp, #0
 800c666:	4603      	mov	r3, r0
 800c668:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800c66a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c66e:	4618      	mov	r0, r3
 800c670:	f7f3 ff4a 	bl	8000508 <__aeabi_i2d>
 800c674:	a30d      	add	r3, pc, #52	; (adr r3, 800c6ac <can1_ams_cell_temperatures_t1s11_decode+0x4c>)
 800c676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c67a:	f7f3 ffaf 	bl	80005dc <__aeabi_dmul>
 800c67e:	4602      	mov	r2, r0
 800c680:	460b      	mov	r3, r1
 800c682:	4610      	mov	r0, r2
 800c684:	4619      	mov	r1, r3
 800c686:	f04f 0200 	mov.w	r2, #0
 800c68a:	4b07      	ldr	r3, [pc, #28]	; (800c6a8 <can1_ams_cell_temperatures_t1s11_decode+0x48>)
 800c68c:	f7f3 fdee 	bl	800026c <__aeabi_dsub>
 800c690:	4602      	mov	r2, r0
 800c692:	460b      	mov	r3, r1
 800c694:	ec43 2b17 	vmov	d7, r2, r3
}
 800c698:	eeb0 0a47 	vmov.f32	s0, s14
 800c69c:	eef0 0a67 	vmov.f32	s1, s15
 800c6a0:	3708      	adds	r7, #8
 800c6a2:	46bd      	mov	sp, r7
 800c6a4:	bd80      	pop	{r7, pc}
 800c6a6:	bf00      	nop
 800c6a8:	40240000 	.word	0x40240000
 800c6ac:	757928e1 	.word	0x757928e1
 800c6b0:	3fa9018e 	.word	0x3fa9018e
 800c6b4:	00000000 	.word	0x00000000

0800c6b8 <can1_ams_cell_temperatures_t1s12_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t1s12_encode(double value)
{
 800c6b8:	b580      	push	{r7, lr}
 800c6ba:	b082      	sub	sp, #8
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800c6c2:	f04f 0200 	mov.w	r2, #0
 800c6c6:	4b10      	ldr	r3, [pc, #64]	; (800c708 <can1_ams_cell_temperatures_t1s12_encode+0x50>)
 800c6c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c6cc:	f7f3 fdd0 	bl	8000270 <__adddf3>
 800c6d0:	4602      	mov	r2, r0
 800c6d2:	460b      	mov	r3, r1
 800c6d4:	4610      	mov	r0, r2
 800c6d6:	4619      	mov	r1, r3
 800c6d8:	a309      	add	r3, pc, #36	; (adr r3, 800c700 <can1_ams_cell_temperatures_t1s12_encode+0x48>)
 800c6da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6de:	f7f4 f8a7 	bl	8000830 <__aeabi_ddiv>
 800c6e2:	4602      	mov	r2, r0
 800c6e4:	460b      	mov	r3, r1
 800c6e6:	4610      	mov	r0, r2
 800c6e8:	4619      	mov	r1, r3
 800c6ea:	f7f4 fa27 	bl	8000b3c <__aeabi_d2iz>
 800c6ee:	4603      	mov	r3, r0
 800c6f0:	b21b      	sxth	r3, r3
}
 800c6f2:	4618      	mov	r0, r3
 800c6f4:	3708      	adds	r7, #8
 800c6f6:	46bd      	mov	sp, r7
 800c6f8:	bd80      	pop	{r7, pc}
 800c6fa:	bf00      	nop
 800c6fc:	f3af 8000 	nop.w
 800c700:	757928e1 	.word	0x757928e1
 800c704:	3fa9018e 	.word	0x3fa9018e
 800c708:	40240000 	.word	0x40240000
 800c70c:	00000000 	.word	0x00000000

0800c710 <can1_ams_cell_temperatures_t1s12_decode>:

double can1_ams_cell_temperatures_t1s12_decode(int16_t value)
{
 800c710:	b580      	push	{r7, lr}
 800c712:	b082      	sub	sp, #8
 800c714:	af00      	add	r7, sp, #0
 800c716:	4603      	mov	r3, r0
 800c718:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800c71a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c71e:	4618      	mov	r0, r3
 800c720:	f7f3 fef2 	bl	8000508 <__aeabi_i2d>
 800c724:	a30d      	add	r3, pc, #52	; (adr r3, 800c75c <can1_ams_cell_temperatures_t1s12_decode+0x4c>)
 800c726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c72a:	f7f3 ff57 	bl	80005dc <__aeabi_dmul>
 800c72e:	4602      	mov	r2, r0
 800c730:	460b      	mov	r3, r1
 800c732:	4610      	mov	r0, r2
 800c734:	4619      	mov	r1, r3
 800c736:	f04f 0200 	mov.w	r2, #0
 800c73a:	4b07      	ldr	r3, [pc, #28]	; (800c758 <can1_ams_cell_temperatures_t1s12_decode+0x48>)
 800c73c:	f7f3 fd96 	bl	800026c <__aeabi_dsub>
 800c740:	4602      	mov	r2, r0
 800c742:	460b      	mov	r3, r1
 800c744:	ec43 2b17 	vmov	d7, r2, r3
}
 800c748:	eeb0 0a47 	vmov.f32	s0, s14
 800c74c:	eef0 0a67 	vmov.f32	s1, s15
 800c750:	3708      	adds	r7, #8
 800c752:	46bd      	mov	sp, r7
 800c754:	bd80      	pop	{r7, pc}
 800c756:	bf00      	nop
 800c758:	40240000 	.word	0x40240000
 800c75c:	757928e1 	.word	0x757928e1
 800c760:	3fa9018e 	.word	0x3fa9018e
 800c764:	00000000 	.word	0x00000000

0800c768 <can1_ams_cell_temperatures_t2s1_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t2s1_encode(double value)
{
 800c768:	b580      	push	{r7, lr}
 800c76a:	b082      	sub	sp, #8
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800c772:	f04f 0200 	mov.w	r2, #0
 800c776:	4b10      	ldr	r3, [pc, #64]	; (800c7b8 <can1_ams_cell_temperatures_t2s1_encode+0x50>)
 800c778:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c77c:	f7f3 fd78 	bl	8000270 <__adddf3>
 800c780:	4602      	mov	r2, r0
 800c782:	460b      	mov	r3, r1
 800c784:	4610      	mov	r0, r2
 800c786:	4619      	mov	r1, r3
 800c788:	a309      	add	r3, pc, #36	; (adr r3, 800c7b0 <can1_ams_cell_temperatures_t2s1_encode+0x48>)
 800c78a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c78e:	f7f4 f84f 	bl	8000830 <__aeabi_ddiv>
 800c792:	4602      	mov	r2, r0
 800c794:	460b      	mov	r3, r1
 800c796:	4610      	mov	r0, r2
 800c798:	4619      	mov	r1, r3
 800c79a:	f7f4 f9cf 	bl	8000b3c <__aeabi_d2iz>
 800c79e:	4603      	mov	r3, r0
 800c7a0:	b21b      	sxth	r3, r3
}
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	3708      	adds	r7, #8
 800c7a6:	46bd      	mov	sp, r7
 800c7a8:	bd80      	pop	{r7, pc}
 800c7aa:	bf00      	nop
 800c7ac:	f3af 8000 	nop.w
 800c7b0:	757928e1 	.word	0x757928e1
 800c7b4:	3fa9018e 	.word	0x3fa9018e
 800c7b8:	40240000 	.word	0x40240000
 800c7bc:	00000000 	.word	0x00000000

0800c7c0 <can1_ams_cell_temperatures_t2s1_decode>:

double can1_ams_cell_temperatures_t2s1_decode(int16_t value)
{
 800c7c0:	b580      	push	{r7, lr}
 800c7c2:	b082      	sub	sp, #8
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	4603      	mov	r3, r0
 800c7c8:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800c7ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c7ce:	4618      	mov	r0, r3
 800c7d0:	f7f3 fe9a 	bl	8000508 <__aeabi_i2d>
 800c7d4:	a30d      	add	r3, pc, #52	; (adr r3, 800c80c <can1_ams_cell_temperatures_t2s1_decode+0x4c>)
 800c7d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7da:	f7f3 feff 	bl	80005dc <__aeabi_dmul>
 800c7de:	4602      	mov	r2, r0
 800c7e0:	460b      	mov	r3, r1
 800c7e2:	4610      	mov	r0, r2
 800c7e4:	4619      	mov	r1, r3
 800c7e6:	f04f 0200 	mov.w	r2, #0
 800c7ea:	4b07      	ldr	r3, [pc, #28]	; (800c808 <can1_ams_cell_temperatures_t2s1_decode+0x48>)
 800c7ec:	f7f3 fd3e 	bl	800026c <__aeabi_dsub>
 800c7f0:	4602      	mov	r2, r0
 800c7f2:	460b      	mov	r3, r1
 800c7f4:	ec43 2b17 	vmov	d7, r2, r3
}
 800c7f8:	eeb0 0a47 	vmov.f32	s0, s14
 800c7fc:	eef0 0a67 	vmov.f32	s1, s15
 800c800:	3708      	adds	r7, #8
 800c802:	46bd      	mov	sp, r7
 800c804:	bd80      	pop	{r7, pc}
 800c806:	bf00      	nop
 800c808:	40240000 	.word	0x40240000
 800c80c:	757928e1 	.word	0x757928e1
 800c810:	3fa9018e 	.word	0x3fa9018e
 800c814:	00000000 	.word	0x00000000

0800c818 <can1_ams_cell_temperatures_t2s2_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t2s2_encode(double value)
{
 800c818:	b580      	push	{r7, lr}
 800c81a:	b082      	sub	sp, #8
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800c822:	f04f 0200 	mov.w	r2, #0
 800c826:	4b10      	ldr	r3, [pc, #64]	; (800c868 <can1_ams_cell_temperatures_t2s2_encode+0x50>)
 800c828:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c82c:	f7f3 fd20 	bl	8000270 <__adddf3>
 800c830:	4602      	mov	r2, r0
 800c832:	460b      	mov	r3, r1
 800c834:	4610      	mov	r0, r2
 800c836:	4619      	mov	r1, r3
 800c838:	a309      	add	r3, pc, #36	; (adr r3, 800c860 <can1_ams_cell_temperatures_t2s2_encode+0x48>)
 800c83a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c83e:	f7f3 fff7 	bl	8000830 <__aeabi_ddiv>
 800c842:	4602      	mov	r2, r0
 800c844:	460b      	mov	r3, r1
 800c846:	4610      	mov	r0, r2
 800c848:	4619      	mov	r1, r3
 800c84a:	f7f4 f977 	bl	8000b3c <__aeabi_d2iz>
 800c84e:	4603      	mov	r3, r0
 800c850:	b21b      	sxth	r3, r3
}
 800c852:	4618      	mov	r0, r3
 800c854:	3708      	adds	r7, #8
 800c856:	46bd      	mov	sp, r7
 800c858:	bd80      	pop	{r7, pc}
 800c85a:	bf00      	nop
 800c85c:	f3af 8000 	nop.w
 800c860:	757928e1 	.word	0x757928e1
 800c864:	3fa9018e 	.word	0x3fa9018e
 800c868:	40240000 	.word	0x40240000
 800c86c:	00000000 	.word	0x00000000

0800c870 <can1_ams_cell_temperatures_t2s2_decode>:

double can1_ams_cell_temperatures_t2s2_decode(int16_t value)
{
 800c870:	b580      	push	{r7, lr}
 800c872:	b082      	sub	sp, #8
 800c874:	af00      	add	r7, sp, #0
 800c876:	4603      	mov	r3, r0
 800c878:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800c87a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c87e:	4618      	mov	r0, r3
 800c880:	f7f3 fe42 	bl	8000508 <__aeabi_i2d>
 800c884:	a30d      	add	r3, pc, #52	; (adr r3, 800c8bc <can1_ams_cell_temperatures_t2s2_decode+0x4c>)
 800c886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c88a:	f7f3 fea7 	bl	80005dc <__aeabi_dmul>
 800c88e:	4602      	mov	r2, r0
 800c890:	460b      	mov	r3, r1
 800c892:	4610      	mov	r0, r2
 800c894:	4619      	mov	r1, r3
 800c896:	f04f 0200 	mov.w	r2, #0
 800c89a:	4b07      	ldr	r3, [pc, #28]	; (800c8b8 <can1_ams_cell_temperatures_t2s2_decode+0x48>)
 800c89c:	f7f3 fce6 	bl	800026c <__aeabi_dsub>
 800c8a0:	4602      	mov	r2, r0
 800c8a2:	460b      	mov	r3, r1
 800c8a4:	ec43 2b17 	vmov	d7, r2, r3
}
 800c8a8:	eeb0 0a47 	vmov.f32	s0, s14
 800c8ac:	eef0 0a67 	vmov.f32	s1, s15
 800c8b0:	3708      	adds	r7, #8
 800c8b2:	46bd      	mov	sp, r7
 800c8b4:	bd80      	pop	{r7, pc}
 800c8b6:	bf00      	nop
 800c8b8:	40240000 	.word	0x40240000
 800c8bc:	757928e1 	.word	0x757928e1
 800c8c0:	3fa9018e 	.word	0x3fa9018e
 800c8c4:	00000000 	.word	0x00000000

0800c8c8 <can1_ams_cell_temperatures_t2s3_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t2s3_encode(double value)
{
 800c8c8:	b580      	push	{r7, lr}
 800c8ca:	b082      	sub	sp, #8
 800c8cc:	af00      	add	r7, sp, #0
 800c8ce:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800c8d2:	f04f 0200 	mov.w	r2, #0
 800c8d6:	4b10      	ldr	r3, [pc, #64]	; (800c918 <can1_ams_cell_temperatures_t2s3_encode+0x50>)
 800c8d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c8dc:	f7f3 fcc8 	bl	8000270 <__adddf3>
 800c8e0:	4602      	mov	r2, r0
 800c8e2:	460b      	mov	r3, r1
 800c8e4:	4610      	mov	r0, r2
 800c8e6:	4619      	mov	r1, r3
 800c8e8:	a309      	add	r3, pc, #36	; (adr r3, 800c910 <can1_ams_cell_temperatures_t2s3_encode+0x48>)
 800c8ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8ee:	f7f3 ff9f 	bl	8000830 <__aeabi_ddiv>
 800c8f2:	4602      	mov	r2, r0
 800c8f4:	460b      	mov	r3, r1
 800c8f6:	4610      	mov	r0, r2
 800c8f8:	4619      	mov	r1, r3
 800c8fa:	f7f4 f91f 	bl	8000b3c <__aeabi_d2iz>
 800c8fe:	4603      	mov	r3, r0
 800c900:	b21b      	sxth	r3, r3
}
 800c902:	4618      	mov	r0, r3
 800c904:	3708      	adds	r7, #8
 800c906:	46bd      	mov	sp, r7
 800c908:	bd80      	pop	{r7, pc}
 800c90a:	bf00      	nop
 800c90c:	f3af 8000 	nop.w
 800c910:	757928e1 	.word	0x757928e1
 800c914:	3fa9018e 	.word	0x3fa9018e
 800c918:	40240000 	.word	0x40240000
 800c91c:	00000000 	.word	0x00000000

0800c920 <can1_ams_cell_temperatures_t2s3_decode>:

double can1_ams_cell_temperatures_t2s3_decode(int16_t value)
{
 800c920:	b580      	push	{r7, lr}
 800c922:	b082      	sub	sp, #8
 800c924:	af00      	add	r7, sp, #0
 800c926:	4603      	mov	r3, r0
 800c928:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800c92a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c92e:	4618      	mov	r0, r3
 800c930:	f7f3 fdea 	bl	8000508 <__aeabi_i2d>
 800c934:	a30d      	add	r3, pc, #52	; (adr r3, 800c96c <can1_ams_cell_temperatures_t2s3_decode+0x4c>)
 800c936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c93a:	f7f3 fe4f 	bl	80005dc <__aeabi_dmul>
 800c93e:	4602      	mov	r2, r0
 800c940:	460b      	mov	r3, r1
 800c942:	4610      	mov	r0, r2
 800c944:	4619      	mov	r1, r3
 800c946:	f04f 0200 	mov.w	r2, #0
 800c94a:	4b07      	ldr	r3, [pc, #28]	; (800c968 <can1_ams_cell_temperatures_t2s3_decode+0x48>)
 800c94c:	f7f3 fc8e 	bl	800026c <__aeabi_dsub>
 800c950:	4602      	mov	r2, r0
 800c952:	460b      	mov	r3, r1
 800c954:	ec43 2b17 	vmov	d7, r2, r3
}
 800c958:	eeb0 0a47 	vmov.f32	s0, s14
 800c95c:	eef0 0a67 	vmov.f32	s1, s15
 800c960:	3708      	adds	r7, #8
 800c962:	46bd      	mov	sp, r7
 800c964:	bd80      	pop	{r7, pc}
 800c966:	bf00      	nop
 800c968:	40240000 	.word	0x40240000
 800c96c:	757928e1 	.word	0x757928e1
 800c970:	3fa9018e 	.word	0x3fa9018e
 800c974:	00000000 	.word	0x00000000

0800c978 <can1_ams_cell_temperatures_t2s4_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t2s4_encode(double value)
{
 800c978:	b580      	push	{r7, lr}
 800c97a:	b082      	sub	sp, #8
 800c97c:	af00      	add	r7, sp, #0
 800c97e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800c982:	f04f 0200 	mov.w	r2, #0
 800c986:	4b10      	ldr	r3, [pc, #64]	; (800c9c8 <can1_ams_cell_temperatures_t2s4_encode+0x50>)
 800c988:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c98c:	f7f3 fc70 	bl	8000270 <__adddf3>
 800c990:	4602      	mov	r2, r0
 800c992:	460b      	mov	r3, r1
 800c994:	4610      	mov	r0, r2
 800c996:	4619      	mov	r1, r3
 800c998:	a309      	add	r3, pc, #36	; (adr r3, 800c9c0 <can1_ams_cell_temperatures_t2s4_encode+0x48>)
 800c99a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c99e:	f7f3 ff47 	bl	8000830 <__aeabi_ddiv>
 800c9a2:	4602      	mov	r2, r0
 800c9a4:	460b      	mov	r3, r1
 800c9a6:	4610      	mov	r0, r2
 800c9a8:	4619      	mov	r1, r3
 800c9aa:	f7f4 f8c7 	bl	8000b3c <__aeabi_d2iz>
 800c9ae:	4603      	mov	r3, r0
 800c9b0:	b21b      	sxth	r3, r3
}
 800c9b2:	4618      	mov	r0, r3
 800c9b4:	3708      	adds	r7, #8
 800c9b6:	46bd      	mov	sp, r7
 800c9b8:	bd80      	pop	{r7, pc}
 800c9ba:	bf00      	nop
 800c9bc:	f3af 8000 	nop.w
 800c9c0:	757928e1 	.word	0x757928e1
 800c9c4:	3fa9018e 	.word	0x3fa9018e
 800c9c8:	40240000 	.word	0x40240000
 800c9cc:	00000000 	.word	0x00000000

0800c9d0 <can1_ams_cell_temperatures_t2s4_decode>:

double can1_ams_cell_temperatures_t2s4_decode(int16_t value)
{
 800c9d0:	b580      	push	{r7, lr}
 800c9d2:	b082      	sub	sp, #8
 800c9d4:	af00      	add	r7, sp, #0
 800c9d6:	4603      	mov	r3, r0
 800c9d8:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800c9da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c9de:	4618      	mov	r0, r3
 800c9e0:	f7f3 fd92 	bl	8000508 <__aeabi_i2d>
 800c9e4:	a30d      	add	r3, pc, #52	; (adr r3, 800ca1c <can1_ams_cell_temperatures_t2s4_decode+0x4c>)
 800c9e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ea:	f7f3 fdf7 	bl	80005dc <__aeabi_dmul>
 800c9ee:	4602      	mov	r2, r0
 800c9f0:	460b      	mov	r3, r1
 800c9f2:	4610      	mov	r0, r2
 800c9f4:	4619      	mov	r1, r3
 800c9f6:	f04f 0200 	mov.w	r2, #0
 800c9fa:	4b07      	ldr	r3, [pc, #28]	; (800ca18 <can1_ams_cell_temperatures_t2s4_decode+0x48>)
 800c9fc:	f7f3 fc36 	bl	800026c <__aeabi_dsub>
 800ca00:	4602      	mov	r2, r0
 800ca02:	460b      	mov	r3, r1
 800ca04:	ec43 2b17 	vmov	d7, r2, r3
}
 800ca08:	eeb0 0a47 	vmov.f32	s0, s14
 800ca0c:	eef0 0a67 	vmov.f32	s1, s15
 800ca10:	3708      	adds	r7, #8
 800ca12:	46bd      	mov	sp, r7
 800ca14:	bd80      	pop	{r7, pc}
 800ca16:	bf00      	nop
 800ca18:	40240000 	.word	0x40240000
 800ca1c:	757928e1 	.word	0x757928e1
 800ca20:	3fa9018e 	.word	0x3fa9018e
 800ca24:	00000000 	.word	0x00000000

0800ca28 <can1_ams_cell_temperatures_t2s5_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t2s5_encode(double value)
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b082      	sub	sp, #8
 800ca2c:	af00      	add	r7, sp, #0
 800ca2e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800ca32:	f04f 0200 	mov.w	r2, #0
 800ca36:	4b10      	ldr	r3, [pc, #64]	; (800ca78 <can1_ams_cell_temperatures_t2s5_encode+0x50>)
 800ca38:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ca3c:	f7f3 fc18 	bl	8000270 <__adddf3>
 800ca40:	4602      	mov	r2, r0
 800ca42:	460b      	mov	r3, r1
 800ca44:	4610      	mov	r0, r2
 800ca46:	4619      	mov	r1, r3
 800ca48:	a309      	add	r3, pc, #36	; (adr r3, 800ca70 <can1_ams_cell_temperatures_t2s5_encode+0x48>)
 800ca4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca4e:	f7f3 feef 	bl	8000830 <__aeabi_ddiv>
 800ca52:	4602      	mov	r2, r0
 800ca54:	460b      	mov	r3, r1
 800ca56:	4610      	mov	r0, r2
 800ca58:	4619      	mov	r1, r3
 800ca5a:	f7f4 f86f 	bl	8000b3c <__aeabi_d2iz>
 800ca5e:	4603      	mov	r3, r0
 800ca60:	b21b      	sxth	r3, r3
}
 800ca62:	4618      	mov	r0, r3
 800ca64:	3708      	adds	r7, #8
 800ca66:	46bd      	mov	sp, r7
 800ca68:	bd80      	pop	{r7, pc}
 800ca6a:	bf00      	nop
 800ca6c:	f3af 8000 	nop.w
 800ca70:	757928e1 	.word	0x757928e1
 800ca74:	3fa9018e 	.word	0x3fa9018e
 800ca78:	40240000 	.word	0x40240000
 800ca7c:	00000000 	.word	0x00000000

0800ca80 <can1_ams_cell_temperatures_t2s5_decode>:

double can1_ams_cell_temperatures_t2s5_decode(int16_t value)
{
 800ca80:	b580      	push	{r7, lr}
 800ca82:	b082      	sub	sp, #8
 800ca84:	af00      	add	r7, sp, #0
 800ca86:	4603      	mov	r3, r0
 800ca88:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800ca8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ca8e:	4618      	mov	r0, r3
 800ca90:	f7f3 fd3a 	bl	8000508 <__aeabi_i2d>
 800ca94:	a30d      	add	r3, pc, #52	; (adr r3, 800cacc <can1_ams_cell_temperatures_t2s5_decode+0x4c>)
 800ca96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca9a:	f7f3 fd9f 	bl	80005dc <__aeabi_dmul>
 800ca9e:	4602      	mov	r2, r0
 800caa0:	460b      	mov	r3, r1
 800caa2:	4610      	mov	r0, r2
 800caa4:	4619      	mov	r1, r3
 800caa6:	f04f 0200 	mov.w	r2, #0
 800caaa:	4b07      	ldr	r3, [pc, #28]	; (800cac8 <can1_ams_cell_temperatures_t2s5_decode+0x48>)
 800caac:	f7f3 fbde 	bl	800026c <__aeabi_dsub>
 800cab0:	4602      	mov	r2, r0
 800cab2:	460b      	mov	r3, r1
 800cab4:	ec43 2b17 	vmov	d7, r2, r3
}
 800cab8:	eeb0 0a47 	vmov.f32	s0, s14
 800cabc:	eef0 0a67 	vmov.f32	s1, s15
 800cac0:	3708      	adds	r7, #8
 800cac2:	46bd      	mov	sp, r7
 800cac4:	bd80      	pop	{r7, pc}
 800cac6:	bf00      	nop
 800cac8:	40240000 	.word	0x40240000
 800cacc:	757928e1 	.word	0x757928e1
 800cad0:	3fa9018e 	.word	0x3fa9018e
 800cad4:	00000000 	.word	0x00000000

0800cad8 <can1_ams_cell_temperatures_t2s6_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t2s6_encode(double value)
{
 800cad8:	b580      	push	{r7, lr}
 800cada:	b082      	sub	sp, #8
 800cadc:	af00      	add	r7, sp, #0
 800cade:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800cae2:	f04f 0200 	mov.w	r2, #0
 800cae6:	4b10      	ldr	r3, [pc, #64]	; (800cb28 <can1_ams_cell_temperatures_t2s6_encode+0x50>)
 800cae8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800caec:	f7f3 fbc0 	bl	8000270 <__adddf3>
 800caf0:	4602      	mov	r2, r0
 800caf2:	460b      	mov	r3, r1
 800caf4:	4610      	mov	r0, r2
 800caf6:	4619      	mov	r1, r3
 800caf8:	a309      	add	r3, pc, #36	; (adr r3, 800cb20 <can1_ams_cell_temperatures_t2s6_encode+0x48>)
 800cafa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cafe:	f7f3 fe97 	bl	8000830 <__aeabi_ddiv>
 800cb02:	4602      	mov	r2, r0
 800cb04:	460b      	mov	r3, r1
 800cb06:	4610      	mov	r0, r2
 800cb08:	4619      	mov	r1, r3
 800cb0a:	f7f4 f817 	bl	8000b3c <__aeabi_d2iz>
 800cb0e:	4603      	mov	r3, r0
 800cb10:	b21b      	sxth	r3, r3
}
 800cb12:	4618      	mov	r0, r3
 800cb14:	3708      	adds	r7, #8
 800cb16:	46bd      	mov	sp, r7
 800cb18:	bd80      	pop	{r7, pc}
 800cb1a:	bf00      	nop
 800cb1c:	f3af 8000 	nop.w
 800cb20:	757928e1 	.word	0x757928e1
 800cb24:	3fa9018e 	.word	0x3fa9018e
 800cb28:	40240000 	.word	0x40240000
 800cb2c:	00000000 	.word	0x00000000

0800cb30 <can1_ams_cell_temperatures_t2s6_decode>:

double can1_ams_cell_temperatures_t2s6_decode(int16_t value)
{
 800cb30:	b580      	push	{r7, lr}
 800cb32:	b082      	sub	sp, #8
 800cb34:	af00      	add	r7, sp, #0
 800cb36:	4603      	mov	r3, r0
 800cb38:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800cb3a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800cb3e:	4618      	mov	r0, r3
 800cb40:	f7f3 fce2 	bl	8000508 <__aeabi_i2d>
 800cb44:	a30d      	add	r3, pc, #52	; (adr r3, 800cb7c <can1_ams_cell_temperatures_t2s6_decode+0x4c>)
 800cb46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb4a:	f7f3 fd47 	bl	80005dc <__aeabi_dmul>
 800cb4e:	4602      	mov	r2, r0
 800cb50:	460b      	mov	r3, r1
 800cb52:	4610      	mov	r0, r2
 800cb54:	4619      	mov	r1, r3
 800cb56:	f04f 0200 	mov.w	r2, #0
 800cb5a:	4b07      	ldr	r3, [pc, #28]	; (800cb78 <can1_ams_cell_temperatures_t2s6_decode+0x48>)
 800cb5c:	f7f3 fb86 	bl	800026c <__aeabi_dsub>
 800cb60:	4602      	mov	r2, r0
 800cb62:	460b      	mov	r3, r1
 800cb64:	ec43 2b17 	vmov	d7, r2, r3
}
 800cb68:	eeb0 0a47 	vmov.f32	s0, s14
 800cb6c:	eef0 0a67 	vmov.f32	s1, s15
 800cb70:	3708      	adds	r7, #8
 800cb72:	46bd      	mov	sp, r7
 800cb74:	bd80      	pop	{r7, pc}
 800cb76:	bf00      	nop
 800cb78:	40240000 	.word	0x40240000
 800cb7c:	757928e1 	.word	0x757928e1
 800cb80:	3fa9018e 	.word	0x3fa9018e
 800cb84:	00000000 	.word	0x00000000

0800cb88 <can1_ams_cell_temperatures_t2s7_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t2s7_encode(double value)
{
 800cb88:	b580      	push	{r7, lr}
 800cb8a:	b082      	sub	sp, #8
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800cb92:	f04f 0200 	mov.w	r2, #0
 800cb96:	4b10      	ldr	r3, [pc, #64]	; (800cbd8 <can1_ams_cell_temperatures_t2s7_encode+0x50>)
 800cb98:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cb9c:	f7f3 fb68 	bl	8000270 <__adddf3>
 800cba0:	4602      	mov	r2, r0
 800cba2:	460b      	mov	r3, r1
 800cba4:	4610      	mov	r0, r2
 800cba6:	4619      	mov	r1, r3
 800cba8:	a309      	add	r3, pc, #36	; (adr r3, 800cbd0 <can1_ams_cell_temperatures_t2s7_encode+0x48>)
 800cbaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbae:	f7f3 fe3f 	bl	8000830 <__aeabi_ddiv>
 800cbb2:	4602      	mov	r2, r0
 800cbb4:	460b      	mov	r3, r1
 800cbb6:	4610      	mov	r0, r2
 800cbb8:	4619      	mov	r1, r3
 800cbba:	f7f3 ffbf 	bl	8000b3c <__aeabi_d2iz>
 800cbbe:	4603      	mov	r3, r0
 800cbc0:	b21b      	sxth	r3, r3
}
 800cbc2:	4618      	mov	r0, r3
 800cbc4:	3708      	adds	r7, #8
 800cbc6:	46bd      	mov	sp, r7
 800cbc8:	bd80      	pop	{r7, pc}
 800cbca:	bf00      	nop
 800cbcc:	f3af 8000 	nop.w
 800cbd0:	757928e1 	.word	0x757928e1
 800cbd4:	3fa9018e 	.word	0x3fa9018e
 800cbd8:	40240000 	.word	0x40240000
 800cbdc:	00000000 	.word	0x00000000

0800cbe0 <can1_ams_cell_temperatures_t2s7_decode>:

double can1_ams_cell_temperatures_t2s7_decode(int16_t value)
{
 800cbe0:	b580      	push	{r7, lr}
 800cbe2:	b082      	sub	sp, #8
 800cbe4:	af00      	add	r7, sp, #0
 800cbe6:	4603      	mov	r3, r0
 800cbe8:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800cbea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800cbee:	4618      	mov	r0, r3
 800cbf0:	f7f3 fc8a 	bl	8000508 <__aeabi_i2d>
 800cbf4:	a30d      	add	r3, pc, #52	; (adr r3, 800cc2c <can1_ams_cell_temperatures_t2s7_decode+0x4c>)
 800cbf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbfa:	f7f3 fcef 	bl	80005dc <__aeabi_dmul>
 800cbfe:	4602      	mov	r2, r0
 800cc00:	460b      	mov	r3, r1
 800cc02:	4610      	mov	r0, r2
 800cc04:	4619      	mov	r1, r3
 800cc06:	f04f 0200 	mov.w	r2, #0
 800cc0a:	4b07      	ldr	r3, [pc, #28]	; (800cc28 <can1_ams_cell_temperatures_t2s7_decode+0x48>)
 800cc0c:	f7f3 fb2e 	bl	800026c <__aeabi_dsub>
 800cc10:	4602      	mov	r2, r0
 800cc12:	460b      	mov	r3, r1
 800cc14:	ec43 2b17 	vmov	d7, r2, r3
}
 800cc18:	eeb0 0a47 	vmov.f32	s0, s14
 800cc1c:	eef0 0a67 	vmov.f32	s1, s15
 800cc20:	3708      	adds	r7, #8
 800cc22:	46bd      	mov	sp, r7
 800cc24:	bd80      	pop	{r7, pc}
 800cc26:	bf00      	nop
 800cc28:	40240000 	.word	0x40240000
 800cc2c:	757928e1 	.word	0x757928e1
 800cc30:	3fa9018e 	.word	0x3fa9018e
 800cc34:	00000000 	.word	0x00000000

0800cc38 <can1_ams_cell_temperatures_t2s8_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t2s8_encode(double value)
{
 800cc38:	b580      	push	{r7, lr}
 800cc3a:	b082      	sub	sp, #8
 800cc3c:	af00      	add	r7, sp, #0
 800cc3e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800cc42:	f04f 0200 	mov.w	r2, #0
 800cc46:	4b10      	ldr	r3, [pc, #64]	; (800cc88 <can1_ams_cell_temperatures_t2s8_encode+0x50>)
 800cc48:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cc4c:	f7f3 fb10 	bl	8000270 <__adddf3>
 800cc50:	4602      	mov	r2, r0
 800cc52:	460b      	mov	r3, r1
 800cc54:	4610      	mov	r0, r2
 800cc56:	4619      	mov	r1, r3
 800cc58:	a309      	add	r3, pc, #36	; (adr r3, 800cc80 <can1_ams_cell_temperatures_t2s8_encode+0x48>)
 800cc5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc5e:	f7f3 fde7 	bl	8000830 <__aeabi_ddiv>
 800cc62:	4602      	mov	r2, r0
 800cc64:	460b      	mov	r3, r1
 800cc66:	4610      	mov	r0, r2
 800cc68:	4619      	mov	r1, r3
 800cc6a:	f7f3 ff67 	bl	8000b3c <__aeabi_d2iz>
 800cc6e:	4603      	mov	r3, r0
 800cc70:	b21b      	sxth	r3, r3
}
 800cc72:	4618      	mov	r0, r3
 800cc74:	3708      	adds	r7, #8
 800cc76:	46bd      	mov	sp, r7
 800cc78:	bd80      	pop	{r7, pc}
 800cc7a:	bf00      	nop
 800cc7c:	f3af 8000 	nop.w
 800cc80:	757928e1 	.word	0x757928e1
 800cc84:	3fa9018e 	.word	0x3fa9018e
 800cc88:	40240000 	.word	0x40240000
 800cc8c:	00000000 	.word	0x00000000

0800cc90 <can1_ams_cell_temperatures_t2s8_decode>:

double can1_ams_cell_temperatures_t2s8_decode(int16_t value)
{
 800cc90:	b580      	push	{r7, lr}
 800cc92:	b082      	sub	sp, #8
 800cc94:	af00      	add	r7, sp, #0
 800cc96:	4603      	mov	r3, r0
 800cc98:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800cc9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800cc9e:	4618      	mov	r0, r3
 800cca0:	f7f3 fc32 	bl	8000508 <__aeabi_i2d>
 800cca4:	a30d      	add	r3, pc, #52	; (adr r3, 800ccdc <can1_ams_cell_temperatures_t2s8_decode+0x4c>)
 800cca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccaa:	f7f3 fc97 	bl	80005dc <__aeabi_dmul>
 800ccae:	4602      	mov	r2, r0
 800ccb0:	460b      	mov	r3, r1
 800ccb2:	4610      	mov	r0, r2
 800ccb4:	4619      	mov	r1, r3
 800ccb6:	f04f 0200 	mov.w	r2, #0
 800ccba:	4b07      	ldr	r3, [pc, #28]	; (800ccd8 <can1_ams_cell_temperatures_t2s8_decode+0x48>)
 800ccbc:	f7f3 fad6 	bl	800026c <__aeabi_dsub>
 800ccc0:	4602      	mov	r2, r0
 800ccc2:	460b      	mov	r3, r1
 800ccc4:	ec43 2b17 	vmov	d7, r2, r3
}
 800ccc8:	eeb0 0a47 	vmov.f32	s0, s14
 800cccc:	eef0 0a67 	vmov.f32	s1, s15
 800ccd0:	3708      	adds	r7, #8
 800ccd2:	46bd      	mov	sp, r7
 800ccd4:	bd80      	pop	{r7, pc}
 800ccd6:	bf00      	nop
 800ccd8:	40240000 	.word	0x40240000
 800ccdc:	757928e1 	.word	0x757928e1
 800cce0:	3fa9018e 	.word	0x3fa9018e
 800cce4:	00000000 	.word	0x00000000

0800cce8 <can1_ams_cell_temperatures_t2s9_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t2s9_encode(double value)
{
 800cce8:	b580      	push	{r7, lr}
 800ccea:	b082      	sub	sp, #8
 800ccec:	af00      	add	r7, sp, #0
 800ccee:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800ccf2:	f04f 0200 	mov.w	r2, #0
 800ccf6:	4b10      	ldr	r3, [pc, #64]	; (800cd38 <can1_ams_cell_temperatures_t2s9_encode+0x50>)
 800ccf8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ccfc:	f7f3 fab8 	bl	8000270 <__adddf3>
 800cd00:	4602      	mov	r2, r0
 800cd02:	460b      	mov	r3, r1
 800cd04:	4610      	mov	r0, r2
 800cd06:	4619      	mov	r1, r3
 800cd08:	a309      	add	r3, pc, #36	; (adr r3, 800cd30 <can1_ams_cell_temperatures_t2s9_encode+0x48>)
 800cd0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd0e:	f7f3 fd8f 	bl	8000830 <__aeabi_ddiv>
 800cd12:	4602      	mov	r2, r0
 800cd14:	460b      	mov	r3, r1
 800cd16:	4610      	mov	r0, r2
 800cd18:	4619      	mov	r1, r3
 800cd1a:	f7f3 ff0f 	bl	8000b3c <__aeabi_d2iz>
 800cd1e:	4603      	mov	r3, r0
 800cd20:	b21b      	sxth	r3, r3
}
 800cd22:	4618      	mov	r0, r3
 800cd24:	3708      	adds	r7, #8
 800cd26:	46bd      	mov	sp, r7
 800cd28:	bd80      	pop	{r7, pc}
 800cd2a:	bf00      	nop
 800cd2c:	f3af 8000 	nop.w
 800cd30:	757928e1 	.word	0x757928e1
 800cd34:	3fa9018e 	.word	0x3fa9018e
 800cd38:	40240000 	.word	0x40240000
 800cd3c:	00000000 	.word	0x00000000

0800cd40 <can1_ams_cell_temperatures_t2s9_decode>:

double can1_ams_cell_temperatures_t2s9_decode(int16_t value)
{
 800cd40:	b580      	push	{r7, lr}
 800cd42:	b082      	sub	sp, #8
 800cd44:	af00      	add	r7, sp, #0
 800cd46:	4603      	mov	r3, r0
 800cd48:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800cd4a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800cd4e:	4618      	mov	r0, r3
 800cd50:	f7f3 fbda 	bl	8000508 <__aeabi_i2d>
 800cd54:	a30d      	add	r3, pc, #52	; (adr r3, 800cd8c <can1_ams_cell_temperatures_t2s9_decode+0x4c>)
 800cd56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd5a:	f7f3 fc3f 	bl	80005dc <__aeabi_dmul>
 800cd5e:	4602      	mov	r2, r0
 800cd60:	460b      	mov	r3, r1
 800cd62:	4610      	mov	r0, r2
 800cd64:	4619      	mov	r1, r3
 800cd66:	f04f 0200 	mov.w	r2, #0
 800cd6a:	4b07      	ldr	r3, [pc, #28]	; (800cd88 <can1_ams_cell_temperatures_t2s9_decode+0x48>)
 800cd6c:	f7f3 fa7e 	bl	800026c <__aeabi_dsub>
 800cd70:	4602      	mov	r2, r0
 800cd72:	460b      	mov	r3, r1
 800cd74:	ec43 2b17 	vmov	d7, r2, r3
}
 800cd78:	eeb0 0a47 	vmov.f32	s0, s14
 800cd7c:	eef0 0a67 	vmov.f32	s1, s15
 800cd80:	3708      	adds	r7, #8
 800cd82:	46bd      	mov	sp, r7
 800cd84:	bd80      	pop	{r7, pc}
 800cd86:	bf00      	nop
 800cd88:	40240000 	.word	0x40240000
 800cd8c:	757928e1 	.word	0x757928e1
 800cd90:	3fa9018e 	.word	0x3fa9018e
 800cd94:	00000000 	.word	0x00000000

0800cd98 <can1_ams_cell_temperatures_t2s10_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t2s10_encode(double value)
{
 800cd98:	b580      	push	{r7, lr}
 800cd9a:	b082      	sub	sp, #8
 800cd9c:	af00      	add	r7, sp, #0
 800cd9e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800cda2:	f04f 0200 	mov.w	r2, #0
 800cda6:	4b10      	ldr	r3, [pc, #64]	; (800cde8 <can1_ams_cell_temperatures_t2s10_encode+0x50>)
 800cda8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cdac:	f7f3 fa60 	bl	8000270 <__adddf3>
 800cdb0:	4602      	mov	r2, r0
 800cdb2:	460b      	mov	r3, r1
 800cdb4:	4610      	mov	r0, r2
 800cdb6:	4619      	mov	r1, r3
 800cdb8:	a309      	add	r3, pc, #36	; (adr r3, 800cde0 <can1_ams_cell_temperatures_t2s10_encode+0x48>)
 800cdba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdbe:	f7f3 fd37 	bl	8000830 <__aeabi_ddiv>
 800cdc2:	4602      	mov	r2, r0
 800cdc4:	460b      	mov	r3, r1
 800cdc6:	4610      	mov	r0, r2
 800cdc8:	4619      	mov	r1, r3
 800cdca:	f7f3 feb7 	bl	8000b3c <__aeabi_d2iz>
 800cdce:	4603      	mov	r3, r0
 800cdd0:	b21b      	sxth	r3, r3
}
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	3708      	adds	r7, #8
 800cdd6:	46bd      	mov	sp, r7
 800cdd8:	bd80      	pop	{r7, pc}
 800cdda:	bf00      	nop
 800cddc:	f3af 8000 	nop.w
 800cde0:	757928e1 	.word	0x757928e1
 800cde4:	3fa9018e 	.word	0x3fa9018e
 800cde8:	40240000 	.word	0x40240000
 800cdec:	00000000 	.word	0x00000000

0800cdf0 <can1_ams_cell_temperatures_t2s10_decode>:

double can1_ams_cell_temperatures_t2s10_decode(int16_t value)
{
 800cdf0:	b580      	push	{r7, lr}
 800cdf2:	b082      	sub	sp, #8
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	4603      	mov	r3, r0
 800cdf8:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800cdfa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800cdfe:	4618      	mov	r0, r3
 800ce00:	f7f3 fb82 	bl	8000508 <__aeabi_i2d>
 800ce04:	a30d      	add	r3, pc, #52	; (adr r3, 800ce3c <can1_ams_cell_temperatures_t2s10_decode+0x4c>)
 800ce06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce0a:	f7f3 fbe7 	bl	80005dc <__aeabi_dmul>
 800ce0e:	4602      	mov	r2, r0
 800ce10:	460b      	mov	r3, r1
 800ce12:	4610      	mov	r0, r2
 800ce14:	4619      	mov	r1, r3
 800ce16:	f04f 0200 	mov.w	r2, #0
 800ce1a:	4b07      	ldr	r3, [pc, #28]	; (800ce38 <can1_ams_cell_temperatures_t2s10_decode+0x48>)
 800ce1c:	f7f3 fa26 	bl	800026c <__aeabi_dsub>
 800ce20:	4602      	mov	r2, r0
 800ce22:	460b      	mov	r3, r1
 800ce24:	ec43 2b17 	vmov	d7, r2, r3
}
 800ce28:	eeb0 0a47 	vmov.f32	s0, s14
 800ce2c:	eef0 0a67 	vmov.f32	s1, s15
 800ce30:	3708      	adds	r7, #8
 800ce32:	46bd      	mov	sp, r7
 800ce34:	bd80      	pop	{r7, pc}
 800ce36:	bf00      	nop
 800ce38:	40240000 	.word	0x40240000
 800ce3c:	757928e1 	.word	0x757928e1
 800ce40:	3fa9018e 	.word	0x3fa9018e
 800ce44:	00000000 	.word	0x00000000

0800ce48 <can1_ams_cell_temperatures_t2s11_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t2s11_encode(double value)
{
 800ce48:	b580      	push	{r7, lr}
 800ce4a:	b082      	sub	sp, #8
 800ce4c:	af00      	add	r7, sp, #0
 800ce4e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800ce52:	f04f 0200 	mov.w	r2, #0
 800ce56:	4b10      	ldr	r3, [pc, #64]	; (800ce98 <can1_ams_cell_temperatures_t2s11_encode+0x50>)
 800ce58:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ce5c:	f7f3 fa08 	bl	8000270 <__adddf3>
 800ce60:	4602      	mov	r2, r0
 800ce62:	460b      	mov	r3, r1
 800ce64:	4610      	mov	r0, r2
 800ce66:	4619      	mov	r1, r3
 800ce68:	a309      	add	r3, pc, #36	; (adr r3, 800ce90 <can1_ams_cell_temperatures_t2s11_encode+0x48>)
 800ce6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce6e:	f7f3 fcdf 	bl	8000830 <__aeabi_ddiv>
 800ce72:	4602      	mov	r2, r0
 800ce74:	460b      	mov	r3, r1
 800ce76:	4610      	mov	r0, r2
 800ce78:	4619      	mov	r1, r3
 800ce7a:	f7f3 fe5f 	bl	8000b3c <__aeabi_d2iz>
 800ce7e:	4603      	mov	r3, r0
 800ce80:	b21b      	sxth	r3, r3
}
 800ce82:	4618      	mov	r0, r3
 800ce84:	3708      	adds	r7, #8
 800ce86:	46bd      	mov	sp, r7
 800ce88:	bd80      	pop	{r7, pc}
 800ce8a:	bf00      	nop
 800ce8c:	f3af 8000 	nop.w
 800ce90:	757928e1 	.word	0x757928e1
 800ce94:	3fa9018e 	.word	0x3fa9018e
 800ce98:	40240000 	.word	0x40240000
 800ce9c:	00000000 	.word	0x00000000

0800cea0 <can1_ams_cell_temperatures_t2s11_decode>:

double can1_ams_cell_temperatures_t2s11_decode(int16_t value)
{
 800cea0:	b580      	push	{r7, lr}
 800cea2:	b082      	sub	sp, #8
 800cea4:	af00      	add	r7, sp, #0
 800cea6:	4603      	mov	r3, r0
 800cea8:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800ceaa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ceae:	4618      	mov	r0, r3
 800ceb0:	f7f3 fb2a 	bl	8000508 <__aeabi_i2d>
 800ceb4:	a30d      	add	r3, pc, #52	; (adr r3, 800ceec <can1_ams_cell_temperatures_t2s11_decode+0x4c>)
 800ceb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceba:	f7f3 fb8f 	bl	80005dc <__aeabi_dmul>
 800cebe:	4602      	mov	r2, r0
 800cec0:	460b      	mov	r3, r1
 800cec2:	4610      	mov	r0, r2
 800cec4:	4619      	mov	r1, r3
 800cec6:	f04f 0200 	mov.w	r2, #0
 800ceca:	4b07      	ldr	r3, [pc, #28]	; (800cee8 <can1_ams_cell_temperatures_t2s11_decode+0x48>)
 800cecc:	f7f3 f9ce 	bl	800026c <__aeabi_dsub>
 800ced0:	4602      	mov	r2, r0
 800ced2:	460b      	mov	r3, r1
 800ced4:	ec43 2b17 	vmov	d7, r2, r3
}
 800ced8:	eeb0 0a47 	vmov.f32	s0, s14
 800cedc:	eef0 0a67 	vmov.f32	s1, s15
 800cee0:	3708      	adds	r7, #8
 800cee2:	46bd      	mov	sp, r7
 800cee4:	bd80      	pop	{r7, pc}
 800cee6:	bf00      	nop
 800cee8:	40240000 	.word	0x40240000
 800ceec:	757928e1 	.word	0x757928e1
 800cef0:	3fa9018e 	.word	0x3fa9018e
 800cef4:	00000000 	.word	0x00000000

0800cef8 <can1_ams_cell_temperatures_t2s12_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t2s12_encode(double value)
{
 800cef8:	b580      	push	{r7, lr}
 800cefa:	b082      	sub	sp, #8
 800cefc:	af00      	add	r7, sp, #0
 800cefe:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800cf02:	f04f 0200 	mov.w	r2, #0
 800cf06:	4b10      	ldr	r3, [pc, #64]	; (800cf48 <can1_ams_cell_temperatures_t2s12_encode+0x50>)
 800cf08:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cf0c:	f7f3 f9b0 	bl	8000270 <__adddf3>
 800cf10:	4602      	mov	r2, r0
 800cf12:	460b      	mov	r3, r1
 800cf14:	4610      	mov	r0, r2
 800cf16:	4619      	mov	r1, r3
 800cf18:	a309      	add	r3, pc, #36	; (adr r3, 800cf40 <can1_ams_cell_temperatures_t2s12_encode+0x48>)
 800cf1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf1e:	f7f3 fc87 	bl	8000830 <__aeabi_ddiv>
 800cf22:	4602      	mov	r2, r0
 800cf24:	460b      	mov	r3, r1
 800cf26:	4610      	mov	r0, r2
 800cf28:	4619      	mov	r1, r3
 800cf2a:	f7f3 fe07 	bl	8000b3c <__aeabi_d2iz>
 800cf2e:	4603      	mov	r3, r0
 800cf30:	b21b      	sxth	r3, r3
}
 800cf32:	4618      	mov	r0, r3
 800cf34:	3708      	adds	r7, #8
 800cf36:	46bd      	mov	sp, r7
 800cf38:	bd80      	pop	{r7, pc}
 800cf3a:	bf00      	nop
 800cf3c:	f3af 8000 	nop.w
 800cf40:	757928e1 	.word	0x757928e1
 800cf44:	3fa9018e 	.word	0x3fa9018e
 800cf48:	40240000 	.word	0x40240000
 800cf4c:	00000000 	.word	0x00000000

0800cf50 <can1_ams_cell_temperatures_t2s12_decode>:

double can1_ams_cell_temperatures_t2s12_decode(int16_t value)
{
 800cf50:	b580      	push	{r7, lr}
 800cf52:	b082      	sub	sp, #8
 800cf54:	af00      	add	r7, sp, #0
 800cf56:	4603      	mov	r3, r0
 800cf58:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800cf5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800cf5e:	4618      	mov	r0, r3
 800cf60:	f7f3 fad2 	bl	8000508 <__aeabi_i2d>
 800cf64:	a30d      	add	r3, pc, #52	; (adr r3, 800cf9c <can1_ams_cell_temperatures_t2s12_decode+0x4c>)
 800cf66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf6a:	f7f3 fb37 	bl	80005dc <__aeabi_dmul>
 800cf6e:	4602      	mov	r2, r0
 800cf70:	460b      	mov	r3, r1
 800cf72:	4610      	mov	r0, r2
 800cf74:	4619      	mov	r1, r3
 800cf76:	f04f 0200 	mov.w	r2, #0
 800cf7a:	4b07      	ldr	r3, [pc, #28]	; (800cf98 <can1_ams_cell_temperatures_t2s12_decode+0x48>)
 800cf7c:	f7f3 f976 	bl	800026c <__aeabi_dsub>
 800cf80:	4602      	mov	r2, r0
 800cf82:	460b      	mov	r3, r1
 800cf84:	ec43 2b17 	vmov	d7, r2, r3
}
 800cf88:	eeb0 0a47 	vmov.f32	s0, s14
 800cf8c:	eef0 0a67 	vmov.f32	s1, s15
 800cf90:	3708      	adds	r7, #8
 800cf92:	46bd      	mov	sp, r7
 800cf94:	bd80      	pop	{r7, pc}
 800cf96:	bf00      	nop
 800cf98:	40240000 	.word	0x40240000
 800cf9c:	757928e1 	.word	0x757928e1
 800cfa0:	3fa9018e 	.word	0x3fa9018e
 800cfa4:	00000000 	.word	0x00000000

0800cfa8 <can1_ams_cell_temperatures_t3s1_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t3s1_encode(double value)
{
 800cfa8:	b580      	push	{r7, lr}
 800cfaa:	b082      	sub	sp, #8
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800cfb2:	f04f 0200 	mov.w	r2, #0
 800cfb6:	4b10      	ldr	r3, [pc, #64]	; (800cff8 <can1_ams_cell_temperatures_t3s1_encode+0x50>)
 800cfb8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cfbc:	f7f3 f958 	bl	8000270 <__adddf3>
 800cfc0:	4602      	mov	r2, r0
 800cfc2:	460b      	mov	r3, r1
 800cfc4:	4610      	mov	r0, r2
 800cfc6:	4619      	mov	r1, r3
 800cfc8:	a309      	add	r3, pc, #36	; (adr r3, 800cff0 <can1_ams_cell_temperatures_t3s1_encode+0x48>)
 800cfca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfce:	f7f3 fc2f 	bl	8000830 <__aeabi_ddiv>
 800cfd2:	4602      	mov	r2, r0
 800cfd4:	460b      	mov	r3, r1
 800cfd6:	4610      	mov	r0, r2
 800cfd8:	4619      	mov	r1, r3
 800cfda:	f7f3 fdaf 	bl	8000b3c <__aeabi_d2iz>
 800cfde:	4603      	mov	r3, r0
 800cfe0:	b21b      	sxth	r3, r3
}
 800cfe2:	4618      	mov	r0, r3
 800cfe4:	3708      	adds	r7, #8
 800cfe6:	46bd      	mov	sp, r7
 800cfe8:	bd80      	pop	{r7, pc}
 800cfea:	bf00      	nop
 800cfec:	f3af 8000 	nop.w
 800cff0:	757928e1 	.word	0x757928e1
 800cff4:	3fa9018e 	.word	0x3fa9018e
 800cff8:	40240000 	.word	0x40240000
 800cffc:	00000000 	.word	0x00000000

0800d000 <can1_ams_cell_temperatures_t3s1_decode>:

double can1_ams_cell_temperatures_t3s1_decode(int16_t value)
{
 800d000:	b580      	push	{r7, lr}
 800d002:	b082      	sub	sp, #8
 800d004:	af00      	add	r7, sp, #0
 800d006:	4603      	mov	r3, r0
 800d008:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800d00a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d00e:	4618      	mov	r0, r3
 800d010:	f7f3 fa7a 	bl	8000508 <__aeabi_i2d>
 800d014:	a30d      	add	r3, pc, #52	; (adr r3, 800d04c <can1_ams_cell_temperatures_t3s1_decode+0x4c>)
 800d016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d01a:	f7f3 fadf 	bl	80005dc <__aeabi_dmul>
 800d01e:	4602      	mov	r2, r0
 800d020:	460b      	mov	r3, r1
 800d022:	4610      	mov	r0, r2
 800d024:	4619      	mov	r1, r3
 800d026:	f04f 0200 	mov.w	r2, #0
 800d02a:	4b07      	ldr	r3, [pc, #28]	; (800d048 <can1_ams_cell_temperatures_t3s1_decode+0x48>)
 800d02c:	f7f3 f91e 	bl	800026c <__aeabi_dsub>
 800d030:	4602      	mov	r2, r0
 800d032:	460b      	mov	r3, r1
 800d034:	ec43 2b17 	vmov	d7, r2, r3
}
 800d038:	eeb0 0a47 	vmov.f32	s0, s14
 800d03c:	eef0 0a67 	vmov.f32	s1, s15
 800d040:	3708      	adds	r7, #8
 800d042:	46bd      	mov	sp, r7
 800d044:	bd80      	pop	{r7, pc}
 800d046:	bf00      	nop
 800d048:	40240000 	.word	0x40240000
 800d04c:	757928e1 	.word	0x757928e1
 800d050:	3fa9018e 	.word	0x3fa9018e
 800d054:	00000000 	.word	0x00000000

0800d058 <can1_ams_cell_temperatures_t3s2_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t3s2_encode(double value)
{
 800d058:	b580      	push	{r7, lr}
 800d05a:	b082      	sub	sp, #8
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800d062:	f04f 0200 	mov.w	r2, #0
 800d066:	4b10      	ldr	r3, [pc, #64]	; (800d0a8 <can1_ams_cell_temperatures_t3s2_encode+0x50>)
 800d068:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d06c:	f7f3 f900 	bl	8000270 <__adddf3>
 800d070:	4602      	mov	r2, r0
 800d072:	460b      	mov	r3, r1
 800d074:	4610      	mov	r0, r2
 800d076:	4619      	mov	r1, r3
 800d078:	a309      	add	r3, pc, #36	; (adr r3, 800d0a0 <can1_ams_cell_temperatures_t3s2_encode+0x48>)
 800d07a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d07e:	f7f3 fbd7 	bl	8000830 <__aeabi_ddiv>
 800d082:	4602      	mov	r2, r0
 800d084:	460b      	mov	r3, r1
 800d086:	4610      	mov	r0, r2
 800d088:	4619      	mov	r1, r3
 800d08a:	f7f3 fd57 	bl	8000b3c <__aeabi_d2iz>
 800d08e:	4603      	mov	r3, r0
 800d090:	b21b      	sxth	r3, r3
}
 800d092:	4618      	mov	r0, r3
 800d094:	3708      	adds	r7, #8
 800d096:	46bd      	mov	sp, r7
 800d098:	bd80      	pop	{r7, pc}
 800d09a:	bf00      	nop
 800d09c:	f3af 8000 	nop.w
 800d0a0:	757928e1 	.word	0x757928e1
 800d0a4:	3fa9018e 	.word	0x3fa9018e
 800d0a8:	40240000 	.word	0x40240000
 800d0ac:	00000000 	.word	0x00000000

0800d0b0 <can1_ams_cell_temperatures_t3s2_decode>:

double can1_ams_cell_temperatures_t3s2_decode(int16_t value)
{
 800d0b0:	b580      	push	{r7, lr}
 800d0b2:	b082      	sub	sp, #8
 800d0b4:	af00      	add	r7, sp, #0
 800d0b6:	4603      	mov	r3, r0
 800d0b8:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800d0ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d0be:	4618      	mov	r0, r3
 800d0c0:	f7f3 fa22 	bl	8000508 <__aeabi_i2d>
 800d0c4:	a30d      	add	r3, pc, #52	; (adr r3, 800d0fc <can1_ams_cell_temperatures_t3s2_decode+0x4c>)
 800d0c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0ca:	f7f3 fa87 	bl	80005dc <__aeabi_dmul>
 800d0ce:	4602      	mov	r2, r0
 800d0d0:	460b      	mov	r3, r1
 800d0d2:	4610      	mov	r0, r2
 800d0d4:	4619      	mov	r1, r3
 800d0d6:	f04f 0200 	mov.w	r2, #0
 800d0da:	4b07      	ldr	r3, [pc, #28]	; (800d0f8 <can1_ams_cell_temperatures_t3s2_decode+0x48>)
 800d0dc:	f7f3 f8c6 	bl	800026c <__aeabi_dsub>
 800d0e0:	4602      	mov	r2, r0
 800d0e2:	460b      	mov	r3, r1
 800d0e4:	ec43 2b17 	vmov	d7, r2, r3
}
 800d0e8:	eeb0 0a47 	vmov.f32	s0, s14
 800d0ec:	eef0 0a67 	vmov.f32	s1, s15
 800d0f0:	3708      	adds	r7, #8
 800d0f2:	46bd      	mov	sp, r7
 800d0f4:	bd80      	pop	{r7, pc}
 800d0f6:	bf00      	nop
 800d0f8:	40240000 	.word	0x40240000
 800d0fc:	757928e1 	.word	0x757928e1
 800d100:	3fa9018e 	.word	0x3fa9018e
 800d104:	00000000 	.word	0x00000000

0800d108 <can1_ams_cell_temperatures_t3s3_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t3s3_encode(double value)
{
 800d108:	b580      	push	{r7, lr}
 800d10a:	b082      	sub	sp, #8
 800d10c:	af00      	add	r7, sp, #0
 800d10e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800d112:	f04f 0200 	mov.w	r2, #0
 800d116:	4b10      	ldr	r3, [pc, #64]	; (800d158 <can1_ams_cell_temperatures_t3s3_encode+0x50>)
 800d118:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d11c:	f7f3 f8a8 	bl	8000270 <__adddf3>
 800d120:	4602      	mov	r2, r0
 800d122:	460b      	mov	r3, r1
 800d124:	4610      	mov	r0, r2
 800d126:	4619      	mov	r1, r3
 800d128:	a309      	add	r3, pc, #36	; (adr r3, 800d150 <can1_ams_cell_temperatures_t3s3_encode+0x48>)
 800d12a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d12e:	f7f3 fb7f 	bl	8000830 <__aeabi_ddiv>
 800d132:	4602      	mov	r2, r0
 800d134:	460b      	mov	r3, r1
 800d136:	4610      	mov	r0, r2
 800d138:	4619      	mov	r1, r3
 800d13a:	f7f3 fcff 	bl	8000b3c <__aeabi_d2iz>
 800d13e:	4603      	mov	r3, r0
 800d140:	b21b      	sxth	r3, r3
}
 800d142:	4618      	mov	r0, r3
 800d144:	3708      	adds	r7, #8
 800d146:	46bd      	mov	sp, r7
 800d148:	bd80      	pop	{r7, pc}
 800d14a:	bf00      	nop
 800d14c:	f3af 8000 	nop.w
 800d150:	757928e1 	.word	0x757928e1
 800d154:	3fa9018e 	.word	0x3fa9018e
 800d158:	40240000 	.word	0x40240000
 800d15c:	00000000 	.word	0x00000000

0800d160 <can1_ams_cell_temperatures_t3s3_decode>:

double can1_ams_cell_temperatures_t3s3_decode(int16_t value)
{
 800d160:	b580      	push	{r7, lr}
 800d162:	b082      	sub	sp, #8
 800d164:	af00      	add	r7, sp, #0
 800d166:	4603      	mov	r3, r0
 800d168:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800d16a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d16e:	4618      	mov	r0, r3
 800d170:	f7f3 f9ca 	bl	8000508 <__aeabi_i2d>
 800d174:	a30d      	add	r3, pc, #52	; (adr r3, 800d1ac <can1_ams_cell_temperatures_t3s3_decode+0x4c>)
 800d176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d17a:	f7f3 fa2f 	bl	80005dc <__aeabi_dmul>
 800d17e:	4602      	mov	r2, r0
 800d180:	460b      	mov	r3, r1
 800d182:	4610      	mov	r0, r2
 800d184:	4619      	mov	r1, r3
 800d186:	f04f 0200 	mov.w	r2, #0
 800d18a:	4b07      	ldr	r3, [pc, #28]	; (800d1a8 <can1_ams_cell_temperatures_t3s3_decode+0x48>)
 800d18c:	f7f3 f86e 	bl	800026c <__aeabi_dsub>
 800d190:	4602      	mov	r2, r0
 800d192:	460b      	mov	r3, r1
 800d194:	ec43 2b17 	vmov	d7, r2, r3
}
 800d198:	eeb0 0a47 	vmov.f32	s0, s14
 800d19c:	eef0 0a67 	vmov.f32	s1, s15
 800d1a0:	3708      	adds	r7, #8
 800d1a2:	46bd      	mov	sp, r7
 800d1a4:	bd80      	pop	{r7, pc}
 800d1a6:	bf00      	nop
 800d1a8:	40240000 	.word	0x40240000
 800d1ac:	757928e1 	.word	0x757928e1
 800d1b0:	3fa9018e 	.word	0x3fa9018e
 800d1b4:	00000000 	.word	0x00000000

0800d1b8 <can1_ams_cell_temperatures_t3s4_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t3s4_encode(double value)
{
 800d1b8:	b580      	push	{r7, lr}
 800d1ba:	b082      	sub	sp, #8
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800d1c2:	f04f 0200 	mov.w	r2, #0
 800d1c6:	4b10      	ldr	r3, [pc, #64]	; (800d208 <can1_ams_cell_temperatures_t3s4_encode+0x50>)
 800d1c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d1cc:	f7f3 f850 	bl	8000270 <__adddf3>
 800d1d0:	4602      	mov	r2, r0
 800d1d2:	460b      	mov	r3, r1
 800d1d4:	4610      	mov	r0, r2
 800d1d6:	4619      	mov	r1, r3
 800d1d8:	a309      	add	r3, pc, #36	; (adr r3, 800d200 <can1_ams_cell_temperatures_t3s4_encode+0x48>)
 800d1da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1de:	f7f3 fb27 	bl	8000830 <__aeabi_ddiv>
 800d1e2:	4602      	mov	r2, r0
 800d1e4:	460b      	mov	r3, r1
 800d1e6:	4610      	mov	r0, r2
 800d1e8:	4619      	mov	r1, r3
 800d1ea:	f7f3 fca7 	bl	8000b3c <__aeabi_d2iz>
 800d1ee:	4603      	mov	r3, r0
 800d1f0:	b21b      	sxth	r3, r3
}
 800d1f2:	4618      	mov	r0, r3
 800d1f4:	3708      	adds	r7, #8
 800d1f6:	46bd      	mov	sp, r7
 800d1f8:	bd80      	pop	{r7, pc}
 800d1fa:	bf00      	nop
 800d1fc:	f3af 8000 	nop.w
 800d200:	757928e1 	.word	0x757928e1
 800d204:	3fa9018e 	.word	0x3fa9018e
 800d208:	40240000 	.word	0x40240000
 800d20c:	00000000 	.word	0x00000000

0800d210 <can1_ams_cell_temperatures_t3s4_decode>:

double can1_ams_cell_temperatures_t3s4_decode(int16_t value)
{
 800d210:	b580      	push	{r7, lr}
 800d212:	b082      	sub	sp, #8
 800d214:	af00      	add	r7, sp, #0
 800d216:	4603      	mov	r3, r0
 800d218:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800d21a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d21e:	4618      	mov	r0, r3
 800d220:	f7f3 f972 	bl	8000508 <__aeabi_i2d>
 800d224:	a30d      	add	r3, pc, #52	; (adr r3, 800d25c <can1_ams_cell_temperatures_t3s4_decode+0x4c>)
 800d226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d22a:	f7f3 f9d7 	bl	80005dc <__aeabi_dmul>
 800d22e:	4602      	mov	r2, r0
 800d230:	460b      	mov	r3, r1
 800d232:	4610      	mov	r0, r2
 800d234:	4619      	mov	r1, r3
 800d236:	f04f 0200 	mov.w	r2, #0
 800d23a:	4b07      	ldr	r3, [pc, #28]	; (800d258 <can1_ams_cell_temperatures_t3s4_decode+0x48>)
 800d23c:	f7f3 f816 	bl	800026c <__aeabi_dsub>
 800d240:	4602      	mov	r2, r0
 800d242:	460b      	mov	r3, r1
 800d244:	ec43 2b17 	vmov	d7, r2, r3
}
 800d248:	eeb0 0a47 	vmov.f32	s0, s14
 800d24c:	eef0 0a67 	vmov.f32	s1, s15
 800d250:	3708      	adds	r7, #8
 800d252:	46bd      	mov	sp, r7
 800d254:	bd80      	pop	{r7, pc}
 800d256:	bf00      	nop
 800d258:	40240000 	.word	0x40240000
 800d25c:	757928e1 	.word	0x757928e1
 800d260:	3fa9018e 	.word	0x3fa9018e
 800d264:	00000000 	.word	0x00000000

0800d268 <can1_ams_cell_temperatures_t3s5_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t3s5_encode(double value)
{
 800d268:	b580      	push	{r7, lr}
 800d26a:	b082      	sub	sp, #8
 800d26c:	af00      	add	r7, sp, #0
 800d26e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800d272:	f04f 0200 	mov.w	r2, #0
 800d276:	4b10      	ldr	r3, [pc, #64]	; (800d2b8 <can1_ams_cell_temperatures_t3s5_encode+0x50>)
 800d278:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d27c:	f7f2 fff8 	bl	8000270 <__adddf3>
 800d280:	4602      	mov	r2, r0
 800d282:	460b      	mov	r3, r1
 800d284:	4610      	mov	r0, r2
 800d286:	4619      	mov	r1, r3
 800d288:	a309      	add	r3, pc, #36	; (adr r3, 800d2b0 <can1_ams_cell_temperatures_t3s5_encode+0x48>)
 800d28a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d28e:	f7f3 facf 	bl	8000830 <__aeabi_ddiv>
 800d292:	4602      	mov	r2, r0
 800d294:	460b      	mov	r3, r1
 800d296:	4610      	mov	r0, r2
 800d298:	4619      	mov	r1, r3
 800d29a:	f7f3 fc4f 	bl	8000b3c <__aeabi_d2iz>
 800d29e:	4603      	mov	r3, r0
 800d2a0:	b21b      	sxth	r3, r3
}
 800d2a2:	4618      	mov	r0, r3
 800d2a4:	3708      	adds	r7, #8
 800d2a6:	46bd      	mov	sp, r7
 800d2a8:	bd80      	pop	{r7, pc}
 800d2aa:	bf00      	nop
 800d2ac:	f3af 8000 	nop.w
 800d2b0:	757928e1 	.word	0x757928e1
 800d2b4:	3fa9018e 	.word	0x3fa9018e
 800d2b8:	40240000 	.word	0x40240000
 800d2bc:	00000000 	.word	0x00000000

0800d2c0 <can1_ams_cell_temperatures_t3s5_decode>:

double can1_ams_cell_temperatures_t3s5_decode(int16_t value)
{
 800d2c0:	b580      	push	{r7, lr}
 800d2c2:	b082      	sub	sp, #8
 800d2c4:	af00      	add	r7, sp, #0
 800d2c6:	4603      	mov	r3, r0
 800d2c8:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800d2ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d2ce:	4618      	mov	r0, r3
 800d2d0:	f7f3 f91a 	bl	8000508 <__aeabi_i2d>
 800d2d4:	a30d      	add	r3, pc, #52	; (adr r3, 800d30c <can1_ams_cell_temperatures_t3s5_decode+0x4c>)
 800d2d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2da:	f7f3 f97f 	bl	80005dc <__aeabi_dmul>
 800d2de:	4602      	mov	r2, r0
 800d2e0:	460b      	mov	r3, r1
 800d2e2:	4610      	mov	r0, r2
 800d2e4:	4619      	mov	r1, r3
 800d2e6:	f04f 0200 	mov.w	r2, #0
 800d2ea:	4b07      	ldr	r3, [pc, #28]	; (800d308 <can1_ams_cell_temperatures_t3s5_decode+0x48>)
 800d2ec:	f7f2 ffbe 	bl	800026c <__aeabi_dsub>
 800d2f0:	4602      	mov	r2, r0
 800d2f2:	460b      	mov	r3, r1
 800d2f4:	ec43 2b17 	vmov	d7, r2, r3
}
 800d2f8:	eeb0 0a47 	vmov.f32	s0, s14
 800d2fc:	eef0 0a67 	vmov.f32	s1, s15
 800d300:	3708      	adds	r7, #8
 800d302:	46bd      	mov	sp, r7
 800d304:	bd80      	pop	{r7, pc}
 800d306:	bf00      	nop
 800d308:	40240000 	.word	0x40240000
 800d30c:	757928e1 	.word	0x757928e1
 800d310:	3fa9018e 	.word	0x3fa9018e
 800d314:	00000000 	.word	0x00000000

0800d318 <can1_ams_cell_temperatures_t3s6_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t3s6_encode(double value)
{
 800d318:	b580      	push	{r7, lr}
 800d31a:	b082      	sub	sp, #8
 800d31c:	af00      	add	r7, sp, #0
 800d31e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800d322:	f04f 0200 	mov.w	r2, #0
 800d326:	4b10      	ldr	r3, [pc, #64]	; (800d368 <can1_ams_cell_temperatures_t3s6_encode+0x50>)
 800d328:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d32c:	f7f2 ffa0 	bl	8000270 <__adddf3>
 800d330:	4602      	mov	r2, r0
 800d332:	460b      	mov	r3, r1
 800d334:	4610      	mov	r0, r2
 800d336:	4619      	mov	r1, r3
 800d338:	a309      	add	r3, pc, #36	; (adr r3, 800d360 <can1_ams_cell_temperatures_t3s6_encode+0x48>)
 800d33a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d33e:	f7f3 fa77 	bl	8000830 <__aeabi_ddiv>
 800d342:	4602      	mov	r2, r0
 800d344:	460b      	mov	r3, r1
 800d346:	4610      	mov	r0, r2
 800d348:	4619      	mov	r1, r3
 800d34a:	f7f3 fbf7 	bl	8000b3c <__aeabi_d2iz>
 800d34e:	4603      	mov	r3, r0
 800d350:	b21b      	sxth	r3, r3
}
 800d352:	4618      	mov	r0, r3
 800d354:	3708      	adds	r7, #8
 800d356:	46bd      	mov	sp, r7
 800d358:	bd80      	pop	{r7, pc}
 800d35a:	bf00      	nop
 800d35c:	f3af 8000 	nop.w
 800d360:	757928e1 	.word	0x757928e1
 800d364:	3fa9018e 	.word	0x3fa9018e
 800d368:	40240000 	.word	0x40240000
 800d36c:	00000000 	.word	0x00000000

0800d370 <can1_ams_cell_temperatures_t3s6_decode>:

double can1_ams_cell_temperatures_t3s6_decode(int16_t value)
{
 800d370:	b580      	push	{r7, lr}
 800d372:	b082      	sub	sp, #8
 800d374:	af00      	add	r7, sp, #0
 800d376:	4603      	mov	r3, r0
 800d378:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800d37a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d37e:	4618      	mov	r0, r3
 800d380:	f7f3 f8c2 	bl	8000508 <__aeabi_i2d>
 800d384:	a30d      	add	r3, pc, #52	; (adr r3, 800d3bc <can1_ams_cell_temperatures_t3s6_decode+0x4c>)
 800d386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d38a:	f7f3 f927 	bl	80005dc <__aeabi_dmul>
 800d38e:	4602      	mov	r2, r0
 800d390:	460b      	mov	r3, r1
 800d392:	4610      	mov	r0, r2
 800d394:	4619      	mov	r1, r3
 800d396:	f04f 0200 	mov.w	r2, #0
 800d39a:	4b07      	ldr	r3, [pc, #28]	; (800d3b8 <can1_ams_cell_temperatures_t3s6_decode+0x48>)
 800d39c:	f7f2 ff66 	bl	800026c <__aeabi_dsub>
 800d3a0:	4602      	mov	r2, r0
 800d3a2:	460b      	mov	r3, r1
 800d3a4:	ec43 2b17 	vmov	d7, r2, r3
}
 800d3a8:	eeb0 0a47 	vmov.f32	s0, s14
 800d3ac:	eef0 0a67 	vmov.f32	s1, s15
 800d3b0:	3708      	adds	r7, #8
 800d3b2:	46bd      	mov	sp, r7
 800d3b4:	bd80      	pop	{r7, pc}
 800d3b6:	bf00      	nop
 800d3b8:	40240000 	.word	0x40240000
 800d3bc:	757928e1 	.word	0x757928e1
 800d3c0:	3fa9018e 	.word	0x3fa9018e
 800d3c4:	00000000 	.word	0x00000000

0800d3c8 <can1_ams_cell_temperatures_t3s7_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t3s7_encode(double value)
{
 800d3c8:	b580      	push	{r7, lr}
 800d3ca:	b082      	sub	sp, #8
 800d3cc:	af00      	add	r7, sp, #0
 800d3ce:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800d3d2:	f04f 0200 	mov.w	r2, #0
 800d3d6:	4b10      	ldr	r3, [pc, #64]	; (800d418 <can1_ams_cell_temperatures_t3s7_encode+0x50>)
 800d3d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d3dc:	f7f2 ff48 	bl	8000270 <__adddf3>
 800d3e0:	4602      	mov	r2, r0
 800d3e2:	460b      	mov	r3, r1
 800d3e4:	4610      	mov	r0, r2
 800d3e6:	4619      	mov	r1, r3
 800d3e8:	a309      	add	r3, pc, #36	; (adr r3, 800d410 <can1_ams_cell_temperatures_t3s7_encode+0x48>)
 800d3ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3ee:	f7f3 fa1f 	bl	8000830 <__aeabi_ddiv>
 800d3f2:	4602      	mov	r2, r0
 800d3f4:	460b      	mov	r3, r1
 800d3f6:	4610      	mov	r0, r2
 800d3f8:	4619      	mov	r1, r3
 800d3fa:	f7f3 fb9f 	bl	8000b3c <__aeabi_d2iz>
 800d3fe:	4603      	mov	r3, r0
 800d400:	b21b      	sxth	r3, r3
}
 800d402:	4618      	mov	r0, r3
 800d404:	3708      	adds	r7, #8
 800d406:	46bd      	mov	sp, r7
 800d408:	bd80      	pop	{r7, pc}
 800d40a:	bf00      	nop
 800d40c:	f3af 8000 	nop.w
 800d410:	757928e1 	.word	0x757928e1
 800d414:	3fa9018e 	.word	0x3fa9018e
 800d418:	40240000 	.word	0x40240000
 800d41c:	00000000 	.word	0x00000000

0800d420 <can1_ams_cell_temperatures_t3s7_decode>:

double can1_ams_cell_temperatures_t3s7_decode(int16_t value)
{
 800d420:	b580      	push	{r7, lr}
 800d422:	b082      	sub	sp, #8
 800d424:	af00      	add	r7, sp, #0
 800d426:	4603      	mov	r3, r0
 800d428:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800d42a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d42e:	4618      	mov	r0, r3
 800d430:	f7f3 f86a 	bl	8000508 <__aeabi_i2d>
 800d434:	a30d      	add	r3, pc, #52	; (adr r3, 800d46c <can1_ams_cell_temperatures_t3s7_decode+0x4c>)
 800d436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d43a:	f7f3 f8cf 	bl	80005dc <__aeabi_dmul>
 800d43e:	4602      	mov	r2, r0
 800d440:	460b      	mov	r3, r1
 800d442:	4610      	mov	r0, r2
 800d444:	4619      	mov	r1, r3
 800d446:	f04f 0200 	mov.w	r2, #0
 800d44a:	4b07      	ldr	r3, [pc, #28]	; (800d468 <can1_ams_cell_temperatures_t3s7_decode+0x48>)
 800d44c:	f7f2 ff0e 	bl	800026c <__aeabi_dsub>
 800d450:	4602      	mov	r2, r0
 800d452:	460b      	mov	r3, r1
 800d454:	ec43 2b17 	vmov	d7, r2, r3
}
 800d458:	eeb0 0a47 	vmov.f32	s0, s14
 800d45c:	eef0 0a67 	vmov.f32	s1, s15
 800d460:	3708      	adds	r7, #8
 800d462:	46bd      	mov	sp, r7
 800d464:	bd80      	pop	{r7, pc}
 800d466:	bf00      	nop
 800d468:	40240000 	.word	0x40240000
 800d46c:	757928e1 	.word	0x757928e1
 800d470:	3fa9018e 	.word	0x3fa9018e
 800d474:	00000000 	.word	0x00000000

0800d478 <can1_ams_cell_temperatures_t3s8_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t3s8_encode(double value)
{
 800d478:	b580      	push	{r7, lr}
 800d47a:	b082      	sub	sp, #8
 800d47c:	af00      	add	r7, sp, #0
 800d47e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800d482:	f04f 0200 	mov.w	r2, #0
 800d486:	4b10      	ldr	r3, [pc, #64]	; (800d4c8 <can1_ams_cell_temperatures_t3s8_encode+0x50>)
 800d488:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d48c:	f7f2 fef0 	bl	8000270 <__adddf3>
 800d490:	4602      	mov	r2, r0
 800d492:	460b      	mov	r3, r1
 800d494:	4610      	mov	r0, r2
 800d496:	4619      	mov	r1, r3
 800d498:	a309      	add	r3, pc, #36	; (adr r3, 800d4c0 <can1_ams_cell_temperatures_t3s8_encode+0x48>)
 800d49a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d49e:	f7f3 f9c7 	bl	8000830 <__aeabi_ddiv>
 800d4a2:	4602      	mov	r2, r0
 800d4a4:	460b      	mov	r3, r1
 800d4a6:	4610      	mov	r0, r2
 800d4a8:	4619      	mov	r1, r3
 800d4aa:	f7f3 fb47 	bl	8000b3c <__aeabi_d2iz>
 800d4ae:	4603      	mov	r3, r0
 800d4b0:	b21b      	sxth	r3, r3
}
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	3708      	adds	r7, #8
 800d4b6:	46bd      	mov	sp, r7
 800d4b8:	bd80      	pop	{r7, pc}
 800d4ba:	bf00      	nop
 800d4bc:	f3af 8000 	nop.w
 800d4c0:	757928e1 	.word	0x757928e1
 800d4c4:	3fa9018e 	.word	0x3fa9018e
 800d4c8:	40240000 	.word	0x40240000
 800d4cc:	00000000 	.word	0x00000000

0800d4d0 <can1_ams_cell_temperatures_t3s8_decode>:

double can1_ams_cell_temperatures_t3s8_decode(int16_t value)
{
 800d4d0:	b580      	push	{r7, lr}
 800d4d2:	b082      	sub	sp, #8
 800d4d4:	af00      	add	r7, sp, #0
 800d4d6:	4603      	mov	r3, r0
 800d4d8:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800d4da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d4de:	4618      	mov	r0, r3
 800d4e0:	f7f3 f812 	bl	8000508 <__aeabi_i2d>
 800d4e4:	a30d      	add	r3, pc, #52	; (adr r3, 800d51c <can1_ams_cell_temperatures_t3s8_decode+0x4c>)
 800d4e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4ea:	f7f3 f877 	bl	80005dc <__aeabi_dmul>
 800d4ee:	4602      	mov	r2, r0
 800d4f0:	460b      	mov	r3, r1
 800d4f2:	4610      	mov	r0, r2
 800d4f4:	4619      	mov	r1, r3
 800d4f6:	f04f 0200 	mov.w	r2, #0
 800d4fa:	4b07      	ldr	r3, [pc, #28]	; (800d518 <can1_ams_cell_temperatures_t3s8_decode+0x48>)
 800d4fc:	f7f2 feb6 	bl	800026c <__aeabi_dsub>
 800d500:	4602      	mov	r2, r0
 800d502:	460b      	mov	r3, r1
 800d504:	ec43 2b17 	vmov	d7, r2, r3
}
 800d508:	eeb0 0a47 	vmov.f32	s0, s14
 800d50c:	eef0 0a67 	vmov.f32	s1, s15
 800d510:	3708      	adds	r7, #8
 800d512:	46bd      	mov	sp, r7
 800d514:	bd80      	pop	{r7, pc}
 800d516:	bf00      	nop
 800d518:	40240000 	.word	0x40240000
 800d51c:	757928e1 	.word	0x757928e1
 800d520:	3fa9018e 	.word	0x3fa9018e
 800d524:	00000000 	.word	0x00000000

0800d528 <can1_ams_cell_temperatures_t3s9_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t3s9_encode(double value)
{
 800d528:	b580      	push	{r7, lr}
 800d52a:	b082      	sub	sp, #8
 800d52c:	af00      	add	r7, sp, #0
 800d52e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800d532:	f04f 0200 	mov.w	r2, #0
 800d536:	4b10      	ldr	r3, [pc, #64]	; (800d578 <can1_ams_cell_temperatures_t3s9_encode+0x50>)
 800d538:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d53c:	f7f2 fe98 	bl	8000270 <__adddf3>
 800d540:	4602      	mov	r2, r0
 800d542:	460b      	mov	r3, r1
 800d544:	4610      	mov	r0, r2
 800d546:	4619      	mov	r1, r3
 800d548:	a309      	add	r3, pc, #36	; (adr r3, 800d570 <can1_ams_cell_temperatures_t3s9_encode+0x48>)
 800d54a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d54e:	f7f3 f96f 	bl	8000830 <__aeabi_ddiv>
 800d552:	4602      	mov	r2, r0
 800d554:	460b      	mov	r3, r1
 800d556:	4610      	mov	r0, r2
 800d558:	4619      	mov	r1, r3
 800d55a:	f7f3 faef 	bl	8000b3c <__aeabi_d2iz>
 800d55e:	4603      	mov	r3, r0
 800d560:	b21b      	sxth	r3, r3
}
 800d562:	4618      	mov	r0, r3
 800d564:	3708      	adds	r7, #8
 800d566:	46bd      	mov	sp, r7
 800d568:	bd80      	pop	{r7, pc}
 800d56a:	bf00      	nop
 800d56c:	f3af 8000 	nop.w
 800d570:	757928e1 	.word	0x757928e1
 800d574:	3fa9018e 	.word	0x3fa9018e
 800d578:	40240000 	.word	0x40240000
 800d57c:	00000000 	.word	0x00000000

0800d580 <can1_ams_cell_temperatures_t3s9_decode>:

double can1_ams_cell_temperatures_t3s9_decode(int16_t value)
{
 800d580:	b580      	push	{r7, lr}
 800d582:	b082      	sub	sp, #8
 800d584:	af00      	add	r7, sp, #0
 800d586:	4603      	mov	r3, r0
 800d588:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800d58a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d58e:	4618      	mov	r0, r3
 800d590:	f7f2 ffba 	bl	8000508 <__aeabi_i2d>
 800d594:	a30d      	add	r3, pc, #52	; (adr r3, 800d5cc <can1_ams_cell_temperatures_t3s9_decode+0x4c>)
 800d596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d59a:	f7f3 f81f 	bl	80005dc <__aeabi_dmul>
 800d59e:	4602      	mov	r2, r0
 800d5a0:	460b      	mov	r3, r1
 800d5a2:	4610      	mov	r0, r2
 800d5a4:	4619      	mov	r1, r3
 800d5a6:	f04f 0200 	mov.w	r2, #0
 800d5aa:	4b07      	ldr	r3, [pc, #28]	; (800d5c8 <can1_ams_cell_temperatures_t3s9_decode+0x48>)
 800d5ac:	f7f2 fe5e 	bl	800026c <__aeabi_dsub>
 800d5b0:	4602      	mov	r2, r0
 800d5b2:	460b      	mov	r3, r1
 800d5b4:	ec43 2b17 	vmov	d7, r2, r3
}
 800d5b8:	eeb0 0a47 	vmov.f32	s0, s14
 800d5bc:	eef0 0a67 	vmov.f32	s1, s15
 800d5c0:	3708      	adds	r7, #8
 800d5c2:	46bd      	mov	sp, r7
 800d5c4:	bd80      	pop	{r7, pc}
 800d5c6:	bf00      	nop
 800d5c8:	40240000 	.word	0x40240000
 800d5cc:	757928e1 	.word	0x757928e1
 800d5d0:	3fa9018e 	.word	0x3fa9018e
 800d5d4:	00000000 	.word	0x00000000

0800d5d8 <can1_ams_cell_temperatures_t3s10_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t3s10_encode(double value)
{
 800d5d8:	b580      	push	{r7, lr}
 800d5da:	b082      	sub	sp, #8
 800d5dc:	af00      	add	r7, sp, #0
 800d5de:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800d5e2:	f04f 0200 	mov.w	r2, #0
 800d5e6:	4b10      	ldr	r3, [pc, #64]	; (800d628 <can1_ams_cell_temperatures_t3s10_encode+0x50>)
 800d5e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d5ec:	f7f2 fe40 	bl	8000270 <__adddf3>
 800d5f0:	4602      	mov	r2, r0
 800d5f2:	460b      	mov	r3, r1
 800d5f4:	4610      	mov	r0, r2
 800d5f6:	4619      	mov	r1, r3
 800d5f8:	a309      	add	r3, pc, #36	; (adr r3, 800d620 <can1_ams_cell_temperatures_t3s10_encode+0x48>)
 800d5fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5fe:	f7f3 f917 	bl	8000830 <__aeabi_ddiv>
 800d602:	4602      	mov	r2, r0
 800d604:	460b      	mov	r3, r1
 800d606:	4610      	mov	r0, r2
 800d608:	4619      	mov	r1, r3
 800d60a:	f7f3 fa97 	bl	8000b3c <__aeabi_d2iz>
 800d60e:	4603      	mov	r3, r0
 800d610:	b21b      	sxth	r3, r3
}
 800d612:	4618      	mov	r0, r3
 800d614:	3708      	adds	r7, #8
 800d616:	46bd      	mov	sp, r7
 800d618:	bd80      	pop	{r7, pc}
 800d61a:	bf00      	nop
 800d61c:	f3af 8000 	nop.w
 800d620:	757928e1 	.word	0x757928e1
 800d624:	3fa9018e 	.word	0x3fa9018e
 800d628:	40240000 	.word	0x40240000
 800d62c:	00000000 	.word	0x00000000

0800d630 <can1_ams_cell_temperatures_t3s10_decode>:

double can1_ams_cell_temperatures_t3s10_decode(int16_t value)
{
 800d630:	b580      	push	{r7, lr}
 800d632:	b082      	sub	sp, #8
 800d634:	af00      	add	r7, sp, #0
 800d636:	4603      	mov	r3, r0
 800d638:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800d63a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d63e:	4618      	mov	r0, r3
 800d640:	f7f2 ff62 	bl	8000508 <__aeabi_i2d>
 800d644:	a30d      	add	r3, pc, #52	; (adr r3, 800d67c <can1_ams_cell_temperatures_t3s10_decode+0x4c>)
 800d646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d64a:	f7f2 ffc7 	bl	80005dc <__aeabi_dmul>
 800d64e:	4602      	mov	r2, r0
 800d650:	460b      	mov	r3, r1
 800d652:	4610      	mov	r0, r2
 800d654:	4619      	mov	r1, r3
 800d656:	f04f 0200 	mov.w	r2, #0
 800d65a:	4b07      	ldr	r3, [pc, #28]	; (800d678 <can1_ams_cell_temperatures_t3s10_decode+0x48>)
 800d65c:	f7f2 fe06 	bl	800026c <__aeabi_dsub>
 800d660:	4602      	mov	r2, r0
 800d662:	460b      	mov	r3, r1
 800d664:	ec43 2b17 	vmov	d7, r2, r3
}
 800d668:	eeb0 0a47 	vmov.f32	s0, s14
 800d66c:	eef0 0a67 	vmov.f32	s1, s15
 800d670:	3708      	adds	r7, #8
 800d672:	46bd      	mov	sp, r7
 800d674:	bd80      	pop	{r7, pc}
 800d676:	bf00      	nop
 800d678:	40240000 	.word	0x40240000
 800d67c:	757928e1 	.word	0x757928e1
 800d680:	3fa9018e 	.word	0x3fa9018e
 800d684:	00000000 	.word	0x00000000

0800d688 <can1_ams_cell_temperatures_t3s11_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t3s11_encode(double value)
{
 800d688:	b580      	push	{r7, lr}
 800d68a:	b082      	sub	sp, #8
 800d68c:	af00      	add	r7, sp, #0
 800d68e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800d692:	f04f 0200 	mov.w	r2, #0
 800d696:	4b10      	ldr	r3, [pc, #64]	; (800d6d8 <can1_ams_cell_temperatures_t3s11_encode+0x50>)
 800d698:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d69c:	f7f2 fde8 	bl	8000270 <__adddf3>
 800d6a0:	4602      	mov	r2, r0
 800d6a2:	460b      	mov	r3, r1
 800d6a4:	4610      	mov	r0, r2
 800d6a6:	4619      	mov	r1, r3
 800d6a8:	a309      	add	r3, pc, #36	; (adr r3, 800d6d0 <can1_ams_cell_temperatures_t3s11_encode+0x48>)
 800d6aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6ae:	f7f3 f8bf 	bl	8000830 <__aeabi_ddiv>
 800d6b2:	4602      	mov	r2, r0
 800d6b4:	460b      	mov	r3, r1
 800d6b6:	4610      	mov	r0, r2
 800d6b8:	4619      	mov	r1, r3
 800d6ba:	f7f3 fa3f 	bl	8000b3c <__aeabi_d2iz>
 800d6be:	4603      	mov	r3, r0
 800d6c0:	b21b      	sxth	r3, r3
}
 800d6c2:	4618      	mov	r0, r3
 800d6c4:	3708      	adds	r7, #8
 800d6c6:	46bd      	mov	sp, r7
 800d6c8:	bd80      	pop	{r7, pc}
 800d6ca:	bf00      	nop
 800d6cc:	f3af 8000 	nop.w
 800d6d0:	757928e1 	.word	0x757928e1
 800d6d4:	3fa9018e 	.word	0x3fa9018e
 800d6d8:	40240000 	.word	0x40240000
 800d6dc:	00000000 	.word	0x00000000

0800d6e0 <can1_ams_cell_temperatures_t3s11_decode>:

double can1_ams_cell_temperatures_t3s11_decode(int16_t value)
{
 800d6e0:	b580      	push	{r7, lr}
 800d6e2:	b082      	sub	sp, #8
 800d6e4:	af00      	add	r7, sp, #0
 800d6e6:	4603      	mov	r3, r0
 800d6e8:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800d6ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d6ee:	4618      	mov	r0, r3
 800d6f0:	f7f2 ff0a 	bl	8000508 <__aeabi_i2d>
 800d6f4:	a30d      	add	r3, pc, #52	; (adr r3, 800d72c <can1_ams_cell_temperatures_t3s11_decode+0x4c>)
 800d6f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6fa:	f7f2 ff6f 	bl	80005dc <__aeabi_dmul>
 800d6fe:	4602      	mov	r2, r0
 800d700:	460b      	mov	r3, r1
 800d702:	4610      	mov	r0, r2
 800d704:	4619      	mov	r1, r3
 800d706:	f04f 0200 	mov.w	r2, #0
 800d70a:	4b07      	ldr	r3, [pc, #28]	; (800d728 <can1_ams_cell_temperatures_t3s11_decode+0x48>)
 800d70c:	f7f2 fdae 	bl	800026c <__aeabi_dsub>
 800d710:	4602      	mov	r2, r0
 800d712:	460b      	mov	r3, r1
 800d714:	ec43 2b17 	vmov	d7, r2, r3
}
 800d718:	eeb0 0a47 	vmov.f32	s0, s14
 800d71c:	eef0 0a67 	vmov.f32	s1, s15
 800d720:	3708      	adds	r7, #8
 800d722:	46bd      	mov	sp, r7
 800d724:	bd80      	pop	{r7, pc}
 800d726:	bf00      	nop
 800d728:	40240000 	.word	0x40240000
 800d72c:	757928e1 	.word	0x757928e1
 800d730:	3fa9018e 	.word	0x3fa9018e
 800d734:	00000000 	.word	0x00000000

0800d738 <can1_ams_cell_temperatures_t3s12_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t3s12_encode(double value)
{
 800d738:	b580      	push	{r7, lr}
 800d73a:	b082      	sub	sp, #8
 800d73c:	af00      	add	r7, sp, #0
 800d73e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800d742:	f04f 0200 	mov.w	r2, #0
 800d746:	4b10      	ldr	r3, [pc, #64]	; (800d788 <can1_ams_cell_temperatures_t3s12_encode+0x50>)
 800d748:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d74c:	f7f2 fd90 	bl	8000270 <__adddf3>
 800d750:	4602      	mov	r2, r0
 800d752:	460b      	mov	r3, r1
 800d754:	4610      	mov	r0, r2
 800d756:	4619      	mov	r1, r3
 800d758:	a309      	add	r3, pc, #36	; (adr r3, 800d780 <can1_ams_cell_temperatures_t3s12_encode+0x48>)
 800d75a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d75e:	f7f3 f867 	bl	8000830 <__aeabi_ddiv>
 800d762:	4602      	mov	r2, r0
 800d764:	460b      	mov	r3, r1
 800d766:	4610      	mov	r0, r2
 800d768:	4619      	mov	r1, r3
 800d76a:	f7f3 f9e7 	bl	8000b3c <__aeabi_d2iz>
 800d76e:	4603      	mov	r3, r0
 800d770:	b21b      	sxth	r3, r3
}
 800d772:	4618      	mov	r0, r3
 800d774:	3708      	adds	r7, #8
 800d776:	46bd      	mov	sp, r7
 800d778:	bd80      	pop	{r7, pc}
 800d77a:	bf00      	nop
 800d77c:	f3af 8000 	nop.w
 800d780:	757928e1 	.word	0x757928e1
 800d784:	3fa9018e 	.word	0x3fa9018e
 800d788:	40240000 	.word	0x40240000
 800d78c:	00000000 	.word	0x00000000

0800d790 <can1_ams_cell_temperatures_t3s12_decode>:

double can1_ams_cell_temperatures_t3s12_decode(int16_t value)
{
 800d790:	b580      	push	{r7, lr}
 800d792:	b082      	sub	sp, #8
 800d794:	af00      	add	r7, sp, #0
 800d796:	4603      	mov	r3, r0
 800d798:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800d79a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d79e:	4618      	mov	r0, r3
 800d7a0:	f7f2 feb2 	bl	8000508 <__aeabi_i2d>
 800d7a4:	a30d      	add	r3, pc, #52	; (adr r3, 800d7dc <can1_ams_cell_temperatures_t3s12_decode+0x4c>)
 800d7a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7aa:	f7f2 ff17 	bl	80005dc <__aeabi_dmul>
 800d7ae:	4602      	mov	r2, r0
 800d7b0:	460b      	mov	r3, r1
 800d7b2:	4610      	mov	r0, r2
 800d7b4:	4619      	mov	r1, r3
 800d7b6:	f04f 0200 	mov.w	r2, #0
 800d7ba:	4b07      	ldr	r3, [pc, #28]	; (800d7d8 <can1_ams_cell_temperatures_t3s12_decode+0x48>)
 800d7bc:	f7f2 fd56 	bl	800026c <__aeabi_dsub>
 800d7c0:	4602      	mov	r2, r0
 800d7c2:	460b      	mov	r3, r1
 800d7c4:	ec43 2b17 	vmov	d7, r2, r3
}
 800d7c8:	eeb0 0a47 	vmov.f32	s0, s14
 800d7cc:	eef0 0a67 	vmov.f32	s1, s15
 800d7d0:	3708      	adds	r7, #8
 800d7d2:	46bd      	mov	sp, r7
 800d7d4:	bd80      	pop	{r7, pc}
 800d7d6:	bf00      	nop
 800d7d8:	40240000 	.word	0x40240000
 800d7dc:	757928e1 	.word	0x757928e1
 800d7e0:	3fa9018e 	.word	0x3fa9018e
 800d7e4:	00000000 	.word	0x00000000

0800d7e8 <can1_ams_cell_temperatures_t4s1_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t4s1_encode(double value)
{
 800d7e8:	b580      	push	{r7, lr}
 800d7ea:	b082      	sub	sp, #8
 800d7ec:	af00      	add	r7, sp, #0
 800d7ee:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800d7f2:	f04f 0200 	mov.w	r2, #0
 800d7f6:	4b10      	ldr	r3, [pc, #64]	; (800d838 <can1_ams_cell_temperatures_t4s1_encode+0x50>)
 800d7f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d7fc:	f7f2 fd38 	bl	8000270 <__adddf3>
 800d800:	4602      	mov	r2, r0
 800d802:	460b      	mov	r3, r1
 800d804:	4610      	mov	r0, r2
 800d806:	4619      	mov	r1, r3
 800d808:	a309      	add	r3, pc, #36	; (adr r3, 800d830 <can1_ams_cell_temperatures_t4s1_encode+0x48>)
 800d80a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d80e:	f7f3 f80f 	bl	8000830 <__aeabi_ddiv>
 800d812:	4602      	mov	r2, r0
 800d814:	460b      	mov	r3, r1
 800d816:	4610      	mov	r0, r2
 800d818:	4619      	mov	r1, r3
 800d81a:	f7f3 f98f 	bl	8000b3c <__aeabi_d2iz>
 800d81e:	4603      	mov	r3, r0
 800d820:	b21b      	sxth	r3, r3
}
 800d822:	4618      	mov	r0, r3
 800d824:	3708      	adds	r7, #8
 800d826:	46bd      	mov	sp, r7
 800d828:	bd80      	pop	{r7, pc}
 800d82a:	bf00      	nop
 800d82c:	f3af 8000 	nop.w
 800d830:	757928e1 	.word	0x757928e1
 800d834:	3fa9018e 	.word	0x3fa9018e
 800d838:	40240000 	.word	0x40240000
 800d83c:	00000000 	.word	0x00000000

0800d840 <can1_ams_cell_temperatures_t4s1_decode>:

double can1_ams_cell_temperatures_t4s1_decode(int16_t value)
{
 800d840:	b580      	push	{r7, lr}
 800d842:	b082      	sub	sp, #8
 800d844:	af00      	add	r7, sp, #0
 800d846:	4603      	mov	r3, r0
 800d848:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800d84a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d84e:	4618      	mov	r0, r3
 800d850:	f7f2 fe5a 	bl	8000508 <__aeabi_i2d>
 800d854:	a30d      	add	r3, pc, #52	; (adr r3, 800d88c <can1_ams_cell_temperatures_t4s1_decode+0x4c>)
 800d856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d85a:	f7f2 febf 	bl	80005dc <__aeabi_dmul>
 800d85e:	4602      	mov	r2, r0
 800d860:	460b      	mov	r3, r1
 800d862:	4610      	mov	r0, r2
 800d864:	4619      	mov	r1, r3
 800d866:	f04f 0200 	mov.w	r2, #0
 800d86a:	4b07      	ldr	r3, [pc, #28]	; (800d888 <can1_ams_cell_temperatures_t4s1_decode+0x48>)
 800d86c:	f7f2 fcfe 	bl	800026c <__aeabi_dsub>
 800d870:	4602      	mov	r2, r0
 800d872:	460b      	mov	r3, r1
 800d874:	ec43 2b17 	vmov	d7, r2, r3
}
 800d878:	eeb0 0a47 	vmov.f32	s0, s14
 800d87c:	eef0 0a67 	vmov.f32	s1, s15
 800d880:	3708      	adds	r7, #8
 800d882:	46bd      	mov	sp, r7
 800d884:	bd80      	pop	{r7, pc}
 800d886:	bf00      	nop
 800d888:	40240000 	.word	0x40240000
 800d88c:	757928e1 	.word	0x757928e1
 800d890:	3fa9018e 	.word	0x3fa9018e
 800d894:	00000000 	.word	0x00000000

0800d898 <can1_ams_cell_temperatures_t4s2_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t4s2_encode(double value)
{
 800d898:	b580      	push	{r7, lr}
 800d89a:	b082      	sub	sp, #8
 800d89c:	af00      	add	r7, sp, #0
 800d89e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800d8a2:	f04f 0200 	mov.w	r2, #0
 800d8a6:	4b10      	ldr	r3, [pc, #64]	; (800d8e8 <can1_ams_cell_temperatures_t4s2_encode+0x50>)
 800d8a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d8ac:	f7f2 fce0 	bl	8000270 <__adddf3>
 800d8b0:	4602      	mov	r2, r0
 800d8b2:	460b      	mov	r3, r1
 800d8b4:	4610      	mov	r0, r2
 800d8b6:	4619      	mov	r1, r3
 800d8b8:	a309      	add	r3, pc, #36	; (adr r3, 800d8e0 <can1_ams_cell_temperatures_t4s2_encode+0x48>)
 800d8ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8be:	f7f2 ffb7 	bl	8000830 <__aeabi_ddiv>
 800d8c2:	4602      	mov	r2, r0
 800d8c4:	460b      	mov	r3, r1
 800d8c6:	4610      	mov	r0, r2
 800d8c8:	4619      	mov	r1, r3
 800d8ca:	f7f3 f937 	bl	8000b3c <__aeabi_d2iz>
 800d8ce:	4603      	mov	r3, r0
 800d8d0:	b21b      	sxth	r3, r3
}
 800d8d2:	4618      	mov	r0, r3
 800d8d4:	3708      	adds	r7, #8
 800d8d6:	46bd      	mov	sp, r7
 800d8d8:	bd80      	pop	{r7, pc}
 800d8da:	bf00      	nop
 800d8dc:	f3af 8000 	nop.w
 800d8e0:	757928e1 	.word	0x757928e1
 800d8e4:	3fa9018e 	.word	0x3fa9018e
 800d8e8:	40240000 	.word	0x40240000
 800d8ec:	00000000 	.word	0x00000000

0800d8f0 <can1_ams_cell_temperatures_t4s2_decode>:

double can1_ams_cell_temperatures_t4s2_decode(int16_t value)
{
 800d8f0:	b580      	push	{r7, lr}
 800d8f2:	b082      	sub	sp, #8
 800d8f4:	af00      	add	r7, sp, #0
 800d8f6:	4603      	mov	r3, r0
 800d8f8:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800d8fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d8fe:	4618      	mov	r0, r3
 800d900:	f7f2 fe02 	bl	8000508 <__aeabi_i2d>
 800d904:	a30d      	add	r3, pc, #52	; (adr r3, 800d93c <can1_ams_cell_temperatures_t4s2_decode+0x4c>)
 800d906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d90a:	f7f2 fe67 	bl	80005dc <__aeabi_dmul>
 800d90e:	4602      	mov	r2, r0
 800d910:	460b      	mov	r3, r1
 800d912:	4610      	mov	r0, r2
 800d914:	4619      	mov	r1, r3
 800d916:	f04f 0200 	mov.w	r2, #0
 800d91a:	4b07      	ldr	r3, [pc, #28]	; (800d938 <can1_ams_cell_temperatures_t4s2_decode+0x48>)
 800d91c:	f7f2 fca6 	bl	800026c <__aeabi_dsub>
 800d920:	4602      	mov	r2, r0
 800d922:	460b      	mov	r3, r1
 800d924:	ec43 2b17 	vmov	d7, r2, r3
}
 800d928:	eeb0 0a47 	vmov.f32	s0, s14
 800d92c:	eef0 0a67 	vmov.f32	s1, s15
 800d930:	3708      	adds	r7, #8
 800d932:	46bd      	mov	sp, r7
 800d934:	bd80      	pop	{r7, pc}
 800d936:	bf00      	nop
 800d938:	40240000 	.word	0x40240000
 800d93c:	757928e1 	.word	0x757928e1
 800d940:	3fa9018e 	.word	0x3fa9018e
 800d944:	00000000 	.word	0x00000000

0800d948 <can1_ams_cell_temperatures_t4s3_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t4s3_encode(double value)
{
 800d948:	b580      	push	{r7, lr}
 800d94a:	b082      	sub	sp, #8
 800d94c:	af00      	add	r7, sp, #0
 800d94e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800d952:	f04f 0200 	mov.w	r2, #0
 800d956:	4b10      	ldr	r3, [pc, #64]	; (800d998 <can1_ams_cell_temperatures_t4s3_encode+0x50>)
 800d958:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d95c:	f7f2 fc88 	bl	8000270 <__adddf3>
 800d960:	4602      	mov	r2, r0
 800d962:	460b      	mov	r3, r1
 800d964:	4610      	mov	r0, r2
 800d966:	4619      	mov	r1, r3
 800d968:	a309      	add	r3, pc, #36	; (adr r3, 800d990 <can1_ams_cell_temperatures_t4s3_encode+0x48>)
 800d96a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d96e:	f7f2 ff5f 	bl	8000830 <__aeabi_ddiv>
 800d972:	4602      	mov	r2, r0
 800d974:	460b      	mov	r3, r1
 800d976:	4610      	mov	r0, r2
 800d978:	4619      	mov	r1, r3
 800d97a:	f7f3 f8df 	bl	8000b3c <__aeabi_d2iz>
 800d97e:	4603      	mov	r3, r0
 800d980:	b21b      	sxth	r3, r3
}
 800d982:	4618      	mov	r0, r3
 800d984:	3708      	adds	r7, #8
 800d986:	46bd      	mov	sp, r7
 800d988:	bd80      	pop	{r7, pc}
 800d98a:	bf00      	nop
 800d98c:	f3af 8000 	nop.w
 800d990:	757928e1 	.word	0x757928e1
 800d994:	3fa9018e 	.word	0x3fa9018e
 800d998:	40240000 	.word	0x40240000
 800d99c:	00000000 	.word	0x00000000

0800d9a0 <can1_ams_cell_temperatures_t4s3_decode>:

double can1_ams_cell_temperatures_t4s3_decode(int16_t value)
{
 800d9a0:	b580      	push	{r7, lr}
 800d9a2:	b082      	sub	sp, #8
 800d9a4:	af00      	add	r7, sp, #0
 800d9a6:	4603      	mov	r3, r0
 800d9a8:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800d9aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d9ae:	4618      	mov	r0, r3
 800d9b0:	f7f2 fdaa 	bl	8000508 <__aeabi_i2d>
 800d9b4:	a30d      	add	r3, pc, #52	; (adr r3, 800d9ec <can1_ams_cell_temperatures_t4s3_decode+0x4c>)
 800d9b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9ba:	f7f2 fe0f 	bl	80005dc <__aeabi_dmul>
 800d9be:	4602      	mov	r2, r0
 800d9c0:	460b      	mov	r3, r1
 800d9c2:	4610      	mov	r0, r2
 800d9c4:	4619      	mov	r1, r3
 800d9c6:	f04f 0200 	mov.w	r2, #0
 800d9ca:	4b07      	ldr	r3, [pc, #28]	; (800d9e8 <can1_ams_cell_temperatures_t4s3_decode+0x48>)
 800d9cc:	f7f2 fc4e 	bl	800026c <__aeabi_dsub>
 800d9d0:	4602      	mov	r2, r0
 800d9d2:	460b      	mov	r3, r1
 800d9d4:	ec43 2b17 	vmov	d7, r2, r3
}
 800d9d8:	eeb0 0a47 	vmov.f32	s0, s14
 800d9dc:	eef0 0a67 	vmov.f32	s1, s15
 800d9e0:	3708      	adds	r7, #8
 800d9e2:	46bd      	mov	sp, r7
 800d9e4:	bd80      	pop	{r7, pc}
 800d9e6:	bf00      	nop
 800d9e8:	40240000 	.word	0x40240000
 800d9ec:	757928e1 	.word	0x757928e1
 800d9f0:	3fa9018e 	.word	0x3fa9018e
 800d9f4:	00000000 	.word	0x00000000

0800d9f8 <can1_ams_cell_temperatures_t4s4_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t4s4_encode(double value)
{
 800d9f8:	b580      	push	{r7, lr}
 800d9fa:	b082      	sub	sp, #8
 800d9fc:	af00      	add	r7, sp, #0
 800d9fe:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800da02:	f04f 0200 	mov.w	r2, #0
 800da06:	4b10      	ldr	r3, [pc, #64]	; (800da48 <can1_ams_cell_temperatures_t4s4_encode+0x50>)
 800da08:	e9d7 0100 	ldrd	r0, r1, [r7]
 800da0c:	f7f2 fc30 	bl	8000270 <__adddf3>
 800da10:	4602      	mov	r2, r0
 800da12:	460b      	mov	r3, r1
 800da14:	4610      	mov	r0, r2
 800da16:	4619      	mov	r1, r3
 800da18:	a309      	add	r3, pc, #36	; (adr r3, 800da40 <can1_ams_cell_temperatures_t4s4_encode+0x48>)
 800da1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da1e:	f7f2 ff07 	bl	8000830 <__aeabi_ddiv>
 800da22:	4602      	mov	r2, r0
 800da24:	460b      	mov	r3, r1
 800da26:	4610      	mov	r0, r2
 800da28:	4619      	mov	r1, r3
 800da2a:	f7f3 f887 	bl	8000b3c <__aeabi_d2iz>
 800da2e:	4603      	mov	r3, r0
 800da30:	b21b      	sxth	r3, r3
}
 800da32:	4618      	mov	r0, r3
 800da34:	3708      	adds	r7, #8
 800da36:	46bd      	mov	sp, r7
 800da38:	bd80      	pop	{r7, pc}
 800da3a:	bf00      	nop
 800da3c:	f3af 8000 	nop.w
 800da40:	757928e1 	.word	0x757928e1
 800da44:	3fa9018e 	.word	0x3fa9018e
 800da48:	40240000 	.word	0x40240000
 800da4c:	00000000 	.word	0x00000000

0800da50 <can1_ams_cell_temperatures_t4s4_decode>:

double can1_ams_cell_temperatures_t4s4_decode(int16_t value)
{
 800da50:	b580      	push	{r7, lr}
 800da52:	b082      	sub	sp, #8
 800da54:	af00      	add	r7, sp, #0
 800da56:	4603      	mov	r3, r0
 800da58:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800da5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800da5e:	4618      	mov	r0, r3
 800da60:	f7f2 fd52 	bl	8000508 <__aeabi_i2d>
 800da64:	a30d      	add	r3, pc, #52	; (adr r3, 800da9c <can1_ams_cell_temperatures_t4s4_decode+0x4c>)
 800da66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da6a:	f7f2 fdb7 	bl	80005dc <__aeabi_dmul>
 800da6e:	4602      	mov	r2, r0
 800da70:	460b      	mov	r3, r1
 800da72:	4610      	mov	r0, r2
 800da74:	4619      	mov	r1, r3
 800da76:	f04f 0200 	mov.w	r2, #0
 800da7a:	4b07      	ldr	r3, [pc, #28]	; (800da98 <can1_ams_cell_temperatures_t4s4_decode+0x48>)
 800da7c:	f7f2 fbf6 	bl	800026c <__aeabi_dsub>
 800da80:	4602      	mov	r2, r0
 800da82:	460b      	mov	r3, r1
 800da84:	ec43 2b17 	vmov	d7, r2, r3
}
 800da88:	eeb0 0a47 	vmov.f32	s0, s14
 800da8c:	eef0 0a67 	vmov.f32	s1, s15
 800da90:	3708      	adds	r7, #8
 800da92:	46bd      	mov	sp, r7
 800da94:	bd80      	pop	{r7, pc}
 800da96:	bf00      	nop
 800da98:	40240000 	.word	0x40240000
 800da9c:	757928e1 	.word	0x757928e1
 800daa0:	3fa9018e 	.word	0x3fa9018e
 800daa4:	00000000 	.word	0x00000000

0800daa8 <can1_ams_cell_temperatures_t4s5_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t4s5_encode(double value)
{
 800daa8:	b580      	push	{r7, lr}
 800daaa:	b082      	sub	sp, #8
 800daac:	af00      	add	r7, sp, #0
 800daae:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800dab2:	f04f 0200 	mov.w	r2, #0
 800dab6:	4b10      	ldr	r3, [pc, #64]	; (800daf8 <can1_ams_cell_temperatures_t4s5_encode+0x50>)
 800dab8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800dabc:	f7f2 fbd8 	bl	8000270 <__adddf3>
 800dac0:	4602      	mov	r2, r0
 800dac2:	460b      	mov	r3, r1
 800dac4:	4610      	mov	r0, r2
 800dac6:	4619      	mov	r1, r3
 800dac8:	a309      	add	r3, pc, #36	; (adr r3, 800daf0 <can1_ams_cell_temperatures_t4s5_encode+0x48>)
 800daca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dace:	f7f2 feaf 	bl	8000830 <__aeabi_ddiv>
 800dad2:	4602      	mov	r2, r0
 800dad4:	460b      	mov	r3, r1
 800dad6:	4610      	mov	r0, r2
 800dad8:	4619      	mov	r1, r3
 800dada:	f7f3 f82f 	bl	8000b3c <__aeabi_d2iz>
 800dade:	4603      	mov	r3, r0
 800dae0:	b21b      	sxth	r3, r3
}
 800dae2:	4618      	mov	r0, r3
 800dae4:	3708      	adds	r7, #8
 800dae6:	46bd      	mov	sp, r7
 800dae8:	bd80      	pop	{r7, pc}
 800daea:	bf00      	nop
 800daec:	f3af 8000 	nop.w
 800daf0:	757928e1 	.word	0x757928e1
 800daf4:	3fa9018e 	.word	0x3fa9018e
 800daf8:	40240000 	.word	0x40240000
 800dafc:	00000000 	.word	0x00000000

0800db00 <can1_ams_cell_temperatures_t4s5_decode>:

double can1_ams_cell_temperatures_t4s5_decode(int16_t value)
{
 800db00:	b580      	push	{r7, lr}
 800db02:	b082      	sub	sp, #8
 800db04:	af00      	add	r7, sp, #0
 800db06:	4603      	mov	r3, r0
 800db08:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800db0a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800db0e:	4618      	mov	r0, r3
 800db10:	f7f2 fcfa 	bl	8000508 <__aeabi_i2d>
 800db14:	a30d      	add	r3, pc, #52	; (adr r3, 800db4c <can1_ams_cell_temperatures_t4s5_decode+0x4c>)
 800db16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db1a:	f7f2 fd5f 	bl	80005dc <__aeabi_dmul>
 800db1e:	4602      	mov	r2, r0
 800db20:	460b      	mov	r3, r1
 800db22:	4610      	mov	r0, r2
 800db24:	4619      	mov	r1, r3
 800db26:	f04f 0200 	mov.w	r2, #0
 800db2a:	4b07      	ldr	r3, [pc, #28]	; (800db48 <can1_ams_cell_temperatures_t4s5_decode+0x48>)
 800db2c:	f7f2 fb9e 	bl	800026c <__aeabi_dsub>
 800db30:	4602      	mov	r2, r0
 800db32:	460b      	mov	r3, r1
 800db34:	ec43 2b17 	vmov	d7, r2, r3
}
 800db38:	eeb0 0a47 	vmov.f32	s0, s14
 800db3c:	eef0 0a67 	vmov.f32	s1, s15
 800db40:	3708      	adds	r7, #8
 800db42:	46bd      	mov	sp, r7
 800db44:	bd80      	pop	{r7, pc}
 800db46:	bf00      	nop
 800db48:	40240000 	.word	0x40240000
 800db4c:	757928e1 	.word	0x757928e1
 800db50:	3fa9018e 	.word	0x3fa9018e
 800db54:	00000000 	.word	0x00000000

0800db58 <can1_ams_cell_temperatures_t4s6_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t4s6_encode(double value)
{
 800db58:	b580      	push	{r7, lr}
 800db5a:	b082      	sub	sp, #8
 800db5c:	af00      	add	r7, sp, #0
 800db5e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800db62:	f04f 0200 	mov.w	r2, #0
 800db66:	4b10      	ldr	r3, [pc, #64]	; (800dba8 <can1_ams_cell_temperatures_t4s6_encode+0x50>)
 800db68:	e9d7 0100 	ldrd	r0, r1, [r7]
 800db6c:	f7f2 fb80 	bl	8000270 <__adddf3>
 800db70:	4602      	mov	r2, r0
 800db72:	460b      	mov	r3, r1
 800db74:	4610      	mov	r0, r2
 800db76:	4619      	mov	r1, r3
 800db78:	a309      	add	r3, pc, #36	; (adr r3, 800dba0 <can1_ams_cell_temperatures_t4s6_encode+0x48>)
 800db7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db7e:	f7f2 fe57 	bl	8000830 <__aeabi_ddiv>
 800db82:	4602      	mov	r2, r0
 800db84:	460b      	mov	r3, r1
 800db86:	4610      	mov	r0, r2
 800db88:	4619      	mov	r1, r3
 800db8a:	f7f2 ffd7 	bl	8000b3c <__aeabi_d2iz>
 800db8e:	4603      	mov	r3, r0
 800db90:	b21b      	sxth	r3, r3
}
 800db92:	4618      	mov	r0, r3
 800db94:	3708      	adds	r7, #8
 800db96:	46bd      	mov	sp, r7
 800db98:	bd80      	pop	{r7, pc}
 800db9a:	bf00      	nop
 800db9c:	f3af 8000 	nop.w
 800dba0:	757928e1 	.word	0x757928e1
 800dba4:	3fa9018e 	.word	0x3fa9018e
 800dba8:	40240000 	.word	0x40240000
 800dbac:	00000000 	.word	0x00000000

0800dbb0 <can1_ams_cell_temperatures_t4s6_decode>:

double can1_ams_cell_temperatures_t4s6_decode(int16_t value)
{
 800dbb0:	b580      	push	{r7, lr}
 800dbb2:	b082      	sub	sp, #8
 800dbb4:	af00      	add	r7, sp, #0
 800dbb6:	4603      	mov	r3, r0
 800dbb8:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800dbba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800dbbe:	4618      	mov	r0, r3
 800dbc0:	f7f2 fca2 	bl	8000508 <__aeabi_i2d>
 800dbc4:	a30d      	add	r3, pc, #52	; (adr r3, 800dbfc <can1_ams_cell_temperatures_t4s6_decode+0x4c>)
 800dbc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbca:	f7f2 fd07 	bl	80005dc <__aeabi_dmul>
 800dbce:	4602      	mov	r2, r0
 800dbd0:	460b      	mov	r3, r1
 800dbd2:	4610      	mov	r0, r2
 800dbd4:	4619      	mov	r1, r3
 800dbd6:	f04f 0200 	mov.w	r2, #0
 800dbda:	4b07      	ldr	r3, [pc, #28]	; (800dbf8 <can1_ams_cell_temperatures_t4s6_decode+0x48>)
 800dbdc:	f7f2 fb46 	bl	800026c <__aeabi_dsub>
 800dbe0:	4602      	mov	r2, r0
 800dbe2:	460b      	mov	r3, r1
 800dbe4:	ec43 2b17 	vmov	d7, r2, r3
}
 800dbe8:	eeb0 0a47 	vmov.f32	s0, s14
 800dbec:	eef0 0a67 	vmov.f32	s1, s15
 800dbf0:	3708      	adds	r7, #8
 800dbf2:	46bd      	mov	sp, r7
 800dbf4:	bd80      	pop	{r7, pc}
 800dbf6:	bf00      	nop
 800dbf8:	40240000 	.word	0x40240000
 800dbfc:	757928e1 	.word	0x757928e1
 800dc00:	3fa9018e 	.word	0x3fa9018e
 800dc04:	00000000 	.word	0x00000000

0800dc08 <can1_ams_cell_temperatures_t4s7_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t4s7_encode(double value)
{
 800dc08:	b580      	push	{r7, lr}
 800dc0a:	b082      	sub	sp, #8
 800dc0c:	af00      	add	r7, sp, #0
 800dc0e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800dc12:	f04f 0200 	mov.w	r2, #0
 800dc16:	4b10      	ldr	r3, [pc, #64]	; (800dc58 <can1_ams_cell_temperatures_t4s7_encode+0x50>)
 800dc18:	e9d7 0100 	ldrd	r0, r1, [r7]
 800dc1c:	f7f2 fb28 	bl	8000270 <__adddf3>
 800dc20:	4602      	mov	r2, r0
 800dc22:	460b      	mov	r3, r1
 800dc24:	4610      	mov	r0, r2
 800dc26:	4619      	mov	r1, r3
 800dc28:	a309      	add	r3, pc, #36	; (adr r3, 800dc50 <can1_ams_cell_temperatures_t4s7_encode+0x48>)
 800dc2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc2e:	f7f2 fdff 	bl	8000830 <__aeabi_ddiv>
 800dc32:	4602      	mov	r2, r0
 800dc34:	460b      	mov	r3, r1
 800dc36:	4610      	mov	r0, r2
 800dc38:	4619      	mov	r1, r3
 800dc3a:	f7f2 ff7f 	bl	8000b3c <__aeabi_d2iz>
 800dc3e:	4603      	mov	r3, r0
 800dc40:	b21b      	sxth	r3, r3
}
 800dc42:	4618      	mov	r0, r3
 800dc44:	3708      	adds	r7, #8
 800dc46:	46bd      	mov	sp, r7
 800dc48:	bd80      	pop	{r7, pc}
 800dc4a:	bf00      	nop
 800dc4c:	f3af 8000 	nop.w
 800dc50:	757928e1 	.word	0x757928e1
 800dc54:	3fa9018e 	.word	0x3fa9018e
 800dc58:	40240000 	.word	0x40240000
 800dc5c:	00000000 	.word	0x00000000

0800dc60 <can1_ams_cell_temperatures_t4s7_decode>:

double can1_ams_cell_temperatures_t4s7_decode(int16_t value)
{
 800dc60:	b580      	push	{r7, lr}
 800dc62:	b082      	sub	sp, #8
 800dc64:	af00      	add	r7, sp, #0
 800dc66:	4603      	mov	r3, r0
 800dc68:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800dc6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800dc6e:	4618      	mov	r0, r3
 800dc70:	f7f2 fc4a 	bl	8000508 <__aeabi_i2d>
 800dc74:	a30d      	add	r3, pc, #52	; (adr r3, 800dcac <can1_ams_cell_temperatures_t4s7_decode+0x4c>)
 800dc76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc7a:	f7f2 fcaf 	bl	80005dc <__aeabi_dmul>
 800dc7e:	4602      	mov	r2, r0
 800dc80:	460b      	mov	r3, r1
 800dc82:	4610      	mov	r0, r2
 800dc84:	4619      	mov	r1, r3
 800dc86:	f04f 0200 	mov.w	r2, #0
 800dc8a:	4b07      	ldr	r3, [pc, #28]	; (800dca8 <can1_ams_cell_temperatures_t4s7_decode+0x48>)
 800dc8c:	f7f2 faee 	bl	800026c <__aeabi_dsub>
 800dc90:	4602      	mov	r2, r0
 800dc92:	460b      	mov	r3, r1
 800dc94:	ec43 2b17 	vmov	d7, r2, r3
}
 800dc98:	eeb0 0a47 	vmov.f32	s0, s14
 800dc9c:	eef0 0a67 	vmov.f32	s1, s15
 800dca0:	3708      	adds	r7, #8
 800dca2:	46bd      	mov	sp, r7
 800dca4:	bd80      	pop	{r7, pc}
 800dca6:	bf00      	nop
 800dca8:	40240000 	.word	0x40240000
 800dcac:	757928e1 	.word	0x757928e1
 800dcb0:	3fa9018e 	.word	0x3fa9018e
 800dcb4:	00000000 	.word	0x00000000

0800dcb8 <can1_ams_cell_temperatures_t4s8_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t4s8_encode(double value)
{
 800dcb8:	b580      	push	{r7, lr}
 800dcba:	b082      	sub	sp, #8
 800dcbc:	af00      	add	r7, sp, #0
 800dcbe:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800dcc2:	f04f 0200 	mov.w	r2, #0
 800dcc6:	4b10      	ldr	r3, [pc, #64]	; (800dd08 <can1_ams_cell_temperatures_t4s8_encode+0x50>)
 800dcc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800dccc:	f7f2 fad0 	bl	8000270 <__adddf3>
 800dcd0:	4602      	mov	r2, r0
 800dcd2:	460b      	mov	r3, r1
 800dcd4:	4610      	mov	r0, r2
 800dcd6:	4619      	mov	r1, r3
 800dcd8:	a309      	add	r3, pc, #36	; (adr r3, 800dd00 <can1_ams_cell_temperatures_t4s8_encode+0x48>)
 800dcda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcde:	f7f2 fda7 	bl	8000830 <__aeabi_ddiv>
 800dce2:	4602      	mov	r2, r0
 800dce4:	460b      	mov	r3, r1
 800dce6:	4610      	mov	r0, r2
 800dce8:	4619      	mov	r1, r3
 800dcea:	f7f2 ff27 	bl	8000b3c <__aeabi_d2iz>
 800dcee:	4603      	mov	r3, r0
 800dcf0:	b21b      	sxth	r3, r3
}
 800dcf2:	4618      	mov	r0, r3
 800dcf4:	3708      	adds	r7, #8
 800dcf6:	46bd      	mov	sp, r7
 800dcf8:	bd80      	pop	{r7, pc}
 800dcfa:	bf00      	nop
 800dcfc:	f3af 8000 	nop.w
 800dd00:	757928e1 	.word	0x757928e1
 800dd04:	3fa9018e 	.word	0x3fa9018e
 800dd08:	40240000 	.word	0x40240000
 800dd0c:	00000000 	.word	0x00000000

0800dd10 <can1_ams_cell_temperatures_t4s8_decode>:

double can1_ams_cell_temperatures_t4s8_decode(int16_t value)
{
 800dd10:	b580      	push	{r7, lr}
 800dd12:	b082      	sub	sp, #8
 800dd14:	af00      	add	r7, sp, #0
 800dd16:	4603      	mov	r3, r0
 800dd18:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800dd1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800dd1e:	4618      	mov	r0, r3
 800dd20:	f7f2 fbf2 	bl	8000508 <__aeabi_i2d>
 800dd24:	a30d      	add	r3, pc, #52	; (adr r3, 800dd5c <can1_ams_cell_temperatures_t4s8_decode+0x4c>)
 800dd26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd2a:	f7f2 fc57 	bl	80005dc <__aeabi_dmul>
 800dd2e:	4602      	mov	r2, r0
 800dd30:	460b      	mov	r3, r1
 800dd32:	4610      	mov	r0, r2
 800dd34:	4619      	mov	r1, r3
 800dd36:	f04f 0200 	mov.w	r2, #0
 800dd3a:	4b07      	ldr	r3, [pc, #28]	; (800dd58 <can1_ams_cell_temperatures_t4s8_decode+0x48>)
 800dd3c:	f7f2 fa96 	bl	800026c <__aeabi_dsub>
 800dd40:	4602      	mov	r2, r0
 800dd42:	460b      	mov	r3, r1
 800dd44:	ec43 2b17 	vmov	d7, r2, r3
}
 800dd48:	eeb0 0a47 	vmov.f32	s0, s14
 800dd4c:	eef0 0a67 	vmov.f32	s1, s15
 800dd50:	3708      	adds	r7, #8
 800dd52:	46bd      	mov	sp, r7
 800dd54:	bd80      	pop	{r7, pc}
 800dd56:	bf00      	nop
 800dd58:	40240000 	.word	0x40240000
 800dd5c:	757928e1 	.word	0x757928e1
 800dd60:	3fa9018e 	.word	0x3fa9018e
 800dd64:	00000000 	.word	0x00000000

0800dd68 <can1_ams_cell_temperatures_t4s9_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t4s9_encode(double value)
{
 800dd68:	b580      	push	{r7, lr}
 800dd6a:	b082      	sub	sp, #8
 800dd6c:	af00      	add	r7, sp, #0
 800dd6e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800dd72:	f04f 0200 	mov.w	r2, #0
 800dd76:	4b10      	ldr	r3, [pc, #64]	; (800ddb8 <can1_ams_cell_temperatures_t4s9_encode+0x50>)
 800dd78:	e9d7 0100 	ldrd	r0, r1, [r7]
 800dd7c:	f7f2 fa78 	bl	8000270 <__adddf3>
 800dd80:	4602      	mov	r2, r0
 800dd82:	460b      	mov	r3, r1
 800dd84:	4610      	mov	r0, r2
 800dd86:	4619      	mov	r1, r3
 800dd88:	a309      	add	r3, pc, #36	; (adr r3, 800ddb0 <can1_ams_cell_temperatures_t4s9_encode+0x48>)
 800dd8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd8e:	f7f2 fd4f 	bl	8000830 <__aeabi_ddiv>
 800dd92:	4602      	mov	r2, r0
 800dd94:	460b      	mov	r3, r1
 800dd96:	4610      	mov	r0, r2
 800dd98:	4619      	mov	r1, r3
 800dd9a:	f7f2 fecf 	bl	8000b3c <__aeabi_d2iz>
 800dd9e:	4603      	mov	r3, r0
 800dda0:	b21b      	sxth	r3, r3
}
 800dda2:	4618      	mov	r0, r3
 800dda4:	3708      	adds	r7, #8
 800dda6:	46bd      	mov	sp, r7
 800dda8:	bd80      	pop	{r7, pc}
 800ddaa:	bf00      	nop
 800ddac:	f3af 8000 	nop.w
 800ddb0:	757928e1 	.word	0x757928e1
 800ddb4:	3fa9018e 	.word	0x3fa9018e
 800ddb8:	40240000 	.word	0x40240000
 800ddbc:	00000000 	.word	0x00000000

0800ddc0 <can1_ams_cell_temperatures_t4s9_decode>:

double can1_ams_cell_temperatures_t4s9_decode(int16_t value)
{
 800ddc0:	b580      	push	{r7, lr}
 800ddc2:	b082      	sub	sp, #8
 800ddc4:	af00      	add	r7, sp, #0
 800ddc6:	4603      	mov	r3, r0
 800ddc8:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800ddca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ddce:	4618      	mov	r0, r3
 800ddd0:	f7f2 fb9a 	bl	8000508 <__aeabi_i2d>
 800ddd4:	a30d      	add	r3, pc, #52	; (adr r3, 800de0c <can1_ams_cell_temperatures_t4s9_decode+0x4c>)
 800ddd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddda:	f7f2 fbff 	bl	80005dc <__aeabi_dmul>
 800ddde:	4602      	mov	r2, r0
 800dde0:	460b      	mov	r3, r1
 800dde2:	4610      	mov	r0, r2
 800dde4:	4619      	mov	r1, r3
 800dde6:	f04f 0200 	mov.w	r2, #0
 800ddea:	4b07      	ldr	r3, [pc, #28]	; (800de08 <can1_ams_cell_temperatures_t4s9_decode+0x48>)
 800ddec:	f7f2 fa3e 	bl	800026c <__aeabi_dsub>
 800ddf0:	4602      	mov	r2, r0
 800ddf2:	460b      	mov	r3, r1
 800ddf4:	ec43 2b17 	vmov	d7, r2, r3
}
 800ddf8:	eeb0 0a47 	vmov.f32	s0, s14
 800ddfc:	eef0 0a67 	vmov.f32	s1, s15
 800de00:	3708      	adds	r7, #8
 800de02:	46bd      	mov	sp, r7
 800de04:	bd80      	pop	{r7, pc}
 800de06:	bf00      	nop
 800de08:	40240000 	.word	0x40240000
 800de0c:	757928e1 	.word	0x757928e1
 800de10:	3fa9018e 	.word	0x3fa9018e
 800de14:	00000000 	.word	0x00000000

0800de18 <can1_ams_cell_temperatures_t4s10_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t4s10_encode(double value)
{
 800de18:	b580      	push	{r7, lr}
 800de1a:	b082      	sub	sp, #8
 800de1c:	af00      	add	r7, sp, #0
 800de1e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800de22:	f04f 0200 	mov.w	r2, #0
 800de26:	4b10      	ldr	r3, [pc, #64]	; (800de68 <can1_ams_cell_temperatures_t4s10_encode+0x50>)
 800de28:	e9d7 0100 	ldrd	r0, r1, [r7]
 800de2c:	f7f2 fa20 	bl	8000270 <__adddf3>
 800de30:	4602      	mov	r2, r0
 800de32:	460b      	mov	r3, r1
 800de34:	4610      	mov	r0, r2
 800de36:	4619      	mov	r1, r3
 800de38:	a309      	add	r3, pc, #36	; (adr r3, 800de60 <can1_ams_cell_temperatures_t4s10_encode+0x48>)
 800de3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de3e:	f7f2 fcf7 	bl	8000830 <__aeabi_ddiv>
 800de42:	4602      	mov	r2, r0
 800de44:	460b      	mov	r3, r1
 800de46:	4610      	mov	r0, r2
 800de48:	4619      	mov	r1, r3
 800de4a:	f7f2 fe77 	bl	8000b3c <__aeabi_d2iz>
 800de4e:	4603      	mov	r3, r0
 800de50:	b21b      	sxth	r3, r3
}
 800de52:	4618      	mov	r0, r3
 800de54:	3708      	adds	r7, #8
 800de56:	46bd      	mov	sp, r7
 800de58:	bd80      	pop	{r7, pc}
 800de5a:	bf00      	nop
 800de5c:	f3af 8000 	nop.w
 800de60:	757928e1 	.word	0x757928e1
 800de64:	3fa9018e 	.word	0x3fa9018e
 800de68:	40240000 	.word	0x40240000
 800de6c:	00000000 	.word	0x00000000

0800de70 <can1_ams_cell_temperatures_t4s10_decode>:

double can1_ams_cell_temperatures_t4s10_decode(int16_t value)
{
 800de70:	b580      	push	{r7, lr}
 800de72:	b082      	sub	sp, #8
 800de74:	af00      	add	r7, sp, #0
 800de76:	4603      	mov	r3, r0
 800de78:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800de7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800de7e:	4618      	mov	r0, r3
 800de80:	f7f2 fb42 	bl	8000508 <__aeabi_i2d>
 800de84:	a30d      	add	r3, pc, #52	; (adr r3, 800debc <can1_ams_cell_temperatures_t4s10_decode+0x4c>)
 800de86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de8a:	f7f2 fba7 	bl	80005dc <__aeabi_dmul>
 800de8e:	4602      	mov	r2, r0
 800de90:	460b      	mov	r3, r1
 800de92:	4610      	mov	r0, r2
 800de94:	4619      	mov	r1, r3
 800de96:	f04f 0200 	mov.w	r2, #0
 800de9a:	4b07      	ldr	r3, [pc, #28]	; (800deb8 <can1_ams_cell_temperatures_t4s10_decode+0x48>)
 800de9c:	f7f2 f9e6 	bl	800026c <__aeabi_dsub>
 800dea0:	4602      	mov	r2, r0
 800dea2:	460b      	mov	r3, r1
 800dea4:	ec43 2b17 	vmov	d7, r2, r3
}
 800dea8:	eeb0 0a47 	vmov.f32	s0, s14
 800deac:	eef0 0a67 	vmov.f32	s1, s15
 800deb0:	3708      	adds	r7, #8
 800deb2:	46bd      	mov	sp, r7
 800deb4:	bd80      	pop	{r7, pc}
 800deb6:	bf00      	nop
 800deb8:	40240000 	.word	0x40240000
 800debc:	757928e1 	.word	0x757928e1
 800dec0:	3fa9018e 	.word	0x3fa9018e
 800dec4:	00000000 	.word	0x00000000

0800dec8 <can1_ams_cell_temperatures_t4s11_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t4s11_encode(double value)
{
 800dec8:	b580      	push	{r7, lr}
 800deca:	b082      	sub	sp, #8
 800decc:	af00      	add	r7, sp, #0
 800dece:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800ded2:	f04f 0200 	mov.w	r2, #0
 800ded6:	4b10      	ldr	r3, [pc, #64]	; (800df18 <can1_ams_cell_temperatures_t4s11_encode+0x50>)
 800ded8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800dedc:	f7f2 f9c8 	bl	8000270 <__adddf3>
 800dee0:	4602      	mov	r2, r0
 800dee2:	460b      	mov	r3, r1
 800dee4:	4610      	mov	r0, r2
 800dee6:	4619      	mov	r1, r3
 800dee8:	a309      	add	r3, pc, #36	; (adr r3, 800df10 <can1_ams_cell_temperatures_t4s11_encode+0x48>)
 800deea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deee:	f7f2 fc9f 	bl	8000830 <__aeabi_ddiv>
 800def2:	4602      	mov	r2, r0
 800def4:	460b      	mov	r3, r1
 800def6:	4610      	mov	r0, r2
 800def8:	4619      	mov	r1, r3
 800defa:	f7f2 fe1f 	bl	8000b3c <__aeabi_d2iz>
 800defe:	4603      	mov	r3, r0
 800df00:	b21b      	sxth	r3, r3
}
 800df02:	4618      	mov	r0, r3
 800df04:	3708      	adds	r7, #8
 800df06:	46bd      	mov	sp, r7
 800df08:	bd80      	pop	{r7, pc}
 800df0a:	bf00      	nop
 800df0c:	f3af 8000 	nop.w
 800df10:	757928e1 	.word	0x757928e1
 800df14:	3fa9018e 	.word	0x3fa9018e
 800df18:	40240000 	.word	0x40240000
 800df1c:	00000000 	.word	0x00000000

0800df20 <can1_ams_cell_temperatures_t4s11_decode>:

double can1_ams_cell_temperatures_t4s11_decode(int16_t value)
{
 800df20:	b580      	push	{r7, lr}
 800df22:	b082      	sub	sp, #8
 800df24:	af00      	add	r7, sp, #0
 800df26:	4603      	mov	r3, r0
 800df28:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800df2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800df2e:	4618      	mov	r0, r3
 800df30:	f7f2 faea 	bl	8000508 <__aeabi_i2d>
 800df34:	a30d      	add	r3, pc, #52	; (adr r3, 800df6c <can1_ams_cell_temperatures_t4s11_decode+0x4c>)
 800df36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df3a:	f7f2 fb4f 	bl	80005dc <__aeabi_dmul>
 800df3e:	4602      	mov	r2, r0
 800df40:	460b      	mov	r3, r1
 800df42:	4610      	mov	r0, r2
 800df44:	4619      	mov	r1, r3
 800df46:	f04f 0200 	mov.w	r2, #0
 800df4a:	4b07      	ldr	r3, [pc, #28]	; (800df68 <can1_ams_cell_temperatures_t4s11_decode+0x48>)
 800df4c:	f7f2 f98e 	bl	800026c <__aeabi_dsub>
 800df50:	4602      	mov	r2, r0
 800df52:	460b      	mov	r3, r1
 800df54:	ec43 2b17 	vmov	d7, r2, r3
}
 800df58:	eeb0 0a47 	vmov.f32	s0, s14
 800df5c:	eef0 0a67 	vmov.f32	s1, s15
 800df60:	3708      	adds	r7, #8
 800df62:	46bd      	mov	sp, r7
 800df64:	bd80      	pop	{r7, pc}
 800df66:	bf00      	nop
 800df68:	40240000 	.word	0x40240000
 800df6c:	757928e1 	.word	0x757928e1
 800df70:	3fa9018e 	.word	0x3fa9018e
 800df74:	00000000 	.word	0x00000000

0800df78 <can1_ams_cell_temperatures_t4s12_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t4s12_encode(double value)
{
 800df78:	b580      	push	{r7, lr}
 800df7a:	b082      	sub	sp, #8
 800df7c:	af00      	add	r7, sp, #0
 800df7e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800df82:	f04f 0200 	mov.w	r2, #0
 800df86:	4b10      	ldr	r3, [pc, #64]	; (800dfc8 <can1_ams_cell_temperatures_t4s12_encode+0x50>)
 800df88:	e9d7 0100 	ldrd	r0, r1, [r7]
 800df8c:	f7f2 f970 	bl	8000270 <__adddf3>
 800df90:	4602      	mov	r2, r0
 800df92:	460b      	mov	r3, r1
 800df94:	4610      	mov	r0, r2
 800df96:	4619      	mov	r1, r3
 800df98:	a309      	add	r3, pc, #36	; (adr r3, 800dfc0 <can1_ams_cell_temperatures_t4s12_encode+0x48>)
 800df9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df9e:	f7f2 fc47 	bl	8000830 <__aeabi_ddiv>
 800dfa2:	4602      	mov	r2, r0
 800dfa4:	460b      	mov	r3, r1
 800dfa6:	4610      	mov	r0, r2
 800dfa8:	4619      	mov	r1, r3
 800dfaa:	f7f2 fdc7 	bl	8000b3c <__aeabi_d2iz>
 800dfae:	4603      	mov	r3, r0
 800dfb0:	b21b      	sxth	r3, r3
}
 800dfb2:	4618      	mov	r0, r3
 800dfb4:	3708      	adds	r7, #8
 800dfb6:	46bd      	mov	sp, r7
 800dfb8:	bd80      	pop	{r7, pc}
 800dfba:	bf00      	nop
 800dfbc:	f3af 8000 	nop.w
 800dfc0:	757928e1 	.word	0x757928e1
 800dfc4:	3fa9018e 	.word	0x3fa9018e
 800dfc8:	40240000 	.word	0x40240000
 800dfcc:	00000000 	.word	0x00000000

0800dfd0 <can1_ams_cell_temperatures_t4s12_decode>:

double can1_ams_cell_temperatures_t4s12_decode(int16_t value)
{
 800dfd0:	b580      	push	{r7, lr}
 800dfd2:	b082      	sub	sp, #8
 800dfd4:	af00      	add	r7, sp, #0
 800dfd6:	4603      	mov	r3, r0
 800dfd8:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800dfda:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800dfde:	4618      	mov	r0, r3
 800dfe0:	f7f2 fa92 	bl	8000508 <__aeabi_i2d>
 800dfe4:	a30d      	add	r3, pc, #52	; (adr r3, 800e01c <can1_ams_cell_temperatures_t4s12_decode+0x4c>)
 800dfe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfea:	f7f2 faf7 	bl	80005dc <__aeabi_dmul>
 800dfee:	4602      	mov	r2, r0
 800dff0:	460b      	mov	r3, r1
 800dff2:	4610      	mov	r0, r2
 800dff4:	4619      	mov	r1, r3
 800dff6:	f04f 0200 	mov.w	r2, #0
 800dffa:	4b07      	ldr	r3, [pc, #28]	; (800e018 <can1_ams_cell_temperatures_t4s12_decode+0x48>)
 800dffc:	f7f2 f936 	bl	800026c <__aeabi_dsub>
 800e000:	4602      	mov	r2, r0
 800e002:	460b      	mov	r3, r1
 800e004:	ec43 2b17 	vmov	d7, r2, r3
}
 800e008:	eeb0 0a47 	vmov.f32	s0, s14
 800e00c:	eef0 0a67 	vmov.f32	s1, s15
 800e010:	3708      	adds	r7, #8
 800e012:	46bd      	mov	sp, r7
 800e014:	bd80      	pop	{r7, pc}
 800e016:	bf00      	nop
 800e018:	40240000 	.word	0x40240000
 800e01c:	757928e1 	.word	0x757928e1
 800e020:	3fa9018e 	.word	0x3fa9018e
 800e024:	00000000 	.word	0x00000000

0800e028 <can1_ams_cell_temperatures_t5s1_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t5s1_encode(double value)
{
 800e028:	b580      	push	{r7, lr}
 800e02a:	b082      	sub	sp, #8
 800e02c:	af00      	add	r7, sp, #0
 800e02e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800e032:	f04f 0200 	mov.w	r2, #0
 800e036:	4b10      	ldr	r3, [pc, #64]	; (800e078 <can1_ams_cell_temperatures_t5s1_encode+0x50>)
 800e038:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e03c:	f7f2 f918 	bl	8000270 <__adddf3>
 800e040:	4602      	mov	r2, r0
 800e042:	460b      	mov	r3, r1
 800e044:	4610      	mov	r0, r2
 800e046:	4619      	mov	r1, r3
 800e048:	a309      	add	r3, pc, #36	; (adr r3, 800e070 <can1_ams_cell_temperatures_t5s1_encode+0x48>)
 800e04a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e04e:	f7f2 fbef 	bl	8000830 <__aeabi_ddiv>
 800e052:	4602      	mov	r2, r0
 800e054:	460b      	mov	r3, r1
 800e056:	4610      	mov	r0, r2
 800e058:	4619      	mov	r1, r3
 800e05a:	f7f2 fd6f 	bl	8000b3c <__aeabi_d2iz>
 800e05e:	4603      	mov	r3, r0
 800e060:	b21b      	sxth	r3, r3
}
 800e062:	4618      	mov	r0, r3
 800e064:	3708      	adds	r7, #8
 800e066:	46bd      	mov	sp, r7
 800e068:	bd80      	pop	{r7, pc}
 800e06a:	bf00      	nop
 800e06c:	f3af 8000 	nop.w
 800e070:	757928e1 	.word	0x757928e1
 800e074:	3fa9018e 	.word	0x3fa9018e
 800e078:	40240000 	.word	0x40240000
 800e07c:	00000000 	.word	0x00000000

0800e080 <can1_ams_cell_temperatures_t5s1_decode>:

double can1_ams_cell_temperatures_t5s1_decode(int16_t value)
{
 800e080:	b580      	push	{r7, lr}
 800e082:	b082      	sub	sp, #8
 800e084:	af00      	add	r7, sp, #0
 800e086:	4603      	mov	r3, r0
 800e088:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800e08a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e08e:	4618      	mov	r0, r3
 800e090:	f7f2 fa3a 	bl	8000508 <__aeabi_i2d>
 800e094:	a30d      	add	r3, pc, #52	; (adr r3, 800e0cc <can1_ams_cell_temperatures_t5s1_decode+0x4c>)
 800e096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e09a:	f7f2 fa9f 	bl	80005dc <__aeabi_dmul>
 800e09e:	4602      	mov	r2, r0
 800e0a0:	460b      	mov	r3, r1
 800e0a2:	4610      	mov	r0, r2
 800e0a4:	4619      	mov	r1, r3
 800e0a6:	f04f 0200 	mov.w	r2, #0
 800e0aa:	4b07      	ldr	r3, [pc, #28]	; (800e0c8 <can1_ams_cell_temperatures_t5s1_decode+0x48>)
 800e0ac:	f7f2 f8de 	bl	800026c <__aeabi_dsub>
 800e0b0:	4602      	mov	r2, r0
 800e0b2:	460b      	mov	r3, r1
 800e0b4:	ec43 2b17 	vmov	d7, r2, r3
}
 800e0b8:	eeb0 0a47 	vmov.f32	s0, s14
 800e0bc:	eef0 0a67 	vmov.f32	s1, s15
 800e0c0:	3708      	adds	r7, #8
 800e0c2:	46bd      	mov	sp, r7
 800e0c4:	bd80      	pop	{r7, pc}
 800e0c6:	bf00      	nop
 800e0c8:	40240000 	.word	0x40240000
 800e0cc:	757928e1 	.word	0x757928e1
 800e0d0:	3fa9018e 	.word	0x3fa9018e
 800e0d4:	00000000 	.word	0x00000000

0800e0d8 <can1_ams_cell_temperatures_t5s2_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t5s2_encode(double value)
{
 800e0d8:	b580      	push	{r7, lr}
 800e0da:	b082      	sub	sp, #8
 800e0dc:	af00      	add	r7, sp, #0
 800e0de:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800e0e2:	f04f 0200 	mov.w	r2, #0
 800e0e6:	4b10      	ldr	r3, [pc, #64]	; (800e128 <can1_ams_cell_temperatures_t5s2_encode+0x50>)
 800e0e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e0ec:	f7f2 f8c0 	bl	8000270 <__adddf3>
 800e0f0:	4602      	mov	r2, r0
 800e0f2:	460b      	mov	r3, r1
 800e0f4:	4610      	mov	r0, r2
 800e0f6:	4619      	mov	r1, r3
 800e0f8:	a309      	add	r3, pc, #36	; (adr r3, 800e120 <can1_ams_cell_temperatures_t5s2_encode+0x48>)
 800e0fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0fe:	f7f2 fb97 	bl	8000830 <__aeabi_ddiv>
 800e102:	4602      	mov	r2, r0
 800e104:	460b      	mov	r3, r1
 800e106:	4610      	mov	r0, r2
 800e108:	4619      	mov	r1, r3
 800e10a:	f7f2 fd17 	bl	8000b3c <__aeabi_d2iz>
 800e10e:	4603      	mov	r3, r0
 800e110:	b21b      	sxth	r3, r3
}
 800e112:	4618      	mov	r0, r3
 800e114:	3708      	adds	r7, #8
 800e116:	46bd      	mov	sp, r7
 800e118:	bd80      	pop	{r7, pc}
 800e11a:	bf00      	nop
 800e11c:	f3af 8000 	nop.w
 800e120:	757928e1 	.word	0x757928e1
 800e124:	3fa9018e 	.word	0x3fa9018e
 800e128:	40240000 	.word	0x40240000
 800e12c:	00000000 	.word	0x00000000

0800e130 <can1_ams_cell_temperatures_t5s2_decode>:

double can1_ams_cell_temperatures_t5s2_decode(int16_t value)
{
 800e130:	b580      	push	{r7, lr}
 800e132:	b082      	sub	sp, #8
 800e134:	af00      	add	r7, sp, #0
 800e136:	4603      	mov	r3, r0
 800e138:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800e13a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e13e:	4618      	mov	r0, r3
 800e140:	f7f2 f9e2 	bl	8000508 <__aeabi_i2d>
 800e144:	a30d      	add	r3, pc, #52	; (adr r3, 800e17c <can1_ams_cell_temperatures_t5s2_decode+0x4c>)
 800e146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e14a:	f7f2 fa47 	bl	80005dc <__aeabi_dmul>
 800e14e:	4602      	mov	r2, r0
 800e150:	460b      	mov	r3, r1
 800e152:	4610      	mov	r0, r2
 800e154:	4619      	mov	r1, r3
 800e156:	f04f 0200 	mov.w	r2, #0
 800e15a:	4b07      	ldr	r3, [pc, #28]	; (800e178 <can1_ams_cell_temperatures_t5s2_decode+0x48>)
 800e15c:	f7f2 f886 	bl	800026c <__aeabi_dsub>
 800e160:	4602      	mov	r2, r0
 800e162:	460b      	mov	r3, r1
 800e164:	ec43 2b17 	vmov	d7, r2, r3
}
 800e168:	eeb0 0a47 	vmov.f32	s0, s14
 800e16c:	eef0 0a67 	vmov.f32	s1, s15
 800e170:	3708      	adds	r7, #8
 800e172:	46bd      	mov	sp, r7
 800e174:	bd80      	pop	{r7, pc}
 800e176:	bf00      	nop
 800e178:	40240000 	.word	0x40240000
 800e17c:	757928e1 	.word	0x757928e1
 800e180:	3fa9018e 	.word	0x3fa9018e
 800e184:	00000000 	.word	0x00000000

0800e188 <can1_ams_cell_temperatures_t5s3_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t5s3_encode(double value)
{
 800e188:	b580      	push	{r7, lr}
 800e18a:	b082      	sub	sp, #8
 800e18c:	af00      	add	r7, sp, #0
 800e18e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800e192:	f04f 0200 	mov.w	r2, #0
 800e196:	4b10      	ldr	r3, [pc, #64]	; (800e1d8 <can1_ams_cell_temperatures_t5s3_encode+0x50>)
 800e198:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e19c:	f7f2 f868 	bl	8000270 <__adddf3>
 800e1a0:	4602      	mov	r2, r0
 800e1a2:	460b      	mov	r3, r1
 800e1a4:	4610      	mov	r0, r2
 800e1a6:	4619      	mov	r1, r3
 800e1a8:	a309      	add	r3, pc, #36	; (adr r3, 800e1d0 <can1_ams_cell_temperatures_t5s3_encode+0x48>)
 800e1aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1ae:	f7f2 fb3f 	bl	8000830 <__aeabi_ddiv>
 800e1b2:	4602      	mov	r2, r0
 800e1b4:	460b      	mov	r3, r1
 800e1b6:	4610      	mov	r0, r2
 800e1b8:	4619      	mov	r1, r3
 800e1ba:	f7f2 fcbf 	bl	8000b3c <__aeabi_d2iz>
 800e1be:	4603      	mov	r3, r0
 800e1c0:	b21b      	sxth	r3, r3
}
 800e1c2:	4618      	mov	r0, r3
 800e1c4:	3708      	adds	r7, #8
 800e1c6:	46bd      	mov	sp, r7
 800e1c8:	bd80      	pop	{r7, pc}
 800e1ca:	bf00      	nop
 800e1cc:	f3af 8000 	nop.w
 800e1d0:	757928e1 	.word	0x757928e1
 800e1d4:	3fa9018e 	.word	0x3fa9018e
 800e1d8:	40240000 	.word	0x40240000
 800e1dc:	00000000 	.word	0x00000000

0800e1e0 <can1_ams_cell_temperatures_t5s3_decode>:

double can1_ams_cell_temperatures_t5s3_decode(int16_t value)
{
 800e1e0:	b580      	push	{r7, lr}
 800e1e2:	b082      	sub	sp, #8
 800e1e4:	af00      	add	r7, sp, #0
 800e1e6:	4603      	mov	r3, r0
 800e1e8:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800e1ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e1ee:	4618      	mov	r0, r3
 800e1f0:	f7f2 f98a 	bl	8000508 <__aeabi_i2d>
 800e1f4:	a30d      	add	r3, pc, #52	; (adr r3, 800e22c <can1_ams_cell_temperatures_t5s3_decode+0x4c>)
 800e1f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1fa:	f7f2 f9ef 	bl	80005dc <__aeabi_dmul>
 800e1fe:	4602      	mov	r2, r0
 800e200:	460b      	mov	r3, r1
 800e202:	4610      	mov	r0, r2
 800e204:	4619      	mov	r1, r3
 800e206:	f04f 0200 	mov.w	r2, #0
 800e20a:	4b07      	ldr	r3, [pc, #28]	; (800e228 <can1_ams_cell_temperatures_t5s3_decode+0x48>)
 800e20c:	f7f2 f82e 	bl	800026c <__aeabi_dsub>
 800e210:	4602      	mov	r2, r0
 800e212:	460b      	mov	r3, r1
 800e214:	ec43 2b17 	vmov	d7, r2, r3
}
 800e218:	eeb0 0a47 	vmov.f32	s0, s14
 800e21c:	eef0 0a67 	vmov.f32	s1, s15
 800e220:	3708      	adds	r7, #8
 800e222:	46bd      	mov	sp, r7
 800e224:	bd80      	pop	{r7, pc}
 800e226:	bf00      	nop
 800e228:	40240000 	.word	0x40240000
 800e22c:	757928e1 	.word	0x757928e1
 800e230:	3fa9018e 	.word	0x3fa9018e
 800e234:	00000000 	.word	0x00000000

0800e238 <can1_ams_cell_temperatures_t5s4_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t5s4_encode(double value)
{
 800e238:	b580      	push	{r7, lr}
 800e23a:	b082      	sub	sp, #8
 800e23c:	af00      	add	r7, sp, #0
 800e23e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800e242:	f04f 0200 	mov.w	r2, #0
 800e246:	4b10      	ldr	r3, [pc, #64]	; (800e288 <can1_ams_cell_temperatures_t5s4_encode+0x50>)
 800e248:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e24c:	f7f2 f810 	bl	8000270 <__adddf3>
 800e250:	4602      	mov	r2, r0
 800e252:	460b      	mov	r3, r1
 800e254:	4610      	mov	r0, r2
 800e256:	4619      	mov	r1, r3
 800e258:	a309      	add	r3, pc, #36	; (adr r3, 800e280 <can1_ams_cell_temperatures_t5s4_encode+0x48>)
 800e25a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e25e:	f7f2 fae7 	bl	8000830 <__aeabi_ddiv>
 800e262:	4602      	mov	r2, r0
 800e264:	460b      	mov	r3, r1
 800e266:	4610      	mov	r0, r2
 800e268:	4619      	mov	r1, r3
 800e26a:	f7f2 fc67 	bl	8000b3c <__aeabi_d2iz>
 800e26e:	4603      	mov	r3, r0
 800e270:	b21b      	sxth	r3, r3
}
 800e272:	4618      	mov	r0, r3
 800e274:	3708      	adds	r7, #8
 800e276:	46bd      	mov	sp, r7
 800e278:	bd80      	pop	{r7, pc}
 800e27a:	bf00      	nop
 800e27c:	f3af 8000 	nop.w
 800e280:	757928e1 	.word	0x757928e1
 800e284:	3fa9018e 	.word	0x3fa9018e
 800e288:	40240000 	.word	0x40240000
 800e28c:	00000000 	.word	0x00000000

0800e290 <can1_ams_cell_temperatures_t5s4_decode>:

double can1_ams_cell_temperatures_t5s4_decode(int16_t value)
{
 800e290:	b580      	push	{r7, lr}
 800e292:	b082      	sub	sp, #8
 800e294:	af00      	add	r7, sp, #0
 800e296:	4603      	mov	r3, r0
 800e298:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800e29a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e29e:	4618      	mov	r0, r3
 800e2a0:	f7f2 f932 	bl	8000508 <__aeabi_i2d>
 800e2a4:	a30d      	add	r3, pc, #52	; (adr r3, 800e2dc <can1_ams_cell_temperatures_t5s4_decode+0x4c>)
 800e2a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2aa:	f7f2 f997 	bl	80005dc <__aeabi_dmul>
 800e2ae:	4602      	mov	r2, r0
 800e2b0:	460b      	mov	r3, r1
 800e2b2:	4610      	mov	r0, r2
 800e2b4:	4619      	mov	r1, r3
 800e2b6:	f04f 0200 	mov.w	r2, #0
 800e2ba:	4b07      	ldr	r3, [pc, #28]	; (800e2d8 <can1_ams_cell_temperatures_t5s4_decode+0x48>)
 800e2bc:	f7f1 ffd6 	bl	800026c <__aeabi_dsub>
 800e2c0:	4602      	mov	r2, r0
 800e2c2:	460b      	mov	r3, r1
 800e2c4:	ec43 2b17 	vmov	d7, r2, r3
}
 800e2c8:	eeb0 0a47 	vmov.f32	s0, s14
 800e2cc:	eef0 0a67 	vmov.f32	s1, s15
 800e2d0:	3708      	adds	r7, #8
 800e2d2:	46bd      	mov	sp, r7
 800e2d4:	bd80      	pop	{r7, pc}
 800e2d6:	bf00      	nop
 800e2d8:	40240000 	.word	0x40240000
 800e2dc:	757928e1 	.word	0x757928e1
 800e2e0:	3fa9018e 	.word	0x3fa9018e
 800e2e4:	00000000 	.word	0x00000000

0800e2e8 <can1_ams_cell_temperatures_t5s5_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t5s5_encode(double value)
{
 800e2e8:	b580      	push	{r7, lr}
 800e2ea:	b082      	sub	sp, #8
 800e2ec:	af00      	add	r7, sp, #0
 800e2ee:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800e2f2:	f04f 0200 	mov.w	r2, #0
 800e2f6:	4b10      	ldr	r3, [pc, #64]	; (800e338 <can1_ams_cell_temperatures_t5s5_encode+0x50>)
 800e2f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e2fc:	f7f1 ffb8 	bl	8000270 <__adddf3>
 800e300:	4602      	mov	r2, r0
 800e302:	460b      	mov	r3, r1
 800e304:	4610      	mov	r0, r2
 800e306:	4619      	mov	r1, r3
 800e308:	a309      	add	r3, pc, #36	; (adr r3, 800e330 <can1_ams_cell_temperatures_t5s5_encode+0x48>)
 800e30a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e30e:	f7f2 fa8f 	bl	8000830 <__aeabi_ddiv>
 800e312:	4602      	mov	r2, r0
 800e314:	460b      	mov	r3, r1
 800e316:	4610      	mov	r0, r2
 800e318:	4619      	mov	r1, r3
 800e31a:	f7f2 fc0f 	bl	8000b3c <__aeabi_d2iz>
 800e31e:	4603      	mov	r3, r0
 800e320:	b21b      	sxth	r3, r3
}
 800e322:	4618      	mov	r0, r3
 800e324:	3708      	adds	r7, #8
 800e326:	46bd      	mov	sp, r7
 800e328:	bd80      	pop	{r7, pc}
 800e32a:	bf00      	nop
 800e32c:	f3af 8000 	nop.w
 800e330:	757928e1 	.word	0x757928e1
 800e334:	3fa9018e 	.word	0x3fa9018e
 800e338:	40240000 	.word	0x40240000
 800e33c:	00000000 	.word	0x00000000

0800e340 <can1_ams_cell_temperatures_t5s5_decode>:

double can1_ams_cell_temperatures_t5s5_decode(int16_t value)
{
 800e340:	b580      	push	{r7, lr}
 800e342:	b082      	sub	sp, #8
 800e344:	af00      	add	r7, sp, #0
 800e346:	4603      	mov	r3, r0
 800e348:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800e34a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e34e:	4618      	mov	r0, r3
 800e350:	f7f2 f8da 	bl	8000508 <__aeabi_i2d>
 800e354:	a30d      	add	r3, pc, #52	; (adr r3, 800e38c <can1_ams_cell_temperatures_t5s5_decode+0x4c>)
 800e356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e35a:	f7f2 f93f 	bl	80005dc <__aeabi_dmul>
 800e35e:	4602      	mov	r2, r0
 800e360:	460b      	mov	r3, r1
 800e362:	4610      	mov	r0, r2
 800e364:	4619      	mov	r1, r3
 800e366:	f04f 0200 	mov.w	r2, #0
 800e36a:	4b07      	ldr	r3, [pc, #28]	; (800e388 <can1_ams_cell_temperatures_t5s5_decode+0x48>)
 800e36c:	f7f1 ff7e 	bl	800026c <__aeabi_dsub>
 800e370:	4602      	mov	r2, r0
 800e372:	460b      	mov	r3, r1
 800e374:	ec43 2b17 	vmov	d7, r2, r3
}
 800e378:	eeb0 0a47 	vmov.f32	s0, s14
 800e37c:	eef0 0a67 	vmov.f32	s1, s15
 800e380:	3708      	adds	r7, #8
 800e382:	46bd      	mov	sp, r7
 800e384:	bd80      	pop	{r7, pc}
 800e386:	bf00      	nop
 800e388:	40240000 	.word	0x40240000
 800e38c:	757928e1 	.word	0x757928e1
 800e390:	3fa9018e 	.word	0x3fa9018e
 800e394:	00000000 	.word	0x00000000

0800e398 <can1_ams_cell_temperatures_t5s6_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t5s6_encode(double value)
{
 800e398:	b580      	push	{r7, lr}
 800e39a:	b082      	sub	sp, #8
 800e39c:	af00      	add	r7, sp, #0
 800e39e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800e3a2:	f04f 0200 	mov.w	r2, #0
 800e3a6:	4b10      	ldr	r3, [pc, #64]	; (800e3e8 <can1_ams_cell_temperatures_t5s6_encode+0x50>)
 800e3a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e3ac:	f7f1 ff60 	bl	8000270 <__adddf3>
 800e3b0:	4602      	mov	r2, r0
 800e3b2:	460b      	mov	r3, r1
 800e3b4:	4610      	mov	r0, r2
 800e3b6:	4619      	mov	r1, r3
 800e3b8:	a309      	add	r3, pc, #36	; (adr r3, 800e3e0 <can1_ams_cell_temperatures_t5s6_encode+0x48>)
 800e3ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3be:	f7f2 fa37 	bl	8000830 <__aeabi_ddiv>
 800e3c2:	4602      	mov	r2, r0
 800e3c4:	460b      	mov	r3, r1
 800e3c6:	4610      	mov	r0, r2
 800e3c8:	4619      	mov	r1, r3
 800e3ca:	f7f2 fbb7 	bl	8000b3c <__aeabi_d2iz>
 800e3ce:	4603      	mov	r3, r0
 800e3d0:	b21b      	sxth	r3, r3
}
 800e3d2:	4618      	mov	r0, r3
 800e3d4:	3708      	adds	r7, #8
 800e3d6:	46bd      	mov	sp, r7
 800e3d8:	bd80      	pop	{r7, pc}
 800e3da:	bf00      	nop
 800e3dc:	f3af 8000 	nop.w
 800e3e0:	757928e1 	.word	0x757928e1
 800e3e4:	3fa9018e 	.word	0x3fa9018e
 800e3e8:	40240000 	.word	0x40240000
 800e3ec:	00000000 	.word	0x00000000

0800e3f0 <can1_ams_cell_temperatures_t5s6_decode>:

double can1_ams_cell_temperatures_t5s6_decode(int16_t value)
{
 800e3f0:	b580      	push	{r7, lr}
 800e3f2:	b082      	sub	sp, #8
 800e3f4:	af00      	add	r7, sp, #0
 800e3f6:	4603      	mov	r3, r0
 800e3f8:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800e3fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e3fe:	4618      	mov	r0, r3
 800e400:	f7f2 f882 	bl	8000508 <__aeabi_i2d>
 800e404:	a30d      	add	r3, pc, #52	; (adr r3, 800e43c <can1_ams_cell_temperatures_t5s6_decode+0x4c>)
 800e406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e40a:	f7f2 f8e7 	bl	80005dc <__aeabi_dmul>
 800e40e:	4602      	mov	r2, r0
 800e410:	460b      	mov	r3, r1
 800e412:	4610      	mov	r0, r2
 800e414:	4619      	mov	r1, r3
 800e416:	f04f 0200 	mov.w	r2, #0
 800e41a:	4b07      	ldr	r3, [pc, #28]	; (800e438 <can1_ams_cell_temperatures_t5s6_decode+0x48>)
 800e41c:	f7f1 ff26 	bl	800026c <__aeabi_dsub>
 800e420:	4602      	mov	r2, r0
 800e422:	460b      	mov	r3, r1
 800e424:	ec43 2b17 	vmov	d7, r2, r3
}
 800e428:	eeb0 0a47 	vmov.f32	s0, s14
 800e42c:	eef0 0a67 	vmov.f32	s1, s15
 800e430:	3708      	adds	r7, #8
 800e432:	46bd      	mov	sp, r7
 800e434:	bd80      	pop	{r7, pc}
 800e436:	bf00      	nop
 800e438:	40240000 	.word	0x40240000
 800e43c:	757928e1 	.word	0x757928e1
 800e440:	3fa9018e 	.word	0x3fa9018e
 800e444:	00000000 	.word	0x00000000

0800e448 <can1_ams_cell_temperatures_t5s7_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t5s7_encode(double value)
{
 800e448:	b580      	push	{r7, lr}
 800e44a:	b082      	sub	sp, #8
 800e44c:	af00      	add	r7, sp, #0
 800e44e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800e452:	f04f 0200 	mov.w	r2, #0
 800e456:	4b10      	ldr	r3, [pc, #64]	; (800e498 <can1_ams_cell_temperatures_t5s7_encode+0x50>)
 800e458:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e45c:	f7f1 ff08 	bl	8000270 <__adddf3>
 800e460:	4602      	mov	r2, r0
 800e462:	460b      	mov	r3, r1
 800e464:	4610      	mov	r0, r2
 800e466:	4619      	mov	r1, r3
 800e468:	a309      	add	r3, pc, #36	; (adr r3, 800e490 <can1_ams_cell_temperatures_t5s7_encode+0x48>)
 800e46a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e46e:	f7f2 f9df 	bl	8000830 <__aeabi_ddiv>
 800e472:	4602      	mov	r2, r0
 800e474:	460b      	mov	r3, r1
 800e476:	4610      	mov	r0, r2
 800e478:	4619      	mov	r1, r3
 800e47a:	f7f2 fb5f 	bl	8000b3c <__aeabi_d2iz>
 800e47e:	4603      	mov	r3, r0
 800e480:	b21b      	sxth	r3, r3
}
 800e482:	4618      	mov	r0, r3
 800e484:	3708      	adds	r7, #8
 800e486:	46bd      	mov	sp, r7
 800e488:	bd80      	pop	{r7, pc}
 800e48a:	bf00      	nop
 800e48c:	f3af 8000 	nop.w
 800e490:	757928e1 	.word	0x757928e1
 800e494:	3fa9018e 	.word	0x3fa9018e
 800e498:	40240000 	.word	0x40240000
 800e49c:	00000000 	.word	0x00000000

0800e4a0 <can1_ams_cell_temperatures_t5s7_decode>:

double can1_ams_cell_temperatures_t5s7_decode(int16_t value)
{
 800e4a0:	b580      	push	{r7, lr}
 800e4a2:	b082      	sub	sp, #8
 800e4a4:	af00      	add	r7, sp, #0
 800e4a6:	4603      	mov	r3, r0
 800e4a8:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800e4aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e4ae:	4618      	mov	r0, r3
 800e4b0:	f7f2 f82a 	bl	8000508 <__aeabi_i2d>
 800e4b4:	a30d      	add	r3, pc, #52	; (adr r3, 800e4ec <can1_ams_cell_temperatures_t5s7_decode+0x4c>)
 800e4b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4ba:	f7f2 f88f 	bl	80005dc <__aeabi_dmul>
 800e4be:	4602      	mov	r2, r0
 800e4c0:	460b      	mov	r3, r1
 800e4c2:	4610      	mov	r0, r2
 800e4c4:	4619      	mov	r1, r3
 800e4c6:	f04f 0200 	mov.w	r2, #0
 800e4ca:	4b07      	ldr	r3, [pc, #28]	; (800e4e8 <can1_ams_cell_temperatures_t5s7_decode+0x48>)
 800e4cc:	f7f1 fece 	bl	800026c <__aeabi_dsub>
 800e4d0:	4602      	mov	r2, r0
 800e4d2:	460b      	mov	r3, r1
 800e4d4:	ec43 2b17 	vmov	d7, r2, r3
}
 800e4d8:	eeb0 0a47 	vmov.f32	s0, s14
 800e4dc:	eef0 0a67 	vmov.f32	s1, s15
 800e4e0:	3708      	adds	r7, #8
 800e4e2:	46bd      	mov	sp, r7
 800e4e4:	bd80      	pop	{r7, pc}
 800e4e6:	bf00      	nop
 800e4e8:	40240000 	.word	0x40240000
 800e4ec:	757928e1 	.word	0x757928e1
 800e4f0:	3fa9018e 	.word	0x3fa9018e
 800e4f4:	00000000 	.word	0x00000000

0800e4f8 <can1_ams_cell_temperatures_t5s8_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t5s8_encode(double value)
{
 800e4f8:	b580      	push	{r7, lr}
 800e4fa:	b082      	sub	sp, #8
 800e4fc:	af00      	add	r7, sp, #0
 800e4fe:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800e502:	f04f 0200 	mov.w	r2, #0
 800e506:	4b10      	ldr	r3, [pc, #64]	; (800e548 <can1_ams_cell_temperatures_t5s8_encode+0x50>)
 800e508:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e50c:	f7f1 feb0 	bl	8000270 <__adddf3>
 800e510:	4602      	mov	r2, r0
 800e512:	460b      	mov	r3, r1
 800e514:	4610      	mov	r0, r2
 800e516:	4619      	mov	r1, r3
 800e518:	a309      	add	r3, pc, #36	; (adr r3, 800e540 <can1_ams_cell_temperatures_t5s8_encode+0x48>)
 800e51a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e51e:	f7f2 f987 	bl	8000830 <__aeabi_ddiv>
 800e522:	4602      	mov	r2, r0
 800e524:	460b      	mov	r3, r1
 800e526:	4610      	mov	r0, r2
 800e528:	4619      	mov	r1, r3
 800e52a:	f7f2 fb07 	bl	8000b3c <__aeabi_d2iz>
 800e52e:	4603      	mov	r3, r0
 800e530:	b21b      	sxth	r3, r3
}
 800e532:	4618      	mov	r0, r3
 800e534:	3708      	adds	r7, #8
 800e536:	46bd      	mov	sp, r7
 800e538:	bd80      	pop	{r7, pc}
 800e53a:	bf00      	nop
 800e53c:	f3af 8000 	nop.w
 800e540:	757928e1 	.word	0x757928e1
 800e544:	3fa9018e 	.word	0x3fa9018e
 800e548:	40240000 	.word	0x40240000
 800e54c:	00000000 	.word	0x00000000

0800e550 <can1_ams_cell_temperatures_t5s8_decode>:

double can1_ams_cell_temperatures_t5s8_decode(int16_t value)
{
 800e550:	b580      	push	{r7, lr}
 800e552:	b082      	sub	sp, #8
 800e554:	af00      	add	r7, sp, #0
 800e556:	4603      	mov	r3, r0
 800e558:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800e55a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e55e:	4618      	mov	r0, r3
 800e560:	f7f1 ffd2 	bl	8000508 <__aeabi_i2d>
 800e564:	a30d      	add	r3, pc, #52	; (adr r3, 800e59c <can1_ams_cell_temperatures_t5s8_decode+0x4c>)
 800e566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e56a:	f7f2 f837 	bl	80005dc <__aeabi_dmul>
 800e56e:	4602      	mov	r2, r0
 800e570:	460b      	mov	r3, r1
 800e572:	4610      	mov	r0, r2
 800e574:	4619      	mov	r1, r3
 800e576:	f04f 0200 	mov.w	r2, #0
 800e57a:	4b07      	ldr	r3, [pc, #28]	; (800e598 <can1_ams_cell_temperatures_t5s8_decode+0x48>)
 800e57c:	f7f1 fe76 	bl	800026c <__aeabi_dsub>
 800e580:	4602      	mov	r2, r0
 800e582:	460b      	mov	r3, r1
 800e584:	ec43 2b17 	vmov	d7, r2, r3
}
 800e588:	eeb0 0a47 	vmov.f32	s0, s14
 800e58c:	eef0 0a67 	vmov.f32	s1, s15
 800e590:	3708      	adds	r7, #8
 800e592:	46bd      	mov	sp, r7
 800e594:	bd80      	pop	{r7, pc}
 800e596:	bf00      	nop
 800e598:	40240000 	.word	0x40240000
 800e59c:	757928e1 	.word	0x757928e1
 800e5a0:	3fa9018e 	.word	0x3fa9018e
 800e5a4:	00000000 	.word	0x00000000

0800e5a8 <can1_ams_cell_temperatures_t5s9_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t5s9_encode(double value)
{
 800e5a8:	b580      	push	{r7, lr}
 800e5aa:	b082      	sub	sp, #8
 800e5ac:	af00      	add	r7, sp, #0
 800e5ae:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800e5b2:	f04f 0200 	mov.w	r2, #0
 800e5b6:	4b10      	ldr	r3, [pc, #64]	; (800e5f8 <can1_ams_cell_temperatures_t5s9_encode+0x50>)
 800e5b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e5bc:	f7f1 fe58 	bl	8000270 <__adddf3>
 800e5c0:	4602      	mov	r2, r0
 800e5c2:	460b      	mov	r3, r1
 800e5c4:	4610      	mov	r0, r2
 800e5c6:	4619      	mov	r1, r3
 800e5c8:	a309      	add	r3, pc, #36	; (adr r3, 800e5f0 <can1_ams_cell_temperatures_t5s9_encode+0x48>)
 800e5ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5ce:	f7f2 f92f 	bl	8000830 <__aeabi_ddiv>
 800e5d2:	4602      	mov	r2, r0
 800e5d4:	460b      	mov	r3, r1
 800e5d6:	4610      	mov	r0, r2
 800e5d8:	4619      	mov	r1, r3
 800e5da:	f7f2 faaf 	bl	8000b3c <__aeabi_d2iz>
 800e5de:	4603      	mov	r3, r0
 800e5e0:	b21b      	sxth	r3, r3
}
 800e5e2:	4618      	mov	r0, r3
 800e5e4:	3708      	adds	r7, #8
 800e5e6:	46bd      	mov	sp, r7
 800e5e8:	bd80      	pop	{r7, pc}
 800e5ea:	bf00      	nop
 800e5ec:	f3af 8000 	nop.w
 800e5f0:	757928e1 	.word	0x757928e1
 800e5f4:	3fa9018e 	.word	0x3fa9018e
 800e5f8:	40240000 	.word	0x40240000
 800e5fc:	00000000 	.word	0x00000000

0800e600 <can1_ams_cell_temperatures_t5s9_decode>:

double can1_ams_cell_temperatures_t5s9_decode(int16_t value)
{
 800e600:	b580      	push	{r7, lr}
 800e602:	b082      	sub	sp, #8
 800e604:	af00      	add	r7, sp, #0
 800e606:	4603      	mov	r3, r0
 800e608:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800e60a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e60e:	4618      	mov	r0, r3
 800e610:	f7f1 ff7a 	bl	8000508 <__aeabi_i2d>
 800e614:	a30d      	add	r3, pc, #52	; (adr r3, 800e64c <can1_ams_cell_temperatures_t5s9_decode+0x4c>)
 800e616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e61a:	f7f1 ffdf 	bl	80005dc <__aeabi_dmul>
 800e61e:	4602      	mov	r2, r0
 800e620:	460b      	mov	r3, r1
 800e622:	4610      	mov	r0, r2
 800e624:	4619      	mov	r1, r3
 800e626:	f04f 0200 	mov.w	r2, #0
 800e62a:	4b07      	ldr	r3, [pc, #28]	; (800e648 <can1_ams_cell_temperatures_t5s9_decode+0x48>)
 800e62c:	f7f1 fe1e 	bl	800026c <__aeabi_dsub>
 800e630:	4602      	mov	r2, r0
 800e632:	460b      	mov	r3, r1
 800e634:	ec43 2b17 	vmov	d7, r2, r3
}
 800e638:	eeb0 0a47 	vmov.f32	s0, s14
 800e63c:	eef0 0a67 	vmov.f32	s1, s15
 800e640:	3708      	adds	r7, #8
 800e642:	46bd      	mov	sp, r7
 800e644:	bd80      	pop	{r7, pc}
 800e646:	bf00      	nop
 800e648:	40240000 	.word	0x40240000
 800e64c:	757928e1 	.word	0x757928e1
 800e650:	3fa9018e 	.word	0x3fa9018e
 800e654:	00000000 	.word	0x00000000

0800e658 <can1_ams_cell_temperatures_t5s10_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t5s10_encode(double value)
{
 800e658:	b580      	push	{r7, lr}
 800e65a:	b082      	sub	sp, #8
 800e65c:	af00      	add	r7, sp, #0
 800e65e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800e662:	f04f 0200 	mov.w	r2, #0
 800e666:	4b10      	ldr	r3, [pc, #64]	; (800e6a8 <can1_ams_cell_temperatures_t5s10_encode+0x50>)
 800e668:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e66c:	f7f1 fe00 	bl	8000270 <__adddf3>
 800e670:	4602      	mov	r2, r0
 800e672:	460b      	mov	r3, r1
 800e674:	4610      	mov	r0, r2
 800e676:	4619      	mov	r1, r3
 800e678:	a309      	add	r3, pc, #36	; (adr r3, 800e6a0 <can1_ams_cell_temperatures_t5s10_encode+0x48>)
 800e67a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e67e:	f7f2 f8d7 	bl	8000830 <__aeabi_ddiv>
 800e682:	4602      	mov	r2, r0
 800e684:	460b      	mov	r3, r1
 800e686:	4610      	mov	r0, r2
 800e688:	4619      	mov	r1, r3
 800e68a:	f7f2 fa57 	bl	8000b3c <__aeabi_d2iz>
 800e68e:	4603      	mov	r3, r0
 800e690:	b21b      	sxth	r3, r3
}
 800e692:	4618      	mov	r0, r3
 800e694:	3708      	adds	r7, #8
 800e696:	46bd      	mov	sp, r7
 800e698:	bd80      	pop	{r7, pc}
 800e69a:	bf00      	nop
 800e69c:	f3af 8000 	nop.w
 800e6a0:	757928e1 	.word	0x757928e1
 800e6a4:	3fa9018e 	.word	0x3fa9018e
 800e6a8:	40240000 	.word	0x40240000
 800e6ac:	00000000 	.word	0x00000000

0800e6b0 <can1_ams_cell_temperatures_t5s10_decode>:

double can1_ams_cell_temperatures_t5s10_decode(int16_t value)
{
 800e6b0:	b580      	push	{r7, lr}
 800e6b2:	b082      	sub	sp, #8
 800e6b4:	af00      	add	r7, sp, #0
 800e6b6:	4603      	mov	r3, r0
 800e6b8:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800e6ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e6be:	4618      	mov	r0, r3
 800e6c0:	f7f1 ff22 	bl	8000508 <__aeabi_i2d>
 800e6c4:	a30d      	add	r3, pc, #52	; (adr r3, 800e6fc <can1_ams_cell_temperatures_t5s10_decode+0x4c>)
 800e6c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6ca:	f7f1 ff87 	bl	80005dc <__aeabi_dmul>
 800e6ce:	4602      	mov	r2, r0
 800e6d0:	460b      	mov	r3, r1
 800e6d2:	4610      	mov	r0, r2
 800e6d4:	4619      	mov	r1, r3
 800e6d6:	f04f 0200 	mov.w	r2, #0
 800e6da:	4b07      	ldr	r3, [pc, #28]	; (800e6f8 <can1_ams_cell_temperatures_t5s10_decode+0x48>)
 800e6dc:	f7f1 fdc6 	bl	800026c <__aeabi_dsub>
 800e6e0:	4602      	mov	r2, r0
 800e6e2:	460b      	mov	r3, r1
 800e6e4:	ec43 2b17 	vmov	d7, r2, r3
}
 800e6e8:	eeb0 0a47 	vmov.f32	s0, s14
 800e6ec:	eef0 0a67 	vmov.f32	s1, s15
 800e6f0:	3708      	adds	r7, #8
 800e6f2:	46bd      	mov	sp, r7
 800e6f4:	bd80      	pop	{r7, pc}
 800e6f6:	bf00      	nop
 800e6f8:	40240000 	.word	0x40240000
 800e6fc:	757928e1 	.word	0x757928e1
 800e700:	3fa9018e 	.word	0x3fa9018e
 800e704:	00000000 	.word	0x00000000

0800e708 <can1_ams_cell_temperatures_t5s11_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t5s11_encode(double value)
{
 800e708:	b580      	push	{r7, lr}
 800e70a:	b082      	sub	sp, #8
 800e70c:	af00      	add	r7, sp, #0
 800e70e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800e712:	f04f 0200 	mov.w	r2, #0
 800e716:	4b10      	ldr	r3, [pc, #64]	; (800e758 <can1_ams_cell_temperatures_t5s11_encode+0x50>)
 800e718:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e71c:	f7f1 fda8 	bl	8000270 <__adddf3>
 800e720:	4602      	mov	r2, r0
 800e722:	460b      	mov	r3, r1
 800e724:	4610      	mov	r0, r2
 800e726:	4619      	mov	r1, r3
 800e728:	a309      	add	r3, pc, #36	; (adr r3, 800e750 <can1_ams_cell_temperatures_t5s11_encode+0x48>)
 800e72a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e72e:	f7f2 f87f 	bl	8000830 <__aeabi_ddiv>
 800e732:	4602      	mov	r2, r0
 800e734:	460b      	mov	r3, r1
 800e736:	4610      	mov	r0, r2
 800e738:	4619      	mov	r1, r3
 800e73a:	f7f2 f9ff 	bl	8000b3c <__aeabi_d2iz>
 800e73e:	4603      	mov	r3, r0
 800e740:	b21b      	sxth	r3, r3
}
 800e742:	4618      	mov	r0, r3
 800e744:	3708      	adds	r7, #8
 800e746:	46bd      	mov	sp, r7
 800e748:	bd80      	pop	{r7, pc}
 800e74a:	bf00      	nop
 800e74c:	f3af 8000 	nop.w
 800e750:	757928e1 	.word	0x757928e1
 800e754:	3fa9018e 	.word	0x3fa9018e
 800e758:	40240000 	.word	0x40240000
 800e75c:	00000000 	.word	0x00000000

0800e760 <can1_ams_cell_temperatures_t5s11_decode>:

double can1_ams_cell_temperatures_t5s11_decode(int16_t value)
{
 800e760:	b580      	push	{r7, lr}
 800e762:	b082      	sub	sp, #8
 800e764:	af00      	add	r7, sp, #0
 800e766:	4603      	mov	r3, r0
 800e768:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800e76a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e76e:	4618      	mov	r0, r3
 800e770:	f7f1 feca 	bl	8000508 <__aeabi_i2d>
 800e774:	a30d      	add	r3, pc, #52	; (adr r3, 800e7ac <can1_ams_cell_temperatures_t5s11_decode+0x4c>)
 800e776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e77a:	f7f1 ff2f 	bl	80005dc <__aeabi_dmul>
 800e77e:	4602      	mov	r2, r0
 800e780:	460b      	mov	r3, r1
 800e782:	4610      	mov	r0, r2
 800e784:	4619      	mov	r1, r3
 800e786:	f04f 0200 	mov.w	r2, #0
 800e78a:	4b07      	ldr	r3, [pc, #28]	; (800e7a8 <can1_ams_cell_temperatures_t5s11_decode+0x48>)
 800e78c:	f7f1 fd6e 	bl	800026c <__aeabi_dsub>
 800e790:	4602      	mov	r2, r0
 800e792:	460b      	mov	r3, r1
 800e794:	ec43 2b17 	vmov	d7, r2, r3
}
 800e798:	eeb0 0a47 	vmov.f32	s0, s14
 800e79c:	eef0 0a67 	vmov.f32	s1, s15
 800e7a0:	3708      	adds	r7, #8
 800e7a2:	46bd      	mov	sp, r7
 800e7a4:	bd80      	pop	{r7, pc}
 800e7a6:	bf00      	nop
 800e7a8:	40240000 	.word	0x40240000
 800e7ac:	757928e1 	.word	0x757928e1
 800e7b0:	3fa9018e 	.word	0x3fa9018e
 800e7b4:	00000000 	.word	0x00000000

0800e7b8 <can1_ams_cell_temperatures_t5s12_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t5s12_encode(double value)
{
 800e7b8:	b580      	push	{r7, lr}
 800e7ba:	b082      	sub	sp, #8
 800e7bc:	af00      	add	r7, sp, #0
 800e7be:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800e7c2:	f04f 0200 	mov.w	r2, #0
 800e7c6:	4b10      	ldr	r3, [pc, #64]	; (800e808 <can1_ams_cell_temperatures_t5s12_encode+0x50>)
 800e7c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e7cc:	f7f1 fd50 	bl	8000270 <__adddf3>
 800e7d0:	4602      	mov	r2, r0
 800e7d2:	460b      	mov	r3, r1
 800e7d4:	4610      	mov	r0, r2
 800e7d6:	4619      	mov	r1, r3
 800e7d8:	a309      	add	r3, pc, #36	; (adr r3, 800e800 <can1_ams_cell_temperatures_t5s12_encode+0x48>)
 800e7da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7de:	f7f2 f827 	bl	8000830 <__aeabi_ddiv>
 800e7e2:	4602      	mov	r2, r0
 800e7e4:	460b      	mov	r3, r1
 800e7e6:	4610      	mov	r0, r2
 800e7e8:	4619      	mov	r1, r3
 800e7ea:	f7f2 f9a7 	bl	8000b3c <__aeabi_d2iz>
 800e7ee:	4603      	mov	r3, r0
 800e7f0:	b21b      	sxth	r3, r3
}
 800e7f2:	4618      	mov	r0, r3
 800e7f4:	3708      	adds	r7, #8
 800e7f6:	46bd      	mov	sp, r7
 800e7f8:	bd80      	pop	{r7, pc}
 800e7fa:	bf00      	nop
 800e7fc:	f3af 8000 	nop.w
 800e800:	757928e1 	.word	0x757928e1
 800e804:	3fa9018e 	.word	0x3fa9018e
 800e808:	40240000 	.word	0x40240000
 800e80c:	00000000 	.word	0x00000000

0800e810 <can1_ams_cell_temperatures_t5s12_decode>:

double can1_ams_cell_temperatures_t5s12_decode(int16_t value)
{
 800e810:	b580      	push	{r7, lr}
 800e812:	b082      	sub	sp, #8
 800e814:	af00      	add	r7, sp, #0
 800e816:	4603      	mov	r3, r0
 800e818:	80fb      	strh	r3, [r7, #6]
    return (((double)value * 0.04884) + -10.0);
 800e81a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e81e:	4618      	mov	r0, r3
 800e820:	f7f1 fe72 	bl	8000508 <__aeabi_i2d>
 800e824:	a30d      	add	r3, pc, #52	; (adr r3, 800e85c <can1_ams_cell_temperatures_t5s12_decode+0x4c>)
 800e826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e82a:	f7f1 fed7 	bl	80005dc <__aeabi_dmul>
 800e82e:	4602      	mov	r2, r0
 800e830:	460b      	mov	r3, r1
 800e832:	4610      	mov	r0, r2
 800e834:	4619      	mov	r1, r3
 800e836:	f04f 0200 	mov.w	r2, #0
 800e83a:	4b07      	ldr	r3, [pc, #28]	; (800e858 <can1_ams_cell_temperatures_t5s12_decode+0x48>)
 800e83c:	f7f1 fd16 	bl	800026c <__aeabi_dsub>
 800e840:	4602      	mov	r2, r0
 800e842:	460b      	mov	r3, r1
 800e844:	ec43 2b17 	vmov	d7, r2, r3
}
 800e848:	eeb0 0a47 	vmov.f32	s0, s14
 800e84c:	eef0 0a67 	vmov.f32	s1, s15
 800e850:	3708      	adds	r7, #8
 800e852:	46bd      	mov	sp, r7
 800e854:	bd80      	pop	{r7, pc}
 800e856:	bf00      	nop
 800e858:	40240000 	.word	0x40240000
 800e85c:	757928e1 	.word	0x757928e1
 800e860:	3fa9018e 	.word	0x3fa9018e

0800e864 <pack_left_shift_u8>:

static inline uint8_t pack_left_shift_u8(
    uint8_t value,
    uint8_t shift,
    uint8_t mask)
{
 800e864:	b480      	push	{r7}
 800e866:	b083      	sub	sp, #12
 800e868:	af00      	add	r7, sp, #0
 800e86a:	4603      	mov	r3, r0
 800e86c:	71fb      	strb	r3, [r7, #7]
 800e86e:	460b      	mov	r3, r1
 800e870:	71bb      	strb	r3, [r7, #6]
 800e872:	4613      	mov	r3, r2
 800e874:	717b      	strb	r3, [r7, #5]
    return (uint8_t)((uint8_t)(value << shift) & mask);
 800e876:	79fa      	ldrb	r2, [r7, #7]
 800e878:	79bb      	ldrb	r3, [r7, #6]
 800e87a:	fa02 f303 	lsl.w	r3, r2, r3
 800e87e:	b2da      	uxtb	r2, r3
 800e880:	797b      	ldrb	r3, [r7, #5]
 800e882:	4013      	ands	r3, r2
 800e884:	b2db      	uxtb	r3, r3
}
 800e886:	4618      	mov	r0, r3
 800e888:	370c      	adds	r7, #12
 800e88a:	46bd      	mov	sp, r7
 800e88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e890:	4770      	bx	lr

0800e892 <pack_left_shift_u16>:

static inline uint8_t pack_left_shift_u16(
    uint16_t value,
    uint8_t shift,
    uint8_t mask)
{
 800e892:	b480      	push	{r7}
 800e894:	b083      	sub	sp, #12
 800e896:	af00      	add	r7, sp, #0
 800e898:	4603      	mov	r3, r0
 800e89a:	80fb      	strh	r3, [r7, #6]
 800e89c:	460b      	mov	r3, r1
 800e89e:	717b      	strb	r3, [r7, #5]
 800e8a0:	4613      	mov	r3, r2
 800e8a2:	713b      	strb	r3, [r7, #4]
    return (uint8_t)((uint8_t)(value << shift) & mask);
 800e8a4:	88fa      	ldrh	r2, [r7, #6]
 800e8a6:	797b      	ldrb	r3, [r7, #5]
 800e8a8:	fa02 f303 	lsl.w	r3, r2, r3
 800e8ac:	b2da      	uxtb	r2, r3
 800e8ae:	793b      	ldrb	r3, [r7, #4]
 800e8b0:	4013      	ands	r3, r2
 800e8b2:	b2db      	uxtb	r3, r3
}
 800e8b4:	4618      	mov	r0, r3
 800e8b6:	370c      	adds	r7, #12
 800e8b8:	46bd      	mov	sp, r7
 800e8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8be:	4770      	bx	lr

0800e8c0 <pack_left_shift_u64>:

static inline uint8_t pack_left_shift_u64(
    uint64_t value,
    uint8_t shift,
    uint8_t mask)
{
 800e8c0:	b4f0      	push	{r4, r5, r6, r7}
 800e8c2:	b084      	sub	sp, #16
 800e8c4:	af00      	add	r7, sp, #0
 800e8c6:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800e8ca:	4611      	mov	r1, r2
 800e8cc:	461a      	mov	r2, r3
 800e8ce:	460b      	mov	r3, r1
 800e8d0:	71fb      	strb	r3, [r7, #7]
 800e8d2:	4613      	mov	r3, r2
 800e8d4:	71bb      	strb	r3, [r7, #6]
    return (uint8_t)((uint8_t)(value << shift) & mask);
 800e8d6:	79f9      	ldrb	r1, [r7, #7]
 800e8d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e8dc:	f1a1 0620 	sub.w	r6, r1, #32
 800e8e0:	f1c1 0020 	rsb	r0, r1, #32
 800e8e4:	fa03 f501 	lsl.w	r5, r3, r1
 800e8e8:	fa02 f606 	lsl.w	r6, r2, r6
 800e8ec:	4335      	orrs	r5, r6
 800e8ee:	fa22 f000 	lsr.w	r0, r2, r0
 800e8f2:	4305      	orrs	r5, r0
 800e8f4:	fa02 f401 	lsl.w	r4, r2, r1
 800e8f8:	b2e2      	uxtb	r2, r4
 800e8fa:	79bb      	ldrb	r3, [r7, #6]
 800e8fc:	4013      	ands	r3, r2
 800e8fe:	b2db      	uxtb	r3, r3
}
 800e900:	4618      	mov	r0, r3
 800e902:	3710      	adds	r7, #16
 800e904:	46bd      	mov	sp, r7
 800e906:	bcf0      	pop	{r4, r5, r6, r7}
 800e908:	4770      	bx	lr

0800e90a <pack_right_shift_u16>:

static inline uint8_t pack_right_shift_u16(
    uint16_t value,
    uint8_t shift,
    uint8_t mask)
{
 800e90a:	b480      	push	{r7}
 800e90c:	b083      	sub	sp, #12
 800e90e:	af00      	add	r7, sp, #0
 800e910:	4603      	mov	r3, r0
 800e912:	80fb      	strh	r3, [r7, #6]
 800e914:	460b      	mov	r3, r1
 800e916:	717b      	strb	r3, [r7, #5]
 800e918:	4613      	mov	r3, r2
 800e91a:	713b      	strb	r3, [r7, #4]
    return (uint8_t)((uint8_t)(value >> shift) & mask);
 800e91c:	88fa      	ldrh	r2, [r7, #6]
 800e91e:	797b      	ldrb	r3, [r7, #5]
 800e920:	fa42 f303 	asr.w	r3, r2, r3
 800e924:	b2da      	uxtb	r2, r3
 800e926:	793b      	ldrb	r3, [r7, #4]
 800e928:	4013      	ands	r3, r2
 800e92a:	b2db      	uxtb	r3, r3
}
 800e92c:	4618      	mov	r0, r3
 800e92e:	370c      	adds	r7, #12
 800e930:	46bd      	mov	sp, r7
 800e932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e936:	4770      	bx	lr

0800e938 <pack_right_shift_u64>:

static inline uint8_t pack_right_shift_u64(
    uint64_t value,
    uint8_t shift,
    uint8_t mask)
{
 800e938:	b4f0      	push	{r4, r5, r6, r7}
 800e93a:	b084      	sub	sp, #16
 800e93c:	af00      	add	r7, sp, #0
 800e93e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800e942:	4611      	mov	r1, r2
 800e944:	461a      	mov	r2, r3
 800e946:	460b      	mov	r3, r1
 800e948:	71fb      	strb	r3, [r7, #7]
 800e94a:	4613      	mov	r3, r2
 800e94c:	71bb      	strb	r3, [r7, #6]
    return (uint8_t)((uint8_t)(value >> shift) & mask);
 800e94e:	79f9      	ldrb	r1, [r7, #7]
 800e950:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e954:	f1c1 0620 	rsb	r6, r1, #32
 800e958:	f1a1 0020 	sub.w	r0, r1, #32
 800e95c:	fa22 f401 	lsr.w	r4, r2, r1
 800e960:	fa03 f606 	lsl.w	r6, r3, r6
 800e964:	4334      	orrs	r4, r6
 800e966:	fa23 f000 	lsr.w	r0, r3, r0
 800e96a:	4304      	orrs	r4, r0
 800e96c:	fa23 f501 	lsr.w	r5, r3, r1
 800e970:	b2e2      	uxtb	r2, r4
 800e972:	79bb      	ldrb	r3, [r7, #6]
 800e974:	4013      	ands	r3, r2
 800e976:	b2db      	uxtb	r3, r3
}
 800e978:	4618      	mov	r0, r3
 800e97a:	3710      	adds	r7, #16
 800e97c:	46bd      	mov	sp, r7
 800e97e:	bcf0      	pop	{r4, r5, r6, r7}
 800e980:	4770      	bx	lr

0800e982 <unpack_left_shift_u16>:

static inline uint16_t unpack_left_shift_u16(
    uint8_t value,
    uint8_t shift,
    uint8_t mask)
{
 800e982:	b480      	push	{r7}
 800e984:	b083      	sub	sp, #12
 800e986:	af00      	add	r7, sp, #0
 800e988:	4603      	mov	r3, r0
 800e98a:	71fb      	strb	r3, [r7, #7]
 800e98c:	460b      	mov	r3, r1
 800e98e:	71bb      	strb	r3, [r7, #6]
 800e990:	4613      	mov	r3, r2
 800e992:	717b      	strb	r3, [r7, #5]
    return (uint16_t)((uint16_t)(value & mask) << shift);
 800e994:	79fa      	ldrb	r2, [r7, #7]
 800e996:	797b      	ldrb	r3, [r7, #5]
 800e998:	4013      	ands	r3, r2
 800e99a:	b2db      	uxtb	r3, r3
 800e99c:	461a      	mov	r2, r3
 800e99e:	79bb      	ldrb	r3, [r7, #6]
 800e9a0:	fa02 f303 	lsl.w	r3, r2, r3
 800e9a4:	b29b      	uxth	r3, r3
}
 800e9a6:	4618      	mov	r0, r3
 800e9a8:	370c      	adds	r7, #12
 800e9aa:	46bd      	mov	sp, r7
 800e9ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9b0:	4770      	bx	lr

0800e9b2 <unpack_left_shift_u64>:

static inline uint64_t unpack_left_shift_u64(
    uint8_t value,
    uint8_t shift,
    uint8_t mask)
{
 800e9b2:	b4f0      	push	{r4, r5, r6, r7}
 800e9b4:	b082      	sub	sp, #8
 800e9b6:	af00      	add	r7, sp, #0
 800e9b8:	4603      	mov	r3, r0
 800e9ba:	71fb      	strb	r3, [r7, #7]
 800e9bc:	460b      	mov	r3, r1
 800e9be:	71bb      	strb	r3, [r7, #6]
 800e9c0:	4613      	mov	r3, r2
 800e9c2:	717b      	strb	r3, [r7, #5]
    return (uint64_t)((uint64_t)(value & mask) << shift);
 800e9c4:	79fa      	ldrb	r2, [r7, #7]
 800e9c6:	797b      	ldrb	r3, [r7, #5]
 800e9c8:	4013      	ands	r3, r2
 800e9ca:	b2db      	uxtb	r3, r3
 800e9cc:	b2da      	uxtb	r2, r3
 800e9ce:	f04f 0300 	mov.w	r3, #0
 800e9d2:	79b9      	ldrb	r1, [r7, #6]
 800e9d4:	f1a1 0620 	sub.w	r6, r1, #32
 800e9d8:	f1c1 0020 	rsb	r0, r1, #32
 800e9dc:	fa03 f501 	lsl.w	r5, r3, r1
 800e9e0:	fa02 f606 	lsl.w	r6, r2, r6
 800e9e4:	4335      	orrs	r5, r6
 800e9e6:	fa22 f000 	lsr.w	r0, r2, r0
 800e9ea:	4305      	orrs	r5, r0
 800e9ec:	fa02 f401 	lsl.w	r4, r2, r1
 800e9f0:	4622      	mov	r2, r4
 800e9f2:	462b      	mov	r3, r5
}
 800e9f4:	4610      	mov	r0, r2
 800e9f6:	4619      	mov	r1, r3
 800e9f8:	3708      	adds	r7, #8
 800e9fa:	46bd      	mov	sp, r7
 800e9fc:	bcf0      	pop	{r4, r5, r6, r7}
 800e9fe:	4770      	bx	lr

0800ea00 <unpack_right_shift_u8>:

static inline uint8_t unpack_right_shift_u8(
    uint8_t value,
    uint8_t shift,
    uint8_t mask)
{
 800ea00:	b480      	push	{r7}
 800ea02:	b083      	sub	sp, #12
 800ea04:	af00      	add	r7, sp, #0
 800ea06:	4603      	mov	r3, r0
 800ea08:	71fb      	strb	r3, [r7, #7]
 800ea0a:	460b      	mov	r3, r1
 800ea0c:	71bb      	strb	r3, [r7, #6]
 800ea0e:	4613      	mov	r3, r2
 800ea10:	717b      	strb	r3, [r7, #5]
    return (uint8_t)((uint8_t)(value & mask) >> shift);
 800ea12:	79fa      	ldrb	r2, [r7, #7]
 800ea14:	797b      	ldrb	r3, [r7, #5]
 800ea16:	4013      	ands	r3, r2
 800ea18:	b2db      	uxtb	r3, r3
 800ea1a:	461a      	mov	r2, r3
 800ea1c:	79bb      	ldrb	r3, [r7, #6]
 800ea1e:	fa42 f303 	asr.w	r3, r2, r3
 800ea22:	b2db      	uxtb	r3, r3
}
 800ea24:	4618      	mov	r0, r3
 800ea26:	370c      	adds	r7, #12
 800ea28:	46bd      	mov	sp, r7
 800ea2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea2e:	4770      	bx	lr

0800ea30 <unpack_right_shift_u16>:

static inline uint16_t unpack_right_shift_u16(
    uint8_t value,
    uint8_t shift,
    uint8_t mask)
{
 800ea30:	b480      	push	{r7}
 800ea32:	b083      	sub	sp, #12
 800ea34:	af00      	add	r7, sp, #0
 800ea36:	4603      	mov	r3, r0
 800ea38:	71fb      	strb	r3, [r7, #7]
 800ea3a:	460b      	mov	r3, r1
 800ea3c:	71bb      	strb	r3, [r7, #6]
 800ea3e:	4613      	mov	r3, r2
 800ea40:	717b      	strb	r3, [r7, #5]
    return (uint16_t)((uint16_t)(value & mask) >> shift);
 800ea42:	79fa      	ldrb	r2, [r7, #7]
 800ea44:	797b      	ldrb	r3, [r7, #5]
 800ea46:	4013      	ands	r3, r2
 800ea48:	b2db      	uxtb	r3, r3
 800ea4a:	461a      	mov	r2, r3
 800ea4c:	79bb      	ldrb	r3, [r7, #6]
 800ea4e:	fa42 f303 	asr.w	r3, r2, r3
 800ea52:	b29b      	uxth	r3, r3
}
 800ea54:	4618      	mov	r0, r3
 800ea56:	370c      	adds	r7, #12
 800ea58:	46bd      	mov	sp, r7
 800ea5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea5e:	4770      	bx	lr

0800ea60 <unpack_right_shift_u64>:

static inline uint64_t unpack_right_shift_u64(
    uint8_t value,
    uint8_t shift,
    uint8_t mask)
{
 800ea60:	b4f0      	push	{r4, r5, r6, r7}
 800ea62:	b082      	sub	sp, #8
 800ea64:	af00      	add	r7, sp, #0
 800ea66:	4603      	mov	r3, r0
 800ea68:	71fb      	strb	r3, [r7, #7]
 800ea6a:	460b      	mov	r3, r1
 800ea6c:	71bb      	strb	r3, [r7, #6]
 800ea6e:	4613      	mov	r3, r2
 800ea70:	717b      	strb	r3, [r7, #5]
    return (uint64_t)((uint64_t)(value & mask) >> shift);
 800ea72:	79fa      	ldrb	r2, [r7, #7]
 800ea74:	797b      	ldrb	r3, [r7, #5]
 800ea76:	4013      	ands	r3, r2
 800ea78:	b2db      	uxtb	r3, r3
 800ea7a:	b2da      	uxtb	r2, r3
 800ea7c:	f04f 0300 	mov.w	r3, #0
 800ea80:	79b9      	ldrb	r1, [r7, #6]
 800ea82:	f1c1 0620 	rsb	r6, r1, #32
 800ea86:	f1a1 0020 	sub.w	r0, r1, #32
 800ea8a:	fa22 f401 	lsr.w	r4, r2, r1
 800ea8e:	fa03 f606 	lsl.w	r6, r3, r6
 800ea92:	4334      	orrs	r4, r6
 800ea94:	fa23 f000 	lsr.w	r0, r3, r0
 800ea98:	4304      	orrs	r4, r0
 800ea9a:	fa23 f501 	lsr.w	r5, r3, r1
 800ea9e:	4622      	mov	r2, r4
 800eaa0:	462b      	mov	r3, r5
}
 800eaa2:	4610      	mov	r0, r2
 800eaa4:	4619      	mov	r1, r3
 800eaa6:	3708      	adds	r7, #8
 800eaa8:	46bd      	mov	sp, r7
 800eaaa:	bcf0      	pop	{r4, r5, r6, r7}
 800eaac:	4770      	bx	lr

0800eaae <can2_amk1_setpoints_1_unpack>:

int can2_amk1_setpoints_1_unpack(
    struct can2_amk1_setpoints_1_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
 800eaae:	b580      	push	{r7, lr}
 800eab0:	b086      	sub	sp, #24
 800eab2:	af00      	add	r7, sp, #0
 800eab4:	60f8      	str	r0, [r7, #12]
 800eab6:	60b9      	str	r1, [r7, #8]
 800eab8:	607a      	str	r2, [r7, #4]
    uint16_t amk1_target_velocity;
    uint16_t amk1_torque_limit_negativ;
    uint16_t amk1_torque_limit_positiv;

    if (size < 8u) {
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	2b07      	cmp	r3, #7
 800eabe:	d802      	bhi.n	800eac6 <can2_amk1_setpoints_1_unpack+0x18>
        return (-EINVAL);
 800eac0:	f06f 0315 	mvn.w	r3, #21
 800eac4:	e081      	b.n	800ebca <can2_amk1_setpoints_1_unpack+0x11c>
    }

    dst_p->amk1_control_inverter_on = unpack_right_shift_u8(src_p[1], 0u, 0x01u);
 800eac6:	68bb      	ldr	r3, [r7, #8]
 800eac8:	3301      	adds	r3, #1
 800eaca:	781b      	ldrb	r3, [r3, #0]
 800eacc:	2201      	movs	r2, #1
 800eace:	2100      	movs	r1, #0
 800ead0:	4618      	mov	r0, r3
 800ead2:	f7ff ff95 	bl	800ea00 <unpack_right_shift_u8>
 800ead6:	4603      	mov	r3, r0
 800ead8:	461a      	mov	r2, r3
 800eada:	68fb      	ldr	r3, [r7, #12]
 800eadc:	701a      	strb	r2, [r3, #0]
    dst_p->amk1_control_dc_on = unpack_right_shift_u8(src_p[1], 1u, 0x02u);
 800eade:	68bb      	ldr	r3, [r7, #8]
 800eae0:	3301      	adds	r3, #1
 800eae2:	781b      	ldrb	r3, [r3, #0]
 800eae4:	2202      	movs	r2, #2
 800eae6:	2101      	movs	r1, #1
 800eae8:	4618      	mov	r0, r3
 800eaea:	f7ff ff89 	bl	800ea00 <unpack_right_shift_u8>
 800eaee:	4603      	mov	r3, r0
 800eaf0:	461a      	mov	r2, r3
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	705a      	strb	r2, [r3, #1]
    dst_p->amk1_control_enable = unpack_right_shift_u8(src_p[1], 2u, 0x04u);
 800eaf6:	68bb      	ldr	r3, [r7, #8]
 800eaf8:	3301      	adds	r3, #1
 800eafa:	781b      	ldrb	r3, [r3, #0]
 800eafc:	2204      	movs	r2, #4
 800eafe:	2102      	movs	r1, #2
 800eb00:	4618      	mov	r0, r3
 800eb02:	f7ff ff7d 	bl	800ea00 <unpack_right_shift_u8>
 800eb06:	4603      	mov	r3, r0
 800eb08:	461a      	mov	r2, r3
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	709a      	strb	r2, [r3, #2]
    dst_p->amk1_control_error_reset = unpack_right_shift_u8(src_p[1], 3u, 0x08u);
 800eb0e:	68bb      	ldr	r3, [r7, #8]
 800eb10:	3301      	adds	r3, #1
 800eb12:	781b      	ldrb	r3, [r3, #0]
 800eb14:	2208      	movs	r2, #8
 800eb16:	2103      	movs	r1, #3
 800eb18:	4618      	mov	r0, r3
 800eb1a:	f7ff ff71 	bl	800ea00 <unpack_right_shift_u8>
 800eb1e:	4603      	mov	r3, r0
 800eb20:	461a      	mov	r2, r3
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	70da      	strb	r2, [r3, #3]
    amk1_target_velocity = unpack_right_shift_u16(src_p[2], 0u, 0xffu);
 800eb26:	68bb      	ldr	r3, [r7, #8]
 800eb28:	3302      	adds	r3, #2
 800eb2a:	781b      	ldrb	r3, [r3, #0]
 800eb2c:	22ff      	movs	r2, #255	; 0xff
 800eb2e:	2100      	movs	r1, #0
 800eb30:	4618      	mov	r0, r3
 800eb32:	f7ff ff7d 	bl	800ea30 <unpack_right_shift_u16>
 800eb36:	4603      	mov	r3, r0
 800eb38:	82fb      	strh	r3, [r7, #22]
    amk1_target_velocity |= unpack_left_shift_u16(src_p[3], 8u, 0xffu);
 800eb3a:	68bb      	ldr	r3, [r7, #8]
 800eb3c:	3303      	adds	r3, #3
 800eb3e:	781b      	ldrb	r3, [r3, #0]
 800eb40:	22ff      	movs	r2, #255	; 0xff
 800eb42:	2108      	movs	r1, #8
 800eb44:	4618      	mov	r0, r3
 800eb46:	f7ff ff1c 	bl	800e982 <unpack_left_shift_u16>
 800eb4a:	4603      	mov	r3, r0
 800eb4c:	461a      	mov	r2, r3
 800eb4e:	8afb      	ldrh	r3, [r7, #22]
 800eb50:	4313      	orrs	r3, r2
 800eb52:	82fb      	strh	r3, [r7, #22]
    dst_p->amk1_target_velocity = (int16_t)amk1_target_velocity;
 800eb54:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800eb58:	68fb      	ldr	r3, [r7, #12]
 800eb5a:	809a      	strh	r2, [r3, #4]
    amk1_torque_limit_positiv = unpack_right_shift_u16(src_p[4], 0u, 0xffu);
 800eb5c:	68bb      	ldr	r3, [r7, #8]
 800eb5e:	3304      	adds	r3, #4
 800eb60:	781b      	ldrb	r3, [r3, #0]
 800eb62:	22ff      	movs	r2, #255	; 0xff
 800eb64:	2100      	movs	r1, #0
 800eb66:	4618      	mov	r0, r3
 800eb68:	f7ff ff62 	bl	800ea30 <unpack_right_shift_u16>
 800eb6c:	4603      	mov	r3, r0
 800eb6e:	82bb      	strh	r3, [r7, #20]
    amk1_torque_limit_positiv |= unpack_left_shift_u16(src_p[5], 8u, 0xffu);
 800eb70:	68bb      	ldr	r3, [r7, #8]
 800eb72:	3305      	adds	r3, #5
 800eb74:	781b      	ldrb	r3, [r3, #0]
 800eb76:	22ff      	movs	r2, #255	; 0xff
 800eb78:	2108      	movs	r1, #8
 800eb7a:	4618      	mov	r0, r3
 800eb7c:	f7ff ff01 	bl	800e982 <unpack_left_shift_u16>
 800eb80:	4603      	mov	r3, r0
 800eb82:	461a      	mov	r2, r3
 800eb84:	8abb      	ldrh	r3, [r7, #20]
 800eb86:	4313      	orrs	r3, r2
 800eb88:	82bb      	strh	r3, [r7, #20]
    dst_p->amk1_torque_limit_positiv = (int16_t)amk1_torque_limit_positiv;
 800eb8a:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	80da      	strh	r2, [r3, #6]
    amk1_torque_limit_negativ = unpack_right_shift_u16(src_p[6], 0u, 0xffu);
 800eb92:	68bb      	ldr	r3, [r7, #8]
 800eb94:	3306      	adds	r3, #6
 800eb96:	781b      	ldrb	r3, [r3, #0]
 800eb98:	22ff      	movs	r2, #255	; 0xff
 800eb9a:	2100      	movs	r1, #0
 800eb9c:	4618      	mov	r0, r3
 800eb9e:	f7ff ff47 	bl	800ea30 <unpack_right_shift_u16>
 800eba2:	4603      	mov	r3, r0
 800eba4:	827b      	strh	r3, [r7, #18]
    amk1_torque_limit_negativ |= unpack_left_shift_u16(src_p[7], 8u, 0xffu);
 800eba6:	68bb      	ldr	r3, [r7, #8]
 800eba8:	3307      	adds	r3, #7
 800ebaa:	781b      	ldrb	r3, [r3, #0]
 800ebac:	22ff      	movs	r2, #255	; 0xff
 800ebae:	2108      	movs	r1, #8
 800ebb0:	4618      	mov	r0, r3
 800ebb2:	f7ff fee6 	bl	800e982 <unpack_left_shift_u16>
 800ebb6:	4603      	mov	r3, r0
 800ebb8:	461a      	mov	r2, r3
 800ebba:	8a7b      	ldrh	r3, [r7, #18]
 800ebbc:	4313      	orrs	r3, r2
 800ebbe:	827b      	strh	r3, [r7, #18]
    dst_p->amk1_torque_limit_negativ = (int16_t)amk1_torque_limit_negativ;
 800ebc0:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800ebc4:	68fb      	ldr	r3, [r7, #12]
 800ebc6:	811a      	strh	r2, [r3, #8]

    return (0);
 800ebc8:	2300      	movs	r3, #0
}
 800ebca:	4618      	mov	r0, r3
 800ebcc:	3718      	adds	r7, #24
 800ebce:	46bd      	mov	sp, r7
 800ebd0:	bd80      	pop	{r7, pc}

0800ebd2 <can2_amk1_setpoints_1_amk1_control_inverter_on_decode>:
{
    return (uint8_t)(value);
}

double can2_amk1_setpoints_1_amk1_control_inverter_on_decode(uint8_t value)
{
 800ebd2:	b580      	push	{r7, lr}
 800ebd4:	b082      	sub	sp, #8
 800ebd6:	af00      	add	r7, sp, #0
 800ebd8:	4603      	mov	r3, r0
 800ebda:	71fb      	strb	r3, [r7, #7]
    return ((double)value);
 800ebdc:	79fb      	ldrb	r3, [r7, #7]
 800ebde:	4618      	mov	r0, r3
 800ebe0:	f7f1 fc82 	bl	80004e8 <__aeabi_ui2d>
 800ebe4:	4602      	mov	r2, r0
 800ebe6:	460b      	mov	r3, r1
 800ebe8:	ec43 2b17 	vmov	d7, r2, r3
}
 800ebec:	eeb0 0a47 	vmov.f32	s0, s14
 800ebf0:	eef0 0a67 	vmov.f32	s1, s15
 800ebf4:	3708      	adds	r7, #8
 800ebf6:	46bd      	mov	sp, r7
 800ebf8:	bd80      	pop	{r7, pc}

0800ebfa <can2_amk1_setpoints_1_amk1_control_dc_on_decode>:
{
    return (uint8_t)(value);
}

double can2_amk1_setpoints_1_amk1_control_dc_on_decode(uint8_t value)
{
 800ebfa:	b580      	push	{r7, lr}
 800ebfc:	b082      	sub	sp, #8
 800ebfe:	af00      	add	r7, sp, #0
 800ec00:	4603      	mov	r3, r0
 800ec02:	71fb      	strb	r3, [r7, #7]
    return ((double)value);
 800ec04:	79fb      	ldrb	r3, [r7, #7]
 800ec06:	4618      	mov	r0, r3
 800ec08:	f7f1 fc6e 	bl	80004e8 <__aeabi_ui2d>
 800ec0c:	4602      	mov	r2, r0
 800ec0e:	460b      	mov	r3, r1
 800ec10:	ec43 2b17 	vmov	d7, r2, r3
}
 800ec14:	eeb0 0a47 	vmov.f32	s0, s14
 800ec18:	eef0 0a67 	vmov.f32	s1, s15
 800ec1c:	3708      	adds	r7, #8
 800ec1e:	46bd      	mov	sp, r7
 800ec20:	bd80      	pop	{r7, pc}

0800ec22 <can2_amk1_setpoints_1_amk1_control_enable_decode>:
{
    return (uint8_t)(value);
}

double can2_amk1_setpoints_1_amk1_control_enable_decode(uint8_t value)
{
 800ec22:	b580      	push	{r7, lr}
 800ec24:	b082      	sub	sp, #8
 800ec26:	af00      	add	r7, sp, #0
 800ec28:	4603      	mov	r3, r0
 800ec2a:	71fb      	strb	r3, [r7, #7]
    return ((double)value);
 800ec2c:	79fb      	ldrb	r3, [r7, #7]
 800ec2e:	4618      	mov	r0, r3
 800ec30:	f7f1 fc5a 	bl	80004e8 <__aeabi_ui2d>
 800ec34:	4602      	mov	r2, r0
 800ec36:	460b      	mov	r3, r1
 800ec38:	ec43 2b17 	vmov	d7, r2, r3
}
 800ec3c:	eeb0 0a47 	vmov.f32	s0, s14
 800ec40:	eef0 0a67 	vmov.f32	s1, s15
 800ec44:	3708      	adds	r7, #8
 800ec46:	46bd      	mov	sp, r7
 800ec48:	bd80      	pop	{r7, pc}

0800ec4a <can2_amk1_setpoints_1_amk1_control_error_reset_decode>:
{
    return (uint8_t)(value);
}

double can2_amk1_setpoints_1_amk1_control_error_reset_decode(uint8_t value)
{
 800ec4a:	b580      	push	{r7, lr}
 800ec4c:	b082      	sub	sp, #8
 800ec4e:	af00      	add	r7, sp, #0
 800ec50:	4603      	mov	r3, r0
 800ec52:	71fb      	strb	r3, [r7, #7]
    return ((double)value);
 800ec54:	79fb      	ldrb	r3, [r7, #7]
 800ec56:	4618      	mov	r0, r3
 800ec58:	f7f1 fc46 	bl	80004e8 <__aeabi_ui2d>
 800ec5c:	4602      	mov	r2, r0
 800ec5e:	460b      	mov	r3, r1
 800ec60:	ec43 2b17 	vmov	d7, r2, r3
}
 800ec64:	eeb0 0a47 	vmov.f32	s0, s14
 800ec68:	eef0 0a67 	vmov.f32	s1, s15
 800ec6c:	3708      	adds	r7, #8
 800ec6e:	46bd      	mov	sp, r7
 800ec70:	bd80      	pop	{r7, pc}

0800ec72 <can2_amk1_setpoints_1_amk1_target_velocity_decode>:
{
    return (int16_t)(value);
}

double can2_amk1_setpoints_1_amk1_target_velocity_decode(int16_t value)
{
 800ec72:	b580      	push	{r7, lr}
 800ec74:	b082      	sub	sp, #8
 800ec76:	af00      	add	r7, sp, #0
 800ec78:	4603      	mov	r3, r0
 800ec7a:	80fb      	strh	r3, [r7, #6]
    return ((double)value);
 800ec7c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ec80:	4618      	mov	r0, r3
 800ec82:	f7f1 fc41 	bl	8000508 <__aeabi_i2d>
 800ec86:	4602      	mov	r2, r0
 800ec88:	460b      	mov	r3, r1
 800ec8a:	ec43 2b17 	vmov	d7, r2, r3
}
 800ec8e:	eeb0 0a47 	vmov.f32	s0, s14
 800ec92:	eef0 0a67 	vmov.f32	s1, s15
 800ec96:	3708      	adds	r7, #8
 800ec98:	46bd      	mov	sp, r7
 800ec9a:	bd80      	pop	{r7, pc}

0800ec9c <can2_amk1_setpoints_1_amk1_torque_limit_positiv_decode>:
{
    return (int16_t)(value);
}

double can2_amk1_setpoints_1_amk1_torque_limit_positiv_decode(int16_t value)
{
 800ec9c:	b580      	push	{r7, lr}
 800ec9e:	b082      	sub	sp, #8
 800eca0:	af00      	add	r7, sp, #0
 800eca2:	4603      	mov	r3, r0
 800eca4:	80fb      	strh	r3, [r7, #6]
    return ((double)value);
 800eca6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ecaa:	4618      	mov	r0, r3
 800ecac:	f7f1 fc2c 	bl	8000508 <__aeabi_i2d>
 800ecb0:	4602      	mov	r2, r0
 800ecb2:	460b      	mov	r3, r1
 800ecb4:	ec43 2b17 	vmov	d7, r2, r3
}
 800ecb8:	eeb0 0a47 	vmov.f32	s0, s14
 800ecbc:	eef0 0a67 	vmov.f32	s1, s15
 800ecc0:	3708      	adds	r7, #8
 800ecc2:	46bd      	mov	sp, r7
 800ecc4:	bd80      	pop	{r7, pc}

0800ecc6 <can2_amk1_setpoints_1_amk1_torque_limit_negativ_decode>:
{
    return (int16_t)(value);
}

double can2_amk1_setpoints_1_amk1_torque_limit_negativ_decode(int16_t value)
{
 800ecc6:	b580      	push	{r7, lr}
 800ecc8:	b082      	sub	sp, #8
 800ecca:	af00      	add	r7, sp, #0
 800eccc:	4603      	mov	r3, r0
 800ecce:	80fb      	strh	r3, [r7, #6]
    return ((double)value);
 800ecd0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ecd4:	4618      	mov	r0, r3
 800ecd6:	f7f1 fc17 	bl	8000508 <__aeabi_i2d>
 800ecda:	4602      	mov	r2, r0
 800ecdc:	460b      	mov	r3, r1
 800ecde:	ec43 2b17 	vmov	d7, r2, r3
}
 800ece2:	eeb0 0a47 	vmov.f32	s0, s14
 800ece6:	eef0 0a67 	vmov.f32	s1, s15
 800ecea:	3708      	adds	r7, #8
 800ecec:	46bd      	mov	sp, r7
 800ecee:	bd80      	pop	{r7, pc}

0800ecf0 <can2_ivt_msg_result_i_pack>:

int can2_ivt_msg_result_i_pack(
    uint8_t *dst_p,
    const struct can2_ivt_msg_result_i_t *src_p,
    size_t size)
{
 800ecf0:	b580      	push	{r7, lr}
 800ecf2:	b086      	sub	sp, #24
 800ecf4:	af00      	add	r7, sp, #0
 800ecf6:	60f8      	str	r0, [r7, #12]
 800ecf8:	60b9      	str	r1, [r7, #8]
 800ecfa:	607a      	str	r2, [r7, #4]
    uint64_t i_ts;

    if (size < 6u) {
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	2b05      	cmp	r3, #5
 800ed00:	d802      	bhi.n	800ed08 <can2_ivt_msg_result_i_pack+0x18>
        return (-EINVAL);
 800ed02:	f06f 0315 	mvn.w	r3, #21
 800ed06:	e068      	b.n	800edda <can2_ivt_msg_result_i_pack+0xea>
    }

    memset(&dst_p[0], 0, 6);
 800ed08:	2206      	movs	r2, #6
 800ed0a:	2100      	movs	r1, #0
 800ed0c:	68f8      	ldr	r0, [r7, #12]
 800ed0e:	f01f fc4f 	bl	802e5b0 <memset>

    i_ts = (uint64_t)src_p->i_ts;
 800ed12:	68bb      	ldr	r3, [r7, #8]
 800ed14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed18:	e9c7 2304 	strd	r2, r3, [r7, #16]
    dst_p[0] |= pack_right_shift_u64(i_ts, 40u, 0xffu);
 800ed1c:	23ff      	movs	r3, #255	; 0xff
 800ed1e:	2228      	movs	r2, #40	; 0x28
 800ed20:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800ed24:	f7ff fe08 	bl	800e938 <pack_right_shift_u64>
 800ed28:	4603      	mov	r3, r0
 800ed2a:	461a      	mov	r2, r3
 800ed2c:	68fb      	ldr	r3, [r7, #12]
 800ed2e:	781b      	ldrb	r3, [r3, #0]
 800ed30:	4313      	orrs	r3, r2
 800ed32:	b2da      	uxtb	r2, r3
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_right_shift_u64(i_ts, 32u, 0xffu);
 800ed38:	23ff      	movs	r3, #255	; 0xff
 800ed3a:	2220      	movs	r2, #32
 800ed3c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800ed40:	f7ff fdfa 	bl	800e938 <pack_right_shift_u64>
 800ed44:	4603      	mov	r3, r0
 800ed46:	4619      	mov	r1, r3
 800ed48:	68fb      	ldr	r3, [r7, #12]
 800ed4a:	3301      	adds	r3, #1
 800ed4c:	781a      	ldrb	r2, [r3, #0]
 800ed4e:	68fb      	ldr	r3, [r7, #12]
 800ed50:	3301      	adds	r3, #1
 800ed52:	430a      	orrs	r2, r1
 800ed54:	b2d2      	uxtb	r2, r2
 800ed56:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_right_shift_u64(i_ts, 24u, 0xffu);
 800ed58:	23ff      	movs	r3, #255	; 0xff
 800ed5a:	2218      	movs	r2, #24
 800ed5c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800ed60:	f7ff fdea 	bl	800e938 <pack_right_shift_u64>
 800ed64:	4603      	mov	r3, r0
 800ed66:	4619      	mov	r1, r3
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	3302      	adds	r3, #2
 800ed6c:	781a      	ldrb	r2, [r3, #0]
 800ed6e:	68fb      	ldr	r3, [r7, #12]
 800ed70:	3302      	adds	r3, #2
 800ed72:	430a      	orrs	r2, r1
 800ed74:	b2d2      	uxtb	r2, r2
 800ed76:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_right_shift_u64(i_ts, 16u, 0xffu);
 800ed78:	23ff      	movs	r3, #255	; 0xff
 800ed7a:	2210      	movs	r2, #16
 800ed7c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800ed80:	f7ff fdda 	bl	800e938 <pack_right_shift_u64>
 800ed84:	4603      	mov	r3, r0
 800ed86:	4619      	mov	r1, r3
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	3303      	adds	r3, #3
 800ed8c:	781a      	ldrb	r2, [r3, #0]
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	3303      	adds	r3, #3
 800ed92:	430a      	orrs	r2, r1
 800ed94:	b2d2      	uxtb	r2, r2
 800ed96:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_right_shift_u64(i_ts, 8u, 0xffu);
 800ed98:	23ff      	movs	r3, #255	; 0xff
 800ed9a:	2208      	movs	r2, #8
 800ed9c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800eda0:	f7ff fdca 	bl	800e938 <pack_right_shift_u64>
 800eda4:	4603      	mov	r3, r0
 800eda6:	4619      	mov	r1, r3
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	3304      	adds	r3, #4
 800edac:	781a      	ldrb	r2, [r3, #0]
 800edae:	68fb      	ldr	r3, [r7, #12]
 800edb0:	3304      	adds	r3, #4
 800edb2:	430a      	orrs	r2, r1
 800edb4:	b2d2      	uxtb	r2, r2
 800edb6:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_left_shift_u64(i_ts, 0u, 0xffu);
 800edb8:	23ff      	movs	r3, #255	; 0xff
 800edba:	2200      	movs	r2, #0
 800edbc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800edc0:	f7ff fd7e 	bl	800e8c0 <pack_left_shift_u64>
 800edc4:	4603      	mov	r3, r0
 800edc6:	4619      	mov	r1, r3
 800edc8:	68fb      	ldr	r3, [r7, #12]
 800edca:	3305      	adds	r3, #5
 800edcc:	781a      	ldrb	r2, [r3, #0]
 800edce:	68fb      	ldr	r3, [r7, #12]
 800edd0:	3305      	adds	r3, #5
 800edd2:	430a      	orrs	r2, r1
 800edd4:	b2d2      	uxtb	r2, r2
 800edd6:	701a      	strb	r2, [r3, #0]

    return (6);
 800edd8:	2306      	movs	r3, #6
}
 800edda:	4618      	mov	r0, r3
 800eddc:	3718      	adds	r7, #24
 800edde:	46bd      	mov	sp, r7
 800ede0:	bd80      	pop	{r7, pc}
	...

0800ede4 <can2_ivt_msg_result_i_unpack>:

int can2_ivt_msg_result_i_unpack(
    struct can2_ivt_msg_result_i_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
 800ede4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ede8:	b08e      	sub	sp, #56	; 0x38
 800edea:	af00      	add	r7, sp, #0
 800edec:	62f8      	str	r0, [r7, #44]	; 0x2c
 800edee:	62b9      	str	r1, [r7, #40]	; 0x28
 800edf0:	627a      	str	r2, [r7, #36]	; 0x24
    uint64_t i_ts;

    if (size < 6u) {
 800edf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edf4:	2b05      	cmp	r3, #5
 800edf6:	d802      	bhi.n	800edfe <can2_ivt_msg_result_i_unpack+0x1a>
        return (-EINVAL);
 800edf8:	f06f 0315 	mvn.w	r3, #21
 800edfc:	e081      	b.n	800ef02 <can2_ivt_msg_result_i_unpack+0x11e>
    }

    i_ts = unpack_left_shift_u64(src_p[0], 40u, 0xffu);
 800edfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee00:	781b      	ldrb	r3, [r3, #0]
 800ee02:	22ff      	movs	r2, #255	; 0xff
 800ee04:	2128      	movs	r1, #40	; 0x28
 800ee06:	4618      	mov	r0, r3
 800ee08:	f7ff fdd3 	bl	800e9b2 <unpack_left_shift_u64>
 800ee0c:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
    i_ts |= unpack_left_shift_u64(src_p[1], 32u, 0xffu);
 800ee10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee12:	3301      	adds	r3, #1
 800ee14:	781b      	ldrb	r3, [r3, #0]
 800ee16:	22ff      	movs	r2, #255	; 0xff
 800ee18:	2120      	movs	r1, #32
 800ee1a:	4618      	mov	r0, r3
 800ee1c:	f7ff fdc9 	bl	800e9b2 <unpack_left_shift_u64>
 800ee20:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800ee24:	ea42 0400 	orr.w	r4, r2, r0
 800ee28:	ea43 0501 	orr.w	r5, r3, r1
 800ee2c:	e9c7 450c 	strd	r4, r5, [r7, #48]	; 0x30
    i_ts |= unpack_left_shift_u64(src_p[2], 24u, 0xffu);
 800ee30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee32:	3302      	adds	r3, #2
 800ee34:	781b      	ldrb	r3, [r3, #0]
 800ee36:	22ff      	movs	r2, #255	; 0xff
 800ee38:	2118      	movs	r1, #24
 800ee3a:	4618      	mov	r0, r3
 800ee3c:	f7ff fdb9 	bl	800e9b2 <unpack_left_shift_u64>
 800ee40:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800ee44:	ea42 0800 	orr.w	r8, r2, r0
 800ee48:	ea43 0901 	orr.w	r9, r3, r1
 800ee4c:	e9c7 890c 	strd	r8, r9, [r7, #48]	; 0x30
    i_ts |= unpack_left_shift_u64(src_p[3], 16u, 0xffu);
 800ee50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee52:	3303      	adds	r3, #3
 800ee54:	781b      	ldrb	r3, [r3, #0]
 800ee56:	22ff      	movs	r2, #255	; 0xff
 800ee58:	2110      	movs	r1, #16
 800ee5a:	4618      	mov	r0, r3
 800ee5c:	f7ff fda9 	bl	800e9b2 <unpack_left_shift_u64>
 800ee60:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800ee64:	ea42 0400 	orr.w	r4, r2, r0
 800ee68:	613c      	str	r4, [r7, #16]
 800ee6a:	430b      	orrs	r3, r1
 800ee6c:	617b      	str	r3, [r7, #20]
 800ee6e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800ee72:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
    i_ts |= unpack_left_shift_u64(src_p[4], 8u, 0xffu);
 800ee76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee78:	3304      	adds	r3, #4
 800ee7a:	781b      	ldrb	r3, [r3, #0]
 800ee7c:	22ff      	movs	r2, #255	; 0xff
 800ee7e:	2108      	movs	r1, #8
 800ee80:	4618      	mov	r0, r3
 800ee82:	f7ff fd96 	bl	800e9b2 <unpack_left_shift_u64>
 800ee86:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800ee8a:	ea42 0400 	orr.w	r4, r2, r0
 800ee8e:	60bc      	str	r4, [r7, #8]
 800ee90:	430b      	orrs	r3, r1
 800ee92:	60fb      	str	r3, [r7, #12]
 800ee94:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800ee98:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
    i_ts |= unpack_right_shift_u64(src_p[5], 0u, 0xffu);
 800ee9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee9e:	3305      	adds	r3, #5
 800eea0:	781b      	ldrb	r3, [r3, #0]
 800eea2:	22ff      	movs	r2, #255	; 0xff
 800eea4:	2100      	movs	r1, #0
 800eea6:	4618      	mov	r0, r3
 800eea8:	f7ff fdda 	bl	800ea60 <unpack_right_shift_u64>
 800eeac:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800eeb0:	ea42 0400 	orr.w	r4, r2, r0
 800eeb4:	603c      	str	r4, [r7, #0]
 800eeb6:	430b      	orrs	r3, r1
 800eeb8:	607b      	str	r3, [r7, #4]
 800eeba:	e9d7 3400 	ldrd	r3, r4, [r7]
 800eebe:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

    if ((i_ts & (1ull << 47)) != 0ull) {
 800eec2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800eec6:	f04f 0000 	mov.w	r0, #0
 800eeca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800eece:	ea02 0400 	and.w	r4, r2, r0
 800eed2:	61bc      	str	r4, [r7, #24]
 800eed4:	400b      	ands	r3, r1
 800eed6:	61fb      	str	r3, [r7, #28]
 800eed8:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800eedc:	4323      	orrs	r3, r4
 800eede:	d00a      	beq.n	800eef6 <can2_ivt_msg_result_i_unpack+0x112>
        i_ts |= 0xffff000000000000ull;
 800eee0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800eee4:	f04f 0000 	mov.w	r0, #0
 800eee8:	4908      	ldr	r1, [pc, #32]	; (800ef0c <can2_ivt_msg_result_i_unpack+0x128>)
 800eeea:	ea42 0a00 	orr.w	sl, r2, r0
 800eeee:	ea43 0b01 	orr.w	fp, r3, r1
 800eef2:	e9c7 ab0c 	strd	sl, fp, [r7, #48]	; 0x30
    }

    dst_p->i_ts = (int64_t)i_ts;
 800eef6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800eefa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800eefc:	e9c1 2300 	strd	r2, r3, [r1]

    return (0);
 800ef00:	2300      	movs	r3, #0
}
 800ef02:	4618      	mov	r0, r3
 800ef04:	3738      	adds	r7, #56	; 0x38
 800ef06:	46bd      	mov	sp, r7
 800ef08:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ef0c:	ffff0000 	.word	0xffff0000

0800ef10 <can2_ivt_msg_result_i_i_ts_encode>:

int64_t can2_ivt_msg_result_i_i_ts_encode(double value)
{
 800ef10:	b580      	push	{r7, lr}
 800ef12:	b082      	sub	sp, #8
 800ef14:	af00      	add	r7, sp, #0
 800ef16:	ed87 0b00 	vstr	d0, [r7]
    return (int64_t)(value / 0.001);
 800ef1a:	a30b      	add	r3, pc, #44	; (adr r3, 800ef48 <can2_ivt_msg_result_i_i_ts_encode+0x38>)
 800ef1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef20:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ef24:	f7f1 fc84 	bl	8000830 <__aeabi_ddiv>
 800ef28:	4602      	mov	r2, r0
 800ef2a:	460b      	mov	r3, r1
 800ef2c:	4610      	mov	r0, r2
 800ef2e:	4619      	mov	r1, r3
 800ef30:	f7f1 feb4 	bl	8000c9c <__aeabi_d2lz>
 800ef34:	4602      	mov	r2, r0
 800ef36:	460b      	mov	r3, r1
}
 800ef38:	4610      	mov	r0, r2
 800ef3a:	4619      	mov	r1, r3
 800ef3c:	3708      	adds	r7, #8
 800ef3e:	46bd      	mov	sp, r7
 800ef40:	bd80      	pop	{r7, pc}
 800ef42:	bf00      	nop
 800ef44:	f3af 8000 	nop.w
 800ef48:	d2f1a9fc 	.word	0xd2f1a9fc
 800ef4c:	3f50624d 	.word	0x3f50624d

0800ef50 <can2_ivt_msg_result_i_i_ts_decode>:

double can2_ivt_msg_result_i_i_ts_decode(int64_t value)
{
 800ef50:	b580      	push	{r7, lr}
 800ef52:	b082      	sub	sp, #8
 800ef54:	af00      	add	r7, sp, #0
 800ef56:	e9c7 0100 	strd	r0, r1, [r7]
    return ((double)value * 0.001);
 800ef5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ef5e:	f7f1 fb0f 	bl	8000580 <__aeabi_l2d>
 800ef62:	a309      	add	r3, pc, #36	; (adr r3, 800ef88 <can2_ivt_msg_result_i_i_ts_decode+0x38>)
 800ef64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef68:	f7f1 fb38 	bl	80005dc <__aeabi_dmul>
 800ef6c:	4602      	mov	r2, r0
 800ef6e:	460b      	mov	r3, r1
 800ef70:	ec43 2b17 	vmov	d7, r2, r3
}
 800ef74:	eeb0 0a47 	vmov.f32	s0, s14
 800ef78:	eef0 0a67 	vmov.f32	s1, s15
 800ef7c:	3708      	adds	r7, #8
 800ef7e:	46bd      	mov	sp, r7
 800ef80:	bd80      	pop	{r7, pc}
 800ef82:	bf00      	nop
 800ef84:	f3af 8000 	nop.w
 800ef88:	d2f1a9fc 	.word	0xd2f1a9fc
 800ef8c:	3f50624d 	.word	0x3f50624d

0800ef90 <can2_ivt_msg_result_u1_pack>:

int can2_ivt_msg_result_u1_pack(
    uint8_t *dst_p,
    const struct can2_ivt_msg_result_u1_t *src_p,
    size_t size)
{
 800ef90:	b580      	push	{r7, lr}
 800ef92:	b086      	sub	sp, #24
 800ef94:	af00      	add	r7, sp, #0
 800ef96:	60f8      	str	r0, [r7, #12]
 800ef98:	60b9      	str	r1, [r7, #8]
 800ef9a:	607a      	str	r2, [r7, #4]
    uint64_t u_cells;

    if (size < 6u) {
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	2b05      	cmp	r3, #5
 800efa0:	d802      	bhi.n	800efa8 <can2_ivt_msg_result_u1_pack+0x18>
        return (-EINVAL);
 800efa2:	f06f 0315 	mvn.w	r3, #21
 800efa6:	e068      	b.n	800f07a <can2_ivt_msg_result_u1_pack+0xea>
    }

    memset(&dst_p[0], 0, 6);
 800efa8:	2206      	movs	r2, #6
 800efaa:	2100      	movs	r1, #0
 800efac:	68f8      	ldr	r0, [r7, #12]
 800efae:	f01f faff 	bl	802e5b0 <memset>

    u_cells = (uint64_t)src_p->u_cells;
 800efb2:	68bb      	ldr	r3, [r7, #8]
 800efb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efb8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    dst_p[0] |= pack_right_shift_u64(u_cells, 40u, 0xffu);
 800efbc:	23ff      	movs	r3, #255	; 0xff
 800efbe:	2228      	movs	r2, #40	; 0x28
 800efc0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800efc4:	f7ff fcb8 	bl	800e938 <pack_right_shift_u64>
 800efc8:	4603      	mov	r3, r0
 800efca:	461a      	mov	r2, r3
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	781b      	ldrb	r3, [r3, #0]
 800efd0:	4313      	orrs	r3, r2
 800efd2:	b2da      	uxtb	r2, r3
 800efd4:	68fb      	ldr	r3, [r7, #12]
 800efd6:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_right_shift_u64(u_cells, 32u, 0xffu);
 800efd8:	23ff      	movs	r3, #255	; 0xff
 800efda:	2220      	movs	r2, #32
 800efdc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800efe0:	f7ff fcaa 	bl	800e938 <pack_right_shift_u64>
 800efe4:	4603      	mov	r3, r0
 800efe6:	4619      	mov	r1, r3
 800efe8:	68fb      	ldr	r3, [r7, #12]
 800efea:	3301      	adds	r3, #1
 800efec:	781a      	ldrb	r2, [r3, #0]
 800efee:	68fb      	ldr	r3, [r7, #12]
 800eff0:	3301      	adds	r3, #1
 800eff2:	430a      	orrs	r2, r1
 800eff4:	b2d2      	uxtb	r2, r2
 800eff6:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_right_shift_u64(u_cells, 24u, 0xffu);
 800eff8:	23ff      	movs	r3, #255	; 0xff
 800effa:	2218      	movs	r2, #24
 800effc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800f000:	f7ff fc9a 	bl	800e938 <pack_right_shift_u64>
 800f004:	4603      	mov	r3, r0
 800f006:	4619      	mov	r1, r3
 800f008:	68fb      	ldr	r3, [r7, #12]
 800f00a:	3302      	adds	r3, #2
 800f00c:	781a      	ldrb	r2, [r3, #0]
 800f00e:	68fb      	ldr	r3, [r7, #12]
 800f010:	3302      	adds	r3, #2
 800f012:	430a      	orrs	r2, r1
 800f014:	b2d2      	uxtb	r2, r2
 800f016:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_right_shift_u64(u_cells, 16u, 0xffu);
 800f018:	23ff      	movs	r3, #255	; 0xff
 800f01a:	2210      	movs	r2, #16
 800f01c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800f020:	f7ff fc8a 	bl	800e938 <pack_right_shift_u64>
 800f024:	4603      	mov	r3, r0
 800f026:	4619      	mov	r1, r3
 800f028:	68fb      	ldr	r3, [r7, #12]
 800f02a:	3303      	adds	r3, #3
 800f02c:	781a      	ldrb	r2, [r3, #0]
 800f02e:	68fb      	ldr	r3, [r7, #12]
 800f030:	3303      	adds	r3, #3
 800f032:	430a      	orrs	r2, r1
 800f034:	b2d2      	uxtb	r2, r2
 800f036:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_right_shift_u64(u_cells, 8u, 0xffu);
 800f038:	23ff      	movs	r3, #255	; 0xff
 800f03a:	2208      	movs	r2, #8
 800f03c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800f040:	f7ff fc7a 	bl	800e938 <pack_right_shift_u64>
 800f044:	4603      	mov	r3, r0
 800f046:	4619      	mov	r1, r3
 800f048:	68fb      	ldr	r3, [r7, #12]
 800f04a:	3304      	adds	r3, #4
 800f04c:	781a      	ldrb	r2, [r3, #0]
 800f04e:	68fb      	ldr	r3, [r7, #12]
 800f050:	3304      	adds	r3, #4
 800f052:	430a      	orrs	r2, r1
 800f054:	b2d2      	uxtb	r2, r2
 800f056:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_left_shift_u64(u_cells, 0u, 0xffu);
 800f058:	23ff      	movs	r3, #255	; 0xff
 800f05a:	2200      	movs	r2, #0
 800f05c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800f060:	f7ff fc2e 	bl	800e8c0 <pack_left_shift_u64>
 800f064:	4603      	mov	r3, r0
 800f066:	4619      	mov	r1, r3
 800f068:	68fb      	ldr	r3, [r7, #12]
 800f06a:	3305      	adds	r3, #5
 800f06c:	781a      	ldrb	r2, [r3, #0]
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	3305      	adds	r3, #5
 800f072:	430a      	orrs	r2, r1
 800f074:	b2d2      	uxtb	r2, r2
 800f076:	701a      	strb	r2, [r3, #0]

    return (6);
 800f078:	2306      	movs	r3, #6
}
 800f07a:	4618      	mov	r0, r3
 800f07c:	3718      	adds	r7, #24
 800f07e:	46bd      	mov	sp, r7
 800f080:	bd80      	pop	{r7, pc}
	...

0800f084 <can2_ivt_msg_result_u1_unpack>:

int can2_ivt_msg_result_u1_unpack(
    struct can2_ivt_msg_result_u1_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
 800f084:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f088:	b08e      	sub	sp, #56	; 0x38
 800f08a:	af00      	add	r7, sp, #0
 800f08c:	62f8      	str	r0, [r7, #44]	; 0x2c
 800f08e:	62b9      	str	r1, [r7, #40]	; 0x28
 800f090:	627a      	str	r2, [r7, #36]	; 0x24
    uint64_t u_cells;

    if (size < 6u) {
 800f092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f094:	2b05      	cmp	r3, #5
 800f096:	d802      	bhi.n	800f09e <can2_ivt_msg_result_u1_unpack+0x1a>
        return (-EINVAL);
 800f098:	f06f 0315 	mvn.w	r3, #21
 800f09c:	e081      	b.n	800f1a2 <can2_ivt_msg_result_u1_unpack+0x11e>
    }

    u_cells = unpack_left_shift_u64(src_p[0], 40u, 0xffu);
 800f09e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0a0:	781b      	ldrb	r3, [r3, #0]
 800f0a2:	22ff      	movs	r2, #255	; 0xff
 800f0a4:	2128      	movs	r1, #40	; 0x28
 800f0a6:	4618      	mov	r0, r3
 800f0a8:	f7ff fc83 	bl	800e9b2 <unpack_left_shift_u64>
 800f0ac:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
    u_cells |= unpack_left_shift_u64(src_p[1], 32u, 0xffu);
 800f0b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0b2:	3301      	adds	r3, #1
 800f0b4:	781b      	ldrb	r3, [r3, #0]
 800f0b6:	22ff      	movs	r2, #255	; 0xff
 800f0b8:	2120      	movs	r1, #32
 800f0ba:	4618      	mov	r0, r3
 800f0bc:	f7ff fc79 	bl	800e9b2 <unpack_left_shift_u64>
 800f0c0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800f0c4:	ea42 0400 	orr.w	r4, r2, r0
 800f0c8:	ea43 0501 	orr.w	r5, r3, r1
 800f0cc:	e9c7 450c 	strd	r4, r5, [r7, #48]	; 0x30
    u_cells |= unpack_left_shift_u64(src_p[2], 24u, 0xffu);
 800f0d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0d2:	3302      	adds	r3, #2
 800f0d4:	781b      	ldrb	r3, [r3, #0]
 800f0d6:	22ff      	movs	r2, #255	; 0xff
 800f0d8:	2118      	movs	r1, #24
 800f0da:	4618      	mov	r0, r3
 800f0dc:	f7ff fc69 	bl	800e9b2 <unpack_left_shift_u64>
 800f0e0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800f0e4:	ea42 0800 	orr.w	r8, r2, r0
 800f0e8:	ea43 0901 	orr.w	r9, r3, r1
 800f0ec:	e9c7 890c 	strd	r8, r9, [r7, #48]	; 0x30
    u_cells |= unpack_left_shift_u64(src_p[3], 16u, 0xffu);
 800f0f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0f2:	3303      	adds	r3, #3
 800f0f4:	781b      	ldrb	r3, [r3, #0]
 800f0f6:	22ff      	movs	r2, #255	; 0xff
 800f0f8:	2110      	movs	r1, #16
 800f0fa:	4618      	mov	r0, r3
 800f0fc:	f7ff fc59 	bl	800e9b2 <unpack_left_shift_u64>
 800f100:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800f104:	ea42 0400 	orr.w	r4, r2, r0
 800f108:	613c      	str	r4, [r7, #16]
 800f10a:	430b      	orrs	r3, r1
 800f10c:	617b      	str	r3, [r7, #20]
 800f10e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800f112:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
    u_cells |= unpack_left_shift_u64(src_p[4], 8u, 0xffu);
 800f116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f118:	3304      	adds	r3, #4
 800f11a:	781b      	ldrb	r3, [r3, #0]
 800f11c:	22ff      	movs	r2, #255	; 0xff
 800f11e:	2108      	movs	r1, #8
 800f120:	4618      	mov	r0, r3
 800f122:	f7ff fc46 	bl	800e9b2 <unpack_left_shift_u64>
 800f126:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800f12a:	ea42 0400 	orr.w	r4, r2, r0
 800f12e:	60bc      	str	r4, [r7, #8]
 800f130:	430b      	orrs	r3, r1
 800f132:	60fb      	str	r3, [r7, #12]
 800f134:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800f138:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
    u_cells |= unpack_right_shift_u64(src_p[5], 0u, 0xffu);
 800f13c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f13e:	3305      	adds	r3, #5
 800f140:	781b      	ldrb	r3, [r3, #0]
 800f142:	22ff      	movs	r2, #255	; 0xff
 800f144:	2100      	movs	r1, #0
 800f146:	4618      	mov	r0, r3
 800f148:	f7ff fc8a 	bl	800ea60 <unpack_right_shift_u64>
 800f14c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800f150:	ea42 0400 	orr.w	r4, r2, r0
 800f154:	603c      	str	r4, [r7, #0]
 800f156:	430b      	orrs	r3, r1
 800f158:	607b      	str	r3, [r7, #4]
 800f15a:	e9d7 3400 	ldrd	r3, r4, [r7]
 800f15e:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

    if ((u_cells & (1ull << 47)) != 0ull) {
 800f162:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800f166:	f04f 0000 	mov.w	r0, #0
 800f16a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800f16e:	ea02 0400 	and.w	r4, r2, r0
 800f172:	61bc      	str	r4, [r7, #24]
 800f174:	400b      	ands	r3, r1
 800f176:	61fb      	str	r3, [r7, #28]
 800f178:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800f17c:	4323      	orrs	r3, r4
 800f17e:	d00a      	beq.n	800f196 <can2_ivt_msg_result_u1_unpack+0x112>
        u_cells |= 0xffff000000000000ull;
 800f180:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800f184:	f04f 0000 	mov.w	r0, #0
 800f188:	4908      	ldr	r1, [pc, #32]	; (800f1ac <can2_ivt_msg_result_u1_unpack+0x128>)
 800f18a:	ea42 0a00 	orr.w	sl, r2, r0
 800f18e:	ea43 0b01 	orr.w	fp, r3, r1
 800f192:	e9c7 ab0c 	strd	sl, fp, [r7, #48]	; 0x30
    }

    dst_p->u_cells = (int64_t)u_cells;
 800f196:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800f19a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f19c:	e9c1 2300 	strd	r2, r3, [r1]

    return (0);
 800f1a0:	2300      	movs	r3, #0
}
 800f1a2:	4618      	mov	r0, r3
 800f1a4:	3738      	adds	r7, #56	; 0x38
 800f1a6:	46bd      	mov	sp, r7
 800f1a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f1ac:	ffff0000 	.word	0xffff0000

0800f1b0 <can2_ivt_msg_result_u1_u_cells_encode>:

int64_t can2_ivt_msg_result_u1_u_cells_encode(double value)
{
 800f1b0:	b580      	push	{r7, lr}
 800f1b2:	b082      	sub	sp, #8
 800f1b4:	af00      	add	r7, sp, #0
 800f1b6:	ed87 0b00 	vstr	d0, [r7]
    return (int64_t)(value / 0.001);
 800f1ba:	a30b      	add	r3, pc, #44	; (adr r3, 800f1e8 <can2_ivt_msg_result_u1_u_cells_encode+0x38>)
 800f1bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1c0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f1c4:	f7f1 fb34 	bl	8000830 <__aeabi_ddiv>
 800f1c8:	4602      	mov	r2, r0
 800f1ca:	460b      	mov	r3, r1
 800f1cc:	4610      	mov	r0, r2
 800f1ce:	4619      	mov	r1, r3
 800f1d0:	f7f1 fd64 	bl	8000c9c <__aeabi_d2lz>
 800f1d4:	4602      	mov	r2, r0
 800f1d6:	460b      	mov	r3, r1
}
 800f1d8:	4610      	mov	r0, r2
 800f1da:	4619      	mov	r1, r3
 800f1dc:	3708      	adds	r7, #8
 800f1de:	46bd      	mov	sp, r7
 800f1e0:	bd80      	pop	{r7, pc}
 800f1e2:	bf00      	nop
 800f1e4:	f3af 8000 	nop.w
 800f1e8:	d2f1a9fc 	.word	0xd2f1a9fc
 800f1ec:	3f50624d 	.word	0x3f50624d

0800f1f0 <can2_ivt_msg_result_u1_u_cells_decode>:

double can2_ivt_msg_result_u1_u_cells_decode(int64_t value)
{
 800f1f0:	b580      	push	{r7, lr}
 800f1f2:	b082      	sub	sp, #8
 800f1f4:	af00      	add	r7, sp, #0
 800f1f6:	e9c7 0100 	strd	r0, r1, [r7]
    return ((double)value * 0.001);
 800f1fa:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f1fe:	f7f1 f9bf 	bl	8000580 <__aeabi_l2d>
 800f202:	a309      	add	r3, pc, #36	; (adr r3, 800f228 <can2_ivt_msg_result_u1_u_cells_decode+0x38>)
 800f204:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f208:	f7f1 f9e8 	bl	80005dc <__aeabi_dmul>
 800f20c:	4602      	mov	r2, r0
 800f20e:	460b      	mov	r3, r1
 800f210:	ec43 2b17 	vmov	d7, r2, r3
}
 800f214:	eeb0 0a47 	vmov.f32	s0, s14
 800f218:	eef0 0a67 	vmov.f32	s1, s15
 800f21c:	3708      	adds	r7, #8
 800f21e:	46bd      	mov	sp, r7
 800f220:	bd80      	pop	{r7, pc}
 800f222:	bf00      	nop
 800f224:	f3af 8000 	nop.w
 800f228:	d2f1a9fc 	.word	0xd2f1a9fc
 800f22c:	3f50624d 	.word	0x3f50624d

0800f230 <can2_ivt_msg_result_u3_pack>:

int can2_ivt_msg_result_u3_pack(
    uint8_t *dst_p,
    const struct can2_ivt_msg_result_u3_t *src_p,
    size_t size)
{
 800f230:	b580      	push	{r7, lr}
 800f232:	b086      	sub	sp, #24
 800f234:	af00      	add	r7, sp, #0
 800f236:	60f8      	str	r0, [r7, #12]
 800f238:	60b9      	str	r1, [r7, #8]
 800f23a:	607a      	str	r2, [r7, #4]
    uint64_t u_vehicle;

    if (size < 6u) {
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	2b05      	cmp	r3, #5
 800f240:	d802      	bhi.n	800f248 <can2_ivt_msg_result_u3_pack+0x18>
        return (-EINVAL);
 800f242:	f06f 0315 	mvn.w	r3, #21
 800f246:	e068      	b.n	800f31a <can2_ivt_msg_result_u3_pack+0xea>
    }

    memset(&dst_p[0], 0, 6);
 800f248:	2206      	movs	r2, #6
 800f24a:	2100      	movs	r1, #0
 800f24c:	68f8      	ldr	r0, [r7, #12]
 800f24e:	f01f f9af 	bl	802e5b0 <memset>

    u_vehicle = (uint64_t)src_p->u_vehicle;
 800f252:	68bb      	ldr	r3, [r7, #8]
 800f254:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f258:	e9c7 2304 	strd	r2, r3, [r7, #16]
    dst_p[0] |= pack_right_shift_u64(u_vehicle, 40u, 0xffu);
 800f25c:	23ff      	movs	r3, #255	; 0xff
 800f25e:	2228      	movs	r2, #40	; 0x28
 800f260:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800f264:	f7ff fb68 	bl	800e938 <pack_right_shift_u64>
 800f268:	4603      	mov	r3, r0
 800f26a:	461a      	mov	r2, r3
 800f26c:	68fb      	ldr	r3, [r7, #12]
 800f26e:	781b      	ldrb	r3, [r3, #0]
 800f270:	4313      	orrs	r3, r2
 800f272:	b2da      	uxtb	r2, r3
 800f274:	68fb      	ldr	r3, [r7, #12]
 800f276:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_right_shift_u64(u_vehicle, 32u, 0xffu);
 800f278:	23ff      	movs	r3, #255	; 0xff
 800f27a:	2220      	movs	r2, #32
 800f27c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800f280:	f7ff fb5a 	bl	800e938 <pack_right_shift_u64>
 800f284:	4603      	mov	r3, r0
 800f286:	4619      	mov	r1, r3
 800f288:	68fb      	ldr	r3, [r7, #12]
 800f28a:	3301      	adds	r3, #1
 800f28c:	781a      	ldrb	r2, [r3, #0]
 800f28e:	68fb      	ldr	r3, [r7, #12]
 800f290:	3301      	adds	r3, #1
 800f292:	430a      	orrs	r2, r1
 800f294:	b2d2      	uxtb	r2, r2
 800f296:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_right_shift_u64(u_vehicle, 24u, 0xffu);
 800f298:	23ff      	movs	r3, #255	; 0xff
 800f29a:	2218      	movs	r2, #24
 800f29c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800f2a0:	f7ff fb4a 	bl	800e938 <pack_right_shift_u64>
 800f2a4:	4603      	mov	r3, r0
 800f2a6:	4619      	mov	r1, r3
 800f2a8:	68fb      	ldr	r3, [r7, #12]
 800f2aa:	3302      	adds	r3, #2
 800f2ac:	781a      	ldrb	r2, [r3, #0]
 800f2ae:	68fb      	ldr	r3, [r7, #12]
 800f2b0:	3302      	adds	r3, #2
 800f2b2:	430a      	orrs	r2, r1
 800f2b4:	b2d2      	uxtb	r2, r2
 800f2b6:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_right_shift_u64(u_vehicle, 16u, 0xffu);
 800f2b8:	23ff      	movs	r3, #255	; 0xff
 800f2ba:	2210      	movs	r2, #16
 800f2bc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800f2c0:	f7ff fb3a 	bl	800e938 <pack_right_shift_u64>
 800f2c4:	4603      	mov	r3, r0
 800f2c6:	4619      	mov	r1, r3
 800f2c8:	68fb      	ldr	r3, [r7, #12]
 800f2ca:	3303      	adds	r3, #3
 800f2cc:	781a      	ldrb	r2, [r3, #0]
 800f2ce:	68fb      	ldr	r3, [r7, #12]
 800f2d0:	3303      	adds	r3, #3
 800f2d2:	430a      	orrs	r2, r1
 800f2d4:	b2d2      	uxtb	r2, r2
 800f2d6:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_right_shift_u64(u_vehicle, 8u, 0xffu);
 800f2d8:	23ff      	movs	r3, #255	; 0xff
 800f2da:	2208      	movs	r2, #8
 800f2dc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800f2e0:	f7ff fb2a 	bl	800e938 <pack_right_shift_u64>
 800f2e4:	4603      	mov	r3, r0
 800f2e6:	4619      	mov	r1, r3
 800f2e8:	68fb      	ldr	r3, [r7, #12]
 800f2ea:	3304      	adds	r3, #4
 800f2ec:	781a      	ldrb	r2, [r3, #0]
 800f2ee:	68fb      	ldr	r3, [r7, #12]
 800f2f0:	3304      	adds	r3, #4
 800f2f2:	430a      	orrs	r2, r1
 800f2f4:	b2d2      	uxtb	r2, r2
 800f2f6:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_left_shift_u64(u_vehicle, 0u, 0xffu);
 800f2f8:	23ff      	movs	r3, #255	; 0xff
 800f2fa:	2200      	movs	r2, #0
 800f2fc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800f300:	f7ff fade 	bl	800e8c0 <pack_left_shift_u64>
 800f304:	4603      	mov	r3, r0
 800f306:	4619      	mov	r1, r3
 800f308:	68fb      	ldr	r3, [r7, #12]
 800f30a:	3305      	adds	r3, #5
 800f30c:	781a      	ldrb	r2, [r3, #0]
 800f30e:	68fb      	ldr	r3, [r7, #12]
 800f310:	3305      	adds	r3, #5
 800f312:	430a      	orrs	r2, r1
 800f314:	b2d2      	uxtb	r2, r2
 800f316:	701a      	strb	r2, [r3, #0]

    return (6);
 800f318:	2306      	movs	r3, #6
}
 800f31a:	4618      	mov	r0, r3
 800f31c:	3718      	adds	r7, #24
 800f31e:	46bd      	mov	sp, r7
 800f320:	bd80      	pop	{r7, pc}
	...

0800f324 <can2_ivt_msg_result_u3_unpack>:

int can2_ivt_msg_result_u3_unpack(
    struct can2_ivt_msg_result_u3_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
 800f324:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f328:	b08e      	sub	sp, #56	; 0x38
 800f32a:	af00      	add	r7, sp, #0
 800f32c:	62f8      	str	r0, [r7, #44]	; 0x2c
 800f32e:	62b9      	str	r1, [r7, #40]	; 0x28
 800f330:	627a      	str	r2, [r7, #36]	; 0x24
    uint64_t u_vehicle;

    if (size < 6u) {
 800f332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f334:	2b05      	cmp	r3, #5
 800f336:	d802      	bhi.n	800f33e <can2_ivt_msg_result_u3_unpack+0x1a>
        return (-EINVAL);
 800f338:	f06f 0315 	mvn.w	r3, #21
 800f33c:	e081      	b.n	800f442 <can2_ivt_msg_result_u3_unpack+0x11e>
    }

    u_vehicle = unpack_left_shift_u64(src_p[0], 40u, 0xffu);
 800f33e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f340:	781b      	ldrb	r3, [r3, #0]
 800f342:	22ff      	movs	r2, #255	; 0xff
 800f344:	2128      	movs	r1, #40	; 0x28
 800f346:	4618      	mov	r0, r3
 800f348:	f7ff fb33 	bl	800e9b2 <unpack_left_shift_u64>
 800f34c:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
    u_vehicle |= unpack_left_shift_u64(src_p[1], 32u, 0xffu);
 800f350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f352:	3301      	adds	r3, #1
 800f354:	781b      	ldrb	r3, [r3, #0]
 800f356:	22ff      	movs	r2, #255	; 0xff
 800f358:	2120      	movs	r1, #32
 800f35a:	4618      	mov	r0, r3
 800f35c:	f7ff fb29 	bl	800e9b2 <unpack_left_shift_u64>
 800f360:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800f364:	ea42 0400 	orr.w	r4, r2, r0
 800f368:	ea43 0501 	orr.w	r5, r3, r1
 800f36c:	e9c7 450c 	strd	r4, r5, [r7, #48]	; 0x30
    u_vehicle |= unpack_left_shift_u64(src_p[2], 24u, 0xffu);
 800f370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f372:	3302      	adds	r3, #2
 800f374:	781b      	ldrb	r3, [r3, #0]
 800f376:	22ff      	movs	r2, #255	; 0xff
 800f378:	2118      	movs	r1, #24
 800f37a:	4618      	mov	r0, r3
 800f37c:	f7ff fb19 	bl	800e9b2 <unpack_left_shift_u64>
 800f380:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800f384:	ea42 0800 	orr.w	r8, r2, r0
 800f388:	ea43 0901 	orr.w	r9, r3, r1
 800f38c:	e9c7 890c 	strd	r8, r9, [r7, #48]	; 0x30
    u_vehicle |= unpack_left_shift_u64(src_p[3], 16u, 0xffu);
 800f390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f392:	3303      	adds	r3, #3
 800f394:	781b      	ldrb	r3, [r3, #0]
 800f396:	22ff      	movs	r2, #255	; 0xff
 800f398:	2110      	movs	r1, #16
 800f39a:	4618      	mov	r0, r3
 800f39c:	f7ff fb09 	bl	800e9b2 <unpack_left_shift_u64>
 800f3a0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800f3a4:	ea42 0400 	orr.w	r4, r2, r0
 800f3a8:	613c      	str	r4, [r7, #16]
 800f3aa:	430b      	orrs	r3, r1
 800f3ac:	617b      	str	r3, [r7, #20]
 800f3ae:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800f3b2:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
    u_vehicle |= unpack_left_shift_u64(src_p[4], 8u, 0xffu);
 800f3b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3b8:	3304      	adds	r3, #4
 800f3ba:	781b      	ldrb	r3, [r3, #0]
 800f3bc:	22ff      	movs	r2, #255	; 0xff
 800f3be:	2108      	movs	r1, #8
 800f3c0:	4618      	mov	r0, r3
 800f3c2:	f7ff faf6 	bl	800e9b2 <unpack_left_shift_u64>
 800f3c6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800f3ca:	ea42 0400 	orr.w	r4, r2, r0
 800f3ce:	60bc      	str	r4, [r7, #8]
 800f3d0:	430b      	orrs	r3, r1
 800f3d2:	60fb      	str	r3, [r7, #12]
 800f3d4:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800f3d8:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
    u_vehicle |= unpack_right_shift_u64(src_p[5], 0u, 0xffu);
 800f3dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3de:	3305      	adds	r3, #5
 800f3e0:	781b      	ldrb	r3, [r3, #0]
 800f3e2:	22ff      	movs	r2, #255	; 0xff
 800f3e4:	2100      	movs	r1, #0
 800f3e6:	4618      	mov	r0, r3
 800f3e8:	f7ff fb3a 	bl	800ea60 <unpack_right_shift_u64>
 800f3ec:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800f3f0:	ea42 0400 	orr.w	r4, r2, r0
 800f3f4:	603c      	str	r4, [r7, #0]
 800f3f6:	430b      	orrs	r3, r1
 800f3f8:	607b      	str	r3, [r7, #4]
 800f3fa:	e9d7 3400 	ldrd	r3, r4, [r7]
 800f3fe:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

    if ((u_vehicle & (1ull << 47)) != 0ull) {
 800f402:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800f406:	f04f 0000 	mov.w	r0, #0
 800f40a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800f40e:	ea02 0400 	and.w	r4, r2, r0
 800f412:	61bc      	str	r4, [r7, #24]
 800f414:	400b      	ands	r3, r1
 800f416:	61fb      	str	r3, [r7, #28]
 800f418:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800f41c:	4323      	orrs	r3, r4
 800f41e:	d00a      	beq.n	800f436 <can2_ivt_msg_result_u3_unpack+0x112>
        u_vehicle |= 0xffff000000000000ull;
 800f420:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800f424:	f04f 0000 	mov.w	r0, #0
 800f428:	4908      	ldr	r1, [pc, #32]	; (800f44c <can2_ivt_msg_result_u3_unpack+0x128>)
 800f42a:	ea42 0a00 	orr.w	sl, r2, r0
 800f42e:	ea43 0b01 	orr.w	fp, r3, r1
 800f432:	e9c7 ab0c 	strd	sl, fp, [r7, #48]	; 0x30
    }

    dst_p->u_vehicle = (int64_t)u_vehicle;
 800f436:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800f43a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f43c:	e9c1 2300 	strd	r2, r3, [r1]

    return (0);
 800f440:	2300      	movs	r3, #0
}
 800f442:	4618      	mov	r0, r3
 800f444:	3738      	adds	r7, #56	; 0x38
 800f446:	46bd      	mov	sp, r7
 800f448:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f44c:	ffff0000 	.word	0xffff0000

0800f450 <can2_ivt_msg_result_u3_u_vehicle_encode>:

int64_t can2_ivt_msg_result_u3_u_vehicle_encode(double value)
{
 800f450:	b580      	push	{r7, lr}
 800f452:	b082      	sub	sp, #8
 800f454:	af00      	add	r7, sp, #0
 800f456:	ed87 0b00 	vstr	d0, [r7]
    return (int64_t)(value / 0.001);
 800f45a:	a30b      	add	r3, pc, #44	; (adr r3, 800f488 <can2_ivt_msg_result_u3_u_vehicle_encode+0x38>)
 800f45c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f460:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f464:	f7f1 f9e4 	bl	8000830 <__aeabi_ddiv>
 800f468:	4602      	mov	r2, r0
 800f46a:	460b      	mov	r3, r1
 800f46c:	4610      	mov	r0, r2
 800f46e:	4619      	mov	r1, r3
 800f470:	f7f1 fc14 	bl	8000c9c <__aeabi_d2lz>
 800f474:	4602      	mov	r2, r0
 800f476:	460b      	mov	r3, r1
}
 800f478:	4610      	mov	r0, r2
 800f47a:	4619      	mov	r1, r3
 800f47c:	3708      	adds	r7, #8
 800f47e:	46bd      	mov	sp, r7
 800f480:	bd80      	pop	{r7, pc}
 800f482:	bf00      	nop
 800f484:	f3af 8000 	nop.w
 800f488:	d2f1a9fc 	.word	0xd2f1a9fc
 800f48c:	3f50624d 	.word	0x3f50624d

0800f490 <can2_ivt_msg_result_u3_u_vehicle_decode>:

double can2_ivt_msg_result_u3_u_vehicle_decode(int64_t value)
{
 800f490:	b580      	push	{r7, lr}
 800f492:	b082      	sub	sp, #8
 800f494:	af00      	add	r7, sp, #0
 800f496:	e9c7 0100 	strd	r0, r1, [r7]
    return ((double)value * 0.001);
 800f49a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f49e:	f7f1 f86f 	bl	8000580 <__aeabi_l2d>
 800f4a2:	a309      	add	r3, pc, #36	; (adr r3, 800f4c8 <can2_ivt_msg_result_u3_u_vehicle_decode+0x38>)
 800f4a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4a8:	f7f1 f898 	bl	80005dc <__aeabi_dmul>
 800f4ac:	4602      	mov	r2, r0
 800f4ae:	460b      	mov	r3, r1
 800f4b0:	ec43 2b17 	vmov	d7, r2, r3
}
 800f4b4:	eeb0 0a47 	vmov.f32	s0, s14
 800f4b8:	eef0 0a67 	vmov.f32	s1, s15
 800f4bc:	3708      	adds	r7, #8
 800f4be:	46bd      	mov	sp, r7
 800f4c0:	bd80      	pop	{r7, pc}
 800f4c2:	bf00      	nop
 800f4c4:	f3af 8000 	nop.w
 800f4c8:	d2f1a9fc 	.word	0xd2f1a9fc
 800f4cc:	3f50624d 	.word	0x3f50624d

0800f4d0 <can2_charger_config_pack>:

int can2_charger_config_pack(
    uint8_t *dst_p,
    const struct can2_charger_config_t *src_p,
    size_t size)
{
 800f4d0:	b580      	push	{r7, lr}
 800f4d2:	b084      	sub	sp, #16
 800f4d4:	af00      	add	r7, sp, #0
 800f4d6:	60f8      	str	r0, [r7, #12]
 800f4d8:	60b9      	str	r1, [r7, #8]
 800f4da:	607a      	str	r2, [r7, #4]
    if (size < 4u) {
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	2b03      	cmp	r3, #3
 800f4e0:	d802      	bhi.n	800f4e8 <can2_charger_config_pack+0x18>
        return (-EINVAL);
 800f4e2:	f06f 0315 	mvn.w	r3, #21
 800f4e6:	e0b5      	b.n	800f654 <can2_charger_config_pack+0x184>
    }

    memset(&dst_p[0], 0, 4);
 800f4e8:	2204      	movs	r2, #4
 800f4ea:	2100      	movs	r1, #0
 800f4ec:	68f8      	ldr	r0, [r7, #12]
 800f4ee:	f01f f85f 	bl	802e5b0 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->set_mux, 0u, 0xffu);
 800f4f2:	68bb      	ldr	r3, [r7, #8]
 800f4f4:	781b      	ldrb	r3, [r3, #0]
 800f4f6:	22ff      	movs	r2, #255	; 0xff
 800f4f8:	2100      	movs	r1, #0
 800f4fa:	4618      	mov	r0, r3
 800f4fc:	f7ff f9b2 	bl	800e864 <pack_left_shift_u8>
 800f500:	4603      	mov	r3, r0
 800f502:	461a      	mov	r2, r3
 800f504:	68fb      	ldr	r3, [r7, #12]
 800f506:	781b      	ldrb	r3, [r3, #0]
 800f508:	4313      	orrs	r3, r2
 800f50a:	b2da      	uxtb	r2, r3
 800f50c:	68fb      	ldr	r3, [r7, #12]
 800f50e:	701a      	strb	r2, [r3, #0]

    switch (src_p->set_mux) {
 800f510:	68bb      	ldr	r3, [r7, #8]
 800f512:	781b      	ldrb	r3, [r3, #0]
 800f514:	3b40      	subs	r3, #64	; 0x40
 800f516:	2b04      	cmp	r3, #4
 800f518:	f200 809a 	bhi.w	800f650 <can2_charger_config_pack+0x180>
 800f51c:	a201      	add	r2, pc, #4	; (adr r2, 800f524 <can2_charger_config_pack+0x54>)
 800f51e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f522:	bf00      	nop
 800f524:	0800f539 	.word	0x0800f539
 800f528:	0800f57f 	.word	0x0800f57f
 800f52c:	0800f5c5 	.word	0x0800f5c5
 800f530:	0800f651 	.word	0x0800f651
 800f534:	0800f60b 	.word	0x0800f60b

    case 64:
        dst_p[1] |= pack_right_shift_u16(src_p->msg_set_voltage_limit, 8u, 0xffu);
 800f538:	68bb      	ldr	r3, [r7, #8]
 800f53a:	885b      	ldrh	r3, [r3, #2]
 800f53c:	22ff      	movs	r2, #255	; 0xff
 800f53e:	2108      	movs	r1, #8
 800f540:	4618      	mov	r0, r3
 800f542:	f7ff f9e2 	bl	800e90a <pack_right_shift_u16>
 800f546:	4603      	mov	r3, r0
 800f548:	4619      	mov	r1, r3
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	3301      	adds	r3, #1
 800f54e:	781a      	ldrb	r2, [r3, #0]
 800f550:	68fb      	ldr	r3, [r7, #12]
 800f552:	3301      	adds	r3, #1
 800f554:	430a      	orrs	r2, r1
 800f556:	b2d2      	uxtb	r2, r2
 800f558:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u16(src_p->msg_set_voltage_limit, 0u, 0xffu);
 800f55a:	68bb      	ldr	r3, [r7, #8]
 800f55c:	885b      	ldrh	r3, [r3, #2]
 800f55e:	22ff      	movs	r2, #255	; 0xff
 800f560:	2100      	movs	r1, #0
 800f562:	4618      	mov	r0, r3
 800f564:	f7ff f995 	bl	800e892 <pack_left_shift_u16>
 800f568:	4603      	mov	r3, r0
 800f56a:	4619      	mov	r1, r3
 800f56c:	68fb      	ldr	r3, [r7, #12]
 800f56e:	3302      	adds	r3, #2
 800f570:	781a      	ldrb	r2, [r3, #0]
 800f572:	68fb      	ldr	r3, [r7, #12]
 800f574:	3302      	adds	r3, #2
 800f576:	430a      	orrs	r2, r1
 800f578:	b2d2      	uxtb	r2, r2
 800f57a:	701a      	strb	r2, [r3, #0]
        break;
 800f57c:	e069      	b.n	800f652 <can2_charger_config_pack+0x182>

    case 65:
        dst_p[1] |= pack_right_shift_u16(src_p->msg_set_current_limit, 8u, 0xffu);
 800f57e:	68bb      	ldr	r3, [r7, #8]
 800f580:	889b      	ldrh	r3, [r3, #4]
 800f582:	22ff      	movs	r2, #255	; 0xff
 800f584:	2108      	movs	r1, #8
 800f586:	4618      	mov	r0, r3
 800f588:	f7ff f9bf 	bl	800e90a <pack_right_shift_u16>
 800f58c:	4603      	mov	r3, r0
 800f58e:	4619      	mov	r1, r3
 800f590:	68fb      	ldr	r3, [r7, #12]
 800f592:	3301      	adds	r3, #1
 800f594:	781a      	ldrb	r2, [r3, #0]
 800f596:	68fb      	ldr	r3, [r7, #12]
 800f598:	3301      	adds	r3, #1
 800f59a:	430a      	orrs	r2, r1
 800f59c:	b2d2      	uxtb	r2, r2
 800f59e:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u16(src_p->msg_set_current_limit, 0u, 0xffu);
 800f5a0:	68bb      	ldr	r3, [r7, #8]
 800f5a2:	889b      	ldrh	r3, [r3, #4]
 800f5a4:	22ff      	movs	r2, #255	; 0xff
 800f5a6:	2100      	movs	r1, #0
 800f5a8:	4618      	mov	r0, r3
 800f5aa:	f7ff f972 	bl	800e892 <pack_left_shift_u16>
 800f5ae:	4603      	mov	r3, r0
 800f5b0:	4619      	mov	r1, r3
 800f5b2:	68fb      	ldr	r3, [r7, #12]
 800f5b4:	3302      	adds	r3, #2
 800f5b6:	781a      	ldrb	r2, [r3, #0]
 800f5b8:	68fb      	ldr	r3, [r7, #12]
 800f5ba:	3302      	adds	r3, #2
 800f5bc:	430a      	orrs	r2, r1
 800f5be:	b2d2      	uxtb	r2, r2
 800f5c0:	701a      	strb	r2, [r3, #0]
        break;
 800f5c2:	e046      	b.n	800f652 <can2_charger_config_pack+0x182>

    case 66:
        dst_p[1] |= pack_right_shift_u16(src_p->msg_set_power_limit, 8u, 0xffu);
 800f5c4:	68bb      	ldr	r3, [r7, #8]
 800f5c6:	88db      	ldrh	r3, [r3, #6]
 800f5c8:	22ff      	movs	r2, #255	; 0xff
 800f5ca:	2108      	movs	r1, #8
 800f5cc:	4618      	mov	r0, r3
 800f5ce:	f7ff f99c 	bl	800e90a <pack_right_shift_u16>
 800f5d2:	4603      	mov	r3, r0
 800f5d4:	4619      	mov	r1, r3
 800f5d6:	68fb      	ldr	r3, [r7, #12]
 800f5d8:	3301      	adds	r3, #1
 800f5da:	781a      	ldrb	r2, [r3, #0]
 800f5dc:	68fb      	ldr	r3, [r7, #12]
 800f5de:	3301      	adds	r3, #1
 800f5e0:	430a      	orrs	r2, r1
 800f5e2:	b2d2      	uxtb	r2, r2
 800f5e4:	701a      	strb	r2, [r3, #0]
        dst_p[2] |= pack_left_shift_u16(src_p->msg_set_power_limit, 0u, 0xffu);
 800f5e6:	68bb      	ldr	r3, [r7, #8]
 800f5e8:	88db      	ldrh	r3, [r3, #6]
 800f5ea:	22ff      	movs	r2, #255	; 0xff
 800f5ec:	2100      	movs	r1, #0
 800f5ee:	4618      	mov	r0, r3
 800f5f0:	f7ff f94f 	bl	800e892 <pack_left_shift_u16>
 800f5f4:	4603      	mov	r3, r0
 800f5f6:	4619      	mov	r1, r3
 800f5f8:	68fb      	ldr	r3, [r7, #12]
 800f5fa:	3302      	adds	r3, #2
 800f5fc:	781a      	ldrb	r2, [r3, #0]
 800f5fe:	68fb      	ldr	r3, [r7, #12]
 800f600:	3302      	adds	r3, #2
 800f602:	430a      	orrs	r2, r1
 800f604:	b2d2      	uxtb	r2, r2
 800f606:	701a      	strb	r2, [r3, #0]
        break;
 800f608:	e023      	b.n	800f652 <can2_charger_config_pack+0x182>

    case 68:
        dst_p[2] |= pack_left_shift_u8(src_p->msg_set_enabled, 0u, 0xffu);
 800f60a:	68bb      	ldr	r3, [r7, #8]
 800f60c:	7a1b      	ldrb	r3, [r3, #8]
 800f60e:	22ff      	movs	r2, #255	; 0xff
 800f610:	2100      	movs	r1, #0
 800f612:	4618      	mov	r0, r3
 800f614:	f7ff f926 	bl	800e864 <pack_left_shift_u8>
 800f618:	4603      	mov	r3, r0
 800f61a:	4619      	mov	r1, r3
 800f61c:	68fb      	ldr	r3, [r7, #12]
 800f61e:	3302      	adds	r3, #2
 800f620:	781a      	ldrb	r2, [r3, #0]
 800f622:	68fb      	ldr	r3, [r7, #12]
 800f624:	3302      	adds	r3, #2
 800f626:	430a      	orrs	r2, r1
 800f628:	b2d2      	uxtb	r2, r2
 800f62a:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_left_shift_u8(src_p->msg_set_time_out, 0u, 0xffu);
 800f62c:	68bb      	ldr	r3, [r7, #8]
 800f62e:	7a5b      	ldrb	r3, [r3, #9]
 800f630:	22ff      	movs	r2, #255	; 0xff
 800f632:	2100      	movs	r1, #0
 800f634:	4618      	mov	r0, r3
 800f636:	f7ff f915 	bl	800e864 <pack_left_shift_u8>
 800f63a:	4603      	mov	r3, r0
 800f63c:	4619      	mov	r1, r3
 800f63e:	68fb      	ldr	r3, [r7, #12]
 800f640:	3303      	adds	r3, #3
 800f642:	781a      	ldrb	r2, [r3, #0]
 800f644:	68fb      	ldr	r3, [r7, #12]
 800f646:	3303      	adds	r3, #3
 800f648:	430a      	orrs	r2, r1
 800f64a:	b2d2      	uxtb	r2, r2
 800f64c:	701a      	strb	r2, [r3, #0]
        break;
 800f64e:	e000      	b.n	800f652 <can2_charger_config_pack+0x182>

    default:
        break;
 800f650:	bf00      	nop
    }

    return (4);
 800f652:	2304      	movs	r3, #4
}
 800f654:	4618      	mov	r0, r3
 800f656:	3710      	adds	r7, #16
 800f658:	46bd      	mov	sp, r7
 800f65a:	bd80      	pop	{r7, pc}

0800f65c <can2_charger_config_unpack>:

int can2_charger_config_unpack(
    struct can2_charger_config_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
 800f65c:	b580      	push	{r7, lr}
 800f65e:	b084      	sub	sp, #16
 800f660:	af00      	add	r7, sp, #0
 800f662:	60f8      	str	r0, [r7, #12]
 800f664:	60b9      	str	r1, [r7, #8]
 800f666:	607a      	str	r2, [r7, #4]
    if (size < 4u) {
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	2b03      	cmp	r3, #3
 800f66c:	d802      	bhi.n	800f674 <can2_charger_config_unpack+0x18>
        return (-EINVAL);
 800f66e:	f06f 0315 	mvn.w	r3, #21
 800f672:	e08f      	b.n	800f794 <can2_charger_config_unpack+0x138>
    }

    dst_p->set_mux = unpack_right_shift_u8(src_p[0], 0u, 0xffu);
 800f674:	68bb      	ldr	r3, [r7, #8]
 800f676:	781b      	ldrb	r3, [r3, #0]
 800f678:	22ff      	movs	r2, #255	; 0xff
 800f67a:	2100      	movs	r1, #0
 800f67c:	4618      	mov	r0, r3
 800f67e:	f7ff f9bf 	bl	800ea00 <unpack_right_shift_u8>
 800f682:	4603      	mov	r3, r0
 800f684:	461a      	mov	r2, r3
 800f686:	68fb      	ldr	r3, [r7, #12]
 800f688:	701a      	strb	r2, [r3, #0]

    switch (dst_p->set_mux) {
 800f68a:	68fb      	ldr	r3, [r7, #12]
 800f68c:	781b      	ldrb	r3, [r3, #0]
 800f68e:	3b40      	subs	r3, #64	; 0x40
 800f690:	2b04      	cmp	r3, #4
 800f692:	d87d      	bhi.n	800f790 <can2_charger_config_unpack+0x134>
 800f694:	a201      	add	r2, pc, #4	; (adr r2, 800f69c <can2_charger_config_unpack+0x40>)
 800f696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f69a:	bf00      	nop
 800f69c:	0800f6b1 	.word	0x0800f6b1
 800f6a0:	0800f6eb 	.word	0x0800f6eb
 800f6a4:	0800f725 	.word	0x0800f725
 800f6a8:	0800f791 	.word	0x0800f791
 800f6ac:	0800f75f 	.word	0x0800f75f

    case 64:
        dst_p->msg_set_voltage_limit = unpack_left_shift_u16(src_p[1], 8u, 0xffu);
 800f6b0:	68bb      	ldr	r3, [r7, #8]
 800f6b2:	3301      	adds	r3, #1
 800f6b4:	781b      	ldrb	r3, [r3, #0]
 800f6b6:	22ff      	movs	r2, #255	; 0xff
 800f6b8:	2108      	movs	r1, #8
 800f6ba:	4618      	mov	r0, r3
 800f6bc:	f7ff f961 	bl	800e982 <unpack_left_shift_u16>
 800f6c0:	4603      	mov	r3, r0
 800f6c2:	461a      	mov	r2, r3
 800f6c4:	68fb      	ldr	r3, [r7, #12]
 800f6c6:	805a      	strh	r2, [r3, #2]
        dst_p->msg_set_voltage_limit |= unpack_right_shift_u16(src_p[2], 0u, 0xffu);
 800f6c8:	68bb      	ldr	r3, [r7, #8]
 800f6ca:	3302      	adds	r3, #2
 800f6cc:	781b      	ldrb	r3, [r3, #0]
 800f6ce:	22ff      	movs	r2, #255	; 0xff
 800f6d0:	2100      	movs	r1, #0
 800f6d2:	4618      	mov	r0, r3
 800f6d4:	f7ff f9ac 	bl	800ea30 <unpack_right_shift_u16>
 800f6d8:	4603      	mov	r3, r0
 800f6da:	461a      	mov	r2, r3
 800f6dc:	68fb      	ldr	r3, [r7, #12]
 800f6de:	885b      	ldrh	r3, [r3, #2]
 800f6e0:	4313      	orrs	r3, r2
 800f6e2:	b29a      	uxth	r2, r3
 800f6e4:	68fb      	ldr	r3, [r7, #12]
 800f6e6:	805a      	strh	r2, [r3, #2]
        break;
 800f6e8:	e053      	b.n	800f792 <can2_charger_config_unpack+0x136>

    case 65:
        dst_p->msg_set_current_limit = unpack_left_shift_u16(src_p[1], 8u, 0xffu);
 800f6ea:	68bb      	ldr	r3, [r7, #8]
 800f6ec:	3301      	adds	r3, #1
 800f6ee:	781b      	ldrb	r3, [r3, #0]
 800f6f0:	22ff      	movs	r2, #255	; 0xff
 800f6f2:	2108      	movs	r1, #8
 800f6f4:	4618      	mov	r0, r3
 800f6f6:	f7ff f944 	bl	800e982 <unpack_left_shift_u16>
 800f6fa:	4603      	mov	r3, r0
 800f6fc:	461a      	mov	r2, r3
 800f6fe:	68fb      	ldr	r3, [r7, #12]
 800f700:	809a      	strh	r2, [r3, #4]
        dst_p->msg_set_current_limit |= unpack_right_shift_u16(src_p[2], 0u, 0xffu);
 800f702:	68bb      	ldr	r3, [r7, #8]
 800f704:	3302      	adds	r3, #2
 800f706:	781b      	ldrb	r3, [r3, #0]
 800f708:	22ff      	movs	r2, #255	; 0xff
 800f70a:	2100      	movs	r1, #0
 800f70c:	4618      	mov	r0, r3
 800f70e:	f7ff f98f 	bl	800ea30 <unpack_right_shift_u16>
 800f712:	4603      	mov	r3, r0
 800f714:	461a      	mov	r2, r3
 800f716:	68fb      	ldr	r3, [r7, #12]
 800f718:	889b      	ldrh	r3, [r3, #4]
 800f71a:	4313      	orrs	r3, r2
 800f71c:	b29a      	uxth	r2, r3
 800f71e:	68fb      	ldr	r3, [r7, #12]
 800f720:	809a      	strh	r2, [r3, #4]
        break;
 800f722:	e036      	b.n	800f792 <can2_charger_config_unpack+0x136>

    case 66:
        dst_p->msg_set_power_limit = unpack_left_shift_u16(src_p[1], 8u, 0xffu);
 800f724:	68bb      	ldr	r3, [r7, #8]
 800f726:	3301      	adds	r3, #1
 800f728:	781b      	ldrb	r3, [r3, #0]
 800f72a:	22ff      	movs	r2, #255	; 0xff
 800f72c:	2108      	movs	r1, #8
 800f72e:	4618      	mov	r0, r3
 800f730:	f7ff f927 	bl	800e982 <unpack_left_shift_u16>
 800f734:	4603      	mov	r3, r0
 800f736:	461a      	mov	r2, r3
 800f738:	68fb      	ldr	r3, [r7, #12]
 800f73a:	80da      	strh	r2, [r3, #6]
        dst_p->msg_set_power_limit |= unpack_right_shift_u16(src_p[2], 0u, 0xffu);
 800f73c:	68bb      	ldr	r3, [r7, #8]
 800f73e:	3302      	adds	r3, #2
 800f740:	781b      	ldrb	r3, [r3, #0]
 800f742:	22ff      	movs	r2, #255	; 0xff
 800f744:	2100      	movs	r1, #0
 800f746:	4618      	mov	r0, r3
 800f748:	f7ff f972 	bl	800ea30 <unpack_right_shift_u16>
 800f74c:	4603      	mov	r3, r0
 800f74e:	461a      	mov	r2, r3
 800f750:	68fb      	ldr	r3, [r7, #12]
 800f752:	88db      	ldrh	r3, [r3, #6]
 800f754:	4313      	orrs	r3, r2
 800f756:	b29a      	uxth	r2, r3
 800f758:	68fb      	ldr	r3, [r7, #12]
 800f75a:	80da      	strh	r2, [r3, #6]
        break;
 800f75c:	e019      	b.n	800f792 <can2_charger_config_unpack+0x136>

    case 68:
        dst_p->msg_set_enabled = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 800f75e:	68bb      	ldr	r3, [r7, #8]
 800f760:	3302      	adds	r3, #2
 800f762:	781b      	ldrb	r3, [r3, #0]
 800f764:	22ff      	movs	r2, #255	; 0xff
 800f766:	2100      	movs	r1, #0
 800f768:	4618      	mov	r0, r3
 800f76a:	f7ff f949 	bl	800ea00 <unpack_right_shift_u8>
 800f76e:	4603      	mov	r3, r0
 800f770:	461a      	mov	r2, r3
 800f772:	68fb      	ldr	r3, [r7, #12]
 800f774:	721a      	strb	r2, [r3, #8]
        dst_p->msg_set_time_out = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 800f776:	68bb      	ldr	r3, [r7, #8]
 800f778:	3303      	adds	r3, #3
 800f77a:	781b      	ldrb	r3, [r3, #0]
 800f77c:	22ff      	movs	r2, #255	; 0xff
 800f77e:	2100      	movs	r1, #0
 800f780:	4618      	mov	r0, r3
 800f782:	f7ff f93d 	bl	800ea00 <unpack_right_shift_u8>
 800f786:	4603      	mov	r3, r0
 800f788:	461a      	mov	r2, r3
 800f78a:	68fb      	ldr	r3, [r7, #12]
 800f78c:	725a      	strb	r2, [r3, #9]
        break;
 800f78e:	e000      	b.n	800f792 <can2_charger_config_unpack+0x136>

    default:
        break;
 800f790:	bf00      	nop
    }

    return (0);
 800f792:	2300      	movs	r3, #0
}
 800f794:	4618      	mov	r0, r3
 800f796:	3710      	adds	r7, #16
 800f798:	46bd      	mov	sp, r7
 800f79a:	bd80      	pop	{r7, pc}

0800f79c <can2_charger_config_set_mux_encode>:

uint8_t can2_charger_config_set_mux_encode(double value)
{
 800f79c:	b580      	push	{r7, lr}
 800f79e:	b082      	sub	sp, #8
 800f7a0:	af00      	add	r7, sp, #0
 800f7a2:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)(value);
 800f7a6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f7aa:	f7f1 f9ef 	bl	8000b8c <__aeabi_d2uiz>
 800f7ae:	4603      	mov	r3, r0
 800f7b0:	b2db      	uxtb	r3, r3
}
 800f7b2:	4618      	mov	r0, r3
 800f7b4:	3708      	adds	r7, #8
 800f7b6:	46bd      	mov	sp, r7
 800f7b8:	bd80      	pop	{r7, pc}

0800f7ba <can2_charger_config_msg_set_voltage_limit_encode>:

    return (true);
}

uint16_t can2_charger_config_msg_set_voltage_limit_encode(double value)
{
 800f7ba:	b580      	push	{r7, lr}
 800f7bc:	b082      	sub	sp, #8
 800f7be:	af00      	add	r7, sp, #0
 800f7c0:	ed87 0b00 	vstr	d0, [r7]
    return (uint16_t)(value);
 800f7c4:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f7c8:	f7f1 f9e0 	bl	8000b8c <__aeabi_d2uiz>
 800f7cc:	4603      	mov	r3, r0
 800f7ce:	b29b      	uxth	r3, r3
}
 800f7d0:	4618      	mov	r0, r3
 800f7d2:	3708      	adds	r7, #8
 800f7d4:	46bd      	mov	sp, r7
 800f7d6:	bd80      	pop	{r7, pc}

0800f7d8 <can2_charger_config_msg_set_voltage_limit_decode>:

double can2_charger_config_msg_set_voltage_limit_decode(uint16_t value)
{
 800f7d8:	b580      	push	{r7, lr}
 800f7da:	b082      	sub	sp, #8
 800f7dc:	af00      	add	r7, sp, #0
 800f7de:	4603      	mov	r3, r0
 800f7e0:	80fb      	strh	r3, [r7, #6]
    return ((double)value);
 800f7e2:	88fb      	ldrh	r3, [r7, #6]
 800f7e4:	4618      	mov	r0, r3
 800f7e6:	f7f0 fe7f 	bl	80004e8 <__aeabi_ui2d>
 800f7ea:	4602      	mov	r2, r0
 800f7ec:	460b      	mov	r3, r1
 800f7ee:	ec43 2b17 	vmov	d7, r2, r3
}
 800f7f2:	eeb0 0a47 	vmov.f32	s0, s14
 800f7f6:	eef0 0a67 	vmov.f32	s1, s15
 800f7fa:	3708      	adds	r7, #8
 800f7fc:	46bd      	mov	sp, r7
 800f7fe:	bd80      	pop	{r7, pc}

0800f800 <can2_charger_config_msg_set_current_limit_encode>:
{
    return (value <= 900u);
}

uint16_t can2_charger_config_msg_set_current_limit_encode(double value)
{
 800f800:	b580      	push	{r7, lr}
 800f802:	b082      	sub	sp, #8
 800f804:	af00      	add	r7, sp, #0
 800f806:	ed87 0b00 	vstr	d0, [r7]
    return (uint16_t)(value / 0.1);
 800f80a:	a309      	add	r3, pc, #36	; (adr r3, 800f830 <can2_charger_config_msg_set_current_limit_encode+0x30>)
 800f80c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f810:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f814:	f7f1 f80c 	bl	8000830 <__aeabi_ddiv>
 800f818:	4602      	mov	r2, r0
 800f81a:	460b      	mov	r3, r1
 800f81c:	4610      	mov	r0, r2
 800f81e:	4619      	mov	r1, r3
 800f820:	f7f1 f9b4 	bl	8000b8c <__aeabi_d2uiz>
 800f824:	4603      	mov	r3, r0
 800f826:	b29b      	uxth	r3, r3
}
 800f828:	4618      	mov	r0, r3
 800f82a:	3708      	adds	r7, #8
 800f82c:	46bd      	mov	sp, r7
 800f82e:	bd80      	pop	{r7, pc}
 800f830:	9999999a 	.word	0x9999999a
 800f834:	3fb99999 	.word	0x3fb99999

0800f838 <can2_charger_config_msg_set_current_limit_decode>:

double can2_charger_config_msg_set_current_limit_decode(uint16_t value)
{
 800f838:	b580      	push	{r7, lr}
 800f83a:	b082      	sub	sp, #8
 800f83c:	af00      	add	r7, sp, #0
 800f83e:	4603      	mov	r3, r0
 800f840:	80fb      	strh	r3, [r7, #6]
    return ((double)value * 0.1);
 800f842:	88fb      	ldrh	r3, [r7, #6]
 800f844:	4618      	mov	r0, r3
 800f846:	f7f0 fe4f 	bl	80004e8 <__aeabi_ui2d>
 800f84a:	a309      	add	r3, pc, #36	; (adr r3, 800f870 <can2_charger_config_msg_set_current_limit_decode+0x38>)
 800f84c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f850:	f7f0 fec4 	bl	80005dc <__aeabi_dmul>
 800f854:	4602      	mov	r2, r0
 800f856:	460b      	mov	r3, r1
 800f858:	ec43 2b17 	vmov	d7, r2, r3
}
 800f85c:	eeb0 0a47 	vmov.f32	s0, s14
 800f860:	eef0 0a67 	vmov.f32	s1, s15
 800f864:	3708      	adds	r7, #8
 800f866:	46bd      	mov	sp, r7
 800f868:	bd80      	pop	{r7, pc}
 800f86a:	bf00      	nop
 800f86c:	f3af 8000 	nop.w
 800f870:	9999999a 	.word	0x9999999a
 800f874:	3fb99999 	.word	0x3fb99999

0800f878 <can2_charger_config_msg_set_power_limit_encode>:
{
    return (value <= 133u);
}

uint16_t can2_charger_config_msg_set_power_limit_encode(double value)
{
 800f878:	b580      	push	{r7, lr}
 800f87a:	b082      	sub	sp, #8
 800f87c:	af00      	add	r7, sp, #0
 800f87e:	ed87 0b00 	vstr	d0, [r7]
    return (uint16_t)(value);
 800f882:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f886:	f7f1 f981 	bl	8000b8c <__aeabi_d2uiz>
 800f88a:	4603      	mov	r3, r0
 800f88c:	b29b      	uxth	r3, r3
}
 800f88e:	4618      	mov	r0, r3
 800f890:	3708      	adds	r7, #8
 800f892:	46bd      	mov	sp, r7
 800f894:	bd80      	pop	{r7, pc}

0800f896 <can2_charger_config_msg_set_power_limit_decode>:

double can2_charger_config_msg_set_power_limit_decode(uint16_t value)
{
 800f896:	b580      	push	{r7, lr}
 800f898:	b082      	sub	sp, #8
 800f89a:	af00      	add	r7, sp, #0
 800f89c:	4603      	mov	r3, r0
 800f89e:	80fb      	strh	r3, [r7, #6]
    return ((double)value);
 800f8a0:	88fb      	ldrh	r3, [r7, #6]
 800f8a2:	4618      	mov	r0, r3
 800f8a4:	f7f0 fe20 	bl	80004e8 <__aeabi_ui2d>
 800f8a8:	4602      	mov	r2, r0
 800f8aa:	460b      	mov	r3, r1
 800f8ac:	ec43 2b17 	vmov	d7, r2, r3
}
 800f8b0:	eeb0 0a47 	vmov.f32	s0, s14
 800f8b4:	eef0 0a67 	vmov.f32	s1, s15
 800f8b8:	3708      	adds	r7, #8
 800f8ba:	46bd      	mov	sp, r7
 800f8bc:	bd80      	pop	{r7, pc}

0800f8be <can2_charger_config_msg_set_enabled_encode>:
{
    return (value <= 2559u);
}

uint8_t can2_charger_config_msg_set_enabled_encode(double value)
{
 800f8be:	b580      	push	{r7, lr}
 800f8c0:	b082      	sub	sp, #8
 800f8c2:	af00      	add	r7, sp, #0
 800f8c4:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)(value);
 800f8c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f8cc:	f7f1 f95e 	bl	8000b8c <__aeabi_d2uiz>
 800f8d0:	4603      	mov	r3, r0
 800f8d2:	b2db      	uxtb	r3, r3
}
 800f8d4:	4618      	mov	r0, r3
 800f8d6:	3708      	adds	r7, #8
 800f8d8:	46bd      	mov	sp, r7
 800f8da:	bd80      	pop	{r7, pc}

0800f8dc <can2_charger_config_msg_set_enabled_decode>:

double can2_charger_config_msg_set_enabled_decode(uint8_t value)
{
 800f8dc:	b580      	push	{r7, lr}
 800f8de:	b082      	sub	sp, #8
 800f8e0:	af00      	add	r7, sp, #0
 800f8e2:	4603      	mov	r3, r0
 800f8e4:	71fb      	strb	r3, [r7, #7]
    return ((double)value);
 800f8e6:	79fb      	ldrb	r3, [r7, #7]
 800f8e8:	4618      	mov	r0, r3
 800f8ea:	f7f0 fdfd 	bl	80004e8 <__aeabi_ui2d>
 800f8ee:	4602      	mov	r2, r0
 800f8f0:	460b      	mov	r3, r1
 800f8f2:	ec43 2b17 	vmov	d7, r2, r3
}
 800f8f6:	eeb0 0a47 	vmov.f32	s0, s14
 800f8fa:	eef0 0a67 	vmov.f32	s1, s15
 800f8fe:	3708      	adds	r7, #8
 800f900:	46bd      	mov	sp, r7
 800f902:	bd80      	pop	{r7, pc}

0800f904 <can2_charger_config_msg_set_time_out_encode>:
{
    return (value <= 1u);
}

uint8_t can2_charger_config_msg_set_time_out_encode(double value)
{
 800f904:	b580      	push	{r7, lr}
 800f906:	b082      	sub	sp, #8
 800f908:	af00      	add	r7, sp, #0
 800f90a:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)(value);
 800f90e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f912:	f7f1 f93b 	bl	8000b8c <__aeabi_d2uiz>
 800f916:	4603      	mov	r3, r0
 800f918:	b2db      	uxtb	r3, r3
}
 800f91a:	4618      	mov	r0, r3
 800f91c:	3708      	adds	r7, #8
 800f91e:	46bd      	mov	sp, r7
 800f920:	bd80      	pop	{r7, pc}

0800f922 <can2_charger_config_msg_set_time_out_decode>:

double can2_charger_config_msg_set_time_out_decode(uint8_t value)
{
 800f922:	b580      	push	{r7, lr}
 800f924:	b082      	sub	sp, #8
 800f926:	af00      	add	r7, sp, #0
 800f928:	4603      	mov	r3, r0
 800f92a:	71fb      	strb	r3, [r7, #7]
    return ((double)value);
 800f92c:	79fb      	ldrb	r3, [r7, #7]
 800f92e:	4618      	mov	r0, r3
 800f930:	f7f0 fdda 	bl	80004e8 <__aeabi_ui2d>
 800f934:	4602      	mov	r2, r0
 800f936:	460b      	mov	r3, r1
 800f938:	ec43 2b17 	vmov	d7, r2, r3
}
 800f93c:	eeb0 0a47 	vmov.f32	s0, s14
 800f940:	eef0 0a67 	vmov.f32	s1, s15
 800f944:	3708      	adds	r7, #8
 800f946:	46bd      	mov	sp, r7
 800f948:	bd80      	pop	{r7, pc}

0800f94a <can2_cc_status_unpack>:

int can2_cc_status_unpack(
    struct can2_cc_status_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
 800f94a:	b580      	push	{r7, lr}
 800f94c:	b084      	sub	sp, #16
 800f94e:	af00      	add	r7, sp, #0
 800f950:	60f8      	str	r0, [r7, #12]
 800f952:	60b9      	str	r1, [r7, #8]
 800f954:	607a      	str	r2, [r7, #4]
    if (size < 1u) {
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d102      	bne.n	800f962 <can2_cc_status_unpack+0x18>
        return (-EINVAL);
 800f95c:	f06f 0315 	mvn.w	r3, #21
 800f960:	e00b      	b.n	800f97a <can2_cc_status_unpack+0x30>
    }

    dst_p->enable_ams_charging = unpack_right_shift_u8(src_p[0], 0u, 0x01u);
 800f962:	68bb      	ldr	r3, [r7, #8]
 800f964:	781b      	ldrb	r3, [r3, #0]
 800f966:	2201      	movs	r2, #1
 800f968:	2100      	movs	r1, #0
 800f96a:	4618      	mov	r0, r3
 800f96c:	f7ff f848 	bl	800ea00 <unpack_right_shift_u8>
 800f970:	4603      	mov	r3, r0
 800f972:	461a      	mov	r2, r3
 800f974:	68fb      	ldr	r3, [r7, #12]
 800f976:	701a      	strb	r2, [r3, #0]

    return (0);
 800f978:	2300      	movs	r3, #0
}
 800f97a:	4618      	mov	r0, r3
 800f97c:	3710      	adds	r7, #16
 800f97e:	46bd      	mov	sp, r7
 800f980:	bd80      	pop	{r7, pc}

0800f982 <can2_cc_status_enable_ams_charging_decode>:
{
    return (uint8_t)(value);
}

double can2_cc_status_enable_ams_charging_decode(uint8_t value)
{
 800f982:	b580      	push	{r7, lr}
 800f984:	b082      	sub	sp, #8
 800f986:	af00      	add	r7, sp, #0
 800f988:	4603      	mov	r3, r0
 800f98a:	71fb      	strb	r3, [r7, #7]
    return ((double)value);
 800f98c:	79fb      	ldrb	r3, [r7, #7]
 800f98e:	4618      	mov	r0, r3
 800f990:	f7f0 fdaa 	bl	80004e8 <__aeabi_ui2d>
 800f994:	4602      	mov	r2, r0
 800f996:	460b      	mov	r3, r1
 800f998:	ec43 2b17 	vmov	d7, r2, r3
}
 800f99c:	eeb0 0a47 	vmov.f32	s0, s14
 800f9a0:	eef0 0a67 	vmov.f32	s1, s15
 800f9a4:	3708      	adds	r7, #8
 800f9a6:	46bd      	mov	sp, r7
 800f9a8:	bd80      	pop	{r7, pc}

0800f9aa <can1_ams_status_1_rx_callback>:
/*
 * @Brief  
 * @Param  A pointer to the message which was received
 * @Retval None
 */
__weak void can1_ams_status_1_rx_callback(ams_status_1_t* ams_status_1) {
 800f9aa:	b480      	push	{r7}
 800f9ac:	b083      	sub	sp, #12
 800f9ae:	af00      	add	r7, sp, #0
 800f9b0:	6078      	str	r0, [r7, #4]

}
 800f9b2:	bf00      	nop
 800f9b4:	370c      	adds	r7, #12
 800f9b6:	46bd      	mov	sp, r7
 800f9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9bc:	4770      	bx	lr

0800f9be <can1_ams_temperatures_rx_callback>:
/*
 * @Brief  
 * @Param  A pointer to the message which was received
 * @Retval None
 */
__weak void can1_ams_temperatures_rx_callback(ams_temperatures_t* ams_temperatures) {
 800f9be:	b480      	push	{r7}
 800f9c0:	b083      	sub	sp, #12
 800f9c2:	af00      	add	r7, sp, #0
 800f9c4:	6078      	str	r0, [r7, #4]

}
 800f9c6:	bf00      	nop
 800f9c8:	370c      	adds	r7, #12
 800f9ca:	46bd      	mov	sp, r7
 800f9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9d0:	4770      	bx	lr

0800f9d2 <can1_ams_cell_voltages_rx_callback>:
/*
 * @Brief  
 * @Param  A pointer to the message which was received
 * @Retval None
 */
__weak void can1_ams_cell_voltages_rx_callback(ams_cell_voltages_t* ams_cell_voltages) {
 800f9d2:	b480      	push	{r7}
 800f9d4:	b083      	sub	sp, #12
 800f9d6:	af00      	add	r7, sp, #0
 800f9d8:	6078      	str	r0, [r7, #4]

}
 800f9da:	bf00      	nop
 800f9dc:	370c      	adds	r7, #12
 800f9de:	46bd      	mov	sp, r7
 800f9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9e4:	4770      	bx	lr

0800f9e6 <can1_ams_cell_temperatures_rx_callback>:
/*
 * @Brief  
 * @Param  A pointer to the message which was received
 * @Retval None
 */
__weak void can1_ams_cell_temperatures_rx_callback(ams_cell_temperatures_t* ams_cell_temperatures) {
 800f9e6:	b480      	push	{r7}
 800f9e8:	b083      	sub	sp, #12
 800f9ea:	af00      	add	r7, sp, #0
 800f9ec:	6078      	str	r0, [r7, #4]

}
 800f9ee:	bf00      	nop
 800f9f0:	370c      	adds	r7, #12
 800f9f2:	46bd      	mov	sp, r7
 800f9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9f8:	4770      	bx	lr

0800f9fa <can2_amk1_setpoints_1_rx_callback>:
/*
 * @Brief  
 * @Param  A pointer to the message which was received
 * @Retval None
 */
__weak void can2_amk1_setpoints_1_rx_callback(amk1_setpoints_1_t* amk1_setpoints_1) {
 800f9fa:	b480      	push	{r7}
 800f9fc:	b083      	sub	sp, #12
 800f9fe:	af00      	add	r7, sp, #0
 800fa00:	6078      	str	r0, [r7, #4]

}
 800fa02:	bf00      	nop
 800fa04:	370c      	adds	r7, #12
 800fa06:	46bd      	mov	sp, r7
 800fa08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa0c:	4770      	bx	lr
	...

0800fa10 <can1_ams_cell_voltages_array_raise>:
static uint8_t can2_cc_status_flag = 0;

static CAN_HandleTypeDef* _hcan1;
static CAN_HandleTypeDef* _hcan2;

static void can1_ams_cell_voltages_array_raise(uint8_t index) {
 800fa10:	b480      	push	{r7}
 800fa12:	b085      	sub	sp, #20
 800fa14:	af00      	add	r7, sp, #0
 800fa16:	4603      	mov	r3, r0
 800fa18:	71fb      	strb	r3, [r7, #7]
    static uint8_t array[1 +  23 / 8];
    static uint8_t count = 0;

    if(index < 23) {
 800fa1a:	79fb      	ldrb	r3, [r7, #7]
 800fa1c:	2b16      	cmp	r3, #22
 800fa1e:	d844      	bhi.n	800faaa <can1_ams_cell_voltages_array_raise+0x9a>
        uint8_t div = index / 8;
 800fa20:	79fb      	ldrb	r3, [r7, #7]
 800fa22:	08db      	lsrs	r3, r3, #3
 800fa24:	72fb      	strb	r3, [r7, #11]
        uint8_t rem = index % 8;
 800fa26:	79fb      	ldrb	r3, [r7, #7]
 800fa28:	f003 0307 	and.w	r3, r3, #7
 800fa2c:	72bb      	strb	r3, [r7, #10]
        uint8_t flag = (1 << rem);
 800fa2e:	7abb      	ldrb	r3, [r7, #10]
 800fa30:	2201      	movs	r2, #1
 800fa32:	fa02 f303 	lsl.w	r3, r2, r3
 800fa36:	727b      	strb	r3, [r7, #9]
        
        if(!(array[div] & flag)) {
 800fa38:	7afb      	ldrb	r3, [r7, #11]
 800fa3a:	4a1f      	ldr	r2, [pc, #124]	; (800fab8 <can1_ams_cell_voltages_array_raise+0xa8>)
 800fa3c:	5cd2      	ldrb	r2, [r2, r3]
 800fa3e:	7a7b      	ldrb	r3, [r7, #9]
 800fa40:	4013      	ands	r3, r2
 800fa42:	b2db      	uxtb	r3, r3
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d130      	bne.n	800faaa <can1_ams_cell_voltages_array_raise+0x9a>
            array[div] |= flag;
 800fa48:	7afb      	ldrb	r3, [r7, #11]
 800fa4a:	4a1b      	ldr	r2, [pc, #108]	; (800fab8 <can1_ams_cell_voltages_array_raise+0xa8>)
 800fa4c:	5cd1      	ldrb	r1, [r2, r3]
 800fa4e:	7afb      	ldrb	r3, [r7, #11]
 800fa50:	7a7a      	ldrb	r2, [r7, #9]
 800fa52:	430a      	orrs	r2, r1
 800fa54:	b2d1      	uxtb	r1, r2
 800fa56:	4a18      	ldr	r2, [pc, #96]	; (800fab8 <can1_ams_cell_voltages_array_raise+0xa8>)
 800fa58:	54d1      	strb	r1, [r2, r3]
            count = (count + 1) % 23;
 800fa5a:	4b18      	ldr	r3, [pc, #96]	; (800fabc <can1_ams_cell_voltages_array_raise+0xac>)
 800fa5c:	781b      	ldrb	r3, [r3, #0]
 800fa5e:	1c5a      	adds	r2, r3, #1
 800fa60:	4b17      	ldr	r3, [pc, #92]	; (800fac0 <can1_ams_cell_voltages_array_raise+0xb0>)
 800fa62:	fb83 1302 	smull	r1, r3, r3, r2
 800fa66:	4413      	add	r3, r2
 800fa68:	1119      	asrs	r1, r3, #4
 800fa6a:	17d3      	asrs	r3, r2, #31
 800fa6c:	1ac9      	subs	r1, r1, r3
 800fa6e:	460b      	mov	r3, r1
 800fa70:	005b      	lsls	r3, r3, #1
 800fa72:	440b      	add	r3, r1
 800fa74:	00db      	lsls	r3, r3, #3
 800fa76:	1a5b      	subs	r3, r3, r1
 800fa78:	1ad1      	subs	r1, r2, r3
 800fa7a:	b2ca      	uxtb	r2, r1
 800fa7c:	4b0f      	ldr	r3, [pc, #60]	; (800fabc <can1_ams_cell_voltages_array_raise+0xac>)
 800fa7e:	701a      	strb	r2, [r3, #0]

            if(count == 0) {
 800fa80:	4b0e      	ldr	r3, [pc, #56]	; (800fabc <can1_ams_cell_voltages_array_raise+0xac>)
 800fa82:	781b      	ldrb	r3, [r3, #0]
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	d110      	bne.n	800faaa <can1_ams_cell_voltages_array_raise+0x9a>
                for(int i = 0; i < (1 + 23 / 8); i++) {
 800fa88:	2300      	movs	r3, #0
 800fa8a:	60fb      	str	r3, [r7, #12]
 800fa8c:	e007      	b.n	800fa9e <can1_ams_cell_voltages_array_raise+0x8e>
                    array[i] = 0;
 800fa8e:	4a0a      	ldr	r2, [pc, #40]	; (800fab8 <can1_ams_cell_voltages_array_raise+0xa8>)
 800fa90:	68fb      	ldr	r3, [r7, #12]
 800fa92:	4413      	add	r3, r2
 800fa94:	2200      	movs	r2, #0
 800fa96:	701a      	strb	r2, [r3, #0]
                for(int i = 0; i < (1 + 23 / 8); i++) {
 800fa98:	68fb      	ldr	r3, [r7, #12]
 800fa9a:	3301      	adds	r3, #1
 800fa9c:	60fb      	str	r3, [r7, #12]
 800fa9e:	68fb      	ldr	r3, [r7, #12]
 800faa0:	2b02      	cmp	r3, #2
 800faa2:	ddf4      	ble.n	800fa8e <can1_ams_cell_voltages_array_raise+0x7e>
                }
                can1_ams_cell_voltages_flag = 1;
 800faa4:	4b07      	ldr	r3, [pc, #28]	; (800fac4 <can1_ams_cell_voltages_array_raise+0xb4>)
 800faa6:	2201      	movs	r2, #1
 800faa8:	701a      	strb	r2, [r3, #0]
            }
        }
    }
}
 800faaa:	bf00      	nop
 800faac:	3714      	adds	r7, #20
 800faae:	46bd      	mov	sp, r7
 800fab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fab4:	4770      	bx	lr
 800fab6:	bf00      	nop
 800fab8:	20001638 	.word	0x20001638
 800fabc:	2000163b 	.word	0x2000163b
 800fac0:	b21642c9 	.word	0xb21642c9
 800fac4:	20001628 	.word	0x20001628

0800fac8 <can1_ams_cell_temperatures_array_raise>:
static void can1_ams_cell_temperatures_array_raise(uint8_t index) {
 800fac8:	b480      	push	{r7}
 800faca:	b085      	sub	sp, #20
 800facc:	af00      	add	r7, sp, #0
 800face:	4603      	mov	r3, r0
 800fad0:	71fb      	strb	r3, [r7, #7]
    static uint8_t array[1 +  11 / 8];
    static uint8_t count = 0;

    if(index < 11) {
 800fad2:	79fb      	ldrb	r3, [r7, #7]
 800fad4:	2b0a      	cmp	r3, #10
 800fad6:	d843      	bhi.n	800fb60 <can1_ams_cell_temperatures_array_raise+0x98>
        uint8_t div = index / 8;
 800fad8:	79fb      	ldrb	r3, [r7, #7]
 800fada:	08db      	lsrs	r3, r3, #3
 800fadc:	72fb      	strb	r3, [r7, #11]
        uint8_t rem = index % 8;
 800fade:	79fb      	ldrb	r3, [r7, #7]
 800fae0:	f003 0307 	and.w	r3, r3, #7
 800fae4:	72bb      	strb	r3, [r7, #10]
        uint8_t flag = (1 << rem);
 800fae6:	7abb      	ldrb	r3, [r7, #10]
 800fae8:	2201      	movs	r2, #1
 800faea:	fa02 f303 	lsl.w	r3, r2, r3
 800faee:	727b      	strb	r3, [r7, #9]
        
        if(!(array[div] & flag)) {
 800faf0:	7afb      	ldrb	r3, [r7, #11]
 800faf2:	4a1e      	ldr	r2, [pc, #120]	; (800fb6c <can1_ams_cell_temperatures_array_raise+0xa4>)
 800faf4:	5cd2      	ldrb	r2, [r2, r3]
 800faf6:	7a7b      	ldrb	r3, [r7, #9]
 800faf8:	4013      	ands	r3, r2
 800fafa:	b2db      	uxtb	r3, r3
 800fafc:	2b00      	cmp	r3, #0
 800fafe:	d12f      	bne.n	800fb60 <can1_ams_cell_temperatures_array_raise+0x98>
            array[div] |= flag;
 800fb00:	7afb      	ldrb	r3, [r7, #11]
 800fb02:	4a1a      	ldr	r2, [pc, #104]	; (800fb6c <can1_ams_cell_temperatures_array_raise+0xa4>)
 800fb04:	5cd1      	ldrb	r1, [r2, r3]
 800fb06:	7afb      	ldrb	r3, [r7, #11]
 800fb08:	7a7a      	ldrb	r2, [r7, #9]
 800fb0a:	430a      	orrs	r2, r1
 800fb0c:	b2d1      	uxtb	r1, r2
 800fb0e:	4a17      	ldr	r2, [pc, #92]	; (800fb6c <can1_ams_cell_temperatures_array_raise+0xa4>)
 800fb10:	54d1      	strb	r1, [r2, r3]
            count = (count + 1) % 11;
 800fb12:	4b17      	ldr	r3, [pc, #92]	; (800fb70 <can1_ams_cell_temperatures_array_raise+0xa8>)
 800fb14:	781b      	ldrb	r3, [r3, #0]
 800fb16:	1c59      	adds	r1, r3, #1
 800fb18:	4b16      	ldr	r3, [pc, #88]	; (800fb74 <can1_ams_cell_temperatures_array_raise+0xac>)
 800fb1a:	fb83 2301 	smull	r2, r3, r3, r1
 800fb1e:	105a      	asrs	r2, r3, #1
 800fb20:	17cb      	asrs	r3, r1, #31
 800fb22:	1ad2      	subs	r2, r2, r3
 800fb24:	4613      	mov	r3, r2
 800fb26:	009b      	lsls	r3, r3, #2
 800fb28:	4413      	add	r3, r2
 800fb2a:	005b      	lsls	r3, r3, #1
 800fb2c:	4413      	add	r3, r2
 800fb2e:	1aca      	subs	r2, r1, r3
 800fb30:	b2d2      	uxtb	r2, r2
 800fb32:	4b0f      	ldr	r3, [pc, #60]	; (800fb70 <can1_ams_cell_temperatures_array_raise+0xa8>)
 800fb34:	701a      	strb	r2, [r3, #0]

            if(count == 0) {
 800fb36:	4b0e      	ldr	r3, [pc, #56]	; (800fb70 <can1_ams_cell_temperatures_array_raise+0xa8>)
 800fb38:	781b      	ldrb	r3, [r3, #0]
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	d110      	bne.n	800fb60 <can1_ams_cell_temperatures_array_raise+0x98>
                for(int i = 0; i < (1 + 11 / 8); i++) {
 800fb3e:	2300      	movs	r3, #0
 800fb40:	60fb      	str	r3, [r7, #12]
 800fb42:	e007      	b.n	800fb54 <can1_ams_cell_temperatures_array_raise+0x8c>
                    array[i] = 0;
 800fb44:	4a09      	ldr	r2, [pc, #36]	; (800fb6c <can1_ams_cell_temperatures_array_raise+0xa4>)
 800fb46:	68fb      	ldr	r3, [r7, #12]
 800fb48:	4413      	add	r3, r2
 800fb4a:	2200      	movs	r2, #0
 800fb4c:	701a      	strb	r2, [r3, #0]
                for(int i = 0; i < (1 + 11 / 8); i++) {
 800fb4e:	68fb      	ldr	r3, [r7, #12]
 800fb50:	3301      	adds	r3, #1
 800fb52:	60fb      	str	r3, [r7, #12]
 800fb54:	68fb      	ldr	r3, [r7, #12]
 800fb56:	2b01      	cmp	r3, #1
 800fb58:	ddf4      	ble.n	800fb44 <can1_ams_cell_temperatures_array_raise+0x7c>
                }
                can1_ams_cell_temperatures_flag = 1;
 800fb5a:	4b07      	ldr	r3, [pc, #28]	; (800fb78 <can1_ams_cell_temperatures_array_raise+0xb0>)
 800fb5c:	2201      	movs	r2, #1
 800fb5e:	701a      	strb	r2, [r3, #0]
            }
        }
    }
}
 800fb60:	bf00      	nop
 800fb62:	3714      	adds	r7, #20
 800fb64:	46bd      	mov	sp, r7
 800fb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb6a:	4770      	bx	lr
 800fb6c:	2000163c 	.word	0x2000163c
 800fb70:	2000163e 	.word	0x2000163e
 800fb74:	2e8ba2e9 	.word	0x2e8ba2e9
 800fb78:	20001629 	.word	0x20001629

0800fb7c <can2_charger_config_array_raise>:
static void can2_charger_config_array_raise(uint8_t index) {
 800fb7c:	b480      	push	{r7}
 800fb7e:	b085      	sub	sp, #20
 800fb80:	af00      	add	r7, sp, #0
 800fb82:	4603      	mov	r3, r0
 800fb84:	71fb      	strb	r3, [r7, #7]
    static uint8_t array[1 +  68 / 8];
    static uint8_t count = 0;

    if(index < 68) {
 800fb86:	79fb      	ldrb	r3, [r7, #7]
 800fb88:	2b43      	cmp	r3, #67	; 0x43
 800fb8a:	d842      	bhi.n	800fc12 <can2_charger_config_array_raise+0x96>
        uint8_t div = index / 8;
 800fb8c:	79fb      	ldrb	r3, [r7, #7]
 800fb8e:	08db      	lsrs	r3, r3, #3
 800fb90:	72fb      	strb	r3, [r7, #11]
        uint8_t rem = index % 8;
 800fb92:	79fb      	ldrb	r3, [r7, #7]
 800fb94:	f003 0307 	and.w	r3, r3, #7
 800fb98:	72bb      	strb	r3, [r7, #10]
        uint8_t flag = (1 << rem);
 800fb9a:	7abb      	ldrb	r3, [r7, #10]
 800fb9c:	2201      	movs	r2, #1
 800fb9e:	fa02 f303 	lsl.w	r3, r2, r3
 800fba2:	727b      	strb	r3, [r7, #9]
        
        if(!(array[div] & flag)) {
 800fba4:	7afb      	ldrb	r3, [r7, #11]
 800fba6:	4a1e      	ldr	r2, [pc, #120]	; (800fc20 <can2_charger_config_array_raise+0xa4>)
 800fba8:	5cd2      	ldrb	r2, [r2, r3]
 800fbaa:	7a7b      	ldrb	r3, [r7, #9]
 800fbac:	4013      	ands	r3, r2
 800fbae:	b2db      	uxtb	r3, r3
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	d12e      	bne.n	800fc12 <can2_charger_config_array_raise+0x96>
            array[div] |= flag;
 800fbb4:	7afb      	ldrb	r3, [r7, #11]
 800fbb6:	4a1a      	ldr	r2, [pc, #104]	; (800fc20 <can2_charger_config_array_raise+0xa4>)
 800fbb8:	5cd1      	ldrb	r1, [r2, r3]
 800fbba:	7afb      	ldrb	r3, [r7, #11]
 800fbbc:	7a7a      	ldrb	r2, [r7, #9]
 800fbbe:	430a      	orrs	r2, r1
 800fbc0:	b2d1      	uxtb	r1, r2
 800fbc2:	4a17      	ldr	r2, [pc, #92]	; (800fc20 <can2_charger_config_array_raise+0xa4>)
 800fbc4:	54d1      	strb	r1, [r2, r3]
            count = (count + 1) % 68;
 800fbc6:	4b17      	ldr	r3, [pc, #92]	; (800fc24 <can2_charger_config_array_raise+0xa8>)
 800fbc8:	781b      	ldrb	r3, [r3, #0]
 800fbca:	1c5a      	adds	r2, r3, #1
 800fbcc:	4b16      	ldr	r3, [pc, #88]	; (800fc28 <can2_charger_config_array_raise+0xac>)
 800fbce:	fb83 1302 	smull	r1, r3, r3, r2
 800fbd2:	1159      	asrs	r1, r3, #5
 800fbd4:	17d3      	asrs	r3, r2, #31
 800fbd6:	1ac9      	subs	r1, r1, r3
 800fbd8:	460b      	mov	r3, r1
 800fbda:	011b      	lsls	r3, r3, #4
 800fbdc:	440b      	add	r3, r1
 800fbde:	009b      	lsls	r3, r3, #2
 800fbe0:	1ad1      	subs	r1, r2, r3
 800fbe2:	b2ca      	uxtb	r2, r1
 800fbe4:	4b0f      	ldr	r3, [pc, #60]	; (800fc24 <can2_charger_config_array_raise+0xa8>)
 800fbe6:	701a      	strb	r2, [r3, #0]

            if(count == 0) {
 800fbe8:	4b0e      	ldr	r3, [pc, #56]	; (800fc24 <can2_charger_config_array_raise+0xa8>)
 800fbea:	781b      	ldrb	r3, [r3, #0]
 800fbec:	2b00      	cmp	r3, #0
 800fbee:	d110      	bne.n	800fc12 <can2_charger_config_array_raise+0x96>
                for(int i = 0; i < (1 + 68 / 8); i++) {
 800fbf0:	2300      	movs	r3, #0
 800fbf2:	60fb      	str	r3, [r7, #12]
 800fbf4:	e007      	b.n	800fc06 <can2_charger_config_array_raise+0x8a>
                    array[i] = 0;
 800fbf6:	4a0a      	ldr	r2, [pc, #40]	; (800fc20 <can2_charger_config_array_raise+0xa4>)
 800fbf8:	68fb      	ldr	r3, [r7, #12]
 800fbfa:	4413      	add	r3, r2
 800fbfc:	2200      	movs	r2, #0
 800fbfe:	701a      	strb	r2, [r3, #0]
                for(int i = 0; i < (1 + 68 / 8); i++) {
 800fc00:	68fb      	ldr	r3, [r7, #12]
 800fc02:	3301      	adds	r3, #1
 800fc04:	60fb      	str	r3, [r7, #12]
 800fc06:	68fb      	ldr	r3, [r7, #12]
 800fc08:	2b08      	cmp	r3, #8
 800fc0a:	ddf4      	ble.n	800fbf6 <can2_charger_config_array_raise+0x7a>
                }
                can2_charger_config_flag = 1;
 800fc0c:	4b07      	ldr	r3, [pc, #28]	; (800fc2c <can2_charger_config_array_raise+0xb0>)
 800fc0e:	2201      	movs	r2, #1
 800fc10:	701a      	strb	r2, [r3, #0]
            }
        }
    }
}
 800fc12:	bf00      	nop
 800fc14:	3714      	adds	r7, #20
 800fc16:	46bd      	mov	sp, r7
 800fc18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc1c:	4770      	bx	lr
 800fc1e:	bf00      	nop
 800fc20:	20001640 	.word	0x20001640
 800fc24:	20001649 	.word	0x20001649
 800fc28:	78787879 	.word	0x78787879
 800fc2c:	2000162e 	.word	0x2000162e

0800fc30 <can1_ams_status_1_decode>:
/*
 * @Brief  
 * @Retval None
 */
void can1_ams_status_1_decode() {
 800fc30:	b580      	push	{r7, lr}
 800fc32:	af00      	add	r7, sp, #0
   can1_ams_status_1_unpack(&can1_ams_status_1, rx_data, 8);
 800fc34:	2208      	movs	r2, #8
 800fc36:	4905      	ldr	r1, [pc, #20]	; (800fc4c <can1_ams_status_1_decode+0x1c>)
 800fc38:	4805      	ldr	r0, [pc, #20]	; (800fc50 <can1_ams_status_1_decode+0x20>)
 800fc3a:	f7f1 fb61 	bl	8001300 <can1_ams_status_1_unpack>
   can1_ams_status_1_flag = 1;
 800fc3e:	4b05      	ldr	r3, [pc, #20]	; (800fc54 <can1_ams_status_1_decode+0x24>)
 800fc40:	2201      	movs	r2, #1
 800fc42:	701a      	strb	r2, [r3, #0]
   can1_ams_status_1_receive();
 800fc44:	f002 fb84 	bl	8012350 <can1_ams_status_1_receive>
}
 800fc48:	bf00      	nop
 800fc4a:	bd80      	pop	{r7, pc}
 800fc4c:	200014d0 	.word	0x200014d0
 800fc50:	200014d8 	.word	0x200014d8
 800fc54:	20001625 	.word	0x20001625

0800fc58 <can1_dbu_status_1_decode>:

/*
 * @Brief  
 * @Retval None
 */
void can1_dbu_status_1_decode() {
 800fc58:	b580      	push	{r7, lr}
 800fc5a:	af00      	add	r7, sp, #0
   can1_dbu_status_1_unpack(&can1_dbu_status_1, rx_data, 8);
 800fc5c:	2208      	movs	r2, #8
 800fc5e:	4905      	ldr	r1, [pc, #20]	; (800fc74 <can1_dbu_status_1_decode+0x1c>)
 800fc60:	4805      	ldr	r0, [pc, #20]	; (800fc78 <can1_dbu_status_1_decode+0x20>)
 800fc62:	f7f1 ff18 	bl	8001a96 <can1_dbu_status_1_unpack>
   can1_dbu_status_1_flag = 1;
 800fc66:	4b05      	ldr	r3, [pc, #20]	; (800fc7c <can1_dbu_status_1_decode+0x24>)
 800fc68:	2201      	movs	r2, #1
 800fc6a:	701a      	strb	r2, [r3, #0]
   can1_dbu_status_1_receive();
 800fc6c:	f002 fc30 	bl	80124d0 <can1_dbu_status_1_receive>
}
 800fc70:	bf00      	nop
 800fc72:	bd80      	pop	{r7, pc}
 800fc74:	200014d0 	.word	0x200014d0
 800fc78:	200014e8 	.word	0x200014e8
 800fc7c:	20001626 	.word	0x20001626

0800fc80 <can1_ams_temperatures_decode>:

/*
 * @Brief  
 * @Retval None
 */
void can1_ams_temperatures_decode() {
 800fc80:	b580      	push	{r7, lr}
 800fc82:	af00      	add	r7, sp, #0
   can1_ams_temperatures_unpack(&can1_ams_temperatures, rx_data, 6);
 800fc84:	2206      	movs	r2, #6
 800fc86:	4905      	ldr	r1, [pc, #20]	; (800fc9c <can1_ams_temperatures_decode+0x1c>)
 800fc88:	4805      	ldr	r0, [pc, #20]	; (800fca0 <can1_ams_temperatures_decode+0x20>)
 800fc8a:	f7f2 f893 	bl	8001db4 <can1_ams_temperatures_unpack>
   can1_ams_temperatures_flag = 1;
 800fc8e:	4b05      	ldr	r3, [pc, #20]	; (800fca4 <can1_ams_temperatures_decode+0x24>)
 800fc90:	2201      	movs	r2, #1
 800fc92:	701a      	strb	r2, [r3, #0]
   can1_ams_temperatures_receive();
 800fc94:	f002 fc5a 	bl	801254c <can1_ams_temperatures_receive>
}
 800fc98:	bf00      	nop
 800fc9a:	bd80      	pop	{r7, pc}
 800fc9c:	200014d0 	.word	0x200014d0
 800fca0:	200014ec 	.word	0x200014ec
 800fca4:	20001627 	.word	0x20001627

0800fca8 <can1_ams_cell_voltages_decode>:

/*
 * @Brief  
 * @Retval None
 */
void can1_ams_cell_voltages_decode() {
 800fca8:	b580      	push	{r7, lr}
 800fcaa:	af00      	add	r7, sp, #0
   can1_ams_cell_voltages_unpack(&can1_ams_cell_voltages, rx_data, 7);
 800fcac:	2207      	movs	r2, #7
 800fcae:	4906      	ldr	r1, [pc, #24]	; (800fcc8 <can1_ams_cell_voltages_decode+0x20>)
 800fcb0:	4806      	ldr	r0, [pc, #24]	; (800fccc <can1_ams_cell_voltages_decode+0x24>)
 800fcb2:	f7f3 fbc9 	bl	8003448 <can1_ams_cell_voltages_unpack>
   can1_ams_cell_voltages_array_raise(can1_ams_cell_voltages.voltage_multiplexor);
 800fcb6:	4b05      	ldr	r3, [pc, #20]	; (800fccc <can1_ams_cell_voltages_decode+0x24>)
 800fcb8:	781b      	ldrb	r3, [r3, #0]
 800fcba:	4618      	mov	r0, r3
 800fcbc:	f7ff fea8 	bl	800fa10 <can1_ams_cell_voltages_array_raise>
   can1_ams_cell_voltages_receive();
 800fcc0:	f002 fc8a 	bl	80125d8 <can1_ams_cell_voltages_receive>
}
 800fcc4:	bf00      	nop
 800fcc6:	bd80      	pop	{r7, pc}
 800fcc8:	200014d0 	.word	0x200014d0
 800fccc:	200014f4 	.word	0x200014f4

0800fcd0 <can1_ams_cell_temperatures_decode>:

/*
 * @Brief  
 * @Retval None
 */
void can1_ams_cell_temperatures_decode() {
 800fcd0:	b580      	push	{r7, lr}
 800fcd2:	af00      	add	r7, sp, #0
   can1_ams_cell_temperatures_unpack(&can1_ams_cell_temperatures, rx_data, 8);
 800fcd4:	2208      	movs	r2, #8
 800fcd6:	4906      	ldr	r1, [pc, #24]	; (800fcf0 <can1_ams_cell_temperatures_decode+0x20>)
 800fcd8:	4806      	ldr	r0, [pc, #24]	; (800fcf4 <can1_ams_cell_temperatures_decode+0x24>)
 800fcda:	f7fa fef1 	bl	800aac0 <can1_ams_cell_temperatures_unpack>
   can1_ams_cell_temperatures_array_raise(can1_ams_cell_temperatures.temperature_multiplexor);
 800fcde:	4b05      	ldr	r3, [pc, #20]	; (800fcf4 <can1_ams_cell_temperatures_decode+0x24>)
 800fce0:	781b      	ldrb	r3, [r3, #0]
 800fce2:	4618      	mov	r0, r3
 800fce4:	f7ff fef0 	bl	800fac8 <can1_ams_cell_temperatures_array_raise>
   can1_ams_cell_temperatures_receive();
 800fce8:	f003 fae2 	bl	80132b0 <can1_ams_cell_temperatures_receive>
}
 800fcec:	bf00      	nop
 800fcee:	bd80      	pop	{r7, pc}
 800fcf0:	200014d0 	.word	0x200014d0
 800fcf4:	20001574 	.word	0x20001574

0800fcf8 <can2_amk1_setpoints_1_decode>:

/*
 * @Brief  
 * @Retval None
 */
void can2_amk1_setpoints_1_decode() {
 800fcf8:	b580      	push	{r7, lr}
 800fcfa:	af00      	add	r7, sp, #0
   can2_amk1_setpoints_1_unpack(&can2_amk1_setpoints_1, rx_data, 8);
 800fcfc:	2208      	movs	r2, #8
 800fcfe:	4905      	ldr	r1, [pc, #20]	; (800fd14 <can2_amk1_setpoints_1_decode+0x1c>)
 800fd00:	4805      	ldr	r0, [pc, #20]	; (800fd18 <can2_amk1_setpoints_1_decode+0x20>)
 800fd02:	f7fe fed4 	bl	800eaae <can2_amk1_setpoints_1_unpack>
   can2_amk1_setpoints_1_flag = 1;
 800fd06:	4b05      	ldr	r3, [pc, #20]	; (800fd1c <can2_amk1_setpoints_1_decode+0x24>)
 800fd08:	2201      	movs	r2, #1
 800fd0a:	701a      	strb	r2, [r3, #0]
   can2_amk1_setpoints_1_receive();
 800fd0c:	f003 fdfa 	bl	8013904 <can2_amk1_setpoints_1_receive>
}
 800fd10:	bf00      	nop
 800fd12:	bd80      	pop	{r7, pc}
 800fd14:	200014d0 	.word	0x200014d0
 800fd18:	200015f0 	.word	0x200015f0
 800fd1c:	2000162a 	.word	0x2000162a

0800fd20 <can2_ivt_msg_result_i_decode>:

/*
 * @Brief  
 * @Retval None
 */
void can2_ivt_msg_result_i_decode() {
 800fd20:	b580      	push	{r7, lr}
 800fd22:	af00      	add	r7, sp, #0
   can2_ivt_msg_result_i_unpack(&can2_ivt_msg_result_i, rx_data, 6);
 800fd24:	2206      	movs	r2, #6
 800fd26:	4905      	ldr	r1, [pc, #20]	; (800fd3c <can2_ivt_msg_result_i_decode+0x1c>)
 800fd28:	4805      	ldr	r0, [pc, #20]	; (800fd40 <can2_ivt_msg_result_i_decode+0x20>)
 800fd2a:	f7ff f85b 	bl	800ede4 <can2_ivt_msg_result_i_unpack>
   can2_ivt_msg_result_i_flag = 1;
 800fd2e:	4b05      	ldr	r3, [pc, #20]	; (800fd44 <can2_ivt_msg_result_i_decode+0x24>)
 800fd30:	2201      	movs	r2, #1
 800fd32:	701a      	strb	r2, [r3, #0]
   can2_ivt_msg_result_i_receive();
 800fd34:	f003 fe62 	bl	80139fc <can2_ivt_msg_result_i_receive>
}
 800fd38:	bf00      	nop
 800fd3a:	bd80      	pop	{r7, pc}
 800fd3c:	200014d0 	.word	0x200014d0
 800fd40:	20001600 	.word	0x20001600
 800fd44:	2000162b 	.word	0x2000162b

0800fd48 <can2_ivt_msg_result_u1_decode>:

/*
 * @Brief  
 * @Retval None
 */
void can2_ivt_msg_result_u1_decode() {
 800fd48:	b580      	push	{r7, lr}
 800fd4a:	af00      	add	r7, sp, #0
   can2_ivt_msg_result_u1_unpack(&can2_ivt_msg_result_u1, rx_data, 6);
 800fd4c:	2206      	movs	r2, #6
 800fd4e:	4905      	ldr	r1, [pc, #20]	; (800fd64 <can2_ivt_msg_result_u1_decode+0x1c>)
 800fd50:	4805      	ldr	r0, [pc, #20]	; (800fd68 <can2_ivt_msg_result_u1_decode+0x20>)
 800fd52:	f7ff f997 	bl	800f084 <can2_ivt_msg_result_u1_unpack>
   can2_ivt_msg_result_u1_flag = 1;
 800fd56:	4b05      	ldr	r3, [pc, #20]	; (800fd6c <can2_ivt_msg_result_u1_decode+0x24>)
 800fd58:	2201      	movs	r2, #1
 800fd5a:	701a      	strb	r2, [r3, #0]
   can2_ivt_msg_result_u1_receive();
 800fd5c:	f003 fe72 	bl	8013a44 <can2_ivt_msg_result_u1_receive>
}
 800fd60:	bf00      	nop
 800fd62:	bd80      	pop	{r7, pc}
 800fd64:	200014d0 	.word	0x200014d0
 800fd68:	20001608 	.word	0x20001608
 800fd6c:	2000162c 	.word	0x2000162c

0800fd70 <can2_ivt_msg_result_u3_decode>:

/*
 * @Brief  
 * @Retval None
 */
void can2_ivt_msg_result_u3_decode() {
 800fd70:	b580      	push	{r7, lr}
 800fd72:	af00      	add	r7, sp, #0
   can2_ivt_msg_result_u3_unpack(&can2_ivt_msg_result_u3, rx_data, 6);
 800fd74:	2206      	movs	r2, #6
 800fd76:	4905      	ldr	r1, [pc, #20]	; (800fd8c <can2_ivt_msg_result_u3_decode+0x1c>)
 800fd78:	4805      	ldr	r0, [pc, #20]	; (800fd90 <can2_ivt_msg_result_u3_decode+0x20>)
 800fd7a:	f7ff fad3 	bl	800f324 <can2_ivt_msg_result_u3_unpack>
   can2_ivt_msg_result_u3_flag = 1;
 800fd7e:	4b05      	ldr	r3, [pc, #20]	; (800fd94 <can2_ivt_msg_result_u3_decode+0x24>)
 800fd80:	2201      	movs	r2, #1
 800fd82:	701a      	strb	r2, [r3, #0]
   can2_ivt_msg_result_u3_receive();
 800fd84:	f003 fe82 	bl	8013a8c <can2_ivt_msg_result_u3_receive>
}
 800fd88:	bf00      	nop
 800fd8a:	bd80      	pop	{r7, pc}
 800fd8c:	200014d0 	.word	0x200014d0
 800fd90:	20001610 	.word	0x20001610
 800fd94:	2000162d 	.word	0x2000162d

0800fd98 <can2_charger_config_decode>:

/*
 * @Brief  
 * @Retval None
 */
void can2_charger_config_decode() {
 800fd98:	b580      	push	{r7, lr}
 800fd9a:	af00      	add	r7, sp, #0
   can2_charger_config_unpack(&can2_charger_config, rx_data, 4);
 800fd9c:	2204      	movs	r2, #4
 800fd9e:	4906      	ldr	r1, [pc, #24]	; (800fdb8 <can2_charger_config_decode+0x20>)
 800fda0:	4806      	ldr	r0, [pc, #24]	; (800fdbc <can2_charger_config_decode+0x24>)
 800fda2:	f7ff fc5b 	bl	800f65c <can2_charger_config_unpack>
   can2_charger_config_array_raise(can2_charger_config.set_mux);
 800fda6:	4b05      	ldr	r3, [pc, #20]	; (800fdbc <can2_charger_config_decode+0x24>)
 800fda8:	781b      	ldrb	r3, [r3, #0]
 800fdaa:	4618      	mov	r0, r3
 800fdac:	f7ff fee6 	bl	800fb7c <can2_charger_config_array_raise>
   can2_charger_config_receive();
 800fdb0:	f003 fe90 	bl	8013ad4 <can2_charger_config_receive>
}
 800fdb4:	bf00      	nop
 800fdb6:	bd80      	pop	{r7, pc}
 800fdb8:	200014d0 	.word	0x200014d0
 800fdbc:	20001618 	.word	0x20001618

0800fdc0 <can2_cc_status_decode>:

/*
 * @Brief  
 * @Retval None
 */
void can2_cc_status_decode() {
 800fdc0:	b580      	push	{r7, lr}
 800fdc2:	af00      	add	r7, sp, #0
   can2_cc_status_unpack(&can2_cc_status, rx_data, 1);
 800fdc4:	2201      	movs	r2, #1
 800fdc6:	4905      	ldr	r1, [pc, #20]	; (800fddc <can2_cc_status_decode+0x1c>)
 800fdc8:	4805      	ldr	r0, [pc, #20]	; (800fde0 <can2_cc_status_decode+0x20>)
 800fdca:	f7ff fdbe 	bl	800f94a <can2_cc_status_unpack>
   can2_cc_status_flag = 1;
 800fdce:	4b05      	ldr	r3, [pc, #20]	; (800fde4 <can2_cc_status_decode+0x24>)
 800fdd0:	2201      	movs	r2, #1
 800fdd2:	701a      	strb	r2, [r3, #0]
   can2_cc_status_receive();
 800fdd4:	f003 fed2 	bl	8013b7c <can2_cc_status_receive>
}
 800fdd8:	bf00      	nop
 800fdda:	bd80      	pop	{r7, pc}
 800fddc:	200014d0 	.word	0x200014d0
 800fde0:	20001624 	.word	0x20001624
 800fde4:	2000162f 	.word	0x2000162f

0800fde8 <can1_ams_status_1_transmit>:

/*
 * @Brief  
 * @Retval None
 */
void can1_ams_status_1_transmit() {
 800fde8:	b580      	push	{r7, lr}
 800fdea:	b09a      	sub	sp, #104	; 0x68
 800fdec:	af00      	add	r7, sp, #0
   uint8_t tx_data[8];
   const CAN_TxHeaderTypeDef tx_header = {
 800fdee:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800fdf2:	2200      	movs	r2, #0
 800fdf4:	601a      	str	r2, [r3, #0]
 800fdf6:	605a      	str	r2, [r3, #4]
 800fdf8:	609a      	str	r2, [r3, #8]
 800fdfa:	60da      	str	r2, [r3, #12]
 800fdfc:	611a      	str	r2, [r3, #16]
 800fdfe:	615a      	str	r2, [r3, #20]
 800fe00:	2320      	movs	r3, #32
 800fe02:	64bb      	str	r3, [r7, #72]	; 0x48
 800fe04:	2308      	movs	r3, #8
 800fe06:	65bb      	str	r3, [r7, #88]	; 0x58
       .StdId = 32,
       .RTR = CAN_RTR_DATA,
       .TransmitGlobalTime = DISABLE,
   };
   ams_status_1_t ams_status_1;
   can1_ams_status_1_tx_callback(&ams_status_1);
 800fe08:	463b      	mov	r3, r7
 800fe0a:	4618      	mov	r0, r3
 800fe0c:	f005 fd0c 	bl	8015828 <can1_ams_status_1_tx_callback>

   can1_ams_status_1.charging_status = can1_ams_status_1_charging_status_encode(ams_status_1.charging_status);
 800fe10:	78fb      	ldrb	r3, [r7, #3]
 800fe12:	4618      	mov	r0, r3
 800fe14:	f7f0 fb68 	bl	80004e8 <__aeabi_ui2d>
 800fe18:	4602      	mov	r2, r0
 800fe1a:	460b      	mov	r3, r1
 800fe1c:	ec43 2b10 	vmov	d0, r2, r3
 800fe20:	f7f1 fb48 	bl	80014b4 <can1_ams_status_1_charging_status_encode>
 800fe24:	4603      	mov	r3, r0
 800fe26:	461a      	mov	r2, r3
 800fe28:	4b61      	ldr	r3, [pc, #388]	; (800ffb0 <can1_ams_status_1_transmit+0x1c8>)
 800fe2a:	701a      	strb	r2, [r3, #0]
   can1_ams_status_1.air1_closed = can1_ams_status_1_air1_closed_encode(ams_status_1.air1_closed);
 800fe2c:	783b      	ldrb	r3, [r7, #0]
 800fe2e:	4618      	mov	r0, r3
 800fe30:	f7f0 fb5a 	bl	80004e8 <__aeabi_ui2d>
 800fe34:	4602      	mov	r2, r0
 800fe36:	460b      	mov	r3, r1
 800fe38:	ec43 2b10 	vmov	d0, r2, r3
 800fe3c:	f7f1 fb5d 	bl	80014fa <can1_ams_status_1_air1_closed_encode>
 800fe40:	4603      	mov	r3, r0
 800fe42:	461a      	mov	r2, r3
 800fe44:	4b5a      	ldr	r3, [pc, #360]	; (800ffb0 <can1_ams_status_1_transmit+0x1c8>)
 800fe46:	705a      	strb	r2, [r3, #1]
   can1_ams_status_1.air2_closed = can1_ams_status_1_air2_closed_encode(ams_status_1.air2_closed);
 800fe48:	787b      	ldrb	r3, [r7, #1]
 800fe4a:	4618      	mov	r0, r3
 800fe4c:	f7f0 fb4c 	bl	80004e8 <__aeabi_ui2d>
 800fe50:	4602      	mov	r2, r0
 800fe52:	460b      	mov	r3, r1
 800fe54:	ec43 2b10 	vmov	d0, r2, r3
 800fe58:	f7f1 fb72 	bl	8001540 <can1_ams_status_1_air2_closed_encode>
 800fe5c:	4603      	mov	r3, r0
 800fe5e:	461a      	mov	r2, r3
 800fe60:	4b53      	ldr	r3, [pc, #332]	; (800ffb0 <can1_ams_status_1_transmit+0x1c8>)
 800fe62:	709a      	strb	r2, [r3, #2]
   can1_ams_status_1.sc_closed = can1_ams_status_1_sc_closed_encode(ams_status_1.sc_closed);
 800fe64:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800fe68:	4618      	mov	r0, r3
 800fe6a:	f7f0 fb3d 	bl	80004e8 <__aeabi_ui2d>
 800fe6e:	4602      	mov	r2, r0
 800fe70:	460b      	mov	r3, r1
 800fe72:	ec43 2b10 	vmov	d0, r2, r3
 800fe76:	f7f1 fb86 	bl	8001586 <can1_ams_status_1_sc_closed_encode>
 800fe7a:	4603      	mov	r3, r0
 800fe7c:	461a      	mov	r2, r3
 800fe7e:	4b4c      	ldr	r3, [pc, #304]	; (800ffb0 <can1_ams_status_1_transmit+0x1c8>)
 800fe80:	70da      	strb	r2, [r3, #3]
   can1_ams_status_1.pre_charge_status = can1_ams_status_1_pre_charge_status_encode(ams_status_1.pre_charge_status);
 800fe82:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800fe86:	4618      	mov	r0, r3
 800fe88:	f7f0 fb2e 	bl	80004e8 <__aeabi_ui2d>
 800fe8c:	4602      	mov	r2, r0
 800fe8e:	460b      	mov	r3, r1
 800fe90:	ec43 2b10 	vmov	d0, r2, r3
 800fe94:	f7f1 fb9a 	bl	80015cc <can1_ams_status_1_pre_charge_status_encode>
 800fe98:	4603      	mov	r3, r0
 800fe9a:	461a      	mov	r2, r3
 800fe9c:	4b44      	ldr	r3, [pc, #272]	; (800ffb0 <can1_ams_status_1_transmit+0x1c8>)
 800fe9e:	711a      	strb	r2, [r3, #4]
   can1_ams_status_1.ams_error = can1_ams_status_1_ams_error_encode(ams_status_1.ams_error);
 800fea0:	78bb      	ldrb	r3, [r7, #2]
 800fea2:	4618      	mov	r0, r3
 800fea4:	f7f0 fb20 	bl	80004e8 <__aeabi_ui2d>
 800fea8:	4602      	mov	r2, r0
 800feaa:	460b      	mov	r3, r1
 800feac:	ec43 2b10 	vmov	d0, r2, r3
 800feb0:	f7f1 fbaf 	bl	8001612 <can1_ams_status_1_ams_error_encode>
 800feb4:	4603      	mov	r3, r0
 800feb6:	461a      	mov	r2, r3
 800feb8:	4b3d      	ldr	r3, [pc, #244]	; (800ffb0 <can1_ams_status_1_transmit+0x1c8>)
 800feba:	715a      	strb	r2, [r3, #5]
   can1_ams_status_1.imd_error = can1_ams_status_1_imd_error_encode(ams_status_1.imd_error);
 800febc:	7c3b      	ldrb	r3, [r7, #16]
 800febe:	4618      	mov	r0, r3
 800fec0:	f7f0 fb12 	bl	80004e8 <__aeabi_ui2d>
 800fec4:	4602      	mov	r2, r0
 800fec6:	460b      	mov	r3, r1
 800fec8:	ec43 2b10 	vmov	d0, r2, r3
 800fecc:	f7f1 fbc4 	bl	8001658 <can1_ams_status_1_imd_error_encode>
 800fed0:	4603      	mov	r3, r0
 800fed2:	461a      	mov	r2, r3
 800fed4:	4b36      	ldr	r3, [pc, #216]	; (800ffb0 <can1_ams_status_1_transmit+0x1c8>)
 800fed6:	719a      	strb	r2, [r3, #6]
   can1_ams_status_1.state_of_charge = can1_ams_status_1_state_of_charge_encode(ams_status_1.state_of_charge);
 800fed8:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 800fedc:	eeb0 0a47 	vmov.f32	s0, s14
 800fee0:	eef0 0a67 	vmov.f32	s1, s15
 800fee4:	f7f1 fbdb 	bl	800169e <can1_ams_status_1_state_of_charge_encode>
 800fee8:	4603      	mov	r3, r0
 800feea:	461a      	mov	r2, r3
 800feec:	4b30      	ldr	r3, [pc, #192]	; (800ffb0 <can1_ams_status_1_transmit+0x1c8>)
 800feee:	71da      	strb	r2, [r3, #7]
   can1_ams_status_1.min_cell_voltage = can1_ams_status_1_min_cell_voltage_encode(ams_status_1.min_cell_voltage);
 800fef0:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 800fef4:	eeb0 0a47 	vmov.f32	s0, s14
 800fef8:	eef0 0a67 	vmov.f32	s1, s15
 800fefc:	f7f1 fbf4 	bl	80016e8 <can1_ams_status_1_min_cell_voltage_encode>
 800ff00:	4603      	mov	r3, r0
 800ff02:	461a      	mov	r2, r3
 800ff04:	4b2a      	ldr	r3, [pc, #168]	; (800ffb0 <can1_ams_status_1_transmit+0x1c8>)
 800ff06:	721a      	strb	r2, [r3, #8]
   can1_ams_status_1.max_cell_voltage = can1_ams_status_1_max_cell_voltage_encode(ams_status_1.max_cell_voltage);
 800ff08:	ed97 7b08 	vldr	d7, [r7, #32]
 800ff0c:	eeb0 0a47 	vmov.f32	s0, s14
 800ff10:	eef0 0a67 	vmov.f32	s1, s15
 800ff14:	f7f1 fc40 	bl	8001798 <can1_ams_status_1_max_cell_voltage_encode>
 800ff18:	4603      	mov	r3, r0
 800ff1a:	461a      	mov	r2, r3
 800ff1c:	4b24      	ldr	r3, [pc, #144]	; (800ffb0 <can1_ams_status_1_transmit+0x1c8>)
 800ff1e:	725a      	strb	r2, [r3, #9]
   can1_ams_status_1.min_cell_temperature = can1_ams_status_1_min_cell_temperature_encode(ams_status_1.min_cell_temperature);
 800ff20:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 800ff24:	eeb0 0a47 	vmov.f32	s0, s14
 800ff28:	eef0 0a67 	vmov.f32	s1, s15
 800ff2c:	f7f1 fc8c 	bl	8001848 <can1_ams_status_1_min_cell_temperature_encode>
 800ff30:	4603      	mov	r3, r0
 800ff32:	461a      	mov	r2, r3
 800ff34:	4b1e      	ldr	r3, [pc, #120]	; (800ffb0 <can1_ams_status_1_transmit+0x1c8>)
 800ff36:	815a      	strh	r2, [r3, #10]
   can1_ams_status_1.max_cell_temperature = can1_ams_status_1_max_cell_temperature_encode(ams_status_1.max_cell_temperature);
 800ff38:	ed97 7b06 	vldr	d7, [r7, #24]
 800ff3c:	eeb0 0a47 	vmov.f32	s0, s14
 800ff40:	eef0 0a67 	vmov.f32	s1, s15
 800ff44:	f7f1 fcd8 	bl	80018f8 <can1_ams_status_1_max_cell_temperature_encode>
 800ff48:	4603      	mov	r3, r0
 800ff4a:	461a      	mov	r2, r3
 800ff4c:	4b18      	ldr	r3, [pc, #96]	; (800ffb0 <can1_ams_status_1_transmit+0x1c8>)
 800ff4e:	819a      	strh	r2, [r3, #12]
   can1_ams_status_1.fan_speed = can1_ams_status_1_fan_speed_encode(ams_status_1.fan_speed);
 800ff50:	ed97 7b02 	vldr	d7, [r7, #8]
 800ff54:	eeb0 0a47 	vmov.f32	s0, s14
 800ff58:	eef0 0a67 	vmov.f32	s1, s15
 800ff5c:	f7f1 fd22 	bl	80019a4 <can1_ams_status_1_fan_speed_encode>
 800ff60:	4603      	mov	r3, r0
 800ff62:	461a      	mov	r2, r3
 800ff64:	4b12      	ldr	r3, [pc, #72]	; (800ffb0 <can1_ams_status_1_transmit+0x1c8>)
 800ff66:	739a      	strb	r2, [r3, #14]

   can1_ams_status_1_pack(tx_data, &can1_ams_status_1, 8);
 800ff68:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800ff6c:	2208      	movs	r2, #8
 800ff6e:	4910      	ldr	r1, [pc, #64]	; (800ffb0 <can1_ams_status_1_transmit+0x1c8>)
 800ff70:	4618      	mov	r0, r3
 800ff72:	f7f1 f8ba 	bl	80010ea <can1_ams_status_1_pack>
   while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 800ff76:	e00d      	b.n	800ff94 <can1_ams_status_1_transmit+0x1ac>
       if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 800ff78:	4b0e      	ldr	r3, [pc, #56]	; (800ffb4 <can1_ams_status_1_transmit+0x1cc>)
 800ff7a:	6818      	ldr	r0, [r3, #0]
 800ff7c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800ff80:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800ff84:	4b0c      	ldr	r3, [pc, #48]	; (800ffb8 <can1_ams_status_1_transmit+0x1d0>)
 800ff86:	f015 fb5b 	bl	8025640 <HAL_CAN_AddTxMessage>
 800ff8a:	4603      	mov	r3, r0
 800ff8c:	2b00      	cmp	r3, #0
 800ff8e:	d001      	beq.n	800ff94 <can1_ams_status_1_transmit+0x1ac>
       Error_Handler();
 800ff90:	f007 faca 	bl	8017528 <Error_Handler>
   while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 800ff94:	4b07      	ldr	r3, [pc, #28]	; (800ffb4 <can1_ams_status_1_transmit+0x1cc>)
 800ff96:	681b      	ldr	r3, [r3, #0]
 800ff98:	4618      	mov	r0, r3
 800ff9a:	f015 fc2c 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 800ff9e:	4603      	mov	r3, r0
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	d1e9      	bne.n	800ff78 <can1_ams_status_1_transmit+0x190>
       }
   }
}
 800ffa4:	bf00      	nop
 800ffa6:	bf00      	nop
 800ffa8:	3768      	adds	r7, #104	; 0x68
 800ffaa:	46bd      	mov	sp, r7
 800ffac:	bd80      	pop	{r7, pc}
 800ffae:	bf00      	nop
 800ffb0:	200014d8 	.word	0x200014d8
 800ffb4:	20001630 	.word	0x20001630
 800ffb8:	200014cc 	.word	0x200014cc

0800ffbc <can1_dbu_status_1_transmit>:

/*
 * @Brief  
 * @Retval None
 */
void can1_dbu_status_1_transmit() {
 800ffbc:	b580      	push	{r7, lr}
 800ffbe:	b08e      	sub	sp, #56	; 0x38
 800ffc0:	af00      	add	r7, sp, #0
   uint8_t tx_data[8];
   const CAN_TxHeaderTypeDef tx_header = {
 800ffc2:	f107 0318 	add.w	r3, r7, #24
 800ffc6:	2200      	movs	r2, #0
 800ffc8:	601a      	str	r2, [r3, #0]
 800ffca:	605a      	str	r2, [r3, #4]
 800ffcc:	609a      	str	r2, [r3, #8]
 800ffce:	60da      	str	r2, [r3, #12]
 800ffd0:	611a      	str	r2, [r3, #16]
 800ffd2:	615a      	str	r2, [r3, #20]
 800ffd4:	2340      	movs	r3, #64	; 0x40
 800ffd6:	61bb      	str	r3, [r7, #24]
 800ffd8:	2308      	movs	r3, #8
 800ffda:	62bb      	str	r3, [r7, #40]	; 0x28
       .StdId = 64,
       .RTR = CAN_RTR_DATA,
       .TransmitGlobalTime = DISABLE,
   };
   dbu_status_1_t dbu_status_1;
   can1_dbu_status_1_tx_callback(&dbu_status_1);
 800ffdc:	463b      	mov	r3, r7
 800ffde:	4618      	mov	r0, r3
 800ffe0:	f005 fda4 	bl	8015b2c <can1_dbu_status_1_tx_callback>

   can1_dbu_status_1.activate_ts_button = can1_dbu_status_1_activate_ts_button_encode(dbu_status_1.activate_ts_button);
 800ffe4:	783b      	ldrb	r3, [r7, #0]
 800ffe6:	4618      	mov	r0, r3
 800ffe8:	f7f0 fa7e 	bl	80004e8 <__aeabi_ui2d>
 800ffec:	4602      	mov	r2, r0
 800ffee:	460b      	mov	r3, r1
 800fff0:	ec43 2b10 	vmov	d0, r2, r3
 800fff4:	f7f1 fd9b 	bl	8001b2e <can1_dbu_status_1_activate_ts_button_encode>
 800fff8:	4603      	mov	r3, r0
 800fffa:	461a      	mov	r2, r3
 800fffc:	4b1f      	ldr	r3, [pc, #124]	; (801007c <can1_dbu_status_1_transmit+0xc0>)
 800fffe:	701a      	strb	r2, [r3, #0]
   can1_dbu_status_1.ready_to_drive_button = can1_dbu_status_1_ready_to_drive_button_encode(dbu_status_1.ready_to_drive_button);
 8010000:	7c3b      	ldrb	r3, [r7, #16]
 8010002:	4618      	mov	r0, r3
 8010004:	f7f0 fa70 	bl	80004e8 <__aeabi_ui2d>
 8010008:	4602      	mov	r2, r0
 801000a:	460b      	mov	r3, r1
 801000c:	ec43 2b10 	vmov	d0, r2, r3
 8010010:	f7f1 fdb0 	bl	8001b74 <can1_dbu_status_1_ready_to_drive_button_encode>
 8010014:	4603      	mov	r3, r0
 8010016:	461a      	mov	r2, r3
 8010018:	4b18      	ldr	r3, [pc, #96]	; (801007c <can1_dbu_status_1_transmit+0xc0>)
 801001a:	705a      	strb	r2, [r3, #1]
   can1_dbu_status_1.dbu_temperature = can1_dbu_status_1_dbu_temperature_encode(dbu_status_1.dbu_temperature);
 801001c:	ed97 7b02 	vldr	d7, [r7, #8]
 8010020:	eeb0 0a47 	vmov.f32	s0, s14
 8010024:	eef0 0a67 	vmov.f32	s1, s15
 8010028:	f7f1 fdca 	bl	8001bc0 <can1_dbu_status_1_dbu_temperature_encode>
 801002c:	4603      	mov	r3, r0
 801002e:	461a      	mov	r2, r3
 8010030:	4b12      	ldr	r3, [pc, #72]	; (801007c <can1_dbu_status_1_transmit+0xc0>)
 8010032:	805a      	strh	r2, [r3, #2]

   can1_dbu_status_1_pack(tx_data, &can1_dbu_status_1, 8);
 8010034:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8010038:	2208      	movs	r2, #8
 801003a:	4910      	ldr	r1, [pc, #64]	; (801007c <can1_dbu_status_1_transmit+0xc0>)
 801003c:	4618      	mov	r0, r3
 801003e:	f7f1 fcd4 	bl	80019ea <can1_dbu_status_1_pack>
   while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8010042:	e00d      	b.n	8010060 <can1_dbu_status_1_transmit+0xa4>
       if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8010044:	4b0e      	ldr	r3, [pc, #56]	; (8010080 <can1_dbu_status_1_transmit+0xc4>)
 8010046:	6818      	ldr	r0, [r3, #0]
 8010048:	f107 0230 	add.w	r2, r7, #48	; 0x30
 801004c:	f107 0118 	add.w	r1, r7, #24
 8010050:	4b0c      	ldr	r3, [pc, #48]	; (8010084 <can1_dbu_status_1_transmit+0xc8>)
 8010052:	f015 faf5 	bl	8025640 <HAL_CAN_AddTxMessage>
 8010056:	4603      	mov	r3, r0
 8010058:	2b00      	cmp	r3, #0
 801005a:	d001      	beq.n	8010060 <can1_dbu_status_1_transmit+0xa4>
       Error_Handler();
 801005c:	f007 fa64 	bl	8017528 <Error_Handler>
   while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8010060:	4b07      	ldr	r3, [pc, #28]	; (8010080 <can1_dbu_status_1_transmit+0xc4>)
 8010062:	681b      	ldr	r3, [r3, #0]
 8010064:	4618      	mov	r0, r3
 8010066:	f015 fbc6 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 801006a:	4603      	mov	r3, r0
 801006c:	2b00      	cmp	r3, #0
 801006e:	d1e9      	bne.n	8010044 <can1_dbu_status_1_transmit+0x88>
       }
   }
}
 8010070:	bf00      	nop
 8010072:	bf00      	nop
 8010074:	3738      	adds	r7, #56	; 0x38
 8010076:	46bd      	mov	sp, r7
 8010078:	bd80      	pop	{r7, pc}
 801007a:	bf00      	nop
 801007c:	200014e8 	.word	0x200014e8
 8010080:	20001630 	.word	0x20001630
 8010084:	200014cc 	.word	0x200014cc

08010088 <can1_ams_temperatures_transmit>:

/*
 * @Brief  
 * @Retval None
 */
void can1_ams_temperatures_transmit() {
 8010088:	b580      	push	{r7, lr}
 801008a:	b090      	sub	sp, #64	; 0x40
 801008c:	af00      	add	r7, sp, #0
   uint8_t tx_data[8];
   const CAN_TxHeaderTypeDef tx_header = {
 801008e:	f107 0320 	add.w	r3, r7, #32
 8010092:	2200      	movs	r2, #0
 8010094:	601a      	str	r2, [r3, #0]
 8010096:	605a      	str	r2, [r3, #4]
 8010098:	609a      	str	r2, [r3, #8]
 801009a:	60da      	str	r2, [r3, #12]
 801009c:	611a      	str	r2, [r3, #16]
 801009e:	615a      	str	r2, [r3, #20]
 80100a0:	2323      	movs	r3, #35	; 0x23
 80100a2:	623b      	str	r3, [r7, #32]
 80100a4:	2306      	movs	r3, #6
 80100a6:	633b      	str	r3, [r7, #48]	; 0x30
       .StdId = 35,
       .RTR = CAN_RTR_DATA,
       .TransmitGlobalTime = DISABLE,
   };
   ams_temperatures_t ams_temperatures;
   can1_ams_temperatures_tx_callback(&ams_temperatures);
 80100a8:	463b      	mov	r3, r7
 80100aa:	4618      	mov	r0, r3
 80100ac:	f005 fcc6 	bl	8015a3c <can1_ams_temperatures_tx_callback>

   can1_ams_temperatures.pre_charge_resistor_temperature = can1_ams_temperatures_pre_charge_resistor_temperature_encode(ams_temperatures.pre_charge_resistor_temperature);
 80100b0:	ed97 7b06 	vldr	d7, [r7, #24]
 80100b4:	eeb0 0a47 	vmov.f32	s0, s14
 80100b8:	eef0 0a67 	vmov.f32	s1, s15
 80100bc:	f7f1 ff24 	bl	8001f08 <can1_ams_temperatures_pre_charge_resistor_temperature_encode>
 80100c0:	4603      	mov	r3, r0
 80100c2:	461a      	mov	r2, r3
 80100c4:	4b24      	ldr	r3, [pc, #144]	; (8010158 <can1_ams_temperatures_transmit+0xd0>)
 80100c6:	801a      	strh	r2, [r3, #0]
   can1_ams_temperatures.fuse_resistor_temperature = can1_ams_temperatures_fuse_resistor_temperature_encode(ams_temperatures.fuse_resistor_temperature);
 80100c8:	ed97 7b04 	vldr	d7, [r7, #16]
 80100cc:	eeb0 0a47 	vmov.f32	s0, s14
 80100d0:	eef0 0a67 	vmov.f32	s1, s15
 80100d4:	f7f1 ff70 	bl	8001fb8 <can1_ams_temperatures_fuse_resistor_temperature_encode>
 80100d8:	4603      	mov	r3, r0
 80100da:	461a      	mov	r2, r3
 80100dc:	4b1e      	ldr	r3, [pc, #120]	; (8010158 <can1_ams_temperatures_transmit+0xd0>)
 80100de:	805a      	strh	r2, [r3, #2]
   can1_ams_temperatures.aux_1_temperature = can1_ams_temperatures_aux_1_temperature_encode(ams_temperatures.aux_1_temperature);
 80100e0:	ed97 7b00 	vldr	d7, [r7]
 80100e4:	eeb0 0a47 	vmov.f32	s0, s14
 80100e8:	eef0 0a67 	vmov.f32	s1, s15
 80100ec:	f7f1 ffbc 	bl	8002068 <can1_ams_temperatures_aux_1_temperature_encode>
 80100f0:	4603      	mov	r3, r0
 80100f2:	461a      	mov	r2, r3
 80100f4:	4b18      	ldr	r3, [pc, #96]	; (8010158 <can1_ams_temperatures_transmit+0xd0>)
 80100f6:	809a      	strh	r2, [r3, #4]
   can1_ams_temperatures.aux_2_temperature = can1_ams_temperatures_aux_2_temperature_encode(ams_temperatures.aux_2_temperature);
 80100f8:	ed97 7b02 	vldr	d7, [r7, #8]
 80100fc:	eeb0 0a47 	vmov.f32	s0, s14
 8010100:	eef0 0a67 	vmov.f32	s1, s15
 8010104:	f7f2 f808 	bl	8002118 <can1_ams_temperatures_aux_2_temperature_encode>
 8010108:	4603      	mov	r3, r0
 801010a:	461a      	mov	r2, r3
 801010c:	4b12      	ldr	r3, [pc, #72]	; (8010158 <can1_ams_temperatures_transmit+0xd0>)
 801010e:	80da      	strh	r2, [r3, #6]

   can1_ams_temperatures_pack(tx_data, &can1_ams_temperatures, 6);
 8010110:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8010114:	2206      	movs	r2, #6
 8010116:	4910      	ldr	r1, [pc, #64]	; (8010158 <can1_ams_temperatures_transmit+0xd0>)
 8010118:	4618      	mov	r0, r3
 801011a:	f7f1 fda7 	bl	8001c6c <can1_ams_temperatures_pack>
   while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 801011e:	e00d      	b.n	801013c <can1_ams_temperatures_transmit+0xb4>
       if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8010120:	4b0e      	ldr	r3, [pc, #56]	; (801015c <can1_ams_temperatures_transmit+0xd4>)
 8010122:	6818      	ldr	r0, [r3, #0]
 8010124:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8010128:	f107 0120 	add.w	r1, r7, #32
 801012c:	4b0c      	ldr	r3, [pc, #48]	; (8010160 <can1_ams_temperatures_transmit+0xd8>)
 801012e:	f015 fa87 	bl	8025640 <HAL_CAN_AddTxMessage>
 8010132:	4603      	mov	r3, r0
 8010134:	2b00      	cmp	r3, #0
 8010136:	d001      	beq.n	801013c <can1_ams_temperatures_transmit+0xb4>
       Error_Handler();
 8010138:	f007 f9f6 	bl	8017528 <Error_Handler>
   while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 801013c:	4b07      	ldr	r3, [pc, #28]	; (801015c <can1_ams_temperatures_transmit+0xd4>)
 801013e:	681b      	ldr	r3, [r3, #0]
 8010140:	4618      	mov	r0, r3
 8010142:	f015 fb58 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8010146:	4603      	mov	r3, r0
 8010148:	2b00      	cmp	r3, #0
 801014a:	d1e9      	bne.n	8010120 <can1_ams_temperatures_transmit+0x98>
       }
   }
}
 801014c:	bf00      	nop
 801014e:	bf00      	nop
 8010150:	3740      	adds	r7, #64	; 0x40
 8010152:	46bd      	mov	sp, r7
 8010154:	bd80      	pop	{r7, pc}
 8010156:	bf00      	nop
 8010158:	200014ec 	.word	0x200014ec
 801015c:	20001630 	.word	0x20001630
 8010160:	200014cc 	.word	0x200014cc

08010164 <can1_ams_cell_voltages_transmit>:

/*
 * @Brief  
 * @Retval None
 */
void can1_ams_cell_voltages_transmit() {
 8010164:	b580      	push	{r7, lr}
 8010166:	f5ad 6d83 	sub.w	sp, sp, #1048	; 0x418
 801016a:	af00      	add	r7, sp, #0
   uint8_t tx_data[8];
   const CAN_TxHeaderTypeDef tx_header = {
 801016c:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8010170:	2200      	movs	r2, #0
 8010172:	601a      	str	r2, [r3, #0]
 8010174:	605a      	str	r2, [r3, #4]
 8010176:	609a      	str	r2, [r3, #8]
 8010178:	60da      	str	r2, [r3, #12]
 801017a:	611a      	str	r2, [r3, #16]
 801017c:	615a      	str	r2, [r3, #20]
 801017e:	2321      	movs	r3, #33	; 0x21
 8010180:	f8c7 33f8 	str.w	r3, [r7, #1016]	; 0x3f8
 8010184:	2307      	movs	r3, #7
 8010186:	f8c7 3408 	str.w	r3, [r7, #1032]	; 0x408
       .StdId = 33,
       .RTR = CAN_RTR_DATA,
       .TransmitGlobalTime = DISABLE,
   };
   ams_cell_voltages_t ams_cell_voltages;
   can1_ams_cell_voltages_tx_callback(&ams_cell_voltages);
 801018a:	463b      	mov	r3, r7
 801018c:	4618      	mov	r0, r3
 801018e:	f005 fc69 	bl	8015a64 <can1_ams_cell_voltages_tx_callback>

   can1_ams_cell_voltages.voltage_multiplexor = can1_ams_cell_voltages_voltage_multiplexor_encode(ams_cell_voltages.voltage_multiplexor);
 8010192:	463b      	mov	r3, r7
 8010194:	f893 33f0 	ldrb.w	r3, [r3, #1008]	; 0x3f0
 8010198:	4618      	mov	r0, r3
 801019a:	f7f0 f9a5 	bl	80004e8 <__aeabi_ui2d>
 801019e:	4602      	mov	r2, r0
 80101a0:	460b      	mov	r3, r1
 80101a2:	ec43 2b10 	vmov	d0, r2, r3
 80101a6:	f7f4 f80d 	bl	80041c4 <can1_ams_cell_voltages_voltage_multiplexor_encode>
 80101aa:	4603      	mov	r3, r0
 80101ac:	461a      	mov	r2, r3
 80101ae:	4bec      	ldr	r3, [pc, #944]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 80101b0:	701a      	strb	r2, [r3, #0]
   can1_ams_cell_voltages.v1s1 = can1_ams_cell_voltages_v1s1_encode(ams_cell_voltages.v1s1);
 80101b2:	463b      	mov	r3, r7
 80101b4:	ed93 7b00 	vldr	d7, [r3]
 80101b8:	eeb0 0a47 	vmov.f32	s0, s14
 80101bc:	eef0 0a67 	vmov.f32	s1, s15
 80101c0:	f7f4 f812 	bl	80041e8 <can1_ams_cell_voltages_v1s1_encode>
 80101c4:	4603      	mov	r3, r0
 80101c6:	461a      	mov	r2, r3
 80101c8:	4be5      	ldr	r3, [pc, #916]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 80101ca:	705a      	strb	r2, [r3, #1]
   can1_ams_cell_voltages.v7s1 = can1_ams_cell_voltages_v7s1_encode(ams_cell_voltages.v7s1);
 80101cc:	463b      	mov	r3, r7
 80101ce:	ed93 7b90 	vldr	d7, [r3, #576]	; 0x240
 80101d2:	eeb0 0a47 	vmov.f32	s0, s14
 80101d6:	eef0 0a67 	vmov.f32	s1, s15
 80101da:	f7f4 f85d 	bl	8004298 <can1_ams_cell_voltages_v7s1_encode>
 80101de:	4603      	mov	r3, r0
 80101e0:	461a      	mov	r2, r3
 80101e2:	4bdf      	ldr	r3, [pc, #892]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 80101e4:	709a      	strb	r2, [r3, #2]
   can1_ams_cell_voltages.v1s2 = can1_ams_cell_voltages_v1s2_encode(ams_cell_voltages.v1s2);
 80101e6:	463b      	mov	r3, r7
 80101e8:	ed93 7b02 	vldr	d7, [r3, #8]
 80101ec:	eeb0 0a47 	vmov.f32	s0, s14
 80101f0:	eef0 0a67 	vmov.f32	s1, s15
 80101f4:	f7f4 f8a8 	bl	8004348 <can1_ams_cell_voltages_v1s2_encode>
 80101f8:	4603      	mov	r3, r0
 80101fa:	461a      	mov	r2, r3
 80101fc:	4bd8      	ldr	r3, [pc, #864]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 80101fe:	70da      	strb	r2, [r3, #3]
   can1_ams_cell_voltages.v7s2 = can1_ams_cell_voltages_v7s2_encode(ams_cell_voltages.v7s2);
 8010200:	463b      	mov	r3, r7
 8010202:	ed93 7b92 	vldr	d7, [r3, #584]	; 0x248
 8010206:	eeb0 0a47 	vmov.f32	s0, s14
 801020a:	eef0 0a67 	vmov.f32	s1, s15
 801020e:	f7f4 f8f3 	bl	80043f8 <can1_ams_cell_voltages_v7s2_encode>
 8010212:	4603      	mov	r3, r0
 8010214:	461a      	mov	r2, r3
 8010216:	4bd2      	ldr	r3, [pc, #840]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 8010218:	711a      	strb	r2, [r3, #4]
   can1_ams_cell_voltages.v1s3 = can1_ams_cell_voltages_v1s3_encode(ams_cell_voltages.v1s3);
 801021a:	463b      	mov	r3, r7
 801021c:	ed93 7b04 	vldr	d7, [r3, #16]
 8010220:	eeb0 0a47 	vmov.f32	s0, s14
 8010224:	eef0 0a67 	vmov.f32	s1, s15
 8010228:	f7f4 f93e 	bl	80044a8 <can1_ams_cell_voltages_v1s3_encode>
 801022c:	4603      	mov	r3, r0
 801022e:	461a      	mov	r2, r3
 8010230:	4bcb      	ldr	r3, [pc, #812]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 8010232:	715a      	strb	r2, [r3, #5]
   can1_ams_cell_voltages.v7s3 = can1_ams_cell_voltages_v7s3_encode(ams_cell_voltages.v7s3);
 8010234:	463b      	mov	r3, r7
 8010236:	ed93 7b94 	vldr	d7, [r3, #592]	; 0x250
 801023a:	eeb0 0a47 	vmov.f32	s0, s14
 801023e:	eef0 0a67 	vmov.f32	s1, s15
 8010242:	f7f4 f989 	bl	8004558 <can1_ams_cell_voltages_v7s3_encode>
 8010246:	4603      	mov	r3, r0
 8010248:	461a      	mov	r2, r3
 801024a:	4bc5      	ldr	r3, [pc, #788]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 801024c:	719a      	strb	r2, [r3, #6]
   can1_ams_cell_voltages.v1s4 = can1_ams_cell_voltages_v1s4_encode(ams_cell_voltages.v1s4);
 801024e:	463b      	mov	r3, r7
 8010250:	ed93 7b06 	vldr	d7, [r3, #24]
 8010254:	eeb0 0a47 	vmov.f32	s0, s14
 8010258:	eef0 0a67 	vmov.f32	s1, s15
 801025c:	f7f4 f9d4 	bl	8004608 <can1_ams_cell_voltages_v1s4_encode>
 8010260:	4603      	mov	r3, r0
 8010262:	461a      	mov	r2, r3
 8010264:	4bbe      	ldr	r3, [pc, #760]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 8010266:	71da      	strb	r2, [r3, #7]
   can1_ams_cell_voltages.v7s4 = can1_ams_cell_voltages_v7s4_encode(ams_cell_voltages.v7s4);
 8010268:	463b      	mov	r3, r7
 801026a:	ed93 7b96 	vldr	d7, [r3, #600]	; 0x258
 801026e:	eeb0 0a47 	vmov.f32	s0, s14
 8010272:	eef0 0a67 	vmov.f32	s1, s15
 8010276:	f7f4 fa1f 	bl	80046b8 <can1_ams_cell_voltages_v7s4_encode>
 801027a:	4603      	mov	r3, r0
 801027c:	461a      	mov	r2, r3
 801027e:	4bb8      	ldr	r3, [pc, #736]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 8010280:	721a      	strb	r2, [r3, #8]
   can1_ams_cell_voltages.v1s5 = can1_ams_cell_voltages_v1s5_encode(ams_cell_voltages.v1s5);
 8010282:	463b      	mov	r3, r7
 8010284:	ed93 7b08 	vldr	d7, [r3, #32]
 8010288:	eeb0 0a47 	vmov.f32	s0, s14
 801028c:	eef0 0a67 	vmov.f32	s1, s15
 8010290:	f7f4 fa6a 	bl	8004768 <can1_ams_cell_voltages_v1s5_encode>
 8010294:	4603      	mov	r3, r0
 8010296:	461a      	mov	r2, r3
 8010298:	4bb1      	ldr	r3, [pc, #708]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 801029a:	725a      	strb	r2, [r3, #9]
   can1_ams_cell_voltages.v7s5 = can1_ams_cell_voltages_v7s5_encode(ams_cell_voltages.v7s5);
 801029c:	463b      	mov	r3, r7
 801029e:	ed93 7b98 	vldr	d7, [r3, #608]	; 0x260
 80102a2:	eeb0 0a47 	vmov.f32	s0, s14
 80102a6:	eef0 0a67 	vmov.f32	s1, s15
 80102aa:	f7f4 fab5 	bl	8004818 <can1_ams_cell_voltages_v7s5_encode>
 80102ae:	4603      	mov	r3, r0
 80102b0:	461a      	mov	r2, r3
 80102b2:	4bab      	ldr	r3, [pc, #684]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 80102b4:	729a      	strb	r2, [r3, #10]
   can1_ams_cell_voltages.v1s6 = can1_ams_cell_voltages_v1s6_encode(ams_cell_voltages.v1s6);
 80102b6:	463b      	mov	r3, r7
 80102b8:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 80102bc:	eeb0 0a47 	vmov.f32	s0, s14
 80102c0:	eef0 0a67 	vmov.f32	s1, s15
 80102c4:	f7f4 fb00 	bl	80048c8 <can1_ams_cell_voltages_v1s6_encode>
 80102c8:	4603      	mov	r3, r0
 80102ca:	461a      	mov	r2, r3
 80102cc:	4ba4      	ldr	r3, [pc, #656]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 80102ce:	72da      	strb	r2, [r3, #11]
   can1_ams_cell_voltages.v7s6 = can1_ams_cell_voltages_v7s6_encode(ams_cell_voltages.v7s6);
 80102d0:	463b      	mov	r3, r7
 80102d2:	ed93 7b9a 	vldr	d7, [r3, #616]	; 0x268
 80102d6:	eeb0 0a47 	vmov.f32	s0, s14
 80102da:	eef0 0a67 	vmov.f32	s1, s15
 80102de:	f7f4 fb4b 	bl	8004978 <can1_ams_cell_voltages_v7s6_encode>
 80102e2:	4603      	mov	r3, r0
 80102e4:	461a      	mov	r2, r3
 80102e6:	4b9e      	ldr	r3, [pc, #632]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 80102e8:	731a      	strb	r2, [r3, #12]
   can1_ams_cell_voltages.v1s7 = can1_ams_cell_voltages_v1s7_encode(ams_cell_voltages.v1s7);
 80102ea:	463b      	mov	r3, r7
 80102ec:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 80102f0:	eeb0 0a47 	vmov.f32	s0, s14
 80102f4:	eef0 0a67 	vmov.f32	s1, s15
 80102f8:	f7f4 fb96 	bl	8004a28 <can1_ams_cell_voltages_v1s7_encode>
 80102fc:	4603      	mov	r3, r0
 80102fe:	461a      	mov	r2, r3
 8010300:	4b97      	ldr	r3, [pc, #604]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 8010302:	735a      	strb	r2, [r3, #13]
   can1_ams_cell_voltages.v7s7 = can1_ams_cell_voltages_v7s7_encode(ams_cell_voltages.v7s7);
 8010304:	463b      	mov	r3, r7
 8010306:	ed93 7b9c 	vldr	d7, [r3, #624]	; 0x270
 801030a:	eeb0 0a47 	vmov.f32	s0, s14
 801030e:	eef0 0a67 	vmov.f32	s1, s15
 8010312:	f7f4 fbe1 	bl	8004ad8 <can1_ams_cell_voltages_v7s7_encode>
 8010316:	4603      	mov	r3, r0
 8010318:	461a      	mov	r2, r3
 801031a:	4b91      	ldr	r3, [pc, #580]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 801031c:	739a      	strb	r2, [r3, #14]
   can1_ams_cell_voltages.v1s8 = can1_ams_cell_voltages_v1s8_encode(ams_cell_voltages.v1s8);
 801031e:	463b      	mov	r3, r7
 8010320:	ed93 7b0e 	vldr	d7, [r3, #56]	; 0x38
 8010324:	eeb0 0a47 	vmov.f32	s0, s14
 8010328:	eef0 0a67 	vmov.f32	s1, s15
 801032c:	f7f4 fc2c 	bl	8004b88 <can1_ams_cell_voltages_v1s8_encode>
 8010330:	4603      	mov	r3, r0
 8010332:	461a      	mov	r2, r3
 8010334:	4b8a      	ldr	r3, [pc, #552]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 8010336:	73da      	strb	r2, [r3, #15]
   can1_ams_cell_voltages.v7s8 = can1_ams_cell_voltages_v7s8_encode(ams_cell_voltages.v7s8);
 8010338:	463b      	mov	r3, r7
 801033a:	ed93 7b9e 	vldr	d7, [r3, #632]	; 0x278
 801033e:	eeb0 0a47 	vmov.f32	s0, s14
 8010342:	eef0 0a67 	vmov.f32	s1, s15
 8010346:	f7f4 fc77 	bl	8004c38 <can1_ams_cell_voltages_v7s8_encode>
 801034a:	4603      	mov	r3, r0
 801034c:	461a      	mov	r2, r3
 801034e:	4b84      	ldr	r3, [pc, #528]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 8010350:	741a      	strb	r2, [r3, #16]
   can1_ams_cell_voltages.v1s9 = can1_ams_cell_voltages_v1s9_encode(ams_cell_voltages.v1s9);
 8010352:	463b      	mov	r3, r7
 8010354:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 8010358:	eeb0 0a47 	vmov.f32	s0, s14
 801035c:	eef0 0a67 	vmov.f32	s1, s15
 8010360:	f7f4 fcc2 	bl	8004ce8 <can1_ams_cell_voltages_v1s9_encode>
 8010364:	4603      	mov	r3, r0
 8010366:	461a      	mov	r2, r3
 8010368:	4b7d      	ldr	r3, [pc, #500]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 801036a:	745a      	strb	r2, [r3, #17]
   can1_ams_cell_voltages.v7s9 = can1_ams_cell_voltages_v7s9_encode(ams_cell_voltages.v7s9);
 801036c:	463b      	mov	r3, r7
 801036e:	ed93 7ba0 	vldr	d7, [r3, #640]	; 0x280
 8010372:	eeb0 0a47 	vmov.f32	s0, s14
 8010376:	eef0 0a67 	vmov.f32	s1, s15
 801037a:	f7f4 fd0d 	bl	8004d98 <can1_ams_cell_voltages_v7s9_encode>
 801037e:	4603      	mov	r3, r0
 8010380:	461a      	mov	r2, r3
 8010382:	4b77      	ldr	r3, [pc, #476]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 8010384:	749a      	strb	r2, [r3, #18]
   can1_ams_cell_voltages.v1s10 = can1_ams_cell_voltages_v1s10_encode(ams_cell_voltages.v1s10);
 8010386:	463b      	mov	r3, r7
 8010388:	ed93 7b12 	vldr	d7, [r3, #72]	; 0x48
 801038c:	eeb0 0a47 	vmov.f32	s0, s14
 8010390:	eef0 0a67 	vmov.f32	s1, s15
 8010394:	f7f4 fd58 	bl	8004e48 <can1_ams_cell_voltages_v1s10_encode>
 8010398:	4603      	mov	r3, r0
 801039a:	461a      	mov	r2, r3
 801039c:	4b70      	ldr	r3, [pc, #448]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 801039e:	74da      	strb	r2, [r3, #19]
   can1_ams_cell_voltages.v7s10 = can1_ams_cell_voltages_v7s10_encode(ams_cell_voltages.v7s10);
 80103a0:	463b      	mov	r3, r7
 80103a2:	ed93 7ba2 	vldr	d7, [r3, #648]	; 0x288
 80103a6:	eeb0 0a47 	vmov.f32	s0, s14
 80103aa:	eef0 0a67 	vmov.f32	s1, s15
 80103ae:	f7f4 fda3 	bl	8004ef8 <can1_ams_cell_voltages_v7s10_encode>
 80103b2:	4603      	mov	r3, r0
 80103b4:	461a      	mov	r2, r3
 80103b6:	4b6a      	ldr	r3, [pc, #424]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 80103b8:	751a      	strb	r2, [r3, #20]
   can1_ams_cell_voltages.v1s11 = can1_ams_cell_voltages_v1s11_encode(ams_cell_voltages.v1s11);
 80103ba:	463b      	mov	r3, r7
 80103bc:	ed93 7b14 	vldr	d7, [r3, #80]	; 0x50
 80103c0:	eeb0 0a47 	vmov.f32	s0, s14
 80103c4:	eef0 0a67 	vmov.f32	s1, s15
 80103c8:	f7f4 fdee 	bl	8004fa8 <can1_ams_cell_voltages_v1s11_encode>
 80103cc:	4603      	mov	r3, r0
 80103ce:	461a      	mov	r2, r3
 80103d0:	4b63      	ldr	r3, [pc, #396]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 80103d2:	755a      	strb	r2, [r3, #21]
   can1_ams_cell_voltages.v7s11 = can1_ams_cell_voltages_v7s11_encode(ams_cell_voltages.v7s11);
 80103d4:	463b      	mov	r3, r7
 80103d6:	ed93 7ba4 	vldr	d7, [r3, #656]	; 0x290
 80103da:	eeb0 0a47 	vmov.f32	s0, s14
 80103de:	eef0 0a67 	vmov.f32	s1, s15
 80103e2:	f7f4 fe39 	bl	8005058 <can1_ams_cell_voltages_v7s11_encode>
 80103e6:	4603      	mov	r3, r0
 80103e8:	461a      	mov	r2, r3
 80103ea:	4b5d      	ldr	r3, [pc, #372]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 80103ec:	759a      	strb	r2, [r3, #22]
   can1_ams_cell_voltages.v1s12 = can1_ams_cell_voltages_v1s12_encode(ams_cell_voltages.v1s12);
 80103ee:	463b      	mov	r3, r7
 80103f0:	ed93 7b16 	vldr	d7, [r3, #88]	; 0x58
 80103f4:	eeb0 0a47 	vmov.f32	s0, s14
 80103f8:	eef0 0a67 	vmov.f32	s1, s15
 80103fc:	f7f4 fe84 	bl	8005108 <can1_ams_cell_voltages_v1s12_encode>
 8010400:	4603      	mov	r3, r0
 8010402:	461a      	mov	r2, r3
 8010404:	4b56      	ldr	r3, [pc, #344]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 8010406:	75da      	strb	r2, [r3, #23]
   can1_ams_cell_voltages.v7s12 = can1_ams_cell_voltages_v7s12_encode(ams_cell_voltages.v7s12);
 8010408:	463b      	mov	r3, r7
 801040a:	ed93 7ba6 	vldr	d7, [r3, #664]	; 0x298
 801040e:	eeb0 0a47 	vmov.f32	s0, s14
 8010412:	eef0 0a67 	vmov.f32	s1, s15
 8010416:	f7f4 fecf 	bl	80051b8 <can1_ams_cell_voltages_v7s12_encode>
 801041a:	4603      	mov	r3, r0
 801041c:	461a      	mov	r2, r3
 801041e:	4b50      	ldr	r3, [pc, #320]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 8010420:	761a      	strb	r2, [r3, #24]
   can1_ams_cell_voltages.v2s1 = can1_ams_cell_voltages_v2s1_encode(ams_cell_voltages.v2s1);
 8010422:	463b      	mov	r3, r7
 8010424:	ed93 7b18 	vldr	d7, [r3, #96]	; 0x60
 8010428:	eeb0 0a47 	vmov.f32	s0, s14
 801042c:	eef0 0a67 	vmov.f32	s1, s15
 8010430:	f7f4 ff1a 	bl	8005268 <can1_ams_cell_voltages_v2s1_encode>
 8010434:	4603      	mov	r3, r0
 8010436:	461a      	mov	r2, r3
 8010438:	4b49      	ldr	r3, [pc, #292]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 801043a:	765a      	strb	r2, [r3, #25]
   can1_ams_cell_voltages.v8s1 = can1_ams_cell_voltages_v8s1_encode(ams_cell_voltages.v8s1);
 801043c:	463b      	mov	r3, r7
 801043e:	ed93 7ba8 	vldr	d7, [r3, #672]	; 0x2a0
 8010442:	eeb0 0a47 	vmov.f32	s0, s14
 8010446:	eef0 0a67 	vmov.f32	s1, s15
 801044a:	f7f4 ff65 	bl	8005318 <can1_ams_cell_voltages_v8s1_encode>
 801044e:	4603      	mov	r3, r0
 8010450:	461a      	mov	r2, r3
 8010452:	4b43      	ldr	r3, [pc, #268]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 8010454:	769a      	strb	r2, [r3, #26]
   can1_ams_cell_voltages.v2s2 = can1_ams_cell_voltages_v2s2_encode(ams_cell_voltages.v2s2);
 8010456:	463b      	mov	r3, r7
 8010458:	ed93 7b1a 	vldr	d7, [r3, #104]	; 0x68
 801045c:	eeb0 0a47 	vmov.f32	s0, s14
 8010460:	eef0 0a67 	vmov.f32	s1, s15
 8010464:	f7f4 ffb0 	bl	80053c8 <can1_ams_cell_voltages_v2s2_encode>
 8010468:	4603      	mov	r3, r0
 801046a:	461a      	mov	r2, r3
 801046c:	4b3c      	ldr	r3, [pc, #240]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 801046e:	76da      	strb	r2, [r3, #27]
   can1_ams_cell_voltages.v8s2 = can1_ams_cell_voltages_v8s2_encode(ams_cell_voltages.v8s2);
 8010470:	463b      	mov	r3, r7
 8010472:	ed93 7baa 	vldr	d7, [r3, #680]	; 0x2a8
 8010476:	eeb0 0a47 	vmov.f32	s0, s14
 801047a:	eef0 0a67 	vmov.f32	s1, s15
 801047e:	f7f4 fffb 	bl	8005478 <can1_ams_cell_voltages_v8s2_encode>
 8010482:	4603      	mov	r3, r0
 8010484:	461a      	mov	r2, r3
 8010486:	4b36      	ldr	r3, [pc, #216]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 8010488:	771a      	strb	r2, [r3, #28]
   can1_ams_cell_voltages.v2s3 = can1_ams_cell_voltages_v2s3_encode(ams_cell_voltages.v2s3);
 801048a:	463b      	mov	r3, r7
 801048c:	ed93 7b1c 	vldr	d7, [r3, #112]	; 0x70
 8010490:	eeb0 0a47 	vmov.f32	s0, s14
 8010494:	eef0 0a67 	vmov.f32	s1, s15
 8010498:	f7f5 f846 	bl	8005528 <can1_ams_cell_voltages_v2s3_encode>
 801049c:	4603      	mov	r3, r0
 801049e:	461a      	mov	r2, r3
 80104a0:	4b2f      	ldr	r3, [pc, #188]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 80104a2:	775a      	strb	r2, [r3, #29]
   can1_ams_cell_voltages.v8s3 = can1_ams_cell_voltages_v8s3_encode(ams_cell_voltages.v8s3);
 80104a4:	463b      	mov	r3, r7
 80104a6:	ed93 7bac 	vldr	d7, [r3, #688]	; 0x2b0
 80104aa:	eeb0 0a47 	vmov.f32	s0, s14
 80104ae:	eef0 0a67 	vmov.f32	s1, s15
 80104b2:	f7f5 f891 	bl	80055d8 <can1_ams_cell_voltages_v8s3_encode>
 80104b6:	4603      	mov	r3, r0
 80104b8:	461a      	mov	r2, r3
 80104ba:	4b29      	ldr	r3, [pc, #164]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 80104bc:	779a      	strb	r2, [r3, #30]
   can1_ams_cell_voltages.v2s4 = can1_ams_cell_voltages_v2s4_encode(ams_cell_voltages.v2s4);
 80104be:	463b      	mov	r3, r7
 80104c0:	ed93 7b1e 	vldr	d7, [r3, #120]	; 0x78
 80104c4:	eeb0 0a47 	vmov.f32	s0, s14
 80104c8:	eef0 0a67 	vmov.f32	s1, s15
 80104cc:	f7f5 f8dc 	bl	8005688 <can1_ams_cell_voltages_v2s4_encode>
 80104d0:	4603      	mov	r3, r0
 80104d2:	461a      	mov	r2, r3
 80104d4:	4b22      	ldr	r3, [pc, #136]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 80104d6:	77da      	strb	r2, [r3, #31]
   can1_ams_cell_voltages.v8s4 = can1_ams_cell_voltages_v8s4_encode(ams_cell_voltages.v8s4);
 80104d8:	463b      	mov	r3, r7
 80104da:	ed93 7bae 	vldr	d7, [r3, #696]	; 0x2b8
 80104de:	eeb0 0a47 	vmov.f32	s0, s14
 80104e2:	eef0 0a67 	vmov.f32	s1, s15
 80104e6:	f7f5 f927 	bl	8005738 <can1_ams_cell_voltages_v8s4_encode>
 80104ea:	4603      	mov	r3, r0
 80104ec:	461a      	mov	r2, r3
 80104ee:	4b1c      	ldr	r3, [pc, #112]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 80104f0:	f883 2020 	strb.w	r2, [r3, #32]
   can1_ams_cell_voltages.v2s5 = can1_ams_cell_voltages_v2s5_encode(ams_cell_voltages.v2s5);
 80104f4:	463b      	mov	r3, r7
 80104f6:	ed93 7b20 	vldr	d7, [r3, #128]	; 0x80
 80104fa:	eeb0 0a47 	vmov.f32	s0, s14
 80104fe:	eef0 0a67 	vmov.f32	s1, s15
 8010502:	f7f5 f971 	bl	80057e8 <can1_ams_cell_voltages_v2s5_encode>
 8010506:	4603      	mov	r3, r0
 8010508:	461a      	mov	r2, r3
 801050a:	4b15      	ldr	r3, [pc, #84]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 801050c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
   can1_ams_cell_voltages.v8s5 = can1_ams_cell_voltages_v8s5_encode(ams_cell_voltages.v8s5);
 8010510:	463b      	mov	r3, r7
 8010512:	ed93 7bb0 	vldr	d7, [r3, #704]	; 0x2c0
 8010516:	eeb0 0a47 	vmov.f32	s0, s14
 801051a:	eef0 0a67 	vmov.f32	s1, s15
 801051e:	f7f5 f9bb 	bl	8005898 <can1_ams_cell_voltages_v8s5_encode>
 8010522:	4603      	mov	r3, r0
 8010524:	461a      	mov	r2, r3
 8010526:	4b0e      	ldr	r3, [pc, #56]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 8010528:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
   can1_ams_cell_voltages.v2s6 = can1_ams_cell_voltages_v2s6_encode(ams_cell_voltages.v2s6);
 801052c:	463b      	mov	r3, r7
 801052e:	ed93 7b22 	vldr	d7, [r3, #136]	; 0x88
 8010532:	eeb0 0a47 	vmov.f32	s0, s14
 8010536:	eef0 0a67 	vmov.f32	s1, s15
 801053a:	f7f5 fa05 	bl	8005948 <can1_ams_cell_voltages_v2s6_encode>
 801053e:	4603      	mov	r3, r0
 8010540:	461a      	mov	r2, r3
 8010542:	4b07      	ldr	r3, [pc, #28]	; (8010560 <can1_ams_cell_voltages_transmit+0x3fc>)
 8010544:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
   can1_ams_cell_voltages.v8s6 = can1_ams_cell_voltages_v8s6_encode(ams_cell_voltages.v8s6);
 8010548:	463b      	mov	r3, r7
 801054a:	ed93 7bb2 	vldr	d7, [r3, #712]	; 0x2c8
 801054e:	eeb0 0a47 	vmov.f32	s0, s14
 8010552:	eef0 0a67 	vmov.f32	s1, s15
 8010556:	f7f5 fa4f 	bl	80059f8 <can1_ams_cell_voltages_v8s6_encode>
 801055a:	4603      	mov	r3, r0
 801055c:	461a      	mov	r2, r3
 801055e:	e001      	b.n	8010564 <can1_ams_cell_voltages_transmit+0x400>
 8010560:	200014f4 	.word	0x200014f4
 8010564:	4bed      	ldr	r3, [pc, #948]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 8010566:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   can1_ams_cell_voltages.v2s7 = can1_ams_cell_voltages_v2s7_encode(ams_cell_voltages.v2s7);
 801056a:	463b      	mov	r3, r7
 801056c:	ed93 7b24 	vldr	d7, [r3, #144]	; 0x90
 8010570:	eeb0 0a47 	vmov.f32	s0, s14
 8010574:	eef0 0a67 	vmov.f32	s1, s15
 8010578:	f7f5 fa96 	bl	8005aa8 <can1_ams_cell_voltages_v2s7_encode>
 801057c:	4603      	mov	r3, r0
 801057e:	461a      	mov	r2, r3
 8010580:	4be6      	ldr	r3, [pc, #920]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 8010582:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
   can1_ams_cell_voltages.v8s7 = can1_ams_cell_voltages_v8s7_encode(ams_cell_voltages.v8s7);
 8010586:	463b      	mov	r3, r7
 8010588:	ed93 7bb4 	vldr	d7, [r3, #720]	; 0x2d0
 801058c:	eeb0 0a47 	vmov.f32	s0, s14
 8010590:	eef0 0a67 	vmov.f32	s1, s15
 8010594:	f7f5 fae0 	bl	8005b58 <can1_ams_cell_voltages_v8s7_encode>
 8010598:	4603      	mov	r3, r0
 801059a:	461a      	mov	r2, r3
 801059c:	4bdf      	ldr	r3, [pc, #892]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 801059e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
   can1_ams_cell_voltages.v2s8 = can1_ams_cell_voltages_v2s8_encode(ams_cell_voltages.v2s8);
 80105a2:	463b      	mov	r3, r7
 80105a4:	ed93 7b26 	vldr	d7, [r3, #152]	; 0x98
 80105a8:	eeb0 0a47 	vmov.f32	s0, s14
 80105ac:	eef0 0a67 	vmov.f32	s1, s15
 80105b0:	f7f5 fb2a 	bl	8005c08 <can1_ams_cell_voltages_v2s8_encode>
 80105b4:	4603      	mov	r3, r0
 80105b6:	461a      	mov	r2, r3
 80105b8:	4bd8      	ldr	r3, [pc, #864]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 80105ba:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
   can1_ams_cell_voltages.v8s8 = can1_ams_cell_voltages_v8s8_encode(ams_cell_voltages.v8s8);
 80105be:	463b      	mov	r3, r7
 80105c0:	ed93 7bb6 	vldr	d7, [r3, #728]	; 0x2d8
 80105c4:	eeb0 0a47 	vmov.f32	s0, s14
 80105c8:	eef0 0a67 	vmov.f32	s1, s15
 80105cc:	f7f5 fb74 	bl	8005cb8 <can1_ams_cell_voltages_v8s8_encode>
 80105d0:	4603      	mov	r3, r0
 80105d2:	461a      	mov	r2, r3
 80105d4:	4bd1      	ldr	r3, [pc, #836]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 80105d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
   can1_ams_cell_voltages.v2s9 = can1_ams_cell_voltages_v2s9_encode(ams_cell_voltages.v2s9);
 80105da:	463b      	mov	r3, r7
 80105dc:	ed93 7b28 	vldr	d7, [r3, #160]	; 0xa0
 80105e0:	eeb0 0a47 	vmov.f32	s0, s14
 80105e4:	eef0 0a67 	vmov.f32	s1, s15
 80105e8:	f7f5 fbbe 	bl	8005d68 <can1_ams_cell_voltages_v2s9_encode>
 80105ec:	4603      	mov	r3, r0
 80105ee:	461a      	mov	r2, r3
 80105f0:	4bca      	ldr	r3, [pc, #808]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 80105f2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
   can1_ams_cell_voltages.v8s9 = can1_ams_cell_voltages_v8s9_encode(ams_cell_voltages.v8s9);
 80105f6:	463b      	mov	r3, r7
 80105f8:	ed93 7bb8 	vldr	d7, [r3, #736]	; 0x2e0
 80105fc:	eeb0 0a47 	vmov.f32	s0, s14
 8010600:	eef0 0a67 	vmov.f32	s1, s15
 8010604:	f7f5 fc08 	bl	8005e18 <can1_ams_cell_voltages_v8s9_encode>
 8010608:	4603      	mov	r3, r0
 801060a:	461a      	mov	r2, r3
 801060c:	4bc3      	ldr	r3, [pc, #780]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 801060e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
   can1_ams_cell_voltages.v2s10 = can1_ams_cell_voltages_v2s10_encode(ams_cell_voltages.v2s10);
 8010612:	463b      	mov	r3, r7
 8010614:	ed93 7b2a 	vldr	d7, [r3, #168]	; 0xa8
 8010618:	eeb0 0a47 	vmov.f32	s0, s14
 801061c:	eef0 0a67 	vmov.f32	s1, s15
 8010620:	f7f5 fc52 	bl	8005ec8 <can1_ams_cell_voltages_v2s10_encode>
 8010624:	4603      	mov	r3, r0
 8010626:	461a      	mov	r2, r3
 8010628:	4bbc      	ldr	r3, [pc, #752]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 801062a:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
   can1_ams_cell_voltages.v8s10 = can1_ams_cell_voltages_v8s10_encode(ams_cell_voltages.v8s10);
 801062e:	463b      	mov	r3, r7
 8010630:	ed93 7bba 	vldr	d7, [r3, #744]	; 0x2e8
 8010634:	eeb0 0a47 	vmov.f32	s0, s14
 8010638:	eef0 0a67 	vmov.f32	s1, s15
 801063c:	f7f5 fc9c 	bl	8005f78 <can1_ams_cell_voltages_v8s10_encode>
 8010640:	4603      	mov	r3, r0
 8010642:	461a      	mov	r2, r3
 8010644:	4bb5      	ldr	r3, [pc, #724]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 8010646:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
   can1_ams_cell_voltages.v2s11 = can1_ams_cell_voltages_v2s11_encode(ams_cell_voltages.v2s11);
 801064a:	463b      	mov	r3, r7
 801064c:	ed93 7b2c 	vldr	d7, [r3, #176]	; 0xb0
 8010650:	eeb0 0a47 	vmov.f32	s0, s14
 8010654:	eef0 0a67 	vmov.f32	s1, s15
 8010658:	f7f5 fce6 	bl	8006028 <can1_ams_cell_voltages_v2s11_encode>
 801065c:	4603      	mov	r3, r0
 801065e:	461a      	mov	r2, r3
 8010660:	4bae      	ldr	r3, [pc, #696]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 8010662:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
   can1_ams_cell_voltages.v8s11 = can1_ams_cell_voltages_v8s11_encode(ams_cell_voltages.v8s11);
 8010666:	463b      	mov	r3, r7
 8010668:	ed93 7bbc 	vldr	d7, [r3, #752]	; 0x2f0
 801066c:	eeb0 0a47 	vmov.f32	s0, s14
 8010670:	eef0 0a67 	vmov.f32	s1, s15
 8010674:	f7f5 fd30 	bl	80060d8 <can1_ams_cell_voltages_v8s11_encode>
 8010678:	4603      	mov	r3, r0
 801067a:	461a      	mov	r2, r3
 801067c:	4ba7      	ldr	r3, [pc, #668]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 801067e:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
   can1_ams_cell_voltages.v2s12 = can1_ams_cell_voltages_v2s12_encode(ams_cell_voltages.v2s12);
 8010682:	463b      	mov	r3, r7
 8010684:	ed93 7b2e 	vldr	d7, [r3, #184]	; 0xb8
 8010688:	eeb0 0a47 	vmov.f32	s0, s14
 801068c:	eef0 0a67 	vmov.f32	s1, s15
 8010690:	f7f5 fd7a 	bl	8006188 <can1_ams_cell_voltages_v2s12_encode>
 8010694:	4603      	mov	r3, r0
 8010696:	461a      	mov	r2, r3
 8010698:	4ba0      	ldr	r3, [pc, #640]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 801069a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   can1_ams_cell_voltages.v8s12 = can1_ams_cell_voltages_v8s12_encode(ams_cell_voltages.v8s12);
 801069e:	463b      	mov	r3, r7
 80106a0:	ed93 7bbe 	vldr	d7, [r3, #760]	; 0x2f8
 80106a4:	eeb0 0a47 	vmov.f32	s0, s14
 80106a8:	eef0 0a67 	vmov.f32	s1, s15
 80106ac:	f7f5 fdc4 	bl	8006238 <can1_ams_cell_voltages_v8s12_encode>
 80106b0:	4603      	mov	r3, r0
 80106b2:	461a      	mov	r2, r3
 80106b4:	4b99      	ldr	r3, [pc, #612]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 80106b6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
   can1_ams_cell_voltages.v3s1 = can1_ams_cell_voltages_v3s1_encode(ams_cell_voltages.v3s1);
 80106ba:	463b      	mov	r3, r7
 80106bc:	ed93 7b30 	vldr	d7, [r3, #192]	; 0xc0
 80106c0:	eeb0 0a47 	vmov.f32	s0, s14
 80106c4:	eef0 0a67 	vmov.f32	s1, s15
 80106c8:	f7f5 fe0e 	bl	80062e8 <can1_ams_cell_voltages_v3s1_encode>
 80106cc:	4603      	mov	r3, r0
 80106ce:	461a      	mov	r2, r3
 80106d0:	4b92      	ldr	r3, [pc, #584]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 80106d2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
   can1_ams_cell_voltages.v9s1 = can1_ams_cell_voltages_v9s1_encode(ams_cell_voltages.v9s1);
 80106d6:	463b      	mov	r3, r7
 80106d8:	ed93 7bc0 	vldr	d7, [r3, #768]	; 0x300
 80106dc:	eeb0 0a47 	vmov.f32	s0, s14
 80106e0:	eef0 0a67 	vmov.f32	s1, s15
 80106e4:	f7f5 fe58 	bl	8006398 <can1_ams_cell_voltages_v9s1_encode>
 80106e8:	4603      	mov	r3, r0
 80106ea:	461a      	mov	r2, r3
 80106ec:	4b8b      	ldr	r3, [pc, #556]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 80106ee:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
   can1_ams_cell_voltages.v3s2 = can1_ams_cell_voltages_v3s2_encode(ams_cell_voltages.v3s2);
 80106f2:	463b      	mov	r3, r7
 80106f4:	ed93 7b32 	vldr	d7, [r3, #200]	; 0xc8
 80106f8:	eeb0 0a47 	vmov.f32	s0, s14
 80106fc:	eef0 0a67 	vmov.f32	s1, s15
 8010700:	f7f5 fea2 	bl	8006448 <can1_ams_cell_voltages_v3s2_encode>
 8010704:	4603      	mov	r3, r0
 8010706:	461a      	mov	r2, r3
 8010708:	4b84      	ldr	r3, [pc, #528]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 801070a:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
   can1_ams_cell_voltages.v9s2 = can1_ams_cell_voltages_v9s2_encode(ams_cell_voltages.v9s2);
 801070e:	463b      	mov	r3, r7
 8010710:	ed93 7bc2 	vldr	d7, [r3, #776]	; 0x308
 8010714:	eeb0 0a47 	vmov.f32	s0, s14
 8010718:	eef0 0a67 	vmov.f32	s1, s15
 801071c:	f7f5 feec 	bl	80064f8 <can1_ams_cell_voltages_v9s2_encode>
 8010720:	4603      	mov	r3, r0
 8010722:	461a      	mov	r2, r3
 8010724:	4b7d      	ldr	r3, [pc, #500]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 8010726:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
   can1_ams_cell_voltages.v3s3 = can1_ams_cell_voltages_v3s3_encode(ams_cell_voltages.v3s3);
 801072a:	463b      	mov	r3, r7
 801072c:	ed93 7b34 	vldr	d7, [r3, #208]	; 0xd0
 8010730:	eeb0 0a47 	vmov.f32	s0, s14
 8010734:	eef0 0a67 	vmov.f32	s1, s15
 8010738:	f7f5 ff36 	bl	80065a8 <can1_ams_cell_voltages_v3s3_encode>
 801073c:	4603      	mov	r3, r0
 801073e:	461a      	mov	r2, r3
 8010740:	4b76      	ldr	r3, [pc, #472]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 8010742:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
   can1_ams_cell_voltages.v9s3 = can1_ams_cell_voltages_v9s3_encode(ams_cell_voltages.v9s3);
 8010746:	463b      	mov	r3, r7
 8010748:	ed93 7bc4 	vldr	d7, [r3, #784]	; 0x310
 801074c:	eeb0 0a47 	vmov.f32	s0, s14
 8010750:	eef0 0a67 	vmov.f32	s1, s15
 8010754:	f7f5 ff80 	bl	8006658 <can1_ams_cell_voltages_v9s3_encode>
 8010758:	4603      	mov	r3, r0
 801075a:	461a      	mov	r2, r3
 801075c:	4b6f      	ldr	r3, [pc, #444]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 801075e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
   can1_ams_cell_voltages.v3s4 = can1_ams_cell_voltages_v3s4_encode(ams_cell_voltages.v3s4);
 8010762:	463b      	mov	r3, r7
 8010764:	ed93 7b36 	vldr	d7, [r3, #216]	; 0xd8
 8010768:	eeb0 0a47 	vmov.f32	s0, s14
 801076c:	eef0 0a67 	vmov.f32	s1, s15
 8010770:	f7f5 ffca 	bl	8006708 <can1_ams_cell_voltages_v3s4_encode>
 8010774:	4603      	mov	r3, r0
 8010776:	461a      	mov	r2, r3
 8010778:	4b68      	ldr	r3, [pc, #416]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 801077a:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
   can1_ams_cell_voltages.v9s4 = can1_ams_cell_voltages_v9s4_encode(ams_cell_voltages.v9s4);
 801077e:	463b      	mov	r3, r7
 8010780:	ed93 7bc6 	vldr	d7, [r3, #792]	; 0x318
 8010784:	eeb0 0a47 	vmov.f32	s0, s14
 8010788:	eef0 0a67 	vmov.f32	s1, s15
 801078c:	f7f6 f814 	bl	80067b8 <can1_ams_cell_voltages_v9s4_encode>
 8010790:	4603      	mov	r3, r0
 8010792:	461a      	mov	r2, r3
 8010794:	4b61      	ldr	r3, [pc, #388]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 8010796:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
   can1_ams_cell_voltages.v3s5 = can1_ams_cell_voltages_v3s5_encode(ams_cell_voltages.v3s5);
 801079a:	463b      	mov	r3, r7
 801079c:	ed93 7b38 	vldr	d7, [r3, #224]	; 0xe0
 80107a0:	eeb0 0a47 	vmov.f32	s0, s14
 80107a4:	eef0 0a67 	vmov.f32	s1, s15
 80107a8:	f7f6 f85e 	bl	8006868 <can1_ams_cell_voltages_v3s5_encode>
 80107ac:	4603      	mov	r3, r0
 80107ae:	461a      	mov	r2, r3
 80107b0:	4b5a      	ldr	r3, [pc, #360]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 80107b2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
   can1_ams_cell_voltages.v9s5 = can1_ams_cell_voltages_v9s5_encode(ams_cell_voltages.v9s5);
 80107b6:	463b      	mov	r3, r7
 80107b8:	ed93 7bc8 	vldr	d7, [r3, #800]	; 0x320
 80107bc:	eeb0 0a47 	vmov.f32	s0, s14
 80107c0:	eef0 0a67 	vmov.f32	s1, s15
 80107c4:	f7f6 f8a8 	bl	8006918 <can1_ams_cell_voltages_v9s5_encode>
 80107c8:	4603      	mov	r3, r0
 80107ca:	461a      	mov	r2, r3
 80107cc:	4b53      	ldr	r3, [pc, #332]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 80107ce:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
   can1_ams_cell_voltages.v3s6 = can1_ams_cell_voltages_v3s6_encode(ams_cell_voltages.v3s6);
 80107d2:	463b      	mov	r3, r7
 80107d4:	ed93 7b3a 	vldr	d7, [r3, #232]	; 0xe8
 80107d8:	eeb0 0a47 	vmov.f32	s0, s14
 80107dc:	eef0 0a67 	vmov.f32	s1, s15
 80107e0:	f7f6 f8f2 	bl	80069c8 <can1_ams_cell_voltages_v3s6_encode>
 80107e4:	4603      	mov	r3, r0
 80107e6:	461a      	mov	r2, r3
 80107e8:	4b4c      	ldr	r3, [pc, #304]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 80107ea:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
   can1_ams_cell_voltages.v9s6 = can1_ams_cell_voltages_v9s6_encode(ams_cell_voltages.v9s6);
 80107ee:	463b      	mov	r3, r7
 80107f0:	ed93 7bca 	vldr	d7, [r3, #808]	; 0x328
 80107f4:	eeb0 0a47 	vmov.f32	s0, s14
 80107f8:	eef0 0a67 	vmov.f32	s1, s15
 80107fc:	f7f6 f93c 	bl	8006a78 <can1_ams_cell_voltages_v9s6_encode>
 8010800:	4603      	mov	r3, r0
 8010802:	461a      	mov	r2, r3
 8010804:	4b45      	ldr	r3, [pc, #276]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 8010806:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   can1_ams_cell_voltages.v3s7 = can1_ams_cell_voltages_v3s7_encode(ams_cell_voltages.v3s7);
 801080a:	463b      	mov	r3, r7
 801080c:	ed93 7b3c 	vldr	d7, [r3, #240]	; 0xf0
 8010810:	eeb0 0a47 	vmov.f32	s0, s14
 8010814:	eef0 0a67 	vmov.f32	s1, s15
 8010818:	f7f6 f986 	bl	8006b28 <can1_ams_cell_voltages_v3s7_encode>
 801081c:	4603      	mov	r3, r0
 801081e:	461a      	mov	r2, r3
 8010820:	4b3e      	ldr	r3, [pc, #248]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 8010822:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
   can1_ams_cell_voltages.v9s7 = can1_ams_cell_voltages_v9s7_encode(ams_cell_voltages.v9s7);
 8010826:	463b      	mov	r3, r7
 8010828:	ed93 7bcc 	vldr	d7, [r3, #816]	; 0x330
 801082c:	eeb0 0a47 	vmov.f32	s0, s14
 8010830:	eef0 0a67 	vmov.f32	s1, s15
 8010834:	f7f6 f9d0 	bl	8006bd8 <can1_ams_cell_voltages_v9s7_encode>
 8010838:	4603      	mov	r3, r0
 801083a:	461a      	mov	r2, r3
 801083c:	4b37      	ldr	r3, [pc, #220]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 801083e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
   can1_ams_cell_voltages.v3s8 = can1_ams_cell_voltages_v3s8_encode(ams_cell_voltages.v3s8);
 8010842:	463b      	mov	r3, r7
 8010844:	ed93 7b3e 	vldr	d7, [r3, #248]	; 0xf8
 8010848:	eeb0 0a47 	vmov.f32	s0, s14
 801084c:	eef0 0a67 	vmov.f32	s1, s15
 8010850:	f7f6 fa1a 	bl	8006c88 <can1_ams_cell_voltages_v3s8_encode>
 8010854:	4603      	mov	r3, r0
 8010856:	461a      	mov	r2, r3
 8010858:	4b30      	ldr	r3, [pc, #192]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 801085a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
   can1_ams_cell_voltages.v9s8 = can1_ams_cell_voltages_v9s8_encode(ams_cell_voltages.v9s8);
 801085e:	463b      	mov	r3, r7
 8010860:	ed93 7bce 	vldr	d7, [r3, #824]	; 0x338
 8010864:	eeb0 0a47 	vmov.f32	s0, s14
 8010868:	eef0 0a67 	vmov.f32	s1, s15
 801086c:	f7f6 fa64 	bl	8006d38 <can1_ams_cell_voltages_v9s8_encode>
 8010870:	4603      	mov	r3, r0
 8010872:	461a      	mov	r2, r3
 8010874:	4b29      	ldr	r3, [pc, #164]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 8010876:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
   can1_ams_cell_voltages.v3s9 = can1_ams_cell_voltages_v3s9_encode(ams_cell_voltages.v3s9);
 801087a:	463b      	mov	r3, r7
 801087c:	ed93 7b40 	vldr	d7, [r3, #256]	; 0x100
 8010880:	eeb0 0a47 	vmov.f32	s0, s14
 8010884:	eef0 0a67 	vmov.f32	s1, s15
 8010888:	f7f6 faae 	bl	8006de8 <can1_ams_cell_voltages_v3s9_encode>
 801088c:	4603      	mov	r3, r0
 801088e:	461a      	mov	r2, r3
 8010890:	4b22      	ldr	r3, [pc, #136]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 8010892:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
   can1_ams_cell_voltages.v9s9 = can1_ams_cell_voltages_v9s9_encode(ams_cell_voltages.v9s9);
 8010896:	463b      	mov	r3, r7
 8010898:	ed93 7bd0 	vldr	d7, [r3, #832]	; 0x340
 801089c:	eeb0 0a47 	vmov.f32	s0, s14
 80108a0:	eef0 0a67 	vmov.f32	s1, s15
 80108a4:	f7f6 faf8 	bl	8006e98 <can1_ams_cell_voltages_v9s9_encode>
 80108a8:	4603      	mov	r3, r0
 80108aa:	461a      	mov	r2, r3
 80108ac:	4b1b      	ldr	r3, [pc, #108]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 80108ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
   can1_ams_cell_voltages.v3s10 = can1_ams_cell_voltages_v3s10_encode(ams_cell_voltages.v3s10);
 80108b2:	463b      	mov	r3, r7
 80108b4:	ed93 7b42 	vldr	d7, [r3, #264]	; 0x108
 80108b8:	eeb0 0a47 	vmov.f32	s0, s14
 80108bc:	eef0 0a67 	vmov.f32	s1, s15
 80108c0:	f7f6 fb42 	bl	8006f48 <can1_ams_cell_voltages_v3s10_encode>
 80108c4:	4603      	mov	r3, r0
 80108c6:	461a      	mov	r2, r3
 80108c8:	4b14      	ldr	r3, [pc, #80]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 80108ca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
   can1_ams_cell_voltages.v9s10 = can1_ams_cell_voltages_v9s10_encode(ams_cell_voltages.v9s10);
 80108ce:	463b      	mov	r3, r7
 80108d0:	ed93 7bd2 	vldr	d7, [r3, #840]	; 0x348
 80108d4:	eeb0 0a47 	vmov.f32	s0, s14
 80108d8:	eef0 0a67 	vmov.f32	s1, s15
 80108dc:	f7f6 fb8c 	bl	8006ff8 <can1_ams_cell_voltages_v9s10_encode>
 80108e0:	4603      	mov	r3, r0
 80108e2:	461a      	mov	r2, r3
 80108e4:	4b0d      	ldr	r3, [pc, #52]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 80108e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
   can1_ams_cell_voltages.v3s11 = can1_ams_cell_voltages_v3s11_encode(ams_cell_voltages.v3s11);
 80108ea:	463b      	mov	r3, r7
 80108ec:	ed93 7b44 	vldr	d7, [r3, #272]	; 0x110
 80108f0:	eeb0 0a47 	vmov.f32	s0, s14
 80108f4:	eef0 0a67 	vmov.f32	s1, s15
 80108f8:	f7f6 fbd6 	bl	80070a8 <can1_ams_cell_voltages_v3s11_encode>
 80108fc:	4603      	mov	r3, r0
 80108fe:	461a      	mov	r2, r3
 8010900:	4b06      	ldr	r3, [pc, #24]	; (801091c <can1_ams_cell_voltages_transmit+0x7b8>)
 8010902:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
   can1_ams_cell_voltages.v9s11 = can1_ams_cell_voltages_v9s11_encode(ams_cell_voltages.v9s11);
 8010906:	463b      	mov	r3, r7
 8010908:	ed93 7bd4 	vldr	d7, [r3, #848]	; 0x350
 801090c:	eeb0 0a47 	vmov.f32	s0, s14
 8010910:	eef0 0a67 	vmov.f32	s1, s15
 8010914:	f7f6 fc20 	bl	8007158 <can1_ams_cell_voltages_v9s11_encode>
 8010918:	e002      	b.n	8010920 <can1_ams_cell_voltages_transmit+0x7bc>
 801091a:	bf00      	nop
 801091c:	200014f4 	.word	0x200014f4
 8010920:	4603      	mov	r3, r0
 8010922:	461a      	mov	r2, r3
 8010924:	4bed      	ldr	r3, [pc, #948]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010926:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
   can1_ams_cell_voltages.v3s12 = can1_ams_cell_voltages_v3s12_encode(ams_cell_voltages.v3s12);
 801092a:	463b      	mov	r3, r7
 801092c:	ed93 7b46 	vldr	d7, [r3, #280]	; 0x118
 8010930:	eeb0 0a47 	vmov.f32	s0, s14
 8010934:	eef0 0a67 	vmov.f32	s1, s15
 8010938:	f7f6 fc66 	bl	8007208 <can1_ams_cell_voltages_v3s12_encode>
 801093c:	4603      	mov	r3, r0
 801093e:	461a      	mov	r2, r3
 8010940:	4be6      	ldr	r3, [pc, #920]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010942:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
   can1_ams_cell_voltages.v9s12 = can1_ams_cell_voltages_v9s12_encode(ams_cell_voltages.v9s12);
 8010946:	463b      	mov	r3, r7
 8010948:	ed93 7bd6 	vldr	d7, [r3, #856]	; 0x358
 801094c:	eeb0 0a47 	vmov.f32	s0, s14
 8010950:	eef0 0a67 	vmov.f32	s1, s15
 8010954:	f7f6 fcb0 	bl	80072b8 <can1_ams_cell_voltages_v9s12_encode>
 8010958:	4603      	mov	r3, r0
 801095a:	461a      	mov	r2, r3
 801095c:	4bdf      	ldr	r3, [pc, #892]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 801095e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
   can1_ams_cell_voltages.v4s1 = can1_ams_cell_voltages_v4s1_encode(ams_cell_voltages.v4s1);
 8010962:	463b      	mov	r3, r7
 8010964:	ed93 7b48 	vldr	d7, [r3, #288]	; 0x120
 8010968:	eeb0 0a47 	vmov.f32	s0, s14
 801096c:	eef0 0a67 	vmov.f32	s1, s15
 8010970:	f7f6 fcfa 	bl	8007368 <can1_ams_cell_voltages_v4s1_encode>
 8010974:	4603      	mov	r3, r0
 8010976:	461a      	mov	r2, r3
 8010978:	4bd8      	ldr	r3, [pc, #864]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 801097a:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
   can1_ams_cell_voltages.v10s1 = can1_ams_cell_voltages_v10s1_encode(ams_cell_voltages.v10s1);
 801097e:	463b      	mov	r3, r7
 8010980:	ed93 7bd8 	vldr	d7, [r3, #864]	; 0x360
 8010984:	eeb0 0a47 	vmov.f32	s0, s14
 8010988:	eef0 0a67 	vmov.f32	s1, s15
 801098c:	f7f6 fd44 	bl	8007418 <can1_ams_cell_voltages_v10s1_encode>
 8010990:	4603      	mov	r3, r0
 8010992:	461a      	mov	r2, r3
 8010994:	4bd1      	ldr	r3, [pc, #836]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010996:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
   can1_ams_cell_voltages.v4s2 = can1_ams_cell_voltages_v4s2_encode(ams_cell_voltages.v4s2);
 801099a:	463b      	mov	r3, r7
 801099c:	ed93 7b4a 	vldr	d7, [r3, #296]	; 0x128
 80109a0:	eeb0 0a47 	vmov.f32	s0, s14
 80109a4:	eef0 0a67 	vmov.f32	s1, s15
 80109a8:	f7f6 fd8e 	bl	80074c8 <can1_ams_cell_voltages_v4s2_encode>
 80109ac:	4603      	mov	r3, r0
 80109ae:	461a      	mov	r2, r3
 80109b0:	4bca      	ldr	r3, [pc, #808]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 80109b2:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
   can1_ams_cell_voltages.v10s2 = can1_ams_cell_voltages_v10s2_encode(ams_cell_voltages.v10s2);
 80109b6:	463b      	mov	r3, r7
 80109b8:	ed93 7bda 	vldr	d7, [r3, #872]	; 0x368
 80109bc:	eeb0 0a47 	vmov.f32	s0, s14
 80109c0:	eef0 0a67 	vmov.f32	s1, s15
 80109c4:	f7f6 fdd8 	bl	8007578 <can1_ams_cell_voltages_v10s2_encode>
 80109c8:	4603      	mov	r3, r0
 80109ca:	461a      	mov	r2, r3
 80109cc:	4bc3      	ldr	r3, [pc, #780]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 80109ce:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
   can1_ams_cell_voltages.v4s3 = can1_ams_cell_voltages_v4s3_encode(ams_cell_voltages.v4s3);
 80109d2:	463b      	mov	r3, r7
 80109d4:	ed93 7b4c 	vldr	d7, [r3, #304]	; 0x130
 80109d8:	eeb0 0a47 	vmov.f32	s0, s14
 80109dc:	eef0 0a67 	vmov.f32	s1, s15
 80109e0:	f7f6 fe22 	bl	8007628 <can1_ams_cell_voltages_v4s3_encode>
 80109e4:	4603      	mov	r3, r0
 80109e6:	461a      	mov	r2, r3
 80109e8:	4bbc      	ldr	r3, [pc, #752]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 80109ea:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
   can1_ams_cell_voltages.v10s3 = can1_ams_cell_voltages_v10s3_encode(ams_cell_voltages.v10s3);
 80109ee:	463b      	mov	r3, r7
 80109f0:	ed93 7bdc 	vldr	d7, [r3, #880]	; 0x370
 80109f4:	eeb0 0a47 	vmov.f32	s0, s14
 80109f8:	eef0 0a67 	vmov.f32	s1, s15
 80109fc:	f7f6 fe6c 	bl	80076d8 <can1_ams_cell_voltages_v10s3_encode>
 8010a00:	4603      	mov	r3, r0
 8010a02:	461a      	mov	r2, r3
 8010a04:	4bb5      	ldr	r3, [pc, #724]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010a06:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
   can1_ams_cell_voltages.v4s4 = can1_ams_cell_voltages_v4s4_encode(ams_cell_voltages.v4s4);
 8010a0a:	463b      	mov	r3, r7
 8010a0c:	ed93 7b4e 	vldr	d7, [r3, #312]	; 0x138
 8010a10:	eeb0 0a47 	vmov.f32	s0, s14
 8010a14:	eef0 0a67 	vmov.f32	s1, s15
 8010a18:	f7f6 feb6 	bl	8007788 <can1_ams_cell_voltages_v4s4_encode>
 8010a1c:	4603      	mov	r3, r0
 8010a1e:	461a      	mov	r2, r3
 8010a20:	4bae      	ldr	r3, [pc, #696]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010a22:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
   can1_ams_cell_voltages.v10s4 = can1_ams_cell_voltages_v10s4_encode(ams_cell_voltages.v10s4);
 8010a26:	463b      	mov	r3, r7
 8010a28:	ed93 7bde 	vldr	d7, [r3, #888]	; 0x378
 8010a2c:	eeb0 0a47 	vmov.f32	s0, s14
 8010a30:	eef0 0a67 	vmov.f32	s1, s15
 8010a34:	f7f6 ff00 	bl	8007838 <can1_ams_cell_voltages_v10s4_encode>
 8010a38:	4603      	mov	r3, r0
 8010a3a:	461a      	mov	r2, r3
 8010a3c:	4ba7      	ldr	r3, [pc, #668]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010a3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
   can1_ams_cell_voltages.v4s5 = can1_ams_cell_voltages_v4s5_encode(ams_cell_voltages.v4s5);
 8010a42:	463b      	mov	r3, r7
 8010a44:	ed93 7b50 	vldr	d7, [r3, #320]	; 0x140
 8010a48:	eeb0 0a47 	vmov.f32	s0, s14
 8010a4c:	eef0 0a67 	vmov.f32	s1, s15
 8010a50:	f7f6 ff4a 	bl	80078e8 <can1_ams_cell_voltages_v4s5_encode>
 8010a54:	4603      	mov	r3, r0
 8010a56:	461a      	mov	r2, r3
 8010a58:	4ba0      	ldr	r3, [pc, #640]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010a5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
   can1_ams_cell_voltages.v10s5 = can1_ams_cell_voltages_v10s5_encode(ams_cell_voltages.v10s5);
 8010a5e:	463b      	mov	r3, r7
 8010a60:	ed93 7be0 	vldr	d7, [r3, #896]	; 0x380
 8010a64:	eeb0 0a47 	vmov.f32	s0, s14
 8010a68:	eef0 0a67 	vmov.f32	s1, s15
 8010a6c:	f7f6 ff94 	bl	8007998 <can1_ams_cell_voltages_v10s5_encode>
 8010a70:	4603      	mov	r3, r0
 8010a72:	461a      	mov	r2, r3
 8010a74:	4b99      	ldr	r3, [pc, #612]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010a76:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
   can1_ams_cell_voltages.v4s6 = can1_ams_cell_voltages_v4s6_encode(ams_cell_voltages.v4s6);
 8010a7a:	463b      	mov	r3, r7
 8010a7c:	ed93 7b52 	vldr	d7, [r3, #328]	; 0x148
 8010a80:	eeb0 0a47 	vmov.f32	s0, s14
 8010a84:	eef0 0a67 	vmov.f32	s1, s15
 8010a88:	f7f6 ffde 	bl	8007a48 <can1_ams_cell_voltages_v4s6_encode>
 8010a8c:	4603      	mov	r3, r0
 8010a8e:	461a      	mov	r2, r3
 8010a90:	4b92      	ldr	r3, [pc, #584]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010a92:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
   can1_ams_cell_voltages.v10s6 = can1_ams_cell_voltages_v10s6_encode(ams_cell_voltages.v10s6);
 8010a96:	463b      	mov	r3, r7
 8010a98:	ed93 7be2 	vldr	d7, [r3, #904]	; 0x388
 8010a9c:	eeb0 0a47 	vmov.f32	s0, s14
 8010aa0:	eef0 0a67 	vmov.f32	s1, s15
 8010aa4:	f7f7 f828 	bl	8007af8 <can1_ams_cell_voltages_v10s6_encode>
 8010aa8:	4603      	mov	r3, r0
 8010aaa:	461a      	mov	r2, r3
 8010aac:	4b8b      	ldr	r3, [pc, #556]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010aae:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
   can1_ams_cell_voltages.v4s7 = can1_ams_cell_voltages_v4s7_encode(ams_cell_voltages.v4s7);
 8010ab2:	463b      	mov	r3, r7
 8010ab4:	ed93 7b54 	vldr	d7, [r3, #336]	; 0x150
 8010ab8:	eeb0 0a47 	vmov.f32	s0, s14
 8010abc:	eef0 0a67 	vmov.f32	s1, s15
 8010ac0:	f7f7 f872 	bl	8007ba8 <can1_ams_cell_voltages_v4s7_encode>
 8010ac4:	4603      	mov	r3, r0
 8010ac6:	461a      	mov	r2, r3
 8010ac8:	4b84      	ldr	r3, [pc, #528]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010aca:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
   can1_ams_cell_voltages.v10s7 = can1_ams_cell_voltages_v10s7_encode(ams_cell_voltages.v10s7);
 8010ace:	463b      	mov	r3, r7
 8010ad0:	ed93 7be4 	vldr	d7, [r3, #912]	; 0x390
 8010ad4:	eeb0 0a47 	vmov.f32	s0, s14
 8010ad8:	eef0 0a67 	vmov.f32	s1, s15
 8010adc:	f7f7 f8bc 	bl	8007c58 <can1_ams_cell_voltages_v10s7_encode>
 8010ae0:	4603      	mov	r3, r0
 8010ae2:	461a      	mov	r2, r3
 8010ae4:	4b7d      	ldr	r3, [pc, #500]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010ae6:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
   can1_ams_cell_voltages.v4s8 = can1_ams_cell_voltages_v4s8_encode(ams_cell_voltages.v4s8);
 8010aea:	463b      	mov	r3, r7
 8010aec:	ed93 7b56 	vldr	d7, [r3, #344]	; 0x158
 8010af0:	eeb0 0a47 	vmov.f32	s0, s14
 8010af4:	eef0 0a67 	vmov.f32	s1, s15
 8010af8:	f7f7 f906 	bl	8007d08 <can1_ams_cell_voltages_v4s8_encode>
 8010afc:	4603      	mov	r3, r0
 8010afe:	461a      	mov	r2, r3
 8010b00:	4b76      	ldr	r3, [pc, #472]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010b02:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
   can1_ams_cell_voltages.v10s8 = can1_ams_cell_voltages_v10s8_encode(ams_cell_voltages.v10s8);
 8010b06:	463b      	mov	r3, r7
 8010b08:	ed93 7be6 	vldr	d7, [r3, #920]	; 0x398
 8010b0c:	eeb0 0a47 	vmov.f32	s0, s14
 8010b10:	eef0 0a67 	vmov.f32	s1, s15
 8010b14:	f7f7 f950 	bl	8007db8 <can1_ams_cell_voltages_v10s8_encode>
 8010b18:	4603      	mov	r3, r0
 8010b1a:	461a      	mov	r2, r3
 8010b1c:	4b6f      	ldr	r3, [pc, #444]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010b1e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
   can1_ams_cell_voltages.v4s9 = can1_ams_cell_voltages_v4s9_encode(ams_cell_voltages.v4s9);
 8010b22:	463b      	mov	r3, r7
 8010b24:	ed93 7b58 	vldr	d7, [r3, #352]	; 0x160
 8010b28:	eeb0 0a47 	vmov.f32	s0, s14
 8010b2c:	eef0 0a67 	vmov.f32	s1, s15
 8010b30:	f7f7 f99a 	bl	8007e68 <can1_ams_cell_voltages_v4s9_encode>
 8010b34:	4603      	mov	r3, r0
 8010b36:	461a      	mov	r2, r3
 8010b38:	4b68      	ldr	r3, [pc, #416]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010b3a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
   can1_ams_cell_voltages.v10s9 = can1_ams_cell_voltages_v10s9_encode(ams_cell_voltages.v10s9);
 8010b3e:	463b      	mov	r3, r7
 8010b40:	ed93 7be8 	vldr	d7, [r3, #928]	; 0x3a0
 8010b44:	eeb0 0a47 	vmov.f32	s0, s14
 8010b48:	eef0 0a67 	vmov.f32	s1, s15
 8010b4c:	f7f7 f9e4 	bl	8007f18 <can1_ams_cell_voltages_v10s9_encode>
 8010b50:	4603      	mov	r3, r0
 8010b52:	461a      	mov	r2, r3
 8010b54:	4b61      	ldr	r3, [pc, #388]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010b56:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
   can1_ams_cell_voltages.v4s10 = can1_ams_cell_voltages_v4s10_encode(ams_cell_voltages.v4s10);
 8010b5a:	463b      	mov	r3, r7
 8010b5c:	ed93 7b5a 	vldr	d7, [r3, #360]	; 0x168
 8010b60:	eeb0 0a47 	vmov.f32	s0, s14
 8010b64:	eef0 0a67 	vmov.f32	s1, s15
 8010b68:	f7f7 fa2e 	bl	8007fc8 <can1_ams_cell_voltages_v4s10_encode>
 8010b6c:	4603      	mov	r3, r0
 8010b6e:	461a      	mov	r2, r3
 8010b70:	4b5a      	ldr	r3, [pc, #360]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010b72:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
   can1_ams_cell_voltages.v10s10 = can1_ams_cell_voltages_v10s10_encode(ams_cell_voltages.v10s10);
 8010b76:	463b      	mov	r3, r7
 8010b78:	ed93 7bea 	vldr	d7, [r3, #936]	; 0x3a8
 8010b7c:	eeb0 0a47 	vmov.f32	s0, s14
 8010b80:	eef0 0a67 	vmov.f32	s1, s15
 8010b84:	f7f7 fa78 	bl	8008078 <can1_ams_cell_voltages_v10s10_encode>
 8010b88:	4603      	mov	r3, r0
 8010b8a:	461a      	mov	r2, r3
 8010b8c:	4b53      	ldr	r3, [pc, #332]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010b8e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
   can1_ams_cell_voltages.v4s11 = can1_ams_cell_voltages_v4s11_encode(ams_cell_voltages.v4s11);
 8010b92:	463b      	mov	r3, r7
 8010b94:	ed93 7b5c 	vldr	d7, [r3, #368]	; 0x170
 8010b98:	eeb0 0a47 	vmov.f32	s0, s14
 8010b9c:	eef0 0a67 	vmov.f32	s1, s15
 8010ba0:	f7f7 fac2 	bl	8008128 <can1_ams_cell_voltages_v4s11_encode>
 8010ba4:	4603      	mov	r3, r0
 8010ba6:	461a      	mov	r2, r3
 8010ba8:	4b4c      	ldr	r3, [pc, #304]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010baa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
   can1_ams_cell_voltages.v10s11 = can1_ams_cell_voltages_v10s11_encode(ams_cell_voltages.v10s11);
 8010bae:	463b      	mov	r3, r7
 8010bb0:	ed93 7bec 	vldr	d7, [r3, #944]	; 0x3b0
 8010bb4:	eeb0 0a47 	vmov.f32	s0, s14
 8010bb8:	eef0 0a67 	vmov.f32	s1, s15
 8010bbc:	f7f7 fb0c 	bl	80081d8 <can1_ams_cell_voltages_v10s11_encode>
 8010bc0:	4603      	mov	r3, r0
 8010bc2:	461a      	mov	r2, r3
 8010bc4:	4b45      	ldr	r3, [pc, #276]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010bc6:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
   can1_ams_cell_voltages.v4s12 = can1_ams_cell_voltages_v4s12_encode(ams_cell_voltages.v4s12);
 8010bca:	463b      	mov	r3, r7
 8010bcc:	ed93 7b5e 	vldr	d7, [r3, #376]	; 0x178
 8010bd0:	eeb0 0a47 	vmov.f32	s0, s14
 8010bd4:	eef0 0a67 	vmov.f32	s1, s15
 8010bd8:	f7f7 fb56 	bl	8008288 <can1_ams_cell_voltages_v4s12_encode>
 8010bdc:	4603      	mov	r3, r0
 8010bde:	461a      	mov	r2, r3
 8010be0:	4b3e      	ldr	r3, [pc, #248]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010be2:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
   can1_ams_cell_voltages.v10s12 = can1_ams_cell_voltages_v10s12_encode(ams_cell_voltages.v10s12);
 8010be6:	463b      	mov	r3, r7
 8010be8:	ed93 7bee 	vldr	d7, [r3, #952]	; 0x3b8
 8010bec:	eeb0 0a47 	vmov.f32	s0, s14
 8010bf0:	eef0 0a67 	vmov.f32	s1, s15
 8010bf4:	f7f7 fba0 	bl	8008338 <can1_ams_cell_voltages_v10s12_encode>
 8010bf8:	4603      	mov	r3, r0
 8010bfa:	461a      	mov	r2, r3
 8010bfc:	4b37      	ldr	r3, [pc, #220]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010bfe:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
   can1_ams_cell_voltages.v5s1 = can1_ams_cell_voltages_v5s1_encode(ams_cell_voltages.v5s1);
 8010c02:	463b      	mov	r3, r7
 8010c04:	ed93 7b60 	vldr	d7, [r3, #384]	; 0x180
 8010c08:	eeb0 0a47 	vmov.f32	s0, s14
 8010c0c:	eef0 0a67 	vmov.f32	s1, s15
 8010c10:	f7f7 fbea 	bl	80083e8 <can1_ams_cell_voltages_v5s1_encode>
 8010c14:	4603      	mov	r3, r0
 8010c16:	461a      	mov	r2, r3
 8010c18:	4b30      	ldr	r3, [pc, #192]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010c1a:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
   can1_ams_cell_voltages.v11s1 = can1_ams_cell_voltages_v11s1_encode(ams_cell_voltages.v11s1);
 8010c1e:	463b      	mov	r3, r7
 8010c20:	ed93 7bf0 	vldr	d7, [r3, #960]	; 0x3c0
 8010c24:	eeb0 0a47 	vmov.f32	s0, s14
 8010c28:	eef0 0a67 	vmov.f32	s1, s15
 8010c2c:	f7f7 fc34 	bl	8008498 <can1_ams_cell_voltages_v11s1_encode>
 8010c30:	4603      	mov	r3, r0
 8010c32:	461a      	mov	r2, r3
 8010c34:	4b29      	ldr	r3, [pc, #164]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010c36:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
   can1_ams_cell_voltages.v5s2 = can1_ams_cell_voltages_v5s2_encode(ams_cell_voltages.v5s2);
 8010c3a:	463b      	mov	r3, r7
 8010c3c:	ed93 7b62 	vldr	d7, [r3, #392]	; 0x188
 8010c40:	eeb0 0a47 	vmov.f32	s0, s14
 8010c44:	eef0 0a67 	vmov.f32	s1, s15
 8010c48:	f7f7 fc7e 	bl	8008548 <can1_ams_cell_voltages_v5s2_encode>
 8010c4c:	4603      	mov	r3, r0
 8010c4e:	461a      	mov	r2, r3
 8010c50:	4b22      	ldr	r3, [pc, #136]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010c52:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
   can1_ams_cell_voltages.v5s3 = can1_ams_cell_voltages_v5s3_encode(ams_cell_voltages.v5s3);
 8010c56:	463b      	mov	r3, r7
 8010c58:	ed93 7b64 	vldr	d7, [r3, #400]	; 0x190
 8010c5c:	eeb0 0a47 	vmov.f32	s0, s14
 8010c60:	eef0 0a67 	vmov.f32	s1, s15
 8010c64:	f7f7 fcc8 	bl	80085f8 <can1_ams_cell_voltages_v5s3_encode>
 8010c68:	4603      	mov	r3, r0
 8010c6a:	461a      	mov	r2, r3
 8010c6c:	4b1b      	ldr	r3, [pc, #108]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010c6e:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
   can1_ams_cell_voltages.v11s3 = can1_ams_cell_voltages_v11s3_encode(ams_cell_voltages.v11s3);
 8010c72:	463b      	mov	r3, r7
 8010c74:	ed93 7bf2 	vldr	d7, [r3, #968]	; 0x3c8
 8010c78:	eeb0 0a47 	vmov.f32	s0, s14
 8010c7c:	eef0 0a67 	vmov.f32	s1, s15
 8010c80:	f7f7 fd12 	bl	80086a8 <can1_ams_cell_voltages_v11s3_encode>
 8010c84:	4603      	mov	r3, r0
 8010c86:	461a      	mov	r2, r3
 8010c88:	4b14      	ldr	r3, [pc, #80]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010c8a:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
   can1_ams_cell_voltages.v5s4 = can1_ams_cell_voltages_v5s4_encode(ams_cell_voltages.v5s4);
 8010c8e:	463b      	mov	r3, r7
 8010c90:	ed93 7b66 	vldr	d7, [r3, #408]	; 0x198
 8010c94:	eeb0 0a47 	vmov.f32	s0, s14
 8010c98:	eef0 0a67 	vmov.f32	s1, s15
 8010c9c:	f7f7 fd5c 	bl	8008758 <can1_ams_cell_voltages_v5s4_encode>
 8010ca0:	4603      	mov	r3, r0
 8010ca2:	461a      	mov	r2, r3
 8010ca4:	4b0d      	ldr	r3, [pc, #52]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010ca6:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
   can1_ams_cell_voltages.v5s5 = can1_ams_cell_voltages_v5s5_encode(ams_cell_voltages.v5s5);
 8010caa:	463b      	mov	r3, r7
 8010cac:	ed93 7b68 	vldr	d7, [r3, #416]	; 0x1a0
 8010cb0:	eeb0 0a47 	vmov.f32	s0, s14
 8010cb4:	eef0 0a67 	vmov.f32	s1, s15
 8010cb8:	f7f7 fda6 	bl	8008808 <can1_ams_cell_voltages_v5s5_encode>
 8010cbc:	4603      	mov	r3, r0
 8010cbe:	461a      	mov	r2, r3
 8010cc0:	4b06      	ldr	r3, [pc, #24]	; (8010cdc <can1_ams_cell_voltages_transmit+0xb78>)
 8010cc2:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
   can1_ams_cell_voltages.v11s5 = can1_ams_cell_voltages_v11s5_encode(ams_cell_voltages.v11s5);
 8010cc6:	463b      	mov	r3, r7
 8010cc8:	ed93 7bf4 	vldr	d7, [r3, #976]	; 0x3d0
 8010ccc:	eeb0 0a47 	vmov.f32	s0, s14
 8010cd0:	eef0 0a67 	vmov.f32	s1, s15
 8010cd4:	f7f7 fdf0 	bl	80088b8 <can1_ams_cell_voltages_v11s5_encode>
 8010cd8:	e002      	b.n	8010ce0 <can1_ams_cell_voltages_transmit+0xb7c>
 8010cda:	bf00      	nop
 8010cdc:	200014f4 	.word	0x200014f4
 8010ce0:	4603      	mov	r3, r0
 8010ce2:	461a      	mov	r2, r3
 8010ce4:	4bd2      	ldr	r3, [pc, #840]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010ce6:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
   can1_ams_cell_voltages.v5s6 = can1_ams_cell_voltages_v5s6_encode(ams_cell_voltages.v5s6);
 8010cea:	463b      	mov	r3, r7
 8010cec:	ed93 7b6a 	vldr	d7, [r3, #424]	; 0x1a8
 8010cf0:	eeb0 0a47 	vmov.f32	s0, s14
 8010cf4:	eef0 0a67 	vmov.f32	s1, s15
 8010cf8:	f7f7 fe36 	bl	8008968 <can1_ams_cell_voltages_v5s6_encode>
 8010cfc:	4603      	mov	r3, r0
 8010cfe:	461a      	mov	r2, r3
 8010d00:	4bcb      	ldr	r3, [pc, #812]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010d02:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
   can1_ams_cell_voltages.v5s7 = can1_ams_cell_voltages_v5s7_encode(ams_cell_voltages.v5s7);
 8010d06:	463b      	mov	r3, r7
 8010d08:	ed93 7b6c 	vldr	d7, [r3, #432]	; 0x1b0
 8010d0c:	eeb0 0a47 	vmov.f32	s0, s14
 8010d10:	eef0 0a67 	vmov.f32	s1, s15
 8010d14:	f7f7 fe80 	bl	8008a18 <can1_ams_cell_voltages_v5s7_encode>
 8010d18:	4603      	mov	r3, r0
 8010d1a:	461a      	mov	r2, r3
 8010d1c:	4bc4      	ldr	r3, [pc, #784]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010d1e:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
   can1_ams_cell_voltages.v11s7 = can1_ams_cell_voltages_v11s7_encode(ams_cell_voltages.v11s7);
 8010d22:	463b      	mov	r3, r7
 8010d24:	ed93 7bf6 	vldr	d7, [r3, #984]	; 0x3d8
 8010d28:	eeb0 0a47 	vmov.f32	s0, s14
 8010d2c:	eef0 0a67 	vmov.f32	s1, s15
 8010d30:	f7f7 feca 	bl	8008ac8 <can1_ams_cell_voltages_v11s7_encode>
 8010d34:	4603      	mov	r3, r0
 8010d36:	461a      	mov	r2, r3
 8010d38:	4bbd      	ldr	r3, [pc, #756]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010d3a:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
   can1_ams_cell_voltages.v5s8 = can1_ams_cell_voltages_v5s8_encode(ams_cell_voltages.v5s8);
 8010d3e:	463b      	mov	r3, r7
 8010d40:	ed93 7b6e 	vldr	d7, [r3, #440]	; 0x1b8
 8010d44:	eeb0 0a47 	vmov.f32	s0, s14
 8010d48:	eef0 0a67 	vmov.f32	s1, s15
 8010d4c:	f7f7 ff14 	bl	8008b78 <can1_ams_cell_voltages_v5s8_encode>
 8010d50:	4603      	mov	r3, r0
 8010d52:	461a      	mov	r2, r3
 8010d54:	4bb6      	ldr	r3, [pc, #728]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010d56:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
   can1_ams_cell_voltages.v5s9 = can1_ams_cell_voltages_v5s9_encode(ams_cell_voltages.v5s9);
 8010d5a:	463b      	mov	r3, r7
 8010d5c:	ed93 7b70 	vldr	d7, [r3, #448]	; 0x1c0
 8010d60:	eeb0 0a47 	vmov.f32	s0, s14
 8010d64:	eef0 0a67 	vmov.f32	s1, s15
 8010d68:	f7f7 ff5e 	bl	8008c28 <can1_ams_cell_voltages_v5s9_encode>
 8010d6c:	4603      	mov	r3, r0
 8010d6e:	461a      	mov	r2, r3
 8010d70:	4baf      	ldr	r3, [pc, #700]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010d72:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
   can1_ams_cell_voltages.v11s9 = can1_ams_cell_voltages_v11s9_encode(ams_cell_voltages.v11s9);
 8010d76:	463b      	mov	r3, r7
 8010d78:	ed93 7bf8 	vldr	d7, [r3, #992]	; 0x3e0
 8010d7c:	eeb0 0a47 	vmov.f32	s0, s14
 8010d80:	eef0 0a67 	vmov.f32	s1, s15
 8010d84:	f7f7 ffa8 	bl	8008cd8 <can1_ams_cell_voltages_v11s9_encode>
 8010d88:	4603      	mov	r3, r0
 8010d8a:	461a      	mov	r2, r3
 8010d8c:	4ba8      	ldr	r3, [pc, #672]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010d8e:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
   can1_ams_cell_voltages.v5s10 = can1_ams_cell_voltages_v5s10_encode(ams_cell_voltages.v5s10);
 8010d92:	463b      	mov	r3, r7
 8010d94:	ed93 7b72 	vldr	d7, [r3, #456]	; 0x1c8
 8010d98:	eeb0 0a47 	vmov.f32	s0, s14
 8010d9c:	eef0 0a67 	vmov.f32	s1, s15
 8010da0:	f7f7 fff2 	bl	8008d88 <can1_ams_cell_voltages_v5s10_encode>
 8010da4:	4603      	mov	r3, r0
 8010da6:	461a      	mov	r2, r3
 8010da8:	4ba1      	ldr	r3, [pc, #644]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010daa:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
   can1_ams_cell_voltages.v5s11 = can1_ams_cell_voltages_v5s11_encode(ams_cell_voltages.v5s11);
 8010dae:	463b      	mov	r3, r7
 8010db0:	ed93 7b74 	vldr	d7, [r3, #464]	; 0x1d0
 8010db4:	eeb0 0a47 	vmov.f32	s0, s14
 8010db8:	eef0 0a67 	vmov.f32	s1, s15
 8010dbc:	f7f8 f83c 	bl	8008e38 <can1_ams_cell_voltages_v5s11_encode>
 8010dc0:	4603      	mov	r3, r0
 8010dc2:	461a      	mov	r2, r3
 8010dc4:	4b9a      	ldr	r3, [pc, #616]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010dc6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
   can1_ams_cell_voltages.v11s11 = can1_ams_cell_voltages_v11s11_encode(ams_cell_voltages.v11s11);
 8010dca:	463b      	mov	r3, r7
 8010dcc:	ed93 7bfa 	vldr	d7, [r3, #1000]	; 0x3e8
 8010dd0:	eeb0 0a47 	vmov.f32	s0, s14
 8010dd4:	eef0 0a67 	vmov.f32	s1, s15
 8010dd8:	f7f8 f886 	bl	8008ee8 <can1_ams_cell_voltages_v11s11_encode>
 8010ddc:	4603      	mov	r3, r0
 8010dde:	461a      	mov	r2, r3
 8010de0:	4b93      	ldr	r3, [pc, #588]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010de2:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
   can1_ams_cell_voltages.v5s12 = can1_ams_cell_voltages_v5s12_encode(ams_cell_voltages.v5s12);
 8010de6:	463b      	mov	r3, r7
 8010de8:	ed93 7b76 	vldr	d7, [r3, #472]	; 0x1d8
 8010dec:	eeb0 0a47 	vmov.f32	s0, s14
 8010df0:	eef0 0a67 	vmov.f32	s1, s15
 8010df4:	f7f8 f8d0 	bl	8008f98 <can1_ams_cell_voltages_v5s12_encode>
 8010df8:	4603      	mov	r3, r0
 8010dfa:	461a      	mov	r2, r3
 8010dfc:	4b8c      	ldr	r3, [pc, #560]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010dfe:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
   can1_ams_cell_voltages.v6s1 = can1_ams_cell_voltages_v6s1_encode(ams_cell_voltages.v6s1);
 8010e02:	463b      	mov	r3, r7
 8010e04:	ed93 7b78 	vldr	d7, [r3, #480]	; 0x1e0
 8010e08:	eeb0 0a47 	vmov.f32	s0, s14
 8010e0c:	eef0 0a67 	vmov.f32	s1, s15
 8010e10:	f7f8 f91a 	bl	8009048 <can1_ams_cell_voltages_v6s1_encode>
 8010e14:	4603      	mov	r3, r0
 8010e16:	461a      	mov	r2, r3
 8010e18:	4b85      	ldr	r3, [pc, #532]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010e1a:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
   can1_ams_cell_voltages.v6s2 = can1_ams_cell_voltages_v6s2_encode(ams_cell_voltages.v6s2);
 8010e1e:	463b      	mov	r3, r7
 8010e20:	ed93 7b7a 	vldr	d7, [r3, #488]	; 0x1e8
 8010e24:	eeb0 0a47 	vmov.f32	s0, s14
 8010e28:	eef0 0a67 	vmov.f32	s1, s15
 8010e2c:	f7f8 f964 	bl	80090f8 <can1_ams_cell_voltages_v6s2_encode>
 8010e30:	4603      	mov	r3, r0
 8010e32:	461a      	mov	r2, r3
 8010e34:	4b7e      	ldr	r3, [pc, #504]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010e36:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
   can1_ams_cell_voltages.v6s3 = can1_ams_cell_voltages_v6s3_encode(ams_cell_voltages.v6s3);
 8010e3a:	463b      	mov	r3, r7
 8010e3c:	ed93 7b7c 	vldr	d7, [r3, #496]	; 0x1f0
 8010e40:	eeb0 0a47 	vmov.f32	s0, s14
 8010e44:	eef0 0a67 	vmov.f32	s1, s15
 8010e48:	f7f8 f9ae 	bl	80091a8 <can1_ams_cell_voltages_v6s3_encode>
 8010e4c:	4603      	mov	r3, r0
 8010e4e:	461a      	mov	r2, r3
 8010e50:	4b77      	ldr	r3, [pc, #476]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010e52:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
   can1_ams_cell_voltages.v6s4 = can1_ams_cell_voltages_v6s4_encode(ams_cell_voltages.v6s4);
 8010e56:	463b      	mov	r3, r7
 8010e58:	ed93 7b7e 	vldr	d7, [r3, #504]	; 0x1f8
 8010e5c:	eeb0 0a47 	vmov.f32	s0, s14
 8010e60:	eef0 0a67 	vmov.f32	s1, s15
 8010e64:	f7f8 f9f8 	bl	8009258 <can1_ams_cell_voltages_v6s4_encode>
 8010e68:	4603      	mov	r3, r0
 8010e6a:	461a      	mov	r2, r3
 8010e6c:	4b70      	ldr	r3, [pc, #448]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010e6e:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
   can1_ams_cell_voltages.v6s5 = can1_ams_cell_voltages_v6s5_encode(ams_cell_voltages.v6s5);
 8010e72:	463b      	mov	r3, r7
 8010e74:	ed93 7b80 	vldr	d7, [r3, #512]	; 0x200
 8010e78:	eeb0 0a47 	vmov.f32	s0, s14
 8010e7c:	eef0 0a67 	vmov.f32	s1, s15
 8010e80:	f7f8 fa42 	bl	8009308 <can1_ams_cell_voltages_v6s5_encode>
 8010e84:	4603      	mov	r3, r0
 8010e86:	461a      	mov	r2, r3
 8010e88:	4b69      	ldr	r3, [pc, #420]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010e8a:	f883 2077 	strb.w	r2, [r3, #119]	; 0x77
   can1_ams_cell_voltages.v6s6 = can1_ams_cell_voltages_v6s6_encode(ams_cell_voltages.v6s6);
 8010e8e:	463b      	mov	r3, r7
 8010e90:	ed93 7b82 	vldr	d7, [r3, #520]	; 0x208
 8010e94:	eeb0 0a47 	vmov.f32	s0, s14
 8010e98:	eef0 0a67 	vmov.f32	s1, s15
 8010e9c:	f7f8 fa8c 	bl	80093b8 <can1_ams_cell_voltages_v6s6_encode>
 8010ea0:	4603      	mov	r3, r0
 8010ea2:	461a      	mov	r2, r3
 8010ea4:	4b62      	ldr	r3, [pc, #392]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010ea6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
   can1_ams_cell_voltages.v6s7 = can1_ams_cell_voltages_v6s7_encode(ams_cell_voltages.v6s7);
 8010eaa:	463b      	mov	r3, r7
 8010eac:	ed93 7b84 	vldr	d7, [r3, #528]	; 0x210
 8010eb0:	eeb0 0a47 	vmov.f32	s0, s14
 8010eb4:	eef0 0a67 	vmov.f32	s1, s15
 8010eb8:	f7f8 fad6 	bl	8009468 <can1_ams_cell_voltages_v6s7_encode>
 8010ebc:	4603      	mov	r3, r0
 8010ebe:	461a      	mov	r2, r3
 8010ec0:	4b5b      	ldr	r3, [pc, #364]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010ec2:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
   can1_ams_cell_voltages.v6s8 = can1_ams_cell_voltages_v6s8_encode(ams_cell_voltages.v6s8);
 8010ec6:	463b      	mov	r3, r7
 8010ec8:	ed93 7b86 	vldr	d7, [r3, #536]	; 0x218
 8010ecc:	eeb0 0a47 	vmov.f32	s0, s14
 8010ed0:	eef0 0a67 	vmov.f32	s1, s15
 8010ed4:	f7f8 fb20 	bl	8009518 <can1_ams_cell_voltages_v6s8_encode>
 8010ed8:	4603      	mov	r3, r0
 8010eda:	461a      	mov	r2, r3
 8010edc:	4b54      	ldr	r3, [pc, #336]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010ede:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
   can1_ams_cell_voltages.v6s9 = can1_ams_cell_voltages_v6s9_encode(ams_cell_voltages.v6s9);
 8010ee2:	463b      	mov	r3, r7
 8010ee4:	ed93 7b88 	vldr	d7, [r3, #544]	; 0x220
 8010ee8:	eeb0 0a47 	vmov.f32	s0, s14
 8010eec:	eef0 0a67 	vmov.f32	s1, s15
 8010ef0:	f7f8 fb6a 	bl	80095c8 <can1_ams_cell_voltages_v6s9_encode>
 8010ef4:	4603      	mov	r3, r0
 8010ef6:	461a      	mov	r2, r3
 8010ef8:	4b4d      	ldr	r3, [pc, #308]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010efa:	f883 207b 	strb.w	r2, [r3, #123]	; 0x7b
   can1_ams_cell_voltages.v6s10 = can1_ams_cell_voltages_v6s10_encode(ams_cell_voltages.v6s10);
 8010efe:	463b      	mov	r3, r7
 8010f00:	ed93 7b8a 	vldr	d7, [r3, #552]	; 0x228
 8010f04:	eeb0 0a47 	vmov.f32	s0, s14
 8010f08:	eef0 0a67 	vmov.f32	s1, s15
 8010f0c:	f7f8 fbb4 	bl	8009678 <can1_ams_cell_voltages_v6s10_encode>
 8010f10:	4603      	mov	r3, r0
 8010f12:	461a      	mov	r2, r3
 8010f14:	4b46      	ldr	r3, [pc, #280]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010f16:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
   can1_ams_cell_voltages.v6s11 = can1_ams_cell_voltages_v6s11_encode(ams_cell_voltages.v6s11);
 8010f1a:	463b      	mov	r3, r7
 8010f1c:	ed93 7b8c 	vldr	d7, [r3, #560]	; 0x230
 8010f20:	eeb0 0a47 	vmov.f32	s0, s14
 8010f24:	eef0 0a67 	vmov.f32	s1, s15
 8010f28:	f7f8 fbfe 	bl	8009728 <can1_ams_cell_voltages_v6s11_encode>
 8010f2c:	4603      	mov	r3, r0
 8010f2e:	461a      	mov	r2, r3
 8010f30:	4b3f      	ldr	r3, [pc, #252]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010f32:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
   can1_ams_cell_voltages.v6s12 = can1_ams_cell_voltages_v6s12_encode(ams_cell_voltages.v6s12);
 8010f36:	463b      	mov	r3, r7
 8010f38:	ed93 7b8e 	vldr	d7, [r3, #568]	; 0x238
 8010f3c:	eeb0 0a47 	vmov.f32	s0, s14
 8010f40:	eef0 0a67 	vmov.f32	s1, s15
 8010f44:	f7f8 fc48 	bl	80097d8 <can1_ams_cell_voltages_v6s12_encode>
 8010f48:	4603      	mov	r3, r0
 8010f4a:	461a      	mov	r2, r3
 8010f4c:	4b38      	ldr	r3, [pc, #224]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010f4e:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e

       can1_ams_cell_voltages.voltage_multiplexor = 0;
 8010f52:	4b37      	ldr	r3, [pc, #220]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010f54:	2200      	movs	r2, #0
 8010f56:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_voltages_pack(tx_data, &can1_ams_cell_voltages, 7);
 8010f58:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8010f5c:	2207      	movs	r2, #7
 8010f5e:	4934      	ldr	r1, [pc, #208]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010f60:	4618      	mov	r0, r3
 8010f62:	f7f1 f92f 	bl	80021c4 <can1_ams_cell_voltages_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8010f66:	e00d      	b.n	8010f84 <can1_ams_cell_voltages_transmit+0xe20>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8010f68:	4b32      	ldr	r3, [pc, #200]	; (8011034 <can1_ams_cell_voltages_transmit+0xed0>)
 8010f6a:	6818      	ldr	r0, [r3, #0]
 8010f6c:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 8010f70:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 8010f74:	4b30      	ldr	r3, [pc, #192]	; (8011038 <can1_ams_cell_voltages_transmit+0xed4>)
 8010f76:	f014 fb63 	bl	8025640 <HAL_CAN_AddTxMessage>
 8010f7a:	4603      	mov	r3, r0
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d001      	beq.n	8010f84 <can1_ams_cell_voltages_transmit+0xe20>
           Error_Handler();
 8010f80:	f006 fad2 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8010f84:	4b2b      	ldr	r3, [pc, #172]	; (8011034 <can1_ams_cell_voltages_transmit+0xed0>)
 8010f86:	681b      	ldr	r3, [r3, #0]
 8010f88:	4618      	mov	r0, r3
 8010f8a:	f014 fc34 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8010f8e:	4603      	mov	r3, r0
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d1e9      	bne.n	8010f68 <can1_ams_cell_voltages_transmit+0xe04>
           }
       }
       can1_ams_cell_voltages.voltage_multiplexor = 1;
 8010f94:	4b26      	ldr	r3, [pc, #152]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010f96:	2201      	movs	r2, #1
 8010f98:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_voltages_pack(tx_data, &can1_ams_cell_voltages, 7);
 8010f9a:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8010f9e:	2207      	movs	r2, #7
 8010fa0:	4923      	ldr	r1, [pc, #140]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010fa2:	4618      	mov	r0, r3
 8010fa4:	f7f1 f90e 	bl	80021c4 <can1_ams_cell_voltages_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8010fa8:	e00d      	b.n	8010fc6 <can1_ams_cell_voltages_transmit+0xe62>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8010faa:	4b22      	ldr	r3, [pc, #136]	; (8011034 <can1_ams_cell_voltages_transmit+0xed0>)
 8010fac:	6818      	ldr	r0, [r3, #0]
 8010fae:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 8010fb2:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 8010fb6:	4b20      	ldr	r3, [pc, #128]	; (8011038 <can1_ams_cell_voltages_transmit+0xed4>)
 8010fb8:	f014 fb42 	bl	8025640 <HAL_CAN_AddTxMessage>
 8010fbc:	4603      	mov	r3, r0
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	d001      	beq.n	8010fc6 <can1_ams_cell_voltages_transmit+0xe62>
           Error_Handler();
 8010fc2:	f006 fab1 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8010fc6:	4b1b      	ldr	r3, [pc, #108]	; (8011034 <can1_ams_cell_voltages_transmit+0xed0>)
 8010fc8:	681b      	ldr	r3, [r3, #0]
 8010fca:	4618      	mov	r0, r3
 8010fcc:	f014 fc13 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8010fd0:	4603      	mov	r3, r0
 8010fd2:	2b00      	cmp	r3, #0
 8010fd4:	d1e9      	bne.n	8010faa <can1_ams_cell_voltages_transmit+0xe46>
           }
       }
       can1_ams_cell_voltages.voltage_multiplexor = 2;
 8010fd6:	4b16      	ldr	r3, [pc, #88]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010fd8:	2202      	movs	r2, #2
 8010fda:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_voltages_pack(tx_data, &can1_ams_cell_voltages, 7);
 8010fdc:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8010fe0:	2207      	movs	r2, #7
 8010fe2:	4913      	ldr	r1, [pc, #76]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8010fe4:	4618      	mov	r0, r3
 8010fe6:	f7f1 f8ed 	bl	80021c4 <can1_ams_cell_voltages_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8010fea:	e00d      	b.n	8011008 <can1_ams_cell_voltages_transmit+0xea4>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8010fec:	4b11      	ldr	r3, [pc, #68]	; (8011034 <can1_ams_cell_voltages_transmit+0xed0>)
 8010fee:	6818      	ldr	r0, [r3, #0]
 8010ff0:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 8010ff4:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 8010ff8:	4b0f      	ldr	r3, [pc, #60]	; (8011038 <can1_ams_cell_voltages_transmit+0xed4>)
 8010ffa:	f014 fb21 	bl	8025640 <HAL_CAN_AddTxMessage>
 8010ffe:	4603      	mov	r3, r0
 8011000:	2b00      	cmp	r3, #0
 8011002:	d001      	beq.n	8011008 <can1_ams_cell_voltages_transmit+0xea4>
           Error_Handler();
 8011004:	f006 fa90 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011008:	4b0a      	ldr	r3, [pc, #40]	; (8011034 <can1_ams_cell_voltages_transmit+0xed0>)
 801100a:	681b      	ldr	r3, [r3, #0]
 801100c:	4618      	mov	r0, r3
 801100e:	f014 fbf2 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8011012:	4603      	mov	r3, r0
 8011014:	2b00      	cmp	r3, #0
 8011016:	d1e9      	bne.n	8010fec <can1_ams_cell_voltages_transmit+0xe88>
           }
       }
       can1_ams_cell_voltages.voltage_multiplexor = 3;
 8011018:	4b05      	ldr	r3, [pc, #20]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 801101a:	2203      	movs	r2, #3
 801101c:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_voltages_pack(tx_data, &can1_ams_cell_voltages, 7);
 801101e:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8011022:	2207      	movs	r2, #7
 8011024:	4902      	ldr	r1, [pc, #8]	; (8011030 <can1_ams_cell_voltages_transmit+0xecc>)
 8011026:	4618      	mov	r0, r3
 8011028:	f7f1 f8cc 	bl	80021c4 <can1_ams_cell_voltages_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 801102c:	e014      	b.n	8011058 <can1_ams_cell_voltages_transmit+0xef4>
 801102e:	bf00      	nop
 8011030:	200014f4 	.word	0x200014f4
 8011034:	20001630 	.word	0x20001630
 8011038:	200014cc 	.word	0x200014cc
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 801103c:	4bb5      	ldr	r3, [pc, #724]	; (8011314 <can1_ams_cell_voltages_transmit+0x11b0>)
 801103e:	6818      	ldr	r0, [r3, #0]
 8011040:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 8011044:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 8011048:	4bb3      	ldr	r3, [pc, #716]	; (8011318 <can1_ams_cell_voltages_transmit+0x11b4>)
 801104a:	f014 faf9 	bl	8025640 <HAL_CAN_AddTxMessage>
 801104e:	4603      	mov	r3, r0
 8011050:	2b00      	cmp	r3, #0
 8011052:	d001      	beq.n	8011058 <can1_ams_cell_voltages_transmit+0xef4>
           Error_Handler();
 8011054:	f006 fa68 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011058:	4bae      	ldr	r3, [pc, #696]	; (8011314 <can1_ams_cell_voltages_transmit+0x11b0>)
 801105a:	681b      	ldr	r3, [r3, #0]
 801105c:	4618      	mov	r0, r3
 801105e:	f014 fbca 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8011062:	4603      	mov	r3, r0
 8011064:	2b00      	cmp	r3, #0
 8011066:	d1e9      	bne.n	801103c <can1_ams_cell_voltages_transmit+0xed8>
           }
       }
       can1_ams_cell_voltages.voltage_multiplexor = 4;
 8011068:	4bac      	ldr	r3, [pc, #688]	; (801131c <can1_ams_cell_voltages_transmit+0x11b8>)
 801106a:	2204      	movs	r2, #4
 801106c:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_voltages_pack(tx_data, &can1_ams_cell_voltages, 7);
 801106e:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8011072:	2207      	movs	r2, #7
 8011074:	49a9      	ldr	r1, [pc, #676]	; (801131c <can1_ams_cell_voltages_transmit+0x11b8>)
 8011076:	4618      	mov	r0, r3
 8011078:	f7f1 f8a4 	bl	80021c4 <can1_ams_cell_voltages_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 801107c:	e00d      	b.n	801109a <can1_ams_cell_voltages_transmit+0xf36>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 801107e:	4ba5      	ldr	r3, [pc, #660]	; (8011314 <can1_ams_cell_voltages_transmit+0x11b0>)
 8011080:	6818      	ldr	r0, [r3, #0]
 8011082:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 8011086:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 801108a:	4ba3      	ldr	r3, [pc, #652]	; (8011318 <can1_ams_cell_voltages_transmit+0x11b4>)
 801108c:	f014 fad8 	bl	8025640 <HAL_CAN_AddTxMessage>
 8011090:	4603      	mov	r3, r0
 8011092:	2b00      	cmp	r3, #0
 8011094:	d001      	beq.n	801109a <can1_ams_cell_voltages_transmit+0xf36>
           Error_Handler();
 8011096:	f006 fa47 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 801109a:	4b9e      	ldr	r3, [pc, #632]	; (8011314 <can1_ams_cell_voltages_transmit+0x11b0>)
 801109c:	681b      	ldr	r3, [r3, #0]
 801109e:	4618      	mov	r0, r3
 80110a0:	f014 fba9 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 80110a4:	4603      	mov	r3, r0
 80110a6:	2b00      	cmp	r3, #0
 80110a8:	d1e9      	bne.n	801107e <can1_ams_cell_voltages_transmit+0xf1a>
           }
       }
       can1_ams_cell_voltages.voltage_multiplexor = 5;
 80110aa:	4b9c      	ldr	r3, [pc, #624]	; (801131c <can1_ams_cell_voltages_transmit+0x11b8>)
 80110ac:	2205      	movs	r2, #5
 80110ae:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_voltages_pack(tx_data, &can1_ams_cell_voltages, 7);
 80110b0:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80110b4:	2207      	movs	r2, #7
 80110b6:	4999      	ldr	r1, [pc, #612]	; (801131c <can1_ams_cell_voltages_transmit+0x11b8>)
 80110b8:	4618      	mov	r0, r3
 80110ba:	f7f1 f883 	bl	80021c4 <can1_ams_cell_voltages_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 80110be:	e00d      	b.n	80110dc <can1_ams_cell_voltages_transmit+0xf78>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 80110c0:	4b94      	ldr	r3, [pc, #592]	; (8011314 <can1_ams_cell_voltages_transmit+0x11b0>)
 80110c2:	6818      	ldr	r0, [r3, #0]
 80110c4:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 80110c8:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 80110cc:	4b92      	ldr	r3, [pc, #584]	; (8011318 <can1_ams_cell_voltages_transmit+0x11b4>)
 80110ce:	f014 fab7 	bl	8025640 <HAL_CAN_AddTxMessage>
 80110d2:	4603      	mov	r3, r0
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	d001      	beq.n	80110dc <can1_ams_cell_voltages_transmit+0xf78>
           Error_Handler();
 80110d8:	f006 fa26 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 80110dc:	4b8d      	ldr	r3, [pc, #564]	; (8011314 <can1_ams_cell_voltages_transmit+0x11b0>)
 80110de:	681b      	ldr	r3, [r3, #0]
 80110e0:	4618      	mov	r0, r3
 80110e2:	f014 fb88 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 80110e6:	4603      	mov	r3, r0
 80110e8:	2b00      	cmp	r3, #0
 80110ea:	d1e9      	bne.n	80110c0 <can1_ams_cell_voltages_transmit+0xf5c>
           }
       }
       can1_ams_cell_voltages.voltage_multiplexor = 6;
 80110ec:	4b8b      	ldr	r3, [pc, #556]	; (801131c <can1_ams_cell_voltages_transmit+0x11b8>)
 80110ee:	2206      	movs	r2, #6
 80110f0:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_voltages_pack(tx_data, &can1_ams_cell_voltages, 7);
 80110f2:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80110f6:	2207      	movs	r2, #7
 80110f8:	4988      	ldr	r1, [pc, #544]	; (801131c <can1_ams_cell_voltages_transmit+0x11b8>)
 80110fa:	4618      	mov	r0, r3
 80110fc:	f7f1 f862 	bl	80021c4 <can1_ams_cell_voltages_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011100:	e00d      	b.n	801111e <can1_ams_cell_voltages_transmit+0xfba>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8011102:	4b84      	ldr	r3, [pc, #528]	; (8011314 <can1_ams_cell_voltages_transmit+0x11b0>)
 8011104:	6818      	ldr	r0, [r3, #0]
 8011106:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 801110a:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 801110e:	4b82      	ldr	r3, [pc, #520]	; (8011318 <can1_ams_cell_voltages_transmit+0x11b4>)
 8011110:	f014 fa96 	bl	8025640 <HAL_CAN_AddTxMessage>
 8011114:	4603      	mov	r3, r0
 8011116:	2b00      	cmp	r3, #0
 8011118:	d001      	beq.n	801111e <can1_ams_cell_voltages_transmit+0xfba>
           Error_Handler();
 801111a:	f006 fa05 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 801111e:	4b7d      	ldr	r3, [pc, #500]	; (8011314 <can1_ams_cell_voltages_transmit+0x11b0>)
 8011120:	681b      	ldr	r3, [r3, #0]
 8011122:	4618      	mov	r0, r3
 8011124:	f014 fb67 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8011128:	4603      	mov	r3, r0
 801112a:	2b00      	cmp	r3, #0
 801112c:	d1e9      	bne.n	8011102 <can1_ams_cell_voltages_transmit+0xf9e>
           }
       }
       can1_ams_cell_voltages.voltage_multiplexor = 7;
 801112e:	4b7b      	ldr	r3, [pc, #492]	; (801131c <can1_ams_cell_voltages_transmit+0x11b8>)
 8011130:	2207      	movs	r2, #7
 8011132:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_voltages_pack(tx_data, &can1_ams_cell_voltages, 7);
 8011134:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8011138:	2207      	movs	r2, #7
 801113a:	4978      	ldr	r1, [pc, #480]	; (801131c <can1_ams_cell_voltages_transmit+0x11b8>)
 801113c:	4618      	mov	r0, r3
 801113e:	f7f1 f841 	bl	80021c4 <can1_ams_cell_voltages_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011142:	e00d      	b.n	8011160 <can1_ams_cell_voltages_transmit+0xffc>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8011144:	4b73      	ldr	r3, [pc, #460]	; (8011314 <can1_ams_cell_voltages_transmit+0x11b0>)
 8011146:	6818      	ldr	r0, [r3, #0]
 8011148:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 801114c:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 8011150:	4b71      	ldr	r3, [pc, #452]	; (8011318 <can1_ams_cell_voltages_transmit+0x11b4>)
 8011152:	f014 fa75 	bl	8025640 <HAL_CAN_AddTxMessage>
 8011156:	4603      	mov	r3, r0
 8011158:	2b00      	cmp	r3, #0
 801115a:	d001      	beq.n	8011160 <can1_ams_cell_voltages_transmit+0xffc>
           Error_Handler();
 801115c:	f006 f9e4 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011160:	4b6c      	ldr	r3, [pc, #432]	; (8011314 <can1_ams_cell_voltages_transmit+0x11b0>)
 8011162:	681b      	ldr	r3, [r3, #0]
 8011164:	4618      	mov	r0, r3
 8011166:	f014 fb46 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 801116a:	4603      	mov	r3, r0
 801116c:	2b00      	cmp	r3, #0
 801116e:	d1e9      	bne.n	8011144 <can1_ams_cell_voltages_transmit+0xfe0>
           }
       }
       can1_ams_cell_voltages.voltage_multiplexor = 8;
 8011170:	4b6a      	ldr	r3, [pc, #424]	; (801131c <can1_ams_cell_voltages_transmit+0x11b8>)
 8011172:	2208      	movs	r2, #8
 8011174:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_voltages_pack(tx_data, &can1_ams_cell_voltages, 7);
 8011176:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 801117a:	2207      	movs	r2, #7
 801117c:	4967      	ldr	r1, [pc, #412]	; (801131c <can1_ams_cell_voltages_transmit+0x11b8>)
 801117e:	4618      	mov	r0, r3
 8011180:	f7f1 f820 	bl	80021c4 <can1_ams_cell_voltages_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011184:	e00d      	b.n	80111a2 <can1_ams_cell_voltages_transmit+0x103e>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8011186:	4b63      	ldr	r3, [pc, #396]	; (8011314 <can1_ams_cell_voltages_transmit+0x11b0>)
 8011188:	6818      	ldr	r0, [r3, #0]
 801118a:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 801118e:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 8011192:	4b61      	ldr	r3, [pc, #388]	; (8011318 <can1_ams_cell_voltages_transmit+0x11b4>)
 8011194:	f014 fa54 	bl	8025640 <HAL_CAN_AddTxMessage>
 8011198:	4603      	mov	r3, r0
 801119a:	2b00      	cmp	r3, #0
 801119c:	d001      	beq.n	80111a2 <can1_ams_cell_voltages_transmit+0x103e>
           Error_Handler();
 801119e:	f006 f9c3 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 80111a2:	4b5c      	ldr	r3, [pc, #368]	; (8011314 <can1_ams_cell_voltages_transmit+0x11b0>)
 80111a4:	681b      	ldr	r3, [r3, #0]
 80111a6:	4618      	mov	r0, r3
 80111a8:	f014 fb25 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 80111ac:	4603      	mov	r3, r0
 80111ae:	2b00      	cmp	r3, #0
 80111b0:	d1e9      	bne.n	8011186 <can1_ams_cell_voltages_transmit+0x1022>
           }
       }
       can1_ams_cell_voltages.voltage_multiplexor = 9;
 80111b2:	4b5a      	ldr	r3, [pc, #360]	; (801131c <can1_ams_cell_voltages_transmit+0x11b8>)
 80111b4:	2209      	movs	r2, #9
 80111b6:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_voltages_pack(tx_data, &can1_ams_cell_voltages, 7);
 80111b8:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80111bc:	2207      	movs	r2, #7
 80111be:	4957      	ldr	r1, [pc, #348]	; (801131c <can1_ams_cell_voltages_transmit+0x11b8>)
 80111c0:	4618      	mov	r0, r3
 80111c2:	f7f0 ffff 	bl	80021c4 <can1_ams_cell_voltages_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 80111c6:	e00d      	b.n	80111e4 <can1_ams_cell_voltages_transmit+0x1080>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 80111c8:	4b52      	ldr	r3, [pc, #328]	; (8011314 <can1_ams_cell_voltages_transmit+0x11b0>)
 80111ca:	6818      	ldr	r0, [r3, #0]
 80111cc:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 80111d0:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 80111d4:	4b50      	ldr	r3, [pc, #320]	; (8011318 <can1_ams_cell_voltages_transmit+0x11b4>)
 80111d6:	f014 fa33 	bl	8025640 <HAL_CAN_AddTxMessage>
 80111da:	4603      	mov	r3, r0
 80111dc:	2b00      	cmp	r3, #0
 80111de:	d001      	beq.n	80111e4 <can1_ams_cell_voltages_transmit+0x1080>
           Error_Handler();
 80111e0:	f006 f9a2 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 80111e4:	4b4b      	ldr	r3, [pc, #300]	; (8011314 <can1_ams_cell_voltages_transmit+0x11b0>)
 80111e6:	681b      	ldr	r3, [r3, #0]
 80111e8:	4618      	mov	r0, r3
 80111ea:	f014 fb04 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 80111ee:	4603      	mov	r3, r0
 80111f0:	2b00      	cmp	r3, #0
 80111f2:	d1e9      	bne.n	80111c8 <can1_ams_cell_voltages_transmit+0x1064>
           }
       }
       can1_ams_cell_voltages.voltage_multiplexor = 10;
 80111f4:	4b49      	ldr	r3, [pc, #292]	; (801131c <can1_ams_cell_voltages_transmit+0x11b8>)
 80111f6:	220a      	movs	r2, #10
 80111f8:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_voltages_pack(tx_data, &can1_ams_cell_voltages, 7);
 80111fa:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80111fe:	2207      	movs	r2, #7
 8011200:	4946      	ldr	r1, [pc, #280]	; (801131c <can1_ams_cell_voltages_transmit+0x11b8>)
 8011202:	4618      	mov	r0, r3
 8011204:	f7f0 ffde 	bl	80021c4 <can1_ams_cell_voltages_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011208:	e00d      	b.n	8011226 <can1_ams_cell_voltages_transmit+0x10c2>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 801120a:	4b42      	ldr	r3, [pc, #264]	; (8011314 <can1_ams_cell_voltages_transmit+0x11b0>)
 801120c:	6818      	ldr	r0, [r3, #0]
 801120e:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 8011212:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 8011216:	4b40      	ldr	r3, [pc, #256]	; (8011318 <can1_ams_cell_voltages_transmit+0x11b4>)
 8011218:	f014 fa12 	bl	8025640 <HAL_CAN_AddTxMessage>
 801121c:	4603      	mov	r3, r0
 801121e:	2b00      	cmp	r3, #0
 8011220:	d001      	beq.n	8011226 <can1_ams_cell_voltages_transmit+0x10c2>
           Error_Handler();
 8011222:	f006 f981 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011226:	4b3b      	ldr	r3, [pc, #236]	; (8011314 <can1_ams_cell_voltages_transmit+0x11b0>)
 8011228:	681b      	ldr	r3, [r3, #0]
 801122a:	4618      	mov	r0, r3
 801122c:	f014 fae3 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8011230:	4603      	mov	r3, r0
 8011232:	2b00      	cmp	r3, #0
 8011234:	d1e9      	bne.n	801120a <can1_ams_cell_voltages_transmit+0x10a6>
           }
       }
       can1_ams_cell_voltages.voltage_multiplexor = 11;
 8011236:	4b39      	ldr	r3, [pc, #228]	; (801131c <can1_ams_cell_voltages_transmit+0x11b8>)
 8011238:	220b      	movs	r2, #11
 801123a:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_voltages_pack(tx_data, &can1_ams_cell_voltages, 7);
 801123c:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8011240:	2207      	movs	r2, #7
 8011242:	4936      	ldr	r1, [pc, #216]	; (801131c <can1_ams_cell_voltages_transmit+0x11b8>)
 8011244:	4618      	mov	r0, r3
 8011246:	f7f0 ffbd 	bl	80021c4 <can1_ams_cell_voltages_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 801124a:	e00d      	b.n	8011268 <can1_ams_cell_voltages_transmit+0x1104>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 801124c:	4b31      	ldr	r3, [pc, #196]	; (8011314 <can1_ams_cell_voltages_transmit+0x11b0>)
 801124e:	6818      	ldr	r0, [r3, #0]
 8011250:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 8011254:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 8011258:	4b2f      	ldr	r3, [pc, #188]	; (8011318 <can1_ams_cell_voltages_transmit+0x11b4>)
 801125a:	f014 f9f1 	bl	8025640 <HAL_CAN_AddTxMessage>
 801125e:	4603      	mov	r3, r0
 8011260:	2b00      	cmp	r3, #0
 8011262:	d001      	beq.n	8011268 <can1_ams_cell_voltages_transmit+0x1104>
           Error_Handler();
 8011264:	f006 f960 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011268:	4b2a      	ldr	r3, [pc, #168]	; (8011314 <can1_ams_cell_voltages_transmit+0x11b0>)
 801126a:	681b      	ldr	r3, [r3, #0]
 801126c:	4618      	mov	r0, r3
 801126e:	f014 fac2 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8011272:	4603      	mov	r3, r0
 8011274:	2b00      	cmp	r3, #0
 8011276:	d1e9      	bne.n	801124c <can1_ams_cell_voltages_transmit+0x10e8>
           }
       }
       can1_ams_cell_voltages.voltage_multiplexor = 12;
 8011278:	4b28      	ldr	r3, [pc, #160]	; (801131c <can1_ams_cell_voltages_transmit+0x11b8>)
 801127a:	220c      	movs	r2, #12
 801127c:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_voltages_pack(tx_data, &can1_ams_cell_voltages, 7);
 801127e:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8011282:	2207      	movs	r2, #7
 8011284:	4925      	ldr	r1, [pc, #148]	; (801131c <can1_ams_cell_voltages_transmit+0x11b8>)
 8011286:	4618      	mov	r0, r3
 8011288:	f7f0 ff9c 	bl	80021c4 <can1_ams_cell_voltages_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 801128c:	e00d      	b.n	80112aa <can1_ams_cell_voltages_transmit+0x1146>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 801128e:	4b21      	ldr	r3, [pc, #132]	; (8011314 <can1_ams_cell_voltages_transmit+0x11b0>)
 8011290:	6818      	ldr	r0, [r3, #0]
 8011292:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 8011296:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 801129a:	4b1f      	ldr	r3, [pc, #124]	; (8011318 <can1_ams_cell_voltages_transmit+0x11b4>)
 801129c:	f014 f9d0 	bl	8025640 <HAL_CAN_AddTxMessage>
 80112a0:	4603      	mov	r3, r0
 80112a2:	2b00      	cmp	r3, #0
 80112a4:	d001      	beq.n	80112aa <can1_ams_cell_voltages_transmit+0x1146>
           Error_Handler();
 80112a6:	f006 f93f 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 80112aa:	4b1a      	ldr	r3, [pc, #104]	; (8011314 <can1_ams_cell_voltages_transmit+0x11b0>)
 80112ac:	681b      	ldr	r3, [r3, #0]
 80112ae:	4618      	mov	r0, r3
 80112b0:	f014 faa1 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 80112b4:	4603      	mov	r3, r0
 80112b6:	2b00      	cmp	r3, #0
 80112b8:	d1e9      	bne.n	801128e <can1_ams_cell_voltages_transmit+0x112a>
           }
       }
       can1_ams_cell_voltages.voltage_multiplexor = 13;
 80112ba:	4b18      	ldr	r3, [pc, #96]	; (801131c <can1_ams_cell_voltages_transmit+0x11b8>)
 80112bc:	220d      	movs	r2, #13
 80112be:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_voltages_pack(tx_data, &can1_ams_cell_voltages, 7);
 80112c0:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80112c4:	2207      	movs	r2, #7
 80112c6:	4915      	ldr	r1, [pc, #84]	; (801131c <can1_ams_cell_voltages_transmit+0x11b8>)
 80112c8:	4618      	mov	r0, r3
 80112ca:	f7f0 ff7b 	bl	80021c4 <can1_ams_cell_voltages_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 80112ce:	e00d      	b.n	80112ec <can1_ams_cell_voltages_transmit+0x1188>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 80112d0:	4b10      	ldr	r3, [pc, #64]	; (8011314 <can1_ams_cell_voltages_transmit+0x11b0>)
 80112d2:	6818      	ldr	r0, [r3, #0]
 80112d4:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 80112d8:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 80112dc:	4b0e      	ldr	r3, [pc, #56]	; (8011318 <can1_ams_cell_voltages_transmit+0x11b4>)
 80112de:	f014 f9af 	bl	8025640 <HAL_CAN_AddTxMessage>
 80112e2:	4603      	mov	r3, r0
 80112e4:	2b00      	cmp	r3, #0
 80112e6:	d001      	beq.n	80112ec <can1_ams_cell_voltages_transmit+0x1188>
           Error_Handler();
 80112e8:	f006 f91e 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 80112ec:	4b09      	ldr	r3, [pc, #36]	; (8011314 <can1_ams_cell_voltages_transmit+0x11b0>)
 80112ee:	681b      	ldr	r3, [r3, #0]
 80112f0:	4618      	mov	r0, r3
 80112f2:	f014 fa80 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 80112f6:	4603      	mov	r3, r0
 80112f8:	2b00      	cmp	r3, #0
 80112fa:	d1e9      	bne.n	80112d0 <can1_ams_cell_voltages_transmit+0x116c>
           }
       }
       can1_ams_cell_voltages.voltage_multiplexor = 14;
 80112fc:	4b07      	ldr	r3, [pc, #28]	; (801131c <can1_ams_cell_voltages_transmit+0x11b8>)
 80112fe:	220e      	movs	r2, #14
 8011300:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_voltages_pack(tx_data, &can1_ams_cell_voltages, 7);
 8011302:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8011306:	2207      	movs	r2, #7
 8011308:	4904      	ldr	r1, [pc, #16]	; (801131c <can1_ams_cell_voltages_transmit+0x11b8>)
 801130a:	4618      	mov	r0, r3
 801130c:	f7f0 ff5a 	bl	80021c4 <can1_ams_cell_voltages_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011310:	e014      	b.n	801133c <can1_ams_cell_voltages_transmit+0x11d8>
 8011312:	bf00      	nop
 8011314:	20001630 	.word	0x20001630
 8011318:	200014cc 	.word	0x200014cc
 801131c:	200014f4 	.word	0x200014f4
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8011320:	4ba2      	ldr	r3, [pc, #648]	; (80115ac <can1_ams_cell_voltages_transmit+0x1448>)
 8011322:	6818      	ldr	r0, [r3, #0]
 8011324:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 8011328:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 801132c:	4ba0      	ldr	r3, [pc, #640]	; (80115b0 <can1_ams_cell_voltages_transmit+0x144c>)
 801132e:	f014 f987 	bl	8025640 <HAL_CAN_AddTxMessage>
 8011332:	4603      	mov	r3, r0
 8011334:	2b00      	cmp	r3, #0
 8011336:	d001      	beq.n	801133c <can1_ams_cell_voltages_transmit+0x11d8>
           Error_Handler();
 8011338:	f006 f8f6 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 801133c:	4b9b      	ldr	r3, [pc, #620]	; (80115ac <can1_ams_cell_voltages_transmit+0x1448>)
 801133e:	681b      	ldr	r3, [r3, #0]
 8011340:	4618      	mov	r0, r3
 8011342:	f014 fa58 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8011346:	4603      	mov	r3, r0
 8011348:	2b00      	cmp	r3, #0
 801134a:	d1e9      	bne.n	8011320 <can1_ams_cell_voltages_transmit+0x11bc>
           }
       }
       can1_ams_cell_voltages.voltage_multiplexor = 15;
 801134c:	4b99      	ldr	r3, [pc, #612]	; (80115b4 <can1_ams_cell_voltages_transmit+0x1450>)
 801134e:	220f      	movs	r2, #15
 8011350:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_voltages_pack(tx_data, &can1_ams_cell_voltages, 7);
 8011352:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8011356:	2207      	movs	r2, #7
 8011358:	4996      	ldr	r1, [pc, #600]	; (80115b4 <can1_ams_cell_voltages_transmit+0x1450>)
 801135a:	4618      	mov	r0, r3
 801135c:	f7f0 ff32 	bl	80021c4 <can1_ams_cell_voltages_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011360:	e00d      	b.n	801137e <can1_ams_cell_voltages_transmit+0x121a>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8011362:	4b92      	ldr	r3, [pc, #584]	; (80115ac <can1_ams_cell_voltages_transmit+0x1448>)
 8011364:	6818      	ldr	r0, [r3, #0]
 8011366:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 801136a:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 801136e:	4b90      	ldr	r3, [pc, #576]	; (80115b0 <can1_ams_cell_voltages_transmit+0x144c>)
 8011370:	f014 f966 	bl	8025640 <HAL_CAN_AddTxMessage>
 8011374:	4603      	mov	r3, r0
 8011376:	2b00      	cmp	r3, #0
 8011378:	d001      	beq.n	801137e <can1_ams_cell_voltages_transmit+0x121a>
           Error_Handler();
 801137a:	f006 f8d5 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 801137e:	4b8b      	ldr	r3, [pc, #556]	; (80115ac <can1_ams_cell_voltages_transmit+0x1448>)
 8011380:	681b      	ldr	r3, [r3, #0]
 8011382:	4618      	mov	r0, r3
 8011384:	f014 fa37 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8011388:	4603      	mov	r3, r0
 801138a:	2b00      	cmp	r3, #0
 801138c:	d1e9      	bne.n	8011362 <can1_ams_cell_voltages_transmit+0x11fe>
           }
       }
       can1_ams_cell_voltages.voltage_multiplexor = 16;
 801138e:	4b89      	ldr	r3, [pc, #548]	; (80115b4 <can1_ams_cell_voltages_transmit+0x1450>)
 8011390:	2210      	movs	r2, #16
 8011392:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_voltages_pack(tx_data, &can1_ams_cell_voltages, 7);
 8011394:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8011398:	2207      	movs	r2, #7
 801139a:	4986      	ldr	r1, [pc, #536]	; (80115b4 <can1_ams_cell_voltages_transmit+0x1450>)
 801139c:	4618      	mov	r0, r3
 801139e:	f7f0 ff11 	bl	80021c4 <can1_ams_cell_voltages_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 80113a2:	e00d      	b.n	80113c0 <can1_ams_cell_voltages_transmit+0x125c>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 80113a4:	4b81      	ldr	r3, [pc, #516]	; (80115ac <can1_ams_cell_voltages_transmit+0x1448>)
 80113a6:	6818      	ldr	r0, [r3, #0]
 80113a8:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 80113ac:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 80113b0:	4b7f      	ldr	r3, [pc, #508]	; (80115b0 <can1_ams_cell_voltages_transmit+0x144c>)
 80113b2:	f014 f945 	bl	8025640 <HAL_CAN_AddTxMessage>
 80113b6:	4603      	mov	r3, r0
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	d001      	beq.n	80113c0 <can1_ams_cell_voltages_transmit+0x125c>
           Error_Handler();
 80113bc:	f006 f8b4 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 80113c0:	4b7a      	ldr	r3, [pc, #488]	; (80115ac <can1_ams_cell_voltages_transmit+0x1448>)
 80113c2:	681b      	ldr	r3, [r3, #0]
 80113c4:	4618      	mov	r0, r3
 80113c6:	f014 fa16 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 80113ca:	4603      	mov	r3, r0
 80113cc:	2b00      	cmp	r3, #0
 80113ce:	d1e9      	bne.n	80113a4 <can1_ams_cell_voltages_transmit+0x1240>
           }
       }
       can1_ams_cell_voltages.voltage_multiplexor = 17;
 80113d0:	4b78      	ldr	r3, [pc, #480]	; (80115b4 <can1_ams_cell_voltages_transmit+0x1450>)
 80113d2:	2211      	movs	r2, #17
 80113d4:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_voltages_pack(tx_data, &can1_ams_cell_voltages, 7);
 80113d6:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80113da:	2207      	movs	r2, #7
 80113dc:	4975      	ldr	r1, [pc, #468]	; (80115b4 <can1_ams_cell_voltages_transmit+0x1450>)
 80113de:	4618      	mov	r0, r3
 80113e0:	f7f0 fef0 	bl	80021c4 <can1_ams_cell_voltages_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 80113e4:	e00d      	b.n	8011402 <can1_ams_cell_voltages_transmit+0x129e>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 80113e6:	4b71      	ldr	r3, [pc, #452]	; (80115ac <can1_ams_cell_voltages_transmit+0x1448>)
 80113e8:	6818      	ldr	r0, [r3, #0]
 80113ea:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 80113ee:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 80113f2:	4b6f      	ldr	r3, [pc, #444]	; (80115b0 <can1_ams_cell_voltages_transmit+0x144c>)
 80113f4:	f014 f924 	bl	8025640 <HAL_CAN_AddTxMessage>
 80113f8:	4603      	mov	r3, r0
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	d001      	beq.n	8011402 <can1_ams_cell_voltages_transmit+0x129e>
           Error_Handler();
 80113fe:	f006 f893 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011402:	4b6a      	ldr	r3, [pc, #424]	; (80115ac <can1_ams_cell_voltages_transmit+0x1448>)
 8011404:	681b      	ldr	r3, [r3, #0]
 8011406:	4618      	mov	r0, r3
 8011408:	f014 f9f5 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 801140c:	4603      	mov	r3, r0
 801140e:	2b00      	cmp	r3, #0
 8011410:	d1e9      	bne.n	80113e6 <can1_ams_cell_voltages_transmit+0x1282>
           }
       }
       can1_ams_cell_voltages.voltage_multiplexor = 18;
 8011412:	4b68      	ldr	r3, [pc, #416]	; (80115b4 <can1_ams_cell_voltages_transmit+0x1450>)
 8011414:	2212      	movs	r2, #18
 8011416:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_voltages_pack(tx_data, &can1_ams_cell_voltages, 7);
 8011418:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 801141c:	2207      	movs	r2, #7
 801141e:	4965      	ldr	r1, [pc, #404]	; (80115b4 <can1_ams_cell_voltages_transmit+0x1450>)
 8011420:	4618      	mov	r0, r3
 8011422:	f7f0 fecf 	bl	80021c4 <can1_ams_cell_voltages_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011426:	e00d      	b.n	8011444 <can1_ams_cell_voltages_transmit+0x12e0>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8011428:	4b60      	ldr	r3, [pc, #384]	; (80115ac <can1_ams_cell_voltages_transmit+0x1448>)
 801142a:	6818      	ldr	r0, [r3, #0]
 801142c:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 8011430:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 8011434:	4b5e      	ldr	r3, [pc, #376]	; (80115b0 <can1_ams_cell_voltages_transmit+0x144c>)
 8011436:	f014 f903 	bl	8025640 <HAL_CAN_AddTxMessage>
 801143a:	4603      	mov	r3, r0
 801143c:	2b00      	cmp	r3, #0
 801143e:	d001      	beq.n	8011444 <can1_ams_cell_voltages_transmit+0x12e0>
           Error_Handler();
 8011440:	f006 f872 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011444:	4b59      	ldr	r3, [pc, #356]	; (80115ac <can1_ams_cell_voltages_transmit+0x1448>)
 8011446:	681b      	ldr	r3, [r3, #0]
 8011448:	4618      	mov	r0, r3
 801144a:	f014 f9d4 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 801144e:	4603      	mov	r3, r0
 8011450:	2b00      	cmp	r3, #0
 8011452:	d1e9      	bne.n	8011428 <can1_ams_cell_voltages_transmit+0x12c4>
           }
       }
       can1_ams_cell_voltages.voltage_multiplexor = 19;
 8011454:	4b57      	ldr	r3, [pc, #348]	; (80115b4 <can1_ams_cell_voltages_transmit+0x1450>)
 8011456:	2213      	movs	r2, #19
 8011458:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_voltages_pack(tx_data, &can1_ams_cell_voltages, 7);
 801145a:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 801145e:	2207      	movs	r2, #7
 8011460:	4954      	ldr	r1, [pc, #336]	; (80115b4 <can1_ams_cell_voltages_transmit+0x1450>)
 8011462:	4618      	mov	r0, r3
 8011464:	f7f0 feae 	bl	80021c4 <can1_ams_cell_voltages_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011468:	e00d      	b.n	8011486 <can1_ams_cell_voltages_transmit+0x1322>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 801146a:	4b50      	ldr	r3, [pc, #320]	; (80115ac <can1_ams_cell_voltages_transmit+0x1448>)
 801146c:	6818      	ldr	r0, [r3, #0]
 801146e:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 8011472:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 8011476:	4b4e      	ldr	r3, [pc, #312]	; (80115b0 <can1_ams_cell_voltages_transmit+0x144c>)
 8011478:	f014 f8e2 	bl	8025640 <HAL_CAN_AddTxMessage>
 801147c:	4603      	mov	r3, r0
 801147e:	2b00      	cmp	r3, #0
 8011480:	d001      	beq.n	8011486 <can1_ams_cell_voltages_transmit+0x1322>
           Error_Handler();
 8011482:	f006 f851 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011486:	4b49      	ldr	r3, [pc, #292]	; (80115ac <can1_ams_cell_voltages_transmit+0x1448>)
 8011488:	681b      	ldr	r3, [r3, #0]
 801148a:	4618      	mov	r0, r3
 801148c:	f014 f9b3 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8011490:	4603      	mov	r3, r0
 8011492:	2b00      	cmp	r3, #0
 8011494:	d1e9      	bne.n	801146a <can1_ams_cell_voltages_transmit+0x1306>
           }
       }
       can1_ams_cell_voltages.voltage_multiplexor = 20;
 8011496:	4b47      	ldr	r3, [pc, #284]	; (80115b4 <can1_ams_cell_voltages_transmit+0x1450>)
 8011498:	2214      	movs	r2, #20
 801149a:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_voltages_pack(tx_data, &can1_ams_cell_voltages, 7);
 801149c:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80114a0:	2207      	movs	r2, #7
 80114a2:	4944      	ldr	r1, [pc, #272]	; (80115b4 <can1_ams_cell_voltages_transmit+0x1450>)
 80114a4:	4618      	mov	r0, r3
 80114a6:	f7f0 fe8d 	bl	80021c4 <can1_ams_cell_voltages_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 80114aa:	e00d      	b.n	80114c8 <can1_ams_cell_voltages_transmit+0x1364>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 80114ac:	4b3f      	ldr	r3, [pc, #252]	; (80115ac <can1_ams_cell_voltages_transmit+0x1448>)
 80114ae:	6818      	ldr	r0, [r3, #0]
 80114b0:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 80114b4:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 80114b8:	4b3d      	ldr	r3, [pc, #244]	; (80115b0 <can1_ams_cell_voltages_transmit+0x144c>)
 80114ba:	f014 f8c1 	bl	8025640 <HAL_CAN_AddTxMessage>
 80114be:	4603      	mov	r3, r0
 80114c0:	2b00      	cmp	r3, #0
 80114c2:	d001      	beq.n	80114c8 <can1_ams_cell_voltages_transmit+0x1364>
           Error_Handler();
 80114c4:	f006 f830 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 80114c8:	4b38      	ldr	r3, [pc, #224]	; (80115ac <can1_ams_cell_voltages_transmit+0x1448>)
 80114ca:	681b      	ldr	r3, [r3, #0]
 80114cc:	4618      	mov	r0, r3
 80114ce:	f014 f992 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 80114d2:	4603      	mov	r3, r0
 80114d4:	2b00      	cmp	r3, #0
 80114d6:	d1e9      	bne.n	80114ac <can1_ams_cell_voltages_transmit+0x1348>
           }
       }
       can1_ams_cell_voltages.voltage_multiplexor = 21;
 80114d8:	4b36      	ldr	r3, [pc, #216]	; (80115b4 <can1_ams_cell_voltages_transmit+0x1450>)
 80114da:	2215      	movs	r2, #21
 80114dc:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_voltages_pack(tx_data, &can1_ams_cell_voltages, 7);
 80114de:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80114e2:	2207      	movs	r2, #7
 80114e4:	4933      	ldr	r1, [pc, #204]	; (80115b4 <can1_ams_cell_voltages_transmit+0x1450>)
 80114e6:	4618      	mov	r0, r3
 80114e8:	f7f0 fe6c 	bl	80021c4 <can1_ams_cell_voltages_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 80114ec:	e00d      	b.n	801150a <can1_ams_cell_voltages_transmit+0x13a6>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 80114ee:	4b2f      	ldr	r3, [pc, #188]	; (80115ac <can1_ams_cell_voltages_transmit+0x1448>)
 80114f0:	6818      	ldr	r0, [r3, #0]
 80114f2:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 80114f6:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 80114fa:	4b2d      	ldr	r3, [pc, #180]	; (80115b0 <can1_ams_cell_voltages_transmit+0x144c>)
 80114fc:	f014 f8a0 	bl	8025640 <HAL_CAN_AddTxMessage>
 8011500:	4603      	mov	r3, r0
 8011502:	2b00      	cmp	r3, #0
 8011504:	d001      	beq.n	801150a <can1_ams_cell_voltages_transmit+0x13a6>
           Error_Handler();
 8011506:	f006 f80f 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 801150a:	4b28      	ldr	r3, [pc, #160]	; (80115ac <can1_ams_cell_voltages_transmit+0x1448>)
 801150c:	681b      	ldr	r3, [r3, #0]
 801150e:	4618      	mov	r0, r3
 8011510:	f014 f971 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8011514:	4603      	mov	r3, r0
 8011516:	2b00      	cmp	r3, #0
 8011518:	d1e9      	bne.n	80114ee <can1_ams_cell_voltages_transmit+0x138a>
           }
       }
       can1_ams_cell_voltages.voltage_multiplexor = 22;
 801151a:	4b26      	ldr	r3, [pc, #152]	; (80115b4 <can1_ams_cell_voltages_transmit+0x1450>)
 801151c:	2216      	movs	r2, #22
 801151e:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_voltages_pack(tx_data, &can1_ams_cell_voltages, 7);
 8011520:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8011524:	2207      	movs	r2, #7
 8011526:	4923      	ldr	r1, [pc, #140]	; (80115b4 <can1_ams_cell_voltages_transmit+0x1450>)
 8011528:	4618      	mov	r0, r3
 801152a:	f7f0 fe4b 	bl	80021c4 <can1_ams_cell_voltages_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 801152e:	e00d      	b.n	801154c <can1_ams_cell_voltages_transmit+0x13e8>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8011530:	4b1e      	ldr	r3, [pc, #120]	; (80115ac <can1_ams_cell_voltages_transmit+0x1448>)
 8011532:	6818      	ldr	r0, [r3, #0]
 8011534:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 8011538:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 801153c:	4b1c      	ldr	r3, [pc, #112]	; (80115b0 <can1_ams_cell_voltages_transmit+0x144c>)
 801153e:	f014 f87f 	bl	8025640 <HAL_CAN_AddTxMessage>
 8011542:	4603      	mov	r3, r0
 8011544:	2b00      	cmp	r3, #0
 8011546:	d001      	beq.n	801154c <can1_ams_cell_voltages_transmit+0x13e8>
           Error_Handler();
 8011548:	f005 ffee 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 801154c:	4b17      	ldr	r3, [pc, #92]	; (80115ac <can1_ams_cell_voltages_transmit+0x1448>)
 801154e:	681b      	ldr	r3, [r3, #0]
 8011550:	4618      	mov	r0, r3
 8011552:	f014 f950 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8011556:	4603      	mov	r3, r0
 8011558:	2b00      	cmp	r3, #0
 801155a:	d1e9      	bne.n	8011530 <can1_ams_cell_voltages_transmit+0x13cc>
           }
       }
       can1_ams_cell_voltages.voltage_multiplexor = 23;
 801155c:	4b15      	ldr	r3, [pc, #84]	; (80115b4 <can1_ams_cell_voltages_transmit+0x1450>)
 801155e:	2217      	movs	r2, #23
 8011560:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_voltages_pack(tx_data, &can1_ams_cell_voltages, 7);
 8011562:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8011566:	2207      	movs	r2, #7
 8011568:	4912      	ldr	r1, [pc, #72]	; (80115b4 <can1_ams_cell_voltages_transmit+0x1450>)
 801156a:	4618      	mov	r0, r3
 801156c:	f7f0 fe2a 	bl	80021c4 <can1_ams_cell_voltages_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011570:	e00d      	b.n	801158e <can1_ams_cell_voltages_transmit+0x142a>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8011572:	4b0e      	ldr	r3, [pc, #56]	; (80115ac <can1_ams_cell_voltages_transmit+0x1448>)
 8011574:	6818      	ldr	r0, [r3, #0]
 8011576:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 801157a:	f507 717e 	add.w	r1, r7, #1016	; 0x3f8
 801157e:	4b0c      	ldr	r3, [pc, #48]	; (80115b0 <can1_ams_cell_voltages_transmit+0x144c>)
 8011580:	f014 f85e 	bl	8025640 <HAL_CAN_AddTxMessage>
 8011584:	4603      	mov	r3, r0
 8011586:	2b00      	cmp	r3, #0
 8011588:	d001      	beq.n	801158e <can1_ams_cell_voltages_transmit+0x142a>
           Error_Handler();
 801158a:	f005 ffcd 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 801158e:	4b07      	ldr	r3, [pc, #28]	; (80115ac <can1_ams_cell_voltages_transmit+0x1448>)
 8011590:	681b      	ldr	r3, [r3, #0]
 8011592:	4618      	mov	r0, r3
 8011594:	f014 f92f 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8011598:	4603      	mov	r3, r0
 801159a:	2b00      	cmp	r3, #0
 801159c:	d1e9      	bne.n	8011572 <can1_ams_cell_voltages_transmit+0x140e>
           }
       }
}
 801159e:	bf00      	nop
 80115a0:	bf00      	nop
 80115a2:	f507 6783 	add.w	r7, r7, #1048	; 0x418
 80115a6:	46bd      	mov	sp, r7
 80115a8:	bd80      	pop	{r7, pc}
 80115aa:	bf00      	nop
 80115ac:	20001630 	.word	0x20001630
 80115b0:	200014cc 	.word	0x200014cc
 80115b4:	200014f4 	.word	0x200014f4

080115b8 <can1_ams_cell_temperatures_transmit>:

/*
 * @Brief  
 * @Retval None
 */
void can1_ams_cell_temperatures_transmit() {
 80115b8:	b580      	push	{r7, lr}
 80115ba:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80115be:	af00      	add	r7, sp, #0
   uint8_t tx_data[8];
   const CAN_TxHeaderTypeDef tx_header = {
 80115c0:	f507 73f4 	add.w	r3, r7, #488	; 0x1e8
 80115c4:	2200      	movs	r2, #0
 80115c6:	601a      	str	r2, [r3, #0]
 80115c8:	605a      	str	r2, [r3, #4]
 80115ca:	609a      	str	r2, [r3, #8]
 80115cc:	60da      	str	r2, [r3, #12]
 80115ce:	611a      	str	r2, [r3, #16]
 80115d0:	615a      	str	r2, [r3, #20]
 80115d2:	2322      	movs	r3, #34	; 0x22
 80115d4:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80115d8:	2308      	movs	r3, #8
 80115da:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
       .StdId = 34,
       .RTR = CAN_RTR_DATA,
       .TransmitGlobalTime = DISABLE,
   };
   ams_cell_temperatures_t ams_cell_temperatures;
   can1_ams_cell_temperatures_tx_callback(&ams_cell_temperatures);
 80115de:	463b      	mov	r3, r7
 80115e0:	4618      	mov	r0, r3
 80115e2:	f004 fa53 	bl	8015a8c <can1_ams_cell_temperatures_tx_callback>

   can1_ams_cell_temperatures.temperature_multiplexor = can1_ams_cell_temperatures_temperature_multiplexor_encode(ams_cell_temperatures.temperature_multiplexor);
 80115e6:	463b      	mov	r3, r7
 80115e8:	f893 31e0 	ldrb.w	r3, [r3, #480]	; 0x1e0
 80115ec:	4618      	mov	r0, r3
 80115ee:	f7ee ff7b 	bl	80004e8 <__aeabi_ui2d>
 80115f2:	4602      	mov	r2, r0
 80115f4:	460b      	mov	r3, r1
 80115f6:	ec43 2b10 	vmov	d0, r2, r3
 80115fa:	f7fa fc83 	bl	800bf04 <can1_ams_cell_temperatures_temperature_multiplexor_encode>
 80115fe:	4603      	mov	r3, r0
 8011600:	461a      	mov	r2, r3
 8011602:	4bde      	ldr	r3, [pc, #888]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 8011604:	701a      	strb	r2, [r3, #0]
   can1_ams_cell_temperatures.t1s1 = can1_ams_cell_temperatures_t1s1_encode(ams_cell_temperatures.t1s1);
 8011606:	463b      	mov	r3, r7
 8011608:	ed93 7b00 	vldr	d7, [r3]
 801160c:	eeb0 0a47 	vmov.f32	s0, s14
 8011610:	eef0 0a67 	vmov.f32	s1, s15
 8011614:	f7fa fc88 	bl	800bf28 <can1_ams_cell_temperatures_t1s1_encode>
 8011618:	4603      	mov	r3, r0
 801161a:	461a      	mov	r2, r3
 801161c:	4bd7      	ldr	r3, [pc, #860]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 801161e:	805a      	strh	r2, [r3, #2]
   can1_ams_cell_temperatures.t1s2 = can1_ams_cell_temperatures_t1s2_encode(ams_cell_temperatures.t1s2);
 8011620:	463b      	mov	r3, r7
 8011622:	ed93 7b02 	vldr	d7, [r3, #8]
 8011626:	eeb0 0a47 	vmov.f32	s0, s14
 801162a:	eef0 0a67 	vmov.f32	s1, s15
 801162e:	f7fa fcd3 	bl	800bfd8 <can1_ams_cell_temperatures_t1s2_encode>
 8011632:	4603      	mov	r3, r0
 8011634:	461a      	mov	r2, r3
 8011636:	4bd1      	ldr	r3, [pc, #836]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 8011638:	809a      	strh	r2, [r3, #4]
   can1_ams_cell_temperatures.t1s3 = can1_ams_cell_temperatures_t1s3_encode(ams_cell_temperatures.t1s3);
 801163a:	463b      	mov	r3, r7
 801163c:	ed93 7b04 	vldr	d7, [r3, #16]
 8011640:	eeb0 0a47 	vmov.f32	s0, s14
 8011644:	eef0 0a67 	vmov.f32	s1, s15
 8011648:	f7fa fd1e 	bl	800c088 <can1_ams_cell_temperatures_t1s3_encode>
 801164c:	4603      	mov	r3, r0
 801164e:	461a      	mov	r2, r3
 8011650:	4bca      	ldr	r3, [pc, #808]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 8011652:	80da      	strh	r2, [r3, #6]
   can1_ams_cell_temperatures.t1s4 = can1_ams_cell_temperatures_t1s4_encode(ams_cell_temperatures.t1s4);
 8011654:	463b      	mov	r3, r7
 8011656:	ed93 7b06 	vldr	d7, [r3, #24]
 801165a:	eeb0 0a47 	vmov.f32	s0, s14
 801165e:	eef0 0a67 	vmov.f32	s1, s15
 8011662:	f7fa fd69 	bl	800c138 <can1_ams_cell_temperatures_t1s4_encode>
 8011666:	4603      	mov	r3, r0
 8011668:	461a      	mov	r2, r3
 801166a:	4bc4      	ldr	r3, [pc, #784]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 801166c:	811a      	strh	r2, [r3, #8]
   can1_ams_cell_temperatures.t1s5 = can1_ams_cell_temperatures_t1s5_encode(ams_cell_temperatures.t1s5);
 801166e:	463b      	mov	r3, r7
 8011670:	ed93 7b08 	vldr	d7, [r3, #32]
 8011674:	eeb0 0a47 	vmov.f32	s0, s14
 8011678:	eef0 0a67 	vmov.f32	s1, s15
 801167c:	f7fa fdb4 	bl	800c1e8 <can1_ams_cell_temperatures_t1s5_encode>
 8011680:	4603      	mov	r3, r0
 8011682:	461a      	mov	r2, r3
 8011684:	4bbd      	ldr	r3, [pc, #756]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 8011686:	815a      	strh	r2, [r3, #10]
   can1_ams_cell_temperatures.t1s6 = can1_ams_cell_temperatures_t1s6_encode(ams_cell_temperatures.t1s6);
 8011688:	463b      	mov	r3, r7
 801168a:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 801168e:	eeb0 0a47 	vmov.f32	s0, s14
 8011692:	eef0 0a67 	vmov.f32	s1, s15
 8011696:	f7fa fdff 	bl	800c298 <can1_ams_cell_temperatures_t1s6_encode>
 801169a:	4603      	mov	r3, r0
 801169c:	461a      	mov	r2, r3
 801169e:	4bb7      	ldr	r3, [pc, #732]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 80116a0:	819a      	strh	r2, [r3, #12]
   can1_ams_cell_temperatures.t1s7 = can1_ams_cell_temperatures_t1s7_encode(ams_cell_temperatures.t1s7);
 80116a2:	463b      	mov	r3, r7
 80116a4:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 80116a8:	eeb0 0a47 	vmov.f32	s0, s14
 80116ac:	eef0 0a67 	vmov.f32	s1, s15
 80116b0:	f7fa fe4a 	bl	800c348 <can1_ams_cell_temperatures_t1s7_encode>
 80116b4:	4603      	mov	r3, r0
 80116b6:	461a      	mov	r2, r3
 80116b8:	4bb0      	ldr	r3, [pc, #704]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 80116ba:	81da      	strh	r2, [r3, #14]
   can1_ams_cell_temperatures.t1s8 = can1_ams_cell_temperatures_t1s8_encode(ams_cell_temperatures.t1s8);
 80116bc:	463b      	mov	r3, r7
 80116be:	ed93 7b0e 	vldr	d7, [r3, #56]	; 0x38
 80116c2:	eeb0 0a47 	vmov.f32	s0, s14
 80116c6:	eef0 0a67 	vmov.f32	s1, s15
 80116ca:	f7fa fe95 	bl	800c3f8 <can1_ams_cell_temperatures_t1s8_encode>
 80116ce:	4603      	mov	r3, r0
 80116d0:	461a      	mov	r2, r3
 80116d2:	4baa      	ldr	r3, [pc, #680]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 80116d4:	821a      	strh	r2, [r3, #16]
   can1_ams_cell_temperatures.t1s9 = can1_ams_cell_temperatures_t1s9_encode(ams_cell_temperatures.t1s9);
 80116d6:	463b      	mov	r3, r7
 80116d8:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 80116dc:	eeb0 0a47 	vmov.f32	s0, s14
 80116e0:	eef0 0a67 	vmov.f32	s1, s15
 80116e4:	f7fa fee0 	bl	800c4a8 <can1_ams_cell_temperatures_t1s9_encode>
 80116e8:	4603      	mov	r3, r0
 80116ea:	461a      	mov	r2, r3
 80116ec:	4ba3      	ldr	r3, [pc, #652]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 80116ee:	825a      	strh	r2, [r3, #18]
   can1_ams_cell_temperatures.t1s10 = can1_ams_cell_temperatures_t1s10_encode(ams_cell_temperatures.t1s10);
 80116f0:	463b      	mov	r3, r7
 80116f2:	ed93 7b12 	vldr	d7, [r3, #72]	; 0x48
 80116f6:	eeb0 0a47 	vmov.f32	s0, s14
 80116fa:	eef0 0a67 	vmov.f32	s1, s15
 80116fe:	f7fa ff2b 	bl	800c558 <can1_ams_cell_temperatures_t1s10_encode>
 8011702:	4603      	mov	r3, r0
 8011704:	461a      	mov	r2, r3
 8011706:	4b9d      	ldr	r3, [pc, #628]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 8011708:	829a      	strh	r2, [r3, #20]
   can1_ams_cell_temperatures.t1s11 = can1_ams_cell_temperatures_t1s11_encode(ams_cell_temperatures.t1s11);
 801170a:	463b      	mov	r3, r7
 801170c:	ed93 7b14 	vldr	d7, [r3, #80]	; 0x50
 8011710:	eeb0 0a47 	vmov.f32	s0, s14
 8011714:	eef0 0a67 	vmov.f32	s1, s15
 8011718:	f7fa ff76 	bl	800c608 <can1_ams_cell_temperatures_t1s11_encode>
 801171c:	4603      	mov	r3, r0
 801171e:	461a      	mov	r2, r3
 8011720:	4b96      	ldr	r3, [pc, #600]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 8011722:	82da      	strh	r2, [r3, #22]
   can1_ams_cell_temperatures.t1s12 = can1_ams_cell_temperatures_t1s12_encode(ams_cell_temperatures.t1s12);
 8011724:	463b      	mov	r3, r7
 8011726:	ed93 7b16 	vldr	d7, [r3, #88]	; 0x58
 801172a:	eeb0 0a47 	vmov.f32	s0, s14
 801172e:	eef0 0a67 	vmov.f32	s1, s15
 8011732:	f7fa ffc1 	bl	800c6b8 <can1_ams_cell_temperatures_t1s12_encode>
 8011736:	4603      	mov	r3, r0
 8011738:	461a      	mov	r2, r3
 801173a:	4b90      	ldr	r3, [pc, #576]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 801173c:	831a      	strh	r2, [r3, #24]
   can1_ams_cell_temperatures.t2s1 = can1_ams_cell_temperatures_t2s1_encode(ams_cell_temperatures.t2s1);
 801173e:	463b      	mov	r3, r7
 8011740:	ed93 7b18 	vldr	d7, [r3, #96]	; 0x60
 8011744:	eeb0 0a47 	vmov.f32	s0, s14
 8011748:	eef0 0a67 	vmov.f32	s1, s15
 801174c:	f7fb f80c 	bl	800c768 <can1_ams_cell_temperatures_t2s1_encode>
 8011750:	4603      	mov	r3, r0
 8011752:	461a      	mov	r2, r3
 8011754:	4b89      	ldr	r3, [pc, #548]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 8011756:	835a      	strh	r2, [r3, #26]
   can1_ams_cell_temperatures.t2s2 = can1_ams_cell_temperatures_t2s2_encode(ams_cell_temperatures.t2s2);
 8011758:	463b      	mov	r3, r7
 801175a:	ed93 7b1a 	vldr	d7, [r3, #104]	; 0x68
 801175e:	eeb0 0a47 	vmov.f32	s0, s14
 8011762:	eef0 0a67 	vmov.f32	s1, s15
 8011766:	f7fb f857 	bl	800c818 <can1_ams_cell_temperatures_t2s2_encode>
 801176a:	4603      	mov	r3, r0
 801176c:	461a      	mov	r2, r3
 801176e:	4b83      	ldr	r3, [pc, #524]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 8011770:	839a      	strh	r2, [r3, #28]
   can1_ams_cell_temperatures.t2s3 = can1_ams_cell_temperatures_t2s3_encode(ams_cell_temperatures.t2s3);
 8011772:	463b      	mov	r3, r7
 8011774:	ed93 7b1c 	vldr	d7, [r3, #112]	; 0x70
 8011778:	eeb0 0a47 	vmov.f32	s0, s14
 801177c:	eef0 0a67 	vmov.f32	s1, s15
 8011780:	f7fb f8a2 	bl	800c8c8 <can1_ams_cell_temperatures_t2s3_encode>
 8011784:	4603      	mov	r3, r0
 8011786:	461a      	mov	r2, r3
 8011788:	4b7c      	ldr	r3, [pc, #496]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 801178a:	83da      	strh	r2, [r3, #30]
   can1_ams_cell_temperatures.t2s4 = can1_ams_cell_temperatures_t2s4_encode(ams_cell_temperatures.t2s4);
 801178c:	463b      	mov	r3, r7
 801178e:	ed93 7b1e 	vldr	d7, [r3, #120]	; 0x78
 8011792:	eeb0 0a47 	vmov.f32	s0, s14
 8011796:	eef0 0a67 	vmov.f32	s1, s15
 801179a:	f7fb f8ed 	bl	800c978 <can1_ams_cell_temperatures_t2s4_encode>
 801179e:	4603      	mov	r3, r0
 80117a0:	461a      	mov	r2, r3
 80117a2:	4b76      	ldr	r3, [pc, #472]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 80117a4:	841a      	strh	r2, [r3, #32]
   can1_ams_cell_temperatures.t2s5 = can1_ams_cell_temperatures_t2s5_encode(ams_cell_temperatures.t2s5);
 80117a6:	463b      	mov	r3, r7
 80117a8:	ed93 7b20 	vldr	d7, [r3, #128]	; 0x80
 80117ac:	eeb0 0a47 	vmov.f32	s0, s14
 80117b0:	eef0 0a67 	vmov.f32	s1, s15
 80117b4:	f7fb f938 	bl	800ca28 <can1_ams_cell_temperatures_t2s5_encode>
 80117b8:	4603      	mov	r3, r0
 80117ba:	461a      	mov	r2, r3
 80117bc:	4b6f      	ldr	r3, [pc, #444]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 80117be:	845a      	strh	r2, [r3, #34]	; 0x22
   can1_ams_cell_temperatures.t2s6 = can1_ams_cell_temperatures_t2s6_encode(ams_cell_temperatures.t2s6);
 80117c0:	463b      	mov	r3, r7
 80117c2:	ed93 7b22 	vldr	d7, [r3, #136]	; 0x88
 80117c6:	eeb0 0a47 	vmov.f32	s0, s14
 80117ca:	eef0 0a67 	vmov.f32	s1, s15
 80117ce:	f7fb f983 	bl	800cad8 <can1_ams_cell_temperatures_t2s6_encode>
 80117d2:	4603      	mov	r3, r0
 80117d4:	461a      	mov	r2, r3
 80117d6:	4b69      	ldr	r3, [pc, #420]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 80117d8:	849a      	strh	r2, [r3, #36]	; 0x24
   can1_ams_cell_temperatures.t2s7 = can1_ams_cell_temperatures_t2s7_encode(ams_cell_temperatures.t2s7);
 80117da:	463b      	mov	r3, r7
 80117dc:	ed93 7b24 	vldr	d7, [r3, #144]	; 0x90
 80117e0:	eeb0 0a47 	vmov.f32	s0, s14
 80117e4:	eef0 0a67 	vmov.f32	s1, s15
 80117e8:	f7fb f9ce 	bl	800cb88 <can1_ams_cell_temperatures_t2s7_encode>
 80117ec:	4603      	mov	r3, r0
 80117ee:	461a      	mov	r2, r3
 80117f0:	4b62      	ldr	r3, [pc, #392]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 80117f2:	84da      	strh	r2, [r3, #38]	; 0x26
   can1_ams_cell_temperatures.t2s8 = can1_ams_cell_temperatures_t2s8_encode(ams_cell_temperatures.t2s8);
 80117f4:	463b      	mov	r3, r7
 80117f6:	ed93 7b26 	vldr	d7, [r3, #152]	; 0x98
 80117fa:	eeb0 0a47 	vmov.f32	s0, s14
 80117fe:	eef0 0a67 	vmov.f32	s1, s15
 8011802:	f7fb fa19 	bl	800cc38 <can1_ams_cell_temperatures_t2s8_encode>
 8011806:	4603      	mov	r3, r0
 8011808:	461a      	mov	r2, r3
 801180a:	4b5c      	ldr	r3, [pc, #368]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 801180c:	851a      	strh	r2, [r3, #40]	; 0x28
   can1_ams_cell_temperatures.t2s9 = can1_ams_cell_temperatures_t2s9_encode(ams_cell_temperatures.t2s9);
 801180e:	463b      	mov	r3, r7
 8011810:	ed93 7b28 	vldr	d7, [r3, #160]	; 0xa0
 8011814:	eeb0 0a47 	vmov.f32	s0, s14
 8011818:	eef0 0a67 	vmov.f32	s1, s15
 801181c:	f7fb fa64 	bl	800cce8 <can1_ams_cell_temperatures_t2s9_encode>
 8011820:	4603      	mov	r3, r0
 8011822:	461a      	mov	r2, r3
 8011824:	4b55      	ldr	r3, [pc, #340]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 8011826:	855a      	strh	r2, [r3, #42]	; 0x2a
   can1_ams_cell_temperatures.t2s10 = can1_ams_cell_temperatures_t2s10_encode(ams_cell_temperatures.t2s10);
 8011828:	463b      	mov	r3, r7
 801182a:	ed93 7b2a 	vldr	d7, [r3, #168]	; 0xa8
 801182e:	eeb0 0a47 	vmov.f32	s0, s14
 8011832:	eef0 0a67 	vmov.f32	s1, s15
 8011836:	f7fb faaf 	bl	800cd98 <can1_ams_cell_temperatures_t2s10_encode>
 801183a:	4603      	mov	r3, r0
 801183c:	461a      	mov	r2, r3
 801183e:	4b4f      	ldr	r3, [pc, #316]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 8011840:	859a      	strh	r2, [r3, #44]	; 0x2c
   can1_ams_cell_temperatures.t2s11 = can1_ams_cell_temperatures_t2s11_encode(ams_cell_temperatures.t2s11);
 8011842:	463b      	mov	r3, r7
 8011844:	ed93 7b2c 	vldr	d7, [r3, #176]	; 0xb0
 8011848:	eeb0 0a47 	vmov.f32	s0, s14
 801184c:	eef0 0a67 	vmov.f32	s1, s15
 8011850:	f7fb fafa 	bl	800ce48 <can1_ams_cell_temperatures_t2s11_encode>
 8011854:	4603      	mov	r3, r0
 8011856:	461a      	mov	r2, r3
 8011858:	4b48      	ldr	r3, [pc, #288]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 801185a:	85da      	strh	r2, [r3, #46]	; 0x2e
   can1_ams_cell_temperatures.t2s12 = can1_ams_cell_temperatures_t2s12_encode(ams_cell_temperatures.t2s12);
 801185c:	463b      	mov	r3, r7
 801185e:	ed93 7b2e 	vldr	d7, [r3, #184]	; 0xb8
 8011862:	eeb0 0a47 	vmov.f32	s0, s14
 8011866:	eef0 0a67 	vmov.f32	s1, s15
 801186a:	f7fb fb45 	bl	800cef8 <can1_ams_cell_temperatures_t2s12_encode>
 801186e:	4603      	mov	r3, r0
 8011870:	461a      	mov	r2, r3
 8011872:	4b42      	ldr	r3, [pc, #264]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 8011874:	861a      	strh	r2, [r3, #48]	; 0x30
   can1_ams_cell_temperatures.t3s1 = can1_ams_cell_temperatures_t3s1_encode(ams_cell_temperatures.t3s1);
 8011876:	463b      	mov	r3, r7
 8011878:	ed93 7b30 	vldr	d7, [r3, #192]	; 0xc0
 801187c:	eeb0 0a47 	vmov.f32	s0, s14
 8011880:	eef0 0a67 	vmov.f32	s1, s15
 8011884:	f7fb fb90 	bl	800cfa8 <can1_ams_cell_temperatures_t3s1_encode>
 8011888:	4603      	mov	r3, r0
 801188a:	461a      	mov	r2, r3
 801188c:	4b3b      	ldr	r3, [pc, #236]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 801188e:	865a      	strh	r2, [r3, #50]	; 0x32
   can1_ams_cell_temperatures.t3s2 = can1_ams_cell_temperatures_t3s2_encode(ams_cell_temperatures.t3s2);
 8011890:	463b      	mov	r3, r7
 8011892:	ed93 7b32 	vldr	d7, [r3, #200]	; 0xc8
 8011896:	eeb0 0a47 	vmov.f32	s0, s14
 801189a:	eef0 0a67 	vmov.f32	s1, s15
 801189e:	f7fb fbdb 	bl	800d058 <can1_ams_cell_temperatures_t3s2_encode>
 80118a2:	4603      	mov	r3, r0
 80118a4:	461a      	mov	r2, r3
 80118a6:	4b35      	ldr	r3, [pc, #212]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 80118a8:	869a      	strh	r2, [r3, #52]	; 0x34
   can1_ams_cell_temperatures.t3s3 = can1_ams_cell_temperatures_t3s3_encode(ams_cell_temperatures.t3s3);
 80118aa:	463b      	mov	r3, r7
 80118ac:	ed93 7b34 	vldr	d7, [r3, #208]	; 0xd0
 80118b0:	eeb0 0a47 	vmov.f32	s0, s14
 80118b4:	eef0 0a67 	vmov.f32	s1, s15
 80118b8:	f7fb fc26 	bl	800d108 <can1_ams_cell_temperatures_t3s3_encode>
 80118bc:	4603      	mov	r3, r0
 80118be:	461a      	mov	r2, r3
 80118c0:	4b2e      	ldr	r3, [pc, #184]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 80118c2:	86da      	strh	r2, [r3, #54]	; 0x36
   can1_ams_cell_temperatures.t3s4 = can1_ams_cell_temperatures_t3s4_encode(ams_cell_temperatures.t3s4);
 80118c4:	463b      	mov	r3, r7
 80118c6:	ed93 7b36 	vldr	d7, [r3, #216]	; 0xd8
 80118ca:	eeb0 0a47 	vmov.f32	s0, s14
 80118ce:	eef0 0a67 	vmov.f32	s1, s15
 80118d2:	f7fb fc71 	bl	800d1b8 <can1_ams_cell_temperatures_t3s4_encode>
 80118d6:	4603      	mov	r3, r0
 80118d8:	461a      	mov	r2, r3
 80118da:	4b28      	ldr	r3, [pc, #160]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 80118dc:	871a      	strh	r2, [r3, #56]	; 0x38
   can1_ams_cell_temperatures.t3s5 = can1_ams_cell_temperatures_t3s5_encode(ams_cell_temperatures.t3s5);
 80118de:	463b      	mov	r3, r7
 80118e0:	ed93 7b38 	vldr	d7, [r3, #224]	; 0xe0
 80118e4:	eeb0 0a47 	vmov.f32	s0, s14
 80118e8:	eef0 0a67 	vmov.f32	s1, s15
 80118ec:	f7fb fcbc 	bl	800d268 <can1_ams_cell_temperatures_t3s5_encode>
 80118f0:	4603      	mov	r3, r0
 80118f2:	461a      	mov	r2, r3
 80118f4:	4b21      	ldr	r3, [pc, #132]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 80118f6:	875a      	strh	r2, [r3, #58]	; 0x3a
   can1_ams_cell_temperatures.t3s6 = can1_ams_cell_temperatures_t3s6_encode(ams_cell_temperatures.t3s6);
 80118f8:	463b      	mov	r3, r7
 80118fa:	ed93 7b3a 	vldr	d7, [r3, #232]	; 0xe8
 80118fe:	eeb0 0a47 	vmov.f32	s0, s14
 8011902:	eef0 0a67 	vmov.f32	s1, s15
 8011906:	f7fb fd07 	bl	800d318 <can1_ams_cell_temperatures_t3s6_encode>
 801190a:	4603      	mov	r3, r0
 801190c:	461a      	mov	r2, r3
 801190e:	4b1b      	ldr	r3, [pc, #108]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 8011910:	879a      	strh	r2, [r3, #60]	; 0x3c
   can1_ams_cell_temperatures.t3s7 = can1_ams_cell_temperatures_t3s7_encode(ams_cell_temperatures.t3s7);
 8011912:	463b      	mov	r3, r7
 8011914:	ed93 7b3c 	vldr	d7, [r3, #240]	; 0xf0
 8011918:	eeb0 0a47 	vmov.f32	s0, s14
 801191c:	eef0 0a67 	vmov.f32	s1, s15
 8011920:	f7fb fd52 	bl	800d3c8 <can1_ams_cell_temperatures_t3s7_encode>
 8011924:	4603      	mov	r3, r0
 8011926:	461a      	mov	r2, r3
 8011928:	4b14      	ldr	r3, [pc, #80]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 801192a:	87da      	strh	r2, [r3, #62]	; 0x3e
   can1_ams_cell_temperatures.t3s8 = can1_ams_cell_temperatures_t3s8_encode(ams_cell_temperatures.t3s8);
 801192c:	463b      	mov	r3, r7
 801192e:	ed93 7b3e 	vldr	d7, [r3, #248]	; 0xf8
 8011932:	eeb0 0a47 	vmov.f32	s0, s14
 8011936:	eef0 0a67 	vmov.f32	s1, s15
 801193a:	f7fb fd9d 	bl	800d478 <can1_ams_cell_temperatures_t3s8_encode>
 801193e:	4603      	mov	r3, r0
 8011940:	461a      	mov	r2, r3
 8011942:	4b0e      	ldr	r3, [pc, #56]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 8011944:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
   can1_ams_cell_temperatures.t3s9 = can1_ams_cell_temperatures_t3s9_encode(ams_cell_temperatures.t3s9);
 8011948:	463b      	mov	r3, r7
 801194a:	ed93 7b40 	vldr	d7, [r3, #256]	; 0x100
 801194e:	eeb0 0a47 	vmov.f32	s0, s14
 8011952:	eef0 0a67 	vmov.f32	s1, s15
 8011956:	f7fb fde7 	bl	800d528 <can1_ams_cell_temperatures_t3s9_encode>
 801195a:	4603      	mov	r3, r0
 801195c:	461a      	mov	r2, r3
 801195e:	4b07      	ldr	r3, [pc, #28]	; (801197c <can1_ams_cell_temperatures_transmit+0x3c4>)
 8011960:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
   can1_ams_cell_temperatures.t3s10 = can1_ams_cell_temperatures_t3s10_encode(ams_cell_temperatures.t3s10);
 8011964:	463b      	mov	r3, r7
 8011966:	ed93 7b42 	vldr	d7, [r3, #264]	; 0x108
 801196a:	eeb0 0a47 	vmov.f32	s0, s14
 801196e:	eef0 0a67 	vmov.f32	s1, s15
 8011972:	f7fb fe31 	bl	800d5d8 <can1_ams_cell_temperatures_t3s10_encode>
 8011976:	4603      	mov	r3, r0
 8011978:	e002      	b.n	8011980 <can1_ams_cell_temperatures_transmit+0x3c8>
 801197a:	bf00      	nop
 801197c:	20001574 	.word	0x20001574
 8011980:	461a      	mov	r2, r3
 8011982:	4bde      	ldr	r3, [pc, #888]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011984:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
   can1_ams_cell_temperatures.t3s11 = can1_ams_cell_temperatures_t3s11_encode(ams_cell_temperatures.t3s11);
 8011988:	463b      	mov	r3, r7
 801198a:	ed93 7b44 	vldr	d7, [r3, #272]	; 0x110
 801198e:	eeb0 0a47 	vmov.f32	s0, s14
 8011992:	eef0 0a67 	vmov.f32	s1, s15
 8011996:	f7fb fe77 	bl	800d688 <can1_ams_cell_temperatures_t3s11_encode>
 801199a:	4603      	mov	r3, r0
 801199c:	461a      	mov	r2, r3
 801199e:	4bd7      	ldr	r3, [pc, #860]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 80119a0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
   can1_ams_cell_temperatures.t3s12 = can1_ams_cell_temperatures_t3s12_encode(ams_cell_temperatures.t3s12);
 80119a4:	463b      	mov	r3, r7
 80119a6:	ed93 7b46 	vldr	d7, [r3, #280]	; 0x118
 80119aa:	eeb0 0a47 	vmov.f32	s0, s14
 80119ae:	eef0 0a67 	vmov.f32	s1, s15
 80119b2:	f7fb fec1 	bl	800d738 <can1_ams_cell_temperatures_t3s12_encode>
 80119b6:	4603      	mov	r3, r0
 80119b8:	461a      	mov	r2, r3
 80119ba:	4bd0      	ldr	r3, [pc, #832]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 80119bc:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
   can1_ams_cell_temperatures.t4s1 = can1_ams_cell_temperatures_t4s1_encode(ams_cell_temperatures.t4s1);
 80119c0:	463b      	mov	r3, r7
 80119c2:	ed93 7b48 	vldr	d7, [r3, #288]	; 0x120
 80119c6:	eeb0 0a47 	vmov.f32	s0, s14
 80119ca:	eef0 0a67 	vmov.f32	s1, s15
 80119ce:	f7fb ff0b 	bl	800d7e8 <can1_ams_cell_temperatures_t4s1_encode>
 80119d2:	4603      	mov	r3, r0
 80119d4:	461a      	mov	r2, r3
 80119d6:	4bc9      	ldr	r3, [pc, #804]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 80119d8:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
   can1_ams_cell_temperatures.t4s2 = can1_ams_cell_temperatures_t4s2_encode(ams_cell_temperatures.t4s2);
 80119dc:	463b      	mov	r3, r7
 80119de:	ed93 7b4a 	vldr	d7, [r3, #296]	; 0x128
 80119e2:	eeb0 0a47 	vmov.f32	s0, s14
 80119e6:	eef0 0a67 	vmov.f32	s1, s15
 80119ea:	f7fb ff55 	bl	800d898 <can1_ams_cell_temperatures_t4s2_encode>
 80119ee:	4603      	mov	r3, r0
 80119f0:	461a      	mov	r2, r3
 80119f2:	4bc2      	ldr	r3, [pc, #776]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 80119f4:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
   can1_ams_cell_temperatures.t4s3 = can1_ams_cell_temperatures_t4s3_encode(ams_cell_temperatures.t4s3);
 80119f8:	463b      	mov	r3, r7
 80119fa:	ed93 7b4c 	vldr	d7, [r3, #304]	; 0x130
 80119fe:	eeb0 0a47 	vmov.f32	s0, s14
 8011a02:	eef0 0a67 	vmov.f32	s1, s15
 8011a06:	f7fb ff9f 	bl	800d948 <can1_ams_cell_temperatures_t4s3_encode>
 8011a0a:	4603      	mov	r3, r0
 8011a0c:	461a      	mov	r2, r3
 8011a0e:	4bbb      	ldr	r3, [pc, #748]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011a10:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
   can1_ams_cell_temperatures.t4s4 = can1_ams_cell_temperatures_t4s4_encode(ams_cell_temperatures.t4s4);
 8011a14:	463b      	mov	r3, r7
 8011a16:	ed93 7b4e 	vldr	d7, [r3, #312]	; 0x138
 8011a1a:	eeb0 0a47 	vmov.f32	s0, s14
 8011a1e:	eef0 0a67 	vmov.f32	s1, s15
 8011a22:	f7fb ffe9 	bl	800d9f8 <can1_ams_cell_temperatures_t4s4_encode>
 8011a26:	4603      	mov	r3, r0
 8011a28:	461a      	mov	r2, r3
 8011a2a:	4bb4      	ldr	r3, [pc, #720]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011a2c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
   can1_ams_cell_temperatures.t4s5 = can1_ams_cell_temperatures_t4s5_encode(ams_cell_temperatures.t4s5);
 8011a30:	463b      	mov	r3, r7
 8011a32:	ed93 7b50 	vldr	d7, [r3, #320]	; 0x140
 8011a36:	eeb0 0a47 	vmov.f32	s0, s14
 8011a3a:	eef0 0a67 	vmov.f32	s1, s15
 8011a3e:	f7fc f833 	bl	800daa8 <can1_ams_cell_temperatures_t4s5_encode>
 8011a42:	4603      	mov	r3, r0
 8011a44:	461a      	mov	r2, r3
 8011a46:	4bad      	ldr	r3, [pc, #692]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011a48:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
   can1_ams_cell_temperatures.t4s6 = can1_ams_cell_temperatures_t4s6_encode(ams_cell_temperatures.t4s6);
 8011a4c:	463b      	mov	r3, r7
 8011a4e:	ed93 7b52 	vldr	d7, [r3, #328]	; 0x148
 8011a52:	eeb0 0a47 	vmov.f32	s0, s14
 8011a56:	eef0 0a67 	vmov.f32	s1, s15
 8011a5a:	f7fc f87d 	bl	800db58 <can1_ams_cell_temperatures_t4s6_encode>
 8011a5e:	4603      	mov	r3, r0
 8011a60:	461a      	mov	r2, r3
 8011a62:	4ba6      	ldr	r3, [pc, #664]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011a64:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
   can1_ams_cell_temperatures.t4s7 = can1_ams_cell_temperatures_t4s7_encode(ams_cell_temperatures.t4s7);
 8011a68:	463b      	mov	r3, r7
 8011a6a:	ed93 7b54 	vldr	d7, [r3, #336]	; 0x150
 8011a6e:	eeb0 0a47 	vmov.f32	s0, s14
 8011a72:	eef0 0a67 	vmov.f32	s1, s15
 8011a76:	f7fc f8c7 	bl	800dc08 <can1_ams_cell_temperatures_t4s7_encode>
 8011a7a:	4603      	mov	r3, r0
 8011a7c:	461a      	mov	r2, r3
 8011a7e:	4b9f      	ldr	r3, [pc, #636]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011a80:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
   can1_ams_cell_temperatures.t4s8 = can1_ams_cell_temperatures_t4s8_encode(ams_cell_temperatures.t4s8);
 8011a84:	463b      	mov	r3, r7
 8011a86:	ed93 7b56 	vldr	d7, [r3, #344]	; 0x158
 8011a8a:	eeb0 0a47 	vmov.f32	s0, s14
 8011a8e:	eef0 0a67 	vmov.f32	s1, s15
 8011a92:	f7fc f911 	bl	800dcb8 <can1_ams_cell_temperatures_t4s8_encode>
 8011a96:	4603      	mov	r3, r0
 8011a98:	461a      	mov	r2, r3
 8011a9a:	4b98      	ldr	r3, [pc, #608]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011a9c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
   can1_ams_cell_temperatures.t4s9 = can1_ams_cell_temperatures_t4s9_encode(ams_cell_temperatures.t4s9);
 8011aa0:	463b      	mov	r3, r7
 8011aa2:	ed93 7b58 	vldr	d7, [r3, #352]	; 0x160
 8011aa6:	eeb0 0a47 	vmov.f32	s0, s14
 8011aaa:	eef0 0a67 	vmov.f32	s1, s15
 8011aae:	f7fc f95b 	bl	800dd68 <can1_ams_cell_temperatures_t4s9_encode>
 8011ab2:	4603      	mov	r3, r0
 8011ab4:	461a      	mov	r2, r3
 8011ab6:	4b91      	ldr	r3, [pc, #580]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011ab8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
   can1_ams_cell_temperatures.t4s10 = can1_ams_cell_temperatures_t4s10_encode(ams_cell_temperatures.t4s10);
 8011abc:	463b      	mov	r3, r7
 8011abe:	ed93 7b5a 	vldr	d7, [r3, #360]	; 0x168
 8011ac2:	eeb0 0a47 	vmov.f32	s0, s14
 8011ac6:	eef0 0a67 	vmov.f32	s1, s15
 8011aca:	f7fc f9a5 	bl	800de18 <can1_ams_cell_temperatures_t4s10_encode>
 8011ace:	4603      	mov	r3, r0
 8011ad0:	461a      	mov	r2, r3
 8011ad2:	4b8a      	ldr	r3, [pc, #552]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011ad4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
   can1_ams_cell_temperatures.t4s11 = can1_ams_cell_temperatures_t4s11_encode(ams_cell_temperatures.t4s11);
 8011ad8:	463b      	mov	r3, r7
 8011ada:	ed93 7b5c 	vldr	d7, [r3, #368]	; 0x170
 8011ade:	eeb0 0a47 	vmov.f32	s0, s14
 8011ae2:	eef0 0a67 	vmov.f32	s1, s15
 8011ae6:	f7fc f9ef 	bl	800dec8 <can1_ams_cell_temperatures_t4s11_encode>
 8011aea:	4603      	mov	r3, r0
 8011aec:	461a      	mov	r2, r3
 8011aee:	4b83      	ldr	r3, [pc, #524]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011af0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
   can1_ams_cell_temperatures.t4s12 = can1_ams_cell_temperatures_t4s12_encode(ams_cell_temperatures.t4s12);
 8011af4:	463b      	mov	r3, r7
 8011af6:	ed93 7b5e 	vldr	d7, [r3, #376]	; 0x178
 8011afa:	eeb0 0a47 	vmov.f32	s0, s14
 8011afe:	eef0 0a67 	vmov.f32	s1, s15
 8011b02:	f7fc fa39 	bl	800df78 <can1_ams_cell_temperatures_t4s12_encode>
 8011b06:	4603      	mov	r3, r0
 8011b08:	461a      	mov	r2, r3
 8011b0a:	4b7c      	ldr	r3, [pc, #496]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011b0c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
   can1_ams_cell_temperatures.t5s1 = can1_ams_cell_temperatures_t5s1_encode(ams_cell_temperatures.t5s1);
 8011b10:	463b      	mov	r3, r7
 8011b12:	ed93 7b60 	vldr	d7, [r3, #384]	; 0x180
 8011b16:	eeb0 0a47 	vmov.f32	s0, s14
 8011b1a:	eef0 0a67 	vmov.f32	s1, s15
 8011b1e:	f7fc fa83 	bl	800e028 <can1_ams_cell_temperatures_t5s1_encode>
 8011b22:	4603      	mov	r3, r0
 8011b24:	461a      	mov	r2, r3
 8011b26:	4b75      	ldr	r3, [pc, #468]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011b28:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
   can1_ams_cell_temperatures.t5s2 = can1_ams_cell_temperatures_t5s2_encode(ams_cell_temperatures.t5s2);
 8011b2c:	463b      	mov	r3, r7
 8011b2e:	ed93 7b62 	vldr	d7, [r3, #392]	; 0x188
 8011b32:	eeb0 0a47 	vmov.f32	s0, s14
 8011b36:	eef0 0a67 	vmov.f32	s1, s15
 8011b3a:	f7fc facd 	bl	800e0d8 <can1_ams_cell_temperatures_t5s2_encode>
 8011b3e:	4603      	mov	r3, r0
 8011b40:	461a      	mov	r2, r3
 8011b42:	4b6e      	ldr	r3, [pc, #440]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011b44:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
   can1_ams_cell_temperatures.t5s3 = can1_ams_cell_temperatures_t5s3_encode(ams_cell_temperatures.t5s3);
 8011b48:	463b      	mov	r3, r7
 8011b4a:	ed93 7b64 	vldr	d7, [r3, #400]	; 0x190
 8011b4e:	eeb0 0a47 	vmov.f32	s0, s14
 8011b52:	eef0 0a67 	vmov.f32	s1, s15
 8011b56:	f7fc fb17 	bl	800e188 <can1_ams_cell_temperatures_t5s3_encode>
 8011b5a:	4603      	mov	r3, r0
 8011b5c:	461a      	mov	r2, r3
 8011b5e:	4b67      	ldr	r3, [pc, #412]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011b60:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
   can1_ams_cell_temperatures.t5s4 = can1_ams_cell_temperatures_t5s4_encode(ams_cell_temperatures.t5s4);
 8011b64:	463b      	mov	r3, r7
 8011b66:	ed93 7b66 	vldr	d7, [r3, #408]	; 0x198
 8011b6a:	eeb0 0a47 	vmov.f32	s0, s14
 8011b6e:	eef0 0a67 	vmov.f32	s1, s15
 8011b72:	f7fc fb61 	bl	800e238 <can1_ams_cell_temperatures_t5s4_encode>
 8011b76:	4603      	mov	r3, r0
 8011b78:	461a      	mov	r2, r3
 8011b7a:	4b60      	ldr	r3, [pc, #384]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011b7c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
   can1_ams_cell_temperatures.t5s5 = can1_ams_cell_temperatures_t5s5_encode(ams_cell_temperatures.t5s5);
 8011b80:	463b      	mov	r3, r7
 8011b82:	ed93 7b68 	vldr	d7, [r3, #416]	; 0x1a0
 8011b86:	eeb0 0a47 	vmov.f32	s0, s14
 8011b8a:	eef0 0a67 	vmov.f32	s1, s15
 8011b8e:	f7fc fbab 	bl	800e2e8 <can1_ams_cell_temperatures_t5s5_encode>
 8011b92:	4603      	mov	r3, r0
 8011b94:	461a      	mov	r2, r3
 8011b96:	4b59      	ldr	r3, [pc, #356]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011b98:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
   can1_ams_cell_temperatures.t5s6 = can1_ams_cell_temperatures_t5s6_encode(ams_cell_temperatures.t5s6);
 8011b9c:	463b      	mov	r3, r7
 8011b9e:	ed93 7b6a 	vldr	d7, [r3, #424]	; 0x1a8
 8011ba2:	eeb0 0a47 	vmov.f32	s0, s14
 8011ba6:	eef0 0a67 	vmov.f32	s1, s15
 8011baa:	f7fc fbf5 	bl	800e398 <can1_ams_cell_temperatures_t5s6_encode>
 8011bae:	4603      	mov	r3, r0
 8011bb0:	461a      	mov	r2, r3
 8011bb2:	4b52      	ldr	r3, [pc, #328]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011bb4:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
   can1_ams_cell_temperatures.t5s7 = can1_ams_cell_temperatures_t5s7_encode(ams_cell_temperatures.t5s7);
 8011bb8:	463b      	mov	r3, r7
 8011bba:	ed93 7b6c 	vldr	d7, [r3, #432]	; 0x1b0
 8011bbe:	eeb0 0a47 	vmov.f32	s0, s14
 8011bc2:	eef0 0a67 	vmov.f32	s1, s15
 8011bc6:	f7fc fc3f 	bl	800e448 <can1_ams_cell_temperatures_t5s7_encode>
 8011bca:	4603      	mov	r3, r0
 8011bcc:	461a      	mov	r2, r3
 8011bce:	4b4b      	ldr	r3, [pc, #300]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011bd0:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
   can1_ams_cell_temperatures.t5s8 = can1_ams_cell_temperatures_t5s8_encode(ams_cell_temperatures.t5s8);
 8011bd4:	463b      	mov	r3, r7
 8011bd6:	ed93 7b6e 	vldr	d7, [r3, #440]	; 0x1b8
 8011bda:	eeb0 0a47 	vmov.f32	s0, s14
 8011bde:	eef0 0a67 	vmov.f32	s1, s15
 8011be2:	f7fc fc89 	bl	800e4f8 <can1_ams_cell_temperatures_t5s8_encode>
 8011be6:	4603      	mov	r3, r0
 8011be8:	461a      	mov	r2, r3
 8011bea:	4b44      	ldr	r3, [pc, #272]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011bec:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
   can1_ams_cell_temperatures.t5s9 = can1_ams_cell_temperatures_t5s9_encode(ams_cell_temperatures.t5s9);
 8011bf0:	463b      	mov	r3, r7
 8011bf2:	ed93 7b70 	vldr	d7, [r3, #448]	; 0x1c0
 8011bf6:	eeb0 0a47 	vmov.f32	s0, s14
 8011bfa:	eef0 0a67 	vmov.f32	s1, s15
 8011bfe:	f7fc fcd3 	bl	800e5a8 <can1_ams_cell_temperatures_t5s9_encode>
 8011c02:	4603      	mov	r3, r0
 8011c04:	461a      	mov	r2, r3
 8011c06:	4b3d      	ldr	r3, [pc, #244]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011c08:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
   can1_ams_cell_temperatures.t5s10 = can1_ams_cell_temperatures_t5s10_encode(ams_cell_temperatures.t5s10);
 8011c0c:	463b      	mov	r3, r7
 8011c0e:	ed93 7b72 	vldr	d7, [r3, #456]	; 0x1c8
 8011c12:	eeb0 0a47 	vmov.f32	s0, s14
 8011c16:	eef0 0a67 	vmov.f32	s1, s15
 8011c1a:	f7fc fd1d 	bl	800e658 <can1_ams_cell_temperatures_t5s10_encode>
 8011c1e:	4603      	mov	r3, r0
 8011c20:	461a      	mov	r2, r3
 8011c22:	4b36      	ldr	r3, [pc, #216]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011c24:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
   can1_ams_cell_temperatures.t5s11 = can1_ams_cell_temperatures_t5s11_encode(ams_cell_temperatures.t5s11);
 8011c28:	463b      	mov	r3, r7
 8011c2a:	ed93 7b74 	vldr	d7, [r3, #464]	; 0x1d0
 8011c2e:	eeb0 0a47 	vmov.f32	s0, s14
 8011c32:	eef0 0a67 	vmov.f32	s1, s15
 8011c36:	f7fc fd67 	bl	800e708 <can1_ams_cell_temperatures_t5s11_encode>
 8011c3a:	4603      	mov	r3, r0
 8011c3c:	461a      	mov	r2, r3
 8011c3e:	4b2f      	ldr	r3, [pc, #188]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011c40:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76
   can1_ams_cell_temperatures.t5s12 = can1_ams_cell_temperatures_t5s12_encode(ams_cell_temperatures.t5s12);
 8011c44:	463b      	mov	r3, r7
 8011c46:	ed93 7b76 	vldr	d7, [r3, #472]	; 0x1d8
 8011c4a:	eeb0 0a47 	vmov.f32	s0, s14
 8011c4e:	eef0 0a67 	vmov.f32	s1, s15
 8011c52:	f7fc fdb1 	bl	800e7b8 <can1_ams_cell_temperatures_t5s12_encode>
 8011c56:	4603      	mov	r3, r0
 8011c58:	461a      	mov	r2, r3
 8011c5a:	4b28      	ldr	r3, [pc, #160]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011c5c:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78

       can1_ams_cell_temperatures.temperature_multiplexor = 0;
 8011c60:	4b26      	ldr	r3, [pc, #152]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011c62:	2200      	movs	r2, #0
 8011c64:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_temperatures_pack(tx_data, &can1_ams_cell_temperatures, 8);
 8011c66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8011c6a:	2208      	movs	r2, #8
 8011c6c:	4923      	ldr	r1, [pc, #140]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011c6e:	4618      	mov	r0, r3
 8011c70:	f7f7 fe08 	bl	8009884 <can1_ams_cell_temperatures_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011c74:	e00d      	b.n	8011c92 <can1_ams_cell_temperatures_transmit+0x6da>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8011c76:	4b22      	ldr	r3, [pc, #136]	; (8011d00 <can1_ams_cell_temperatures_transmit+0x748>)
 8011c78:	6818      	ldr	r0, [r3, #0]
 8011c7a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8011c7e:	f507 71f4 	add.w	r1, r7, #488	; 0x1e8
 8011c82:	4b20      	ldr	r3, [pc, #128]	; (8011d04 <can1_ams_cell_temperatures_transmit+0x74c>)
 8011c84:	f013 fcdc 	bl	8025640 <HAL_CAN_AddTxMessage>
 8011c88:	4603      	mov	r3, r0
 8011c8a:	2b00      	cmp	r3, #0
 8011c8c:	d001      	beq.n	8011c92 <can1_ams_cell_temperatures_transmit+0x6da>
           Error_Handler();
 8011c8e:	f005 fc4b 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011c92:	4b1b      	ldr	r3, [pc, #108]	; (8011d00 <can1_ams_cell_temperatures_transmit+0x748>)
 8011c94:	681b      	ldr	r3, [r3, #0]
 8011c96:	4618      	mov	r0, r3
 8011c98:	f013 fdad 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8011c9c:	4603      	mov	r3, r0
 8011c9e:	2b00      	cmp	r3, #0
 8011ca0:	d1e9      	bne.n	8011c76 <can1_ams_cell_temperatures_transmit+0x6be>
           }
       }
       can1_ams_cell_temperatures.temperature_multiplexor = 1;
 8011ca2:	4b16      	ldr	r3, [pc, #88]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011ca4:	2201      	movs	r2, #1
 8011ca6:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_temperatures_pack(tx_data, &can1_ams_cell_temperatures, 8);
 8011ca8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8011cac:	2208      	movs	r2, #8
 8011cae:	4913      	ldr	r1, [pc, #76]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011cb0:	4618      	mov	r0, r3
 8011cb2:	f7f7 fde7 	bl	8009884 <can1_ams_cell_temperatures_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011cb6:	e00d      	b.n	8011cd4 <can1_ams_cell_temperatures_transmit+0x71c>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8011cb8:	4b11      	ldr	r3, [pc, #68]	; (8011d00 <can1_ams_cell_temperatures_transmit+0x748>)
 8011cba:	6818      	ldr	r0, [r3, #0]
 8011cbc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8011cc0:	f507 71f4 	add.w	r1, r7, #488	; 0x1e8
 8011cc4:	4b0f      	ldr	r3, [pc, #60]	; (8011d04 <can1_ams_cell_temperatures_transmit+0x74c>)
 8011cc6:	f013 fcbb 	bl	8025640 <HAL_CAN_AddTxMessage>
 8011cca:	4603      	mov	r3, r0
 8011ccc:	2b00      	cmp	r3, #0
 8011cce:	d001      	beq.n	8011cd4 <can1_ams_cell_temperatures_transmit+0x71c>
           Error_Handler();
 8011cd0:	f005 fc2a 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011cd4:	4b0a      	ldr	r3, [pc, #40]	; (8011d00 <can1_ams_cell_temperatures_transmit+0x748>)
 8011cd6:	681b      	ldr	r3, [r3, #0]
 8011cd8:	4618      	mov	r0, r3
 8011cda:	f013 fd8c 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8011cde:	4603      	mov	r3, r0
 8011ce0:	2b00      	cmp	r3, #0
 8011ce2:	d1e9      	bne.n	8011cb8 <can1_ams_cell_temperatures_transmit+0x700>
           }
       }
       can1_ams_cell_temperatures.temperature_multiplexor = 2;
 8011ce4:	4b05      	ldr	r3, [pc, #20]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011ce6:	2202      	movs	r2, #2
 8011ce8:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_temperatures_pack(tx_data, &can1_ams_cell_temperatures, 8);
 8011cea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8011cee:	2208      	movs	r2, #8
 8011cf0:	4902      	ldr	r1, [pc, #8]	; (8011cfc <can1_ams_cell_temperatures_transmit+0x744>)
 8011cf2:	4618      	mov	r0, r3
 8011cf4:	f7f7 fdc6 	bl	8009884 <can1_ams_cell_temperatures_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011cf8:	e014      	b.n	8011d24 <can1_ams_cell_temperatures_transmit+0x76c>
 8011cfa:	bf00      	nop
 8011cfc:	20001574 	.word	0x20001574
 8011d00:	20001630 	.word	0x20001630
 8011d04:	200014cc 	.word	0x200014cc
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8011d08:	4ba2      	ldr	r3, [pc, #648]	; (8011f94 <can1_ams_cell_temperatures_transmit+0x9dc>)
 8011d0a:	6818      	ldr	r0, [r3, #0]
 8011d0c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8011d10:	f507 71f4 	add.w	r1, r7, #488	; 0x1e8
 8011d14:	4ba0      	ldr	r3, [pc, #640]	; (8011f98 <can1_ams_cell_temperatures_transmit+0x9e0>)
 8011d16:	f013 fc93 	bl	8025640 <HAL_CAN_AddTxMessage>
 8011d1a:	4603      	mov	r3, r0
 8011d1c:	2b00      	cmp	r3, #0
 8011d1e:	d001      	beq.n	8011d24 <can1_ams_cell_temperatures_transmit+0x76c>
           Error_Handler();
 8011d20:	f005 fc02 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011d24:	4b9b      	ldr	r3, [pc, #620]	; (8011f94 <can1_ams_cell_temperatures_transmit+0x9dc>)
 8011d26:	681b      	ldr	r3, [r3, #0]
 8011d28:	4618      	mov	r0, r3
 8011d2a:	f013 fd64 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8011d2e:	4603      	mov	r3, r0
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	d1e9      	bne.n	8011d08 <can1_ams_cell_temperatures_transmit+0x750>
           }
       }
       can1_ams_cell_temperatures.temperature_multiplexor = 3;
 8011d34:	4b99      	ldr	r3, [pc, #612]	; (8011f9c <can1_ams_cell_temperatures_transmit+0x9e4>)
 8011d36:	2203      	movs	r2, #3
 8011d38:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_temperatures_pack(tx_data, &can1_ams_cell_temperatures, 8);
 8011d3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8011d3e:	2208      	movs	r2, #8
 8011d40:	4996      	ldr	r1, [pc, #600]	; (8011f9c <can1_ams_cell_temperatures_transmit+0x9e4>)
 8011d42:	4618      	mov	r0, r3
 8011d44:	f7f7 fd9e 	bl	8009884 <can1_ams_cell_temperatures_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011d48:	e00d      	b.n	8011d66 <can1_ams_cell_temperatures_transmit+0x7ae>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8011d4a:	4b92      	ldr	r3, [pc, #584]	; (8011f94 <can1_ams_cell_temperatures_transmit+0x9dc>)
 8011d4c:	6818      	ldr	r0, [r3, #0]
 8011d4e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8011d52:	f507 71f4 	add.w	r1, r7, #488	; 0x1e8
 8011d56:	4b90      	ldr	r3, [pc, #576]	; (8011f98 <can1_ams_cell_temperatures_transmit+0x9e0>)
 8011d58:	f013 fc72 	bl	8025640 <HAL_CAN_AddTxMessage>
 8011d5c:	4603      	mov	r3, r0
 8011d5e:	2b00      	cmp	r3, #0
 8011d60:	d001      	beq.n	8011d66 <can1_ams_cell_temperatures_transmit+0x7ae>
           Error_Handler();
 8011d62:	f005 fbe1 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011d66:	4b8b      	ldr	r3, [pc, #556]	; (8011f94 <can1_ams_cell_temperatures_transmit+0x9dc>)
 8011d68:	681b      	ldr	r3, [r3, #0]
 8011d6a:	4618      	mov	r0, r3
 8011d6c:	f013 fd43 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8011d70:	4603      	mov	r3, r0
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	d1e9      	bne.n	8011d4a <can1_ams_cell_temperatures_transmit+0x792>
           }
       }
       can1_ams_cell_temperatures.temperature_multiplexor = 4;
 8011d76:	4b89      	ldr	r3, [pc, #548]	; (8011f9c <can1_ams_cell_temperatures_transmit+0x9e4>)
 8011d78:	2204      	movs	r2, #4
 8011d7a:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_temperatures_pack(tx_data, &can1_ams_cell_temperatures, 8);
 8011d7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8011d80:	2208      	movs	r2, #8
 8011d82:	4986      	ldr	r1, [pc, #536]	; (8011f9c <can1_ams_cell_temperatures_transmit+0x9e4>)
 8011d84:	4618      	mov	r0, r3
 8011d86:	f7f7 fd7d 	bl	8009884 <can1_ams_cell_temperatures_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011d8a:	e00d      	b.n	8011da8 <can1_ams_cell_temperatures_transmit+0x7f0>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8011d8c:	4b81      	ldr	r3, [pc, #516]	; (8011f94 <can1_ams_cell_temperatures_transmit+0x9dc>)
 8011d8e:	6818      	ldr	r0, [r3, #0]
 8011d90:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8011d94:	f507 71f4 	add.w	r1, r7, #488	; 0x1e8
 8011d98:	4b7f      	ldr	r3, [pc, #508]	; (8011f98 <can1_ams_cell_temperatures_transmit+0x9e0>)
 8011d9a:	f013 fc51 	bl	8025640 <HAL_CAN_AddTxMessage>
 8011d9e:	4603      	mov	r3, r0
 8011da0:	2b00      	cmp	r3, #0
 8011da2:	d001      	beq.n	8011da8 <can1_ams_cell_temperatures_transmit+0x7f0>
           Error_Handler();
 8011da4:	f005 fbc0 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011da8:	4b7a      	ldr	r3, [pc, #488]	; (8011f94 <can1_ams_cell_temperatures_transmit+0x9dc>)
 8011daa:	681b      	ldr	r3, [r3, #0]
 8011dac:	4618      	mov	r0, r3
 8011dae:	f013 fd22 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8011db2:	4603      	mov	r3, r0
 8011db4:	2b00      	cmp	r3, #0
 8011db6:	d1e9      	bne.n	8011d8c <can1_ams_cell_temperatures_transmit+0x7d4>
           }
       }
       can1_ams_cell_temperatures.temperature_multiplexor = 5;
 8011db8:	4b78      	ldr	r3, [pc, #480]	; (8011f9c <can1_ams_cell_temperatures_transmit+0x9e4>)
 8011dba:	2205      	movs	r2, #5
 8011dbc:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_temperatures_pack(tx_data, &can1_ams_cell_temperatures, 8);
 8011dbe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8011dc2:	2208      	movs	r2, #8
 8011dc4:	4975      	ldr	r1, [pc, #468]	; (8011f9c <can1_ams_cell_temperatures_transmit+0x9e4>)
 8011dc6:	4618      	mov	r0, r3
 8011dc8:	f7f7 fd5c 	bl	8009884 <can1_ams_cell_temperatures_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011dcc:	e00d      	b.n	8011dea <can1_ams_cell_temperatures_transmit+0x832>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8011dce:	4b71      	ldr	r3, [pc, #452]	; (8011f94 <can1_ams_cell_temperatures_transmit+0x9dc>)
 8011dd0:	6818      	ldr	r0, [r3, #0]
 8011dd2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8011dd6:	f507 71f4 	add.w	r1, r7, #488	; 0x1e8
 8011dda:	4b6f      	ldr	r3, [pc, #444]	; (8011f98 <can1_ams_cell_temperatures_transmit+0x9e0>)
 8011ddc:	f013 fc30 	bl	8025640 <HAL_CAN_AddTxMessage>
 8011de0:	4603      	mov	r3, r0
 8011de2:	2b00      	cmp	r3, #0
 8011de4:	d001      	beq.n	8011dea <can1_ams_cell_temperatures_transmit+0x832>
           Error_Handler();
 8011de6:	f005 fb9f 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011dea:	4b6a      	ldr	r3, [pc, #424]	; (8011f94 <can1_ams_cell_temperatures_transmit+0x9dc>)
 8011dec:	681b      	ldr	r3, [r3, #0]
 8011dee:	4618      	mov	r0, r3
 8011df0:	f013 fd01 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8011df4:	4603      	mov	r3, r0
 8011df6:	2b00      	cmp	r3, #0
 8011df8:	d1e9      	bne.n	8011dce <can1_ams_cell_temperatures_transmit+0x816>
           }
       }
       can1_ams_cell_temperatures.temperature_multiplexor = 6;
 8011dfa:	4b68      	ldr	r3, [pc, #416]	; (8011f9c <can1_ams_cell_temperatures_transmit+0x9e4>)
 8011dfc:	2206      	movs	r2, #6
 8011dfe:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_temperatures_pack(tx_data, &can1_ams_cell_temperatures, 8);
 8011e00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8011e04:	2208      	movs	r2, #8
 8011e06:	4965      	ldr	r1, [pc, #404]	; (8011f9c <can1_ams_cell_temperatures_transmit+0x9e4>)
 8011e08:	4618      	mov	r0, r3
 8011e0a:	f7f7 fd3b 	bl	8009884 <can1_ams_cell_temperatures_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011e0e:	e00d      	b.n	8011e2c <can1_ams_cell_temperatures_transmit+0x874>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8011e10:	4b60      	ldr	r3, [pc, #384]	; (8011f94 <can1_ams_cell_temperatures_transmit+0x9dc>)
 8011e12:	6818      	ldr	r0, [r3, #0]
 8011e14:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8011e18:	f507 71f4 	add.w	r1, r7, #488	; 0x1e8
 8011e1c:	4b5e      	ldr	r3, [pc, #376]	; (8011f98 <can1_ams_cell_temperatures_transmit+0x9e0>)
 8011e1e:	f013 fc0f 	bl	8025640 <HAL_CAN_AddTxMessage>
 8011e22:	4603      	mov	r3, r0
 8011e24:	2b00      	cmp	r3, #0
 8011e26:	d001      	beq.n	8011e2c <can1_ams_cell_temperatures_transmit+0x874>
           Error_Handler();
 8011e28:	f005 fb7e 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011e2c:	4b59      	ldr	r3, [pc, #356]	; (8011f94 <can1_ams_cell_temperatures_transmit+0x9dc>)
 8011e2e:	681b      	ldr	r3, [r3, #0]
 8011e30:	4618      	mov	r0, r3
 8011e32:	f013 fce0 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8011e36:	4603      	mov	r3, r0
 8011e38:	2b00      	cmp	r3, #0
 8011e3a:	d1e9      	bne.n	8011e10 <can1_ams_cell_temperatures_transmit+0x858>
           }
       }
       can1_ams_cell_temperatures.temperature_multiplexor = 7;
 8011e3c:	4b57      	ldr	r3, [pc, #348]	; (8011f9c <can1_ams_cell_temperatures_transmit+0x9e4>)
 8011e3e:	2207      	movs	r2, #7
 8011e40:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_temperatures_pack(tx_data, &can1_ams_cell_temperatures, 8);
 8011e42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8011e46:	2208      	movs	r2, #8
 8011e48:	4954      	ldr	r1, [pc, #336]	; (8011f9c <can1_ams_cell_temperatures_transmit+0x9e4>)
 8011e4a:	4618      	mov	r0, r3
 8011e4c:	f7f7 fd1a 	bl	8009884 <can1_ams_cell_temperatures_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011e50:	e00d      	b.n	8011e6e <can1_ams_cell_temperatures_transmit+0x8b6>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8011e52:	4b50      	ldr	r3, [pc, #320]	; (8011f94 <can1_ams_cell_temperatures_transmit+0x9dc>)
 8011e54:	6818      	ldr	r0, [r3, #0]
 8011e56:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8011e5a:	f507 71f4 	add.w	r1, r7, #488	; 0x1e8
 8011e5e:	4b4e      	ldr	r3, [pc, #312]	; (8011f98 <can1_ams_cell_temperatures_transmit+0x9e0>)
 8011e60:	f013 fbee 	bl	8025640 <HAL_CAN_AddTxMessage>
 8011e64:	4603      	mov	r3, r0
 8011e66:	2b00      	cmp	r3, #0
 8011e68:	d001      	beq.n	8011e6e <can1_ams_cell_temperatures_transmit+0x8b6>
           Error_Handler();
 8011e6a:	f005 fb5d 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011e6e:	4b49      	ldr	r3, [pc, #292]	; (8011f94 <can1_ams_cell_temperatures_transmit+0x9dc>)
 8011e70:	681b      	ldr	r3, [r3, #0]
 8011e72:	4618      	mov	r0, r3
 8011e74:	f013 fcbf 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8011e78:	4603      	mov	r3, r0
 8011e7a:	2b00      	cmp	r3, #0
 8011e7c:	d1e9      	bne.n	8011e52 <can1_ams_cell_temperatures_transmit+0x89a>
           }
       }
       can1_ams_cell_temperatures.temperature_multiplexor = 8;
 8011e7e:	4b47      	ldr	r3, [pc, #284]	; (8011f9c <can1_ams_cell_temperatures_transmit+0x9e4>)
 8011e80:	2208      	movs	r2, #8
 8011e82:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_temperatures_pack(tx_data, &can1_ams_cell_temperatures, 8);
 8011e84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8011e88:	2208      	movs	r2, #8
 8011e8a:	4944      	ldr	r1, [pc, #272]	; (8011f9c <can1_ams_cell_temperatures_transmit+0x9e4>)
 8011e8c:	4618      	mov	r0, r3
 8011e8e:	f7f7 fcf9 	bl	8009884 <can1_ams_cell_temperatures_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011e92:	e00d      	b.n	8011eb0 <can1_ams_cell_temperatures_transmit+0x8f8>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8011e94:	4b3f      	ldr	r3, [pc, #252]	; (8011f94 <can1_ams_cell_temperatures_transmit+0x9dc>)
 8011e96:	6818      	ldr	r0, [r3, #0]
 8011e98:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8011e9c:	f507 71f4 	add.w	r1, r7, #488	; 0x1e8
 8011ea0:	4b3d      	ldr	r3, [pc, #244]	; (8011f98 <can1_ams_cell_temperatures_transmit+0x9e0>)
 8011ea2:	f013 fbcd 	bl	8025640 <HAL_CAN_AddTxMessage>
 8011ea6:	4603      	mov	r3, r0
 8011ea8:	2b00      	cmp	r3, #0
 8011eaa:	d001      	beq.n	8011eb0 <can1_ams_cell_temperatures_transmit+0x8f8>
           Error_Handler();
 8011eac:	f005 fb3c 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011eb0:	4b38      	ldr	r3, [pc, #224]	; (8011f94 <can1_ams_cell_temperatures_transmit+0x9dc>)
 8011eb2:	681b      	ldr	r3, [r3, #0]
 8011eb4:	4618      	mov	r0, r3
 8011eb6:	f013 fc9e 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8011eba:	4603      	mov	r3, r0
 8011ebc:	2b00      	cmp	r3, #0
 8011ebe:	d1e9      	bne.n	8011e94 <can1_ams_cell_temperatures_transmit+0x8dc>
           }
       }
       can1_ams_cell_temperatures.temperature_multiplexor = 9;
 8011ec0:	4b36      	ldr	r3, [pc, #216]	; (8011f9c <can1_ams_cell_temperatures_transmit+0x9e4>)
 8011ec2:	2209      	movs	r2, #9
 8011ec4:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_temperatures_pack(tx_data, &can1_ams_cell_temperatures, 8);
 8011ec6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8011eca:	2208      	movs	r2, #8
 8011ecc:	4933      	ldr	r1, [pc, #204]	; (8011f9c <can1_ams_cell_temperatures_transmit+0x9e4>)
 8011ece:	4618      	mov	r0, r3
 8011ed0:	f7f7 fcd8 	bl	8009884 <can1_ams_cell_temperatures_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011ed4:	e00d      	b.n	8011ef2 <can1_ams_cell_temperatures_transmit+0x93a>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8011ed6:	4b2f      	ldr	r3, [pc, #188]	; (8011f94 <can1_ams_cell_temperatures_transmit+0x9dc>)
 8011ed8:	6818      	ldr	r0, [r3, #0]
 8011eda:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8011ede:	f507 71f4 	add.w	r1, r7, #488	; 0x1e8
 8011ee2:	4b2d      	ldr	r3, [pc, #180]	; (8011f98 <can1_ams_cell_temperatures_transmit+0x9e0>)
 8011ee4:	f013 fbac 	bl	8025640 <HAL_CAN_AddTxMessage>
 8011ee8:	4603      	mov	r3, r0
 8011eea:	2b00      	cmp	r3, #0
 8011eec:	d001      	beq.n	8011ef2 <can1_ams_cell_temperatures_transmit+0x93a>
           Error_Handler();
 8011eee:	f005 fb1b 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011ef2:	4b28      	ldr	r3, [pc, #160]	; (8011f94 <can1_ams_cell_temperatures_transmit+0x9dc>)
 8011ef4:	681b      	ldr	r3, [r3, #0]
 8011ef6:	4618      	mov	r0, r3
 8011ef8:	f013 fc7d 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8011efc:	4603      	mov	r3, r0
 8011efe:	2b00      	cmp	r3, #0
 8011f00:	d1e9      	bne.n	8011ed6 <can1_ams_cell_temperatures_transmit+0x91e>
           }
       }
       can1_ams_cell_temperatures.temperature_multiplexor = 10;
 8011f02:	4b26      	ldr	r3, [pc, #152]	; (8011f9c <can1_ams_cell_temperatures_transmit+0x9e4>)
 8011f04:	220a      	movs	r2, #10
 8011f06:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_temperatures_pack(tx_data, &can1_ams_cell_temperatures, 8);
 8011f08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8011f0c:	2208      	movs	r2, #8
 8011f0e:	4923      	ldr	r1, [pc, #140]	; (8011f9c <can1_ams_cell_temperatures_transmit+0x9e4>)
 8011f10:	4618      	mov	r0, r3
 8011f12:	f7f7 fcb7 	bl	8009884 <can1_ams_cell_temperatures_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011f16:	e00d      	b.n	8011f34 <can1_ams_cell_temperatures_transmit+0x97c>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8011f18:	4b1e      	ldr	r3, [pc, #120]	; (8011f94 <can1_ams_cell_temperatures_transmit+0x9dc>)
 8011f1a:	6818      	ldr	r0, [r3, #0]
 8011f1c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8011f20:	f507 71f4 	add.w	r1, r7, #488	; 0x1e8
 8011f24:	4b1c      	ldr	r3, [pc, #112]	; (8011f98 <can1_ams_cell_temperatures_transmit+0x9e0>)
 8011f26:	f013 fb8b 	bl	8025640 <HAL_CAN_AddTxMessage>
 8011f2a:	4603      	mov	r3, r0
 8011f2c:	2b00      	cmp	r3, #0
 8011f2e:	d001      	beq.n	8011f34 <can1_ams_cell_temperatures_transmit+0x97c>
           Error_Handler();
 8011f30:	f005 fafa 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011f34:	4b17      	ldr	r3, [pc, #92]	; (8011f94 <can1_ams_cell_temperatures_transmit+0x9dc>)
 8011f36:	681b      	ldr	r3, [r3, #0]
 8011f38:	4618      	mov	r0, r3
 8011f3a:	f013 fc5c 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8011f3e:	4603      	mov	r3, r0
 8011f40:	2b00      	cmp	r3, #0
 8011f42:	d1e9      	bne.n	8011f18 <can1_ams_cell_temperatures_transmit+0x960>
           }
       }
       can1_ams_cell_temperatures.temperature_multiplexor = 11;
 8011f44:	4b15      	ldr	r3, [pc, #84]	; (8011f9c <can1_ams_cell_temperatures_transmit+0x9e4>)
 8011f46:	220b      	movs	r2, #11
 8011f48:	701a      	strb	r2, [r3, #0]
       can1_ams_cell_temperatures_pack(tx_data, &can1_ams_cell_temperatures, 8);
 8011f4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8011f4e:	2208      	movs	r2, #8
 8011f50:	4912      	ldr	r1, [pc, #72]	; (8011f9c <can1_ams_cell_temperatures_transmit+0x9e4>)
 8011f52:	4618      	mov	r0, r3
 8011f54:	f7f7 fc96 	bl	8009884 <can1_ams_cell_temperatures_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011f58:	e00d      	b.n	8011f76 <can1_ams_cell_temperatures_transmit+0x9be>
           if (HAL_CAN_AddTxMessage(_hcan1, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8011f5a:	4b0e      	ldr	r3, [pc, #56]	; (8011f94 <can1_ams_cell_temperatures_transmit+0x9dc>)
 8011f5c:	6818      	ldr	r0, [r3, #0]
 8011f5e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8011f62:	f507 71f4 	add.w	r1, r7, #488	; 0x1e8
 8011f66:	4b0c      	ldr	r3, [pc, #48]	; (8011f98 <can1_ams_cell_temperatures_transmit+0x9e0>)
 8011f68:	f013 fb6a 	bl	8025640 <HAL_CAN_AddTxMessage>
 8011f6c:	4603      	mov	r3, r0
 8011f6e:	2b00      	cmp	r3, #0
 8011f70:	d001      	beq.n	8011f76 <can1_ams_cell_temperatures_transmit+0x9be>
           Error_Handler();
 8011f72:	f005 fad9 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan1)) {
 8011f76:	4b07      	ldr	r3, [pc, #28]	; (8011f94 <can1_ams_cell_temperatures_transmit+0x9dc>)
 8011f78:	681b      	ldr	r3, [r3, #0]
 8011f7a:	4618      	mov	r0, r3
 8011f7c:	f013 fc3b 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8011f80:	4603      	mov	r3, r0
 8011f82:	2b00      	cmp	r3, #0
 8011f84:	d1e9      	bne.n	8011f5a <can1_ams_cell_temperatures_transmit+0x9a2>
           }
       }
}
 8011f86:	bf00      	nop
 8011f88:	bf00      	nop
 8011f8a:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8011f8e:	46bd      	mov	sp, r7
 8011f90:	bd80      	pop	{r7, pc}
 8011f92:	bf00      	nop
 8011f94:	20001630 	.word	0x20001630
 8011f98:	200014cc 	.word	0x200014cc
 8011f9c:	20001574 	.word	0x20001574

08011fa0 <can2_ivt_msg_result_i_transmit>:

/*
 * @Brief  
 * @Retval None
 */
void can2_ivt_msg_result_i_transmit() {
 8011fa0:	b580      	push	{r7, lr}
 8011fa2:	b08a      	sub	sp, #40	; 0x28
 8011fa4:	af00      	add	r7, sp, #0
   uint8_t tx_data[8];
   const CAN_TxHeaderTypeDef tx_header = {
 8011fa6:	f107 0308 	add.w	r3, r7, #8
 8011faa:	2200      	movs	r2, #0
 8011fac:	601a      	str	r2, [r3, #0]
 8011fae:	605a      	str	r2, [r3, #4]
 8011fb0:	609a      	str	r2, [r3, #8]
 8011fb2:	60da      	str	r2, [r3, #12]
 8011fb4:	611a      	str	r2, [r3, #16]
 8011fb6:	615a      	str	r2, [r3, #20]
 8011fb8:	f240 5321 	movw	r3, #1313	; 0x521
 8011fbc:	60bb      	str	r3, [r7, #8]
 8011fbe:	2306      	movs	r3, #6
 8011fc0:	61bb      	str	r3, [r7, #24]
       .StdId = 1313,
       .RTR = CAN_RTR_DATA,
       .TransmitGlobalTime = DISABLE,
   };
   ivt_msg_result_i_t ivt_msg_result_i;
   can2_ivt_msg_result_i_tx_callback(&ivt_msg_result_i);
 8011fc2:	463b      	mov	r3, r7
 8011fc4:	4618      	mov	r0, r3
 8011fc6:	f003 fd75 	bl	8015ab4 <can2_ivt_msg_result_i_tx_callback>

   can2_ivt_msg_result_i.i_ts = can2_ivt_msg_result_i_i_ts_encode(ivt_msg_result_i.i_ts);
 8011fca:	ed97 7b00 	vldr	d7, [r7]
 8011fce:	eeb0 0a47 	vmov.f32	s0, s14
 8011fd2:	eef0 0a67 	vmov.f32	s1, s15
 8011fd6:	f7fc ff9b 	bl	800ef10 <can2_ivt_msg_result_i_i_ts_encode>
 8011fda:	4602      	mov	r2, r0
 8011fdc:	460b      	mov	r3, r1
 8011fde:	4913      	ldr	r1, [pc, #76]	; (801202c <can2_ivt_msg_result_i_transmit+0x8c>)
 8011fe0:	e9c1 2300 	strd	r2, r3, [r1]

   can2_ivt_msg_result_i_pack(tx_data, &can2_ivt_msg_result_i, 6);
 8011fe4:	f107 0320 	add.w	r3, r7, #32
 8011fe8:	2206      	movs	r2, #6
 8011fea:	4910      	ldr	r1, [pc, #64]	; (801202c <can2_ivt_msg_result_i_transmit+0x8c>)
 8011fec:	4618      	mov	r0, r3
 8011fee:	f7fc fe7f 	bl	800ecf0 <can2_ivt_msg_result_i_pack>
   while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan2)) {
 8011ff2:	e00d      	b.n	8012010 <can2_ivt_msg_result_i_transmit+0x70>
       if (HAL_CAN_AddTxMessage(_hcan2, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8011ff4:	4b0e      	ldr	r3, [pc, #56]	; (8012030 <can2_ivt_msg_result_i_transmit+0x90>)
 8011ff6:	6818      	ldr	r0, [r3, #0]
 8011ff8:	f107 0220 	add.w	r2, r7, #32
 8011ffc:	f107 0108 	add.w	r1, r7, #8
 8012000:	4b0c      	ldr	r3, [pc, #48]	; (8012034 <can2_ivt_msg_result_i_transmit+0x94>)
 8012002:	f013 fb1d 	bl	8025640 <HAL_CAN_AddTxMessage>
 8012006:	4603      	mov	r3, r0
 8012008:	2b00      	cmp	r3, #0
 801200a:	d001      	beq.n	8012010 <can2_ivt_msg_result_i_transmit+0x70>
       Error_Handler();
 801200c:	f005 fa8c 	bl	8017528 <Error_Handler>
   while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan2)) {
 8012010:	4b07      	ldr	r3, [pc, #28]	; (8012030 <can2_ivt_msg_result_i_transmit+0x90>)
 8012012:	681b      	ldr	r3, [r3, #0]
 8012014:	4618      	mov	r0, r3
 8012016:	f013 fbee 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 801201a:	4603      	mov	r3, r0
 801201c:	2b00      	cmp	r3, #0
 801201e:	d1e9      	bne.n	8011ff4 <can2_ivt_msg_result_i_transmit+0x54>
       }
   }
}
 8012020:	bf00      	nop
 8012022:	bf00      	nop
 8012024:	3728      	adds	r7, #40	; 0x28
 8012026:	46bd      	mov	sp, r7
 8012028:	bd80      	pop	{r7, pc}
 801202a:	bf00      	nop
 801202c:	20001600 	.word	0x20001600
 8012030:	20001634 	.word	0x20001634
 8012034:	200014cc 	.word	0x200014cc

08012038 <can2_ivt_msg_result_u1_transmit>:

/*
 * @Brief  
 * @Retval None
 */
void can2_ivt_msg_result_u1_transmit() {
 8012038:	b580      	push	{r7, lr}
 801203a:	b08a      	sub	sp, #40	; 0x28
 801203c:	af00      	add	r7, sp, #0
   uint8_t tx_data[8];
   const CAN_TxHeaderTypeDef tx_header = {
 801203e:	f107 0308 	add.w	r3, r7, #8
 8012042:	2200      	movs	r2, #0
 8012044:	601a      	str	r2, [r3, #0]
 8012046:	605a      	str	r2, [r3, #4]
 8012048:	609a      	str	r2, [r3, #8]
 801204a:	60da      	str	r2, [r3, #12]
 801204c:	611a      	str	r2, [r3, #16]
 801204e:	615a      	str	r2, [r3, #20]
 8012050:	f240 5322 	movw	r3, #1314	; 0x522
 8012054:	60bb      	str	r3, [r7, #8]
 8012056:	2306      	movs	r3, #6
 8012058:	61bb      	str	r3, [r7, #24]
       .StdId = 1314,
       .RTR = CAN_RTR_DATA,
       .TransmitGlobalTime = DISABLE,
   };
   ivt_msg_result_u1_t ivt_msg_result_u1;
   can2_ivt_msg_result_u1_tx_callback(&ivt_msg_result_u1);
 801205a:	463b      	mov	r3, r7
 801205c:	4618      	mov	r0, r3
 801205e:	f003 fd3d 	bl	8015adc <can2_ivt_msg_result_u1_tx_callback>

   can2_ivt_msg_result_u1.u_cells = can2_ivt_msg_result_u1_u_cells_encode(ivt_msg_result_u1.u_cells);
 8012062:	ed97 7b00 	vldr	d7, [r7]
 8012066:	eeb0 0a47 	vmov.f32	s0, s14
 801206a:	eef0 0a67 	vmov.f32	s1, s15
 801206e:	f7fd f89f 	bl	800f1b0 <can2_ivt_msg_result_u1_u_cells_encode>
 8012072:	4602      	mov	r2, r0
 8012074:	460b      	mov	r3, r1
 8012076:	4913      	ldr	r1, [pc, #76]	; (80120c4 <can2_ivt_msg_result_u1_transmit+0x8c>)
 8012078:	e9c1 2300 	strd	r2, r3, [r1]

   can2_ivt_msg_result_u1_pack(tx_data, &can2_ivt_msg_result_u1, 6);
 801207c:	f107 0320 	add.w	r3, r7, #32
 8012080:	2206      	movs	r2, #6
 8012082:	4910      	ldr	r1, [pc, #64]	; (80120c4 <can2_ivt_msg_result_u1_transmit+0x8c>)
 8012084:	4618      	mov	r0, r3
 8012086:	f7fc ff83 	bl	800ef90 <can2_ivt_msg_result_u1_pack>
   while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan2)) {
 801208a:	e00d      	b.n	80120a8 <can2_ivt_msg_result_u1_transmit+0x70>
       if (HAL_CAN_AddTxMessage(_hcan2, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 801208c:	4b0e      	ldr	r3, [pc, #56]	; (80120c8 <can2_ivt_msg_result_u1_transmit+0x90>)
 801208e:	6818      	ldr	r0, [r3, #0]
 8012090:	f107 0220 	add.w	r2, r7, #32
 8012094:	f107 0108 	add.w	r1, r7, #8
 8012098:	4b0c      	ldr	r3, [pc, #48]	; (80120cc <can2_ivt_msg_result_u1_transmit+0x94>)
 801209a:	f013 fad1 	bl	8025640 <HAL_CAN_AddTxMessage>
 801209e:	4603      	mov	r3, r0
 80120a0:	2b00      	cmp	r3, #0
 80120a2:	d001      	beq.n	80120a8 <can2_ivt_msg_result_u1_transmit+0x70>
       Error_Handler();
 80120a4:	f005 fa40 	bl	8017528 <Error_Handler>
   while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan2)) {
 80120a8:	4b07      	ldr	r3, [pc, #28]	; (80120c8 <can2_ivt_msg_result_u1_transmit+0x90>)
 80120aa:	681b      	ldr	r3, [r3, #0]
 80120ac:	4618      	mov	r0, r3
 80120ae:	f013 fba2 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 80120b2:	4603      	mov	r3, r0
 80120b4:	2b00      	cmp	r3, #0
 80120b6:	d1e9      	bne.n	801208c <can2_ivt_msg_result_u1_transmit+0x54>
       }
   }
}
 80120b8:	bf00      	nop
 80120ba:	bf00      	nop
 80120bc:	3728      	adds	r7, #40	; 0x28
 80120be:	46bd      	mov	sp, r7
 80120c0:	bd80      	pop	{r7, pc}
 80120c2:	bf00      	nop
 80120c4:	20001608 	.word	0x20001608
 80120c8:	20001634 	.word	0x20001634
 80120cc:	200014cc 	.word	0x200014cc

080120d0 <can2_ivt_msg_result_u3_transmit>:

/*
 * @Brief  
 * @Retval None
 */
void can2_ivt_msg_result_u3_transmit() {
 80120d0:	b580      	push	{r7, lr}
 80120d2:	b08a      	sub	sp, #40	; 0x28
 80120d4:	af00      	add	r7, sp, #0
   uint8_t tx_data[8];
   const CAN_TxHeaderTypeDef tx_header = {
 80120d6:	f107 0308 	add.w	r3, r7, #8
 80120da:	2200      	movs	r2, #0
 80120dc:	601a      	str	r2, [r3, #0]
 80120de:	605a      	str	r2, [r3, #4]
 80120e0:	609a      	str	r2, [r3, #8]
 80120e2:	60da      	str	r2, [r3, #12]
 80120e4:	611a      	str	r2, [r3, #16]
 80120e6:	615a      	str	r2, [r3, #20]
 80120e8:	f240 5324 	movw	r3, #1316	; 0x524
 80120ec:	60bb      	str	r3, [r7, #8]
 80120ee:	2306      	movs	r3, #6
 80120f0:	61bb      	str	r3, [r7, #24]
       .StdId = 1316,
       .RTR = CAN_RTR_DATA,
       .TransmitGlobalTime = DISABLE,
   };
   ivt_msg_result_u3_t ivt_msg_result_u3;
   can2_ivt_msg_result_u3_tx_callback(&ivt_msg_result_u3);
 80120f2:	463b      	mov	r3, r7
 80120f4:	4618      	mov	r0, r3
 80120f6:	f003 fd05 	bl	8015b04 <can2_ivt_msg_result_u3_tx_callback>

   can2_ivt_msg_result_u3.u_vehicle = can2_ivt_msg_result_u3_u_vehicle_encode(ivt_msg_result_u3.u_vehicle);
 80120fa:	ed97 7b00 	vldr	d7, [r7]
 80120fe:	eeb0 0a47 	vmov.f32	s0, s14
 8012102:	eef0 0a67 	vmov.f32	s1, s15
 8012106:	f7fd f9a3 	bl	800f450 <can2_ivt_msg_result_u3_u_vehicle_encode>
 801210a:	4602      	mov	r2, r0
 801210c:	460b      	mov	r3, r1
 801210e:	4913      	ldr	r1, [pc, #76]	; (801215c <can2_ivt_msg_result_u3_transmit+0x8c>)
 8012110:	e9c1 2300 	strd	r2, r3, [r1]

   can2_ivt_msg_result_u3_pack(tx_data, &can2_ivt_msg_result_u3, 6);
 8012114:	f107 0320 	add.w	r3, r7, #32
 8012118:	2206      	movs	r2, #6
 801211a:	4910      	ldr	r1, [pc, #64]	; (801215c <can2_ivt_msg_result_u3_transmit+0x8c>)
 801211c:	4618      	mov	r0, r3
 801211e:	f7fd f887 	bl	800f230 <can2_ivt_msg_result_u3_pack>
   while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan2)) {
 8012122:	e00d      	b.n	8012140 <can2_ivt_msg_result_u3_transmit+0x70>
       if (HAL_CAN_AddTxMessage(_hcan2, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8012124:	4b0e      	ldr	r3, [pc, #56]	; (8012160 <can2_ivt_msg_result_u3_transmit+0x90>)
 8012126:	6818      	ldr	r0, [r3, #0]
 8012128:	f107 0220 	add.w	r2, r7, #32
 801212c:	f107 0108 	add.w	r1, r7, #8
 8012130:	4b0c      	ldr	r3, [pc, #48]	; (8012164 <can2_ivt_msg_result_u3_transmit+0x94>)
 8012132:	f013 fa85 	bl	8025640 <HAL_CAN_AddTxMessage>
 8012136:	4603      	mov	r3, r0
 8012138:	2b00      	cmp	r3, #0
 801213a:	d001      	beq.n	8012140 <can2_ivt_msg_result_u3_transmit+0x70>
       Error_Handler();
 801213c:	f005 f9f4 	bl	8017528 <Error_Handler>
   while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan2)) {
 8012140:	4b07      	ldr	r3, [pc, #28]	; (8012160 <can2_ivt_msg_result_u3_transmit+0x90>)
 8012142:	681b      	ldr	r3, [r3, #0]
 8012144:	4618      	mov	r0, r3
 8012146:	f013 fb56 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 801214a:	4603      	mov	r3, r0
 801214c:	2b00      	cmp	r3, #0
 801214e:	d1e9      	bne.n	8012124 <can2_ivt_msg_result_u3_transmit+0x54>
       }
   }
}
 8012150:	bf00      	nop
 8012152:	bf00      	nop
 8012154:	3728      	adds	r7, #40	; 0x28
 8012156:	46bd      	mov	sp, r7
 8012158:	bd80      	pop	{r7, pc}
 801215a:	bf00      	nop
 801215c:	20001610 	.word	0x20001610
 8012160:	20001634 	.word	0x20001634
 8012164:	200014cc 	.word	0x200014cc

08012168 <can2_charger_config_transmit>:

/*
 * @Brief  
 * @Retval None
 */
void can2_charger_config_transmit() {
 8012168:	b580      	push	{r7, lr}
 801216a:	b094      	sub	sp, #80	; 0x50
 801216c:	af00      	add	r7, sp, #0
   uint8_t tx_data[8];
   const CAN_TxHeaderTypeDef tx_header = {
 801216e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8012172:	2200      	movs	r2, #0
 8012174:	601a      	str	r2, [r3, #0]
 8012176:	605a      	str	r2, [r3, #4]
 8012178:	609a      	str	r2, [r3, #8]
 801217a:	60da      	str	r2, [r3, #12]
 801217c:	611a      	str	r2, [r3, #16]
 801217e:	615a      	str	r2, [r3, #20]
 8012180:	f44f 731c 	mov.w	r3, #624	; 0x270
 8012184:	633b      	str	r3, [r7, #48]	; 0x30
 8012186:	2304      	movs	r3, #4
 8012188:	643b      	str	r3, [r7, #64]	; 0x40
       .StdId = 624,
       .RTR = CAN_RTR_DATA,
       .TransmitGlobalTime = DISABLE,
   };
   charger_config_t charger_config;
   can2_charger_config_tx_callback(&charger_config);
 801218a:	463b      	mov	r3, r7
 801218c:	4618      	mov	r0, r3
 801218e:	f003 fb19 	bl	80157c4 <can2_charger_config_tx_callback>

   can2_charger_config.set_mux = can2_charger_config_set_mux_encode(charger_config.set_mux);
 8012192:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8012196:	4618      	mov	r0, r3
 8012198:	f7ee f9a6 	bl	80004e8 <__aeabi_ui2d>
 801219c:	4602      	mov	r2, r0
 801219e:	460b      	mov	r3, r1
 80121a0:	ec43 2b10 	vmov	d0, r2, r3
 80121a4:	f7fd fafa 	bl	800f79c <can2_charger_config_set_mux_encode>
 80121a8:	4603      	mov	r3, r0
 80121aa:	461a      	mov	r2, r3
 80121ac:	4b65      	ldr	r3, [pc, #404]	; (8012344 <can2_charger_config_transmit+0x1dc>)
 80121ae:	701a      	strb	r2, [r3, #0]
   can2_charger_config.msg_set_voltage_limit = can2_charger_config_msg_set_voltage_limit_encode(charger_config.msg_set_voltage_limit);
 80121b0:	ed97 7b08 	vldr	d7, [r7, #32]
 80121b4:	eeb0 0a47 	vmov.f32	s0, s14
 80121b8:	eef0 0a67 	vmov.f32	s1, s15
 80121bc:	f7fd fafd 	bl	800f7ba <can2_charger_config_msg_set_voltage_limit_encode>
 80121c0:	4603      	mov	r3, r0
 80121c2:	461a      	mov	r2, r3
 80121c4:	4b5f      	ldr	r3, [pc, #380]	; (8012344 <can2_charger_config_transmit+0x1dc>)
 80121c6:	805a      	strh	r2, [r3, #2]
   can2_charger_config.msg_set_current_limit = can2_charger_config_msg_set_current_limit_encode(charger_config.msg_set_current_limit);
 80121c8:	ed97 7b00 	vldr	d7, [r7]
 80121cc:	eeb0 0a47 	vmov.f32	s0, s14
 80121d0:	eef0 0a67 	vmov.f32	s1, s15
 80121d4:	f7fd fb14 	bl	800f800 <can2_charger_config_msg_set_current_limit_encode>
 80121d8:	4603      	mov	r3, r0
 80121da:	461a      	mov	r2, r3
 80121dc:	4b59      	ldr	r3, [pc, #356]	; (8012344 <can2_charger_config_transmit+0x1dc>)
 80121de:	809a      	strh	r2, [r3, #4]
   can2_charger_config.msg_set_power_limit = can2_charger_config_msg_set_power_limit_encode(charger_config.msg_set_power_limit);
 80121e0:	ed97 7b04 	vldr	d7, [r7, #16]
 80121e4:	eeb0 0a47 	vmov.f32	s0, s14
 80121e8:	eef0 0a67 	vmov.f32	s1, s15
 80121ec:	f7fd fb44 	bl	800f878 <can2_charger_config_msg_set_power_limit_encode>
 80121f0:	4603      	mov	r3, r0
 80121f2:	461a      	mov	r2, r3
 80121f4:	4b53      	ldr	r3, [pc, #332]	; (8012344 <can2_charger_config_transmit+0x1dc>)
 80121f6:	80da      	strh	r2, [r3, #6]
   can2_charger_config.msg_set_enabled = can2_charger_config_msg_set_enabled_encode(charger_config.msg_set_enabled);
 80121f8:	7a3b      	ldrb	r3, [r7, #8]
 80121fa:	4618      	mov	r0, r3
 80121fc:	f7ee f974 	bl	80004e8 <__aeabi_ui2d>
 8012200:	4602      	mov	r2, r0
 8012202:	460b      	mov	r3, r1
 8012204:	ec43 2b10 	vmov	d0, r2, r3
 8012208:	f7fd fb59 	bl	800f8be <can2_charger_config_msg_set_enabled_encode>
 801220c:	4603      	mov	r3, r0
 801220e:	461a      	mov	r2, r3
 8012210:	4b4c      	ldr	r3, [pc, #304]	; (8012344 <can2_charger_config_transmit+0x1dc>)
 8012212:	721a      	strb	r2, [r3, #8]
   can2_charger_config.msg_set_time_out = can2_charger_config_msg_set_time_out_encode(charger_config.msg_set_time_out);
 8012214:	7e3b      	ldrb	r3, [r7, #24]
 8012216:	4618      	mov	r0, r3
 8012218:	f7ee f966 	bl	80004e8 <__aeabi_ui2d>
 801221c:	4602      	mov	r2, r0
 801221e:	460b      	mov	r3, r1
 8012220:	ec43 2b10 	vmov	d0, r2, r3
 8012224:	f7fd fb6e 	bl	800f904 <can2_charger_config_msg_set_time_out_encode>
 8012228:	4603      	mov	r3, r0
 801222a:	461a      	mov	r2, r3
 801222c:	4b45      	ldr	r3, [pc, #276]	; (8012344 <can2_charger_config_transmit+0x1dc>)
 801222e:	725a      	strb	r2, [r3, #9]

       can2_charger_config.set_mux = 64;
 8012230:	4b44      	ldr	r3, [pc, #272]	; (8012344 <can2_charger_config_transmit+0x1dc>)
 8012232:	2240      	movs	r2, #64	; 0x40
 8012234:	701a      	strb	r2, [r3, #0]
       can2_charger_config_pack(tx_data, &can2_charger_config, 4);
 8012236:	f107 0348 	add.w	r3, r7, #72	; 0x48
 801223a:	2204      	movs	r2, #4
 801223c:	4941      	ldr	r1, [pc, #260]	; (8012344 <can2_charger_config_transmit+0x1dc>)
 801223e:	4618      	mov	r0, r3
 8012240:	f7fd f946 	bl	800f4d0 <can2_charger_config_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan2)) {
 8012244:	e00d      	b.n	8012262 <can2_charger_config_transmit+0xfa>
           if (HAL_CAN_AddTxMessage(_hcan2, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8012246:	4b40      	ldr	r3, [pc, #256]	; (8012348 <can2_charger_config_transmit+0x1e0>)
 8012248:	6818      	ldr	r0, [r3, #0]
 801224a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 801224e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8012252:	4b3e      	ldr	r3, [pc, #248]	; (801234c <can2_charger_config_transmit+0x1e4>)
 8012254:	f013 f9f4 	bl	8025640 <HAL_CAN_AddTxMessage>
 8012258:	4603      	mov	r3, r0
 801225a:	2b00      	cmp	r3, #0
 801225c:	d001      	beq.n	8012262 <can2_charger_config_transmit+0xfa>
           Error_Handler();
 801225e:	f005 f963 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan2)) {
 8012262:	4b39      	ldr	r3, [pc, #228]	; (8012348 <can2_charger_config_transmit+0x1e0>)
 8012264:	681b      	ldr	r3, [r3, #0]
 8012266:	4618      	mov	r0, r3
 8012268:	f013 fac5 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 801226c:	4603      	mov	r3, r0
 801226e:	2b00      	cmp	r3, #0
 8012270:	d1e9      	bne.n	8012246 <can2_charger_config_transmit+0xde>
           }
       }
       can2_charger_config.set_mux = 65;
 8012272:	4b34      	ldr	r3, [pc, #208]	; (8012344 <can2_charger_config_transmit+0x1dc>)
 8012274:	2241      	movs	r2, #65	; 0x41
 8012276:	701a      	strb	r2, [r3, #0]
       can2_charger_config_pack(tx_data, &can2_charger_config, 4);
 8012278:	f107 0348 	add.w	r3, r7, #72	; 0x48
 801227c:	2204      	movs	r2, #4
 801227e:	4931      	ldr	r1, [pc, #196]	; (8012344 <can2_charger_config_transmit+0x1dc>)
 8012280:	4618      	mov	r0, r3
 8012282:	f7fd f925 	bl	800f4d0 <can2_charger_config_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan2)) {
 8012286:	e00d      	b.n	80122a4 <can2_charger_config_transmit+0x13c>
           if (HAL_CAN_AddTxMessage(_hcan2, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 8012288:	4b2f      	ldr	r3, [pc, #188]	; (8012348 <can2_charger_config_transmit+0x1e0>)
 801228a:	6818      	ldr	r0, [r3, #0]
 801228c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8012290:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8012294:	4b2d      	ldr	r3, [pc, #180]	; (801234c <can2_charger_config_transmit+0x1e4>)
 8012296:	f013 f9d3 	bl	8025640 <HAL_CAN_AddTxMessage>
 801229a:	4603      	mov	r3, r0
 801229c:	2b00      	cmp	r3, #0
 801229e:	d001      	beq.n	80122a4 <can2_charger_config_transmit+0x13c>
           Error_Handler();
 80122a0:	f005 f942 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan2)) {
 80122a4:	4b28      	ldr	r3, [pc, #160]	; (8012348 <can2_charger_config_transmit+0x1e0>)
 80122a6:	681b      	ldr	r3, [r3, #0]
 80122a8:	4618      	mov	r0, r3
 80122aa:	f013 faa4 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 80122ae:	4603      	mov	r3, r0
 80122b0:	2b00      	cmp	r3, #0
 80122b2:	d1e9      	bne.n	8012288 <can2_charger_config_transmit+0x120>
           }
       }
       can2_charger_config.set_mux = 66;
 80122b4:	4b23      	ldr	r3, [pc, #140]	; (8012344 <can2_charger_config_transmit+0x1dc>)
 80122b6:	2242      	movs	r2, #66	; 0x42
 80122b8:	701a      	strb	r2, [r3, #0]
       can2_charger_config_pack(tx_data, &can2_charger_config, 4);
 80122ba:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80122be:	2204      	movs	r2, #4
 80122c0:	4920      	ldr	r1, [pc, #128]	; (8012344 <can2_charger_config_transmit+0x1dc>)
 80122c2:	4618      	mov	r0, r3
 80122c4:	f7fd f904 	bl	800f4d0 <can2_charger_config_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan2)) {
 80122c8:	e00d      	b.n	80122e6 <can2_charger_config_transmit+0x17e>
           if (HAL_CAN_AddTxMessage(_hcan2, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 80122ca:	4b1f      	ldr	r3, [pc, #124]	; (8012348 <can2_charger_config_transmit+0x1e0>)
 80122cc:	6818      	ldr	r0, [r3, #0]
 80122ce:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80122d2:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80122d6:	4b1d      	ldr	r3, [pc, #116]	; (801234c <can2_charger_config_transmit+0x1e4>)
 80122d8:	f013 f9b2 	bl	8025640 <HAL_CAN_AddTxMessage>
 80122dc:	4603      	mov	r3, r0
 80122de:	2b00      	cmp	r3, #0
 80122e0:	d001      	beq.n	80122e6 <can2_charger_config_transmit+0x17e>
           Error_Handler();
 80122e2:	f005 f921 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan2)) {
 80122e6:	4b18      	ldr	r3, [pc, #96]	; (8012348 <can2_charger_config_transmit+0x1e0>)
 80122e8:	681b      	ldr	r3, [r3, #0]
 80122ea:	4618      	mov	r0, r3
 80122ec:	f013 fa83 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 80122f0:	4603      	mov	r3, r0
 80122f2:	2b00      	cmp	r3, #0
 80122f4:	d1e9      	bne.n	80122ca <can2_charger_config_transmit+0x162>
           }
       }
       can2_charger_config.set_mux = 68;
 80122f6:	4b13      	ldr	r3, [pc, #76]	; (8012344 <can2_charger_config_transmit+0x1dc>)
 80122f8:	2244      	movs	r2, #68	; 0x44
 80122fa:	701a      	strb	r2, [r3, #0]
       can2_charger_config_pack(tx_data, &can2_charger_config, 4);
 80122fc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8012300:	2204      	movs	r2, #4
 8012302:	4910      	ldr	r1, [pc, #64]	; (8012344 <can2_charger_config_transmit+0x1dc>)
 8012304:	4618      	mov	r0, r3
 8012306:	f7fd f8e3 	bl	800f4d0 <can2_charger_config_pack>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan2)) {
 801230a:	e00d      	b.n	8012328 <can2_charger_config_transmit+0x1c0>
           if (HAL_CAN_AddTxMessage(_hcan2, &tx_header, tx_data, &tx_mailbox) != HAL_OK) {
 801230c:	4b0e      	ldr	r3, [pc, #56]	; (8012348 <can2_charger_config_transmit+0x1e0>)
 801230e:	6818      	ldr	r0, [r3, #0]
 8012310:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8012314:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8012318:	4b0c      	ldr	r3, [pc, #48]	; (801234c <can2_charger_config_transmit+0x1e4>)
 801231a:	f013 f991 	bl	8025640 <HAL_CAN_AddTxMessage>
 801231e:	4603      	mov	r3, r0
 8012320:	2b00      	cmp	r3, #0
 8012322:	d001      	beq.n	8012328 <can2_charger_config_transmit+0x1c0>
           Error_Handler();
 8012324:	f005 f900 	bl	8017528 <Error_Handler>
       while(0 < HAL_CAN_GetTxMailboxesFreeLevel(_hcan2)) {
 8012328:	4b07      	ldr	r3, [pc, #28]	; (8012348 <can2_charger_config_transmit+0x1e0>)
 801232a:	681b      	ldr	r3, [r3, #0]
 801232c:	4618      	mov	r0, r3
 801232e:	f013 fa62 	bl	80257f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8012332:	4603      	mov	r3, r0
 8012334:	2b00      	cmp	r3, #0
 8012336:	d1e9      	bne.n	801230c <can2_charger_config_transmit+0x1a4>
           }
       }
}
 8012338:	bf00      	nop
 801233a:	bf00      	nop
 801233c:	3750      	adds	r7, #80	; 0x50
 801233e:	46bd      	mov	sp, r7
 8012340:	bd80      	pop	{r7, pc}
 8012342:	bf00      	nop
 8012344:	20001618 	.word	0x20001618
 8012348:	20001634 	.word	0x20001634
 801234c:	200014cc 	.word	0x200014cc

08012350 <can1_ams_status_1_receive>:

/*
 * @Brief  
 * @Retval None
 */
void can1_ams_status_1_receive() {
 8012350:	b580      	push	{r7, lr}
 8012352:	b092      	sub	sp, #72	; 0x48
 8012354:	af00      	add	r7, sp, #0
   if(can1_ams_status_1_flag) {
 8012356:	4b5c      	ldr	r3, [pc, #368]	; (80124c8 <can1_ams_status_1_receive+0x178>)
 8012358:	781b      	ldrb	r3, [r3, #0]
 801235a:	2b00      	cmp	r3, #0
 801235c:	f000 80af 	beq.w	80124be <can1_ams_status_1_receive+0x16e>
       ams_status_1_t ams_status_1;
       ams_status_1.charging_status = can1_ams_status_1_charging_status_decode(can1_ams_status_1.charging_status);
 8012360:	4b5a      	ldr	r3, [pc, #360]	; (80124cc <can1_ams_status_1_receive+0x17c>)
 8012362:	781b      	ldrb	r3, [r3, #0]
 8012364:	4618      	mov	r0, r3
 8012366:	f7ef f8b4 	bl	80014d2 <can1_ams_status_1_charging_status_decode>
 801236a:	ec53 2b10 	vmov	r2, r3, d0
 801236e:	4610      	mov	r0, r2
 8012370:	4619      	mov	r1, r3
 8012372:	f7ee fc0b 	bl	8000b8c <__aeabi_d2uiz>
 8012376:	4603      	mov	r3, r0
 8012378:	b2db      	uxtb	r3, r3
 801237a:	70fb      	strb	r3, [r7, #3]
       ams_status_1.air1_closed = can1_ams_status_1_air1_closed_decode(can1_ams_status_1.air1_closed);
 801237c:	4b53      	ldr	r3, [pc, #332]	; (80124cc <can1_ams_status_1_receive+0x17c>)
 801237e:	785b      	ldrb	r3, [r3, #1]
 8012380:	4618      	mov	r0, r3
 8012382:	f7ef f8c9 	bl	8001518 <can1_ams_status_1_air1_closed_decode>
 8012386:	ec53 2b10 	vmov	r2, r3, d0
 801238a:	4610      	mov	r0, r2
 801238c:	4619      	mov	r1, r3
 801238e:	f7ee fbfd 	bl	8000b8c <__aeabi_d2uiz>
 8012392:	4603      	mov	r3, r0
 8012394:	b2db      	uxtb	r3, r3
 8012396:	703b      	strb	r3, [r7, #0]
       ams_status_1.air2_closed = can1_ams_status_1_air2_closed_decode(can1_ams_status_1.air2_closed);
 8012398:	4b4c      	ldr	r3, [pc, #304]	; (80124cc <can1_ams_status_1_receive+0x17c>)
 801239a:	789b      	ldrb	r3, [r3, #2]
 801239c:	4618      	mov	r0, r3
 801239e:	f7ef f8de 	bl	800155e <can1_ams_status_1_air2_closed_decode>
 80123a2:	ec53 2b10 	vmov	r2, r3, d0
 80123a6:	4610      	mov	r0, r2
 80123a8:	4619      	mov	r1, r3
 80123aa:	f7ee fbef 	bl	8000b8c <__aeabi_d2uiz>
 80123ae:	4603      	mov	r3, r0
 80123b0:	b2db      	uxtb	r3, r3
 80123b2:	707b      	strb	r3, [r7, #1]
       ams_status_1.sc_closed = can1_ams_status_1_sc_closed_decode(can1_ams_status_1.sc_closed);
 80123b4:	4b45      	ldr	r3, [pc, #276]	; (80124cc <can1_ams_status_1_receive+0x17c>)
 80123b6:	78db      	ldrb	r3, [r3, #3]
 80123b8:	4618      	mov	r0, r3
 80123ba:	f7ef f8f3 	bl	80015a4 <can1_ams_status_1_sc_closed_decode>
 80123be:	ec53 2b10 	vmov	r2, r3, d0
 80123c2:	4610      	mov	r0, r2
 80123c4:	4619      	mov	r1, r3
 80123c6:	f7ee fbe1 	bl	8000b8c <__aeabi_d2uiz>
 80123ca:	4603      	mov	r3, r0
 80123cc:	b2db      	uxtb	r3, r3
 80123ce:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
       ams_status_1.pre_charge_status = can1_ams_status_1_pre_charge_status_decode(can1_ams_status_1.pre_charge_status);
 80123d2:	4b3e      	ldr	r3, [pc, #248]	; (80124cc <can1_ams_status_1_receive+0x17c>)
 80123d4:	791b      	ldrb	r3, [r3, #4]
 80123d6:	4618      	mov	r0, r3
 80123d8:	f7ef f907 	bl	80015ea <can1_ams_status_1_pre_charge_status_decode>
 80123dc:	ec53 2b10 	vmov	r2, r3, d0
 80123e0:	4610      	mov	r0, r2
 80123e2:	4619      	mov	r1, r3
 80123e4:	f7ee fbd2 	bl	8000b8c <__aeabi_d2uiz>
 80123e8:	4603      	mov	r3, r0
 80123ea:	b2db      	uxtb	r3, r3
 80123ec:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
       ams_status_1.ams_error = can1_ams_status_1_ams_error_decode(can1_ams_status_1.ams_error);
 80123f0:	4b36      	ldr	r3, [pc, #216]	; (80124cc <can1_ams_status_1_receive+0x17c>)
 80123f2:	795b      	ldrb	r3, [r3, #5]
 80123f4:	4618      	mov	r0, r3
 80123f6:	f7ef f91b 	bl	8001630 <can1_ams_status_1_ams_error_decode>
 80123fa:	ec53 2b10 	vmov	r2, r3, d0
 80123fe:	4610      	mov	r0, r2
 8012400:	4619      	mov	r1, r3
 8012402:	f7ee fbc3 	bl	8000b8c <__aeabi_d2uiz>
 8012406:	4603      	mov	r3, r0
 8012408:	b2db      	uxtb	r3, r3
 801240a:	70bb      	strb	r3, [r7, #2]
       ams_status_1.imd_error = can1_ams_status_1_imd_error_decode(can1_ams_status_1.imd_error);
 801240c:	4b2f      	ldr	r3, [pc, #188]	; (80124cc <can1_ams_status_1_receive+0x17c>)
 801240e:	799b      	ldrb	r3, [r3, #6]
 8012410:	4618      	mov	r0, r3
 8012412:	f7ef f930 	bl	8001676 <can1_ams_status_1_imd_error_decode>
 8012416:	ec53 2b10 	vmov	r2, r3, d0
 801241a:	4610      	mov	r0, r2
 801241c:	4619      	mov	r1, r3
 801241e:	f7ee fbb5 	bl	8000b8c <__aeabi_d2uiz>
 8012422:	4603      	mov	r3, r0
 8012424:	b2db      	uxtb	r3, r3
 8012426:	743b      	strb	r3, [r7, #16]
       ams_status_1.state_of_charge = can1_ams_status_1_state_of_charge_decode(can1_ams_status_1.state_of_charge);
 8012428:	4b28      	ldr	r3, [pc, #160]	; (80124cc <can1_ams_status_1_receive+0x17c>)
 801242a:	79db      	ldrb	r3, [r3, #7]
 801242c:	4618      	mov	r0, r3
 801242e:	f7ef f945 	bl	80016bc <can1_ams_status_1_state_of_charge_decode>
 8012432:	eeb0 7a40 	vmov.f32	s14, s0
 8012436:	eef0 7a60 	vmov.f32	s15, s1
 801243a:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40
       ams_status_1.min_cell_voltage = can1_ams_status_1_min_cell_voltage_decode(can1_ams_status_1.min_cell_voltage);
 801243e:	4b23      	ldr	r3, [pc, #140]	; (80124cc <can1_ams_status_1_receive+0x17c>)
 8012440:	7a1b      	ldrb	r3, [r3, #8]
 8012442:	4618      	mov	r0, r3
 8012444:	f7ef f97c 	bl	8001740 <can1_ams_status_1_min_cell_voltage_decode>
 8012448:	eeb0 7a40 	vmov.f32	s14, s0
 801244c:	eef0 7a60 	vmov.f32	s15, s1
 8012450:	ed87 7b0c 	vstr	d7, [r7, #48]	; 0x30
       ams_status_1.max_cell_voltage = can1_ams_status_1_max_cell_voltage_decode(can1_ams_status_1.max_cell_voltage);
 8012454:	4b1d      	ldr	r3, [pc, #116]	; (80124cc <can1_ams_status_1_receive+0x17c>)
 8012456:	7a5b      	ldrb	r3, [r3, #9]
 8012458:	4618      	mov	r0, r3
 801245a:	f7ef f9c9 	bl	80017f0 <can1_ams_status_1_max_cell_voltage_decode>
 801245e:	eeb0 7a40 	vmov.f32	s14, s0
 8012462:	eef0 7a60 	vmov.f32	s15, s1
 8012466:	ed87 7b08 	vstr	d7, [r7, #32]
       ams_status_1.min_cell_temperature = can1_ams_status_1_min_cell_temperature_decode(can1_ams_status_1.min_cell_temperature);
 801246a:	4b18      	ldr	r3, [pc, #96]	; (80124cc <can1_ams_status_1_receive+0x17c>)
 801246c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8012470:	4618      	mov	r0, r3
 8012472:	f7ef fa15 	bl	80018a0 <can1_ams_status_1_min_cell_temperature_decode>
 8012476:	eeb0 7a40 	vmov.f32	s14, s0
 801247a:	eef0 7a60 	vmov.f32	s15, s1
 801247e:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28
       ams_status_1.max_cell_temperature = can1_ams_status_1_max_cell_temperature_decode(can1_ams_status_1.max_cell_temperature);
 8012482:	4b12      	ldr	r3, [pc, #72]	; (80124cc <can1_ams_status_1_receive+0x17c>)
 8012484:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8012488:	4618      	mov	r0, r3
 801248a:	f7ef fa61 	bl	8001950 <can1_ams_status_1_max_cell_temperature_decode>
 801248e:	eeb0 7a40 	vmov.f32	s14, s0
 8012492:	eef0 7a60 	vmov.f32	s15, s1
 8012496:	ed87 7b06 	vstr	d7, [r7, #24]
       ams_status_1.fan_speed = can1_ams_status_1_fan_speed_decode(can1_ams_status_1.fan_speed);
 801249a:	4b0c      	ldr	r3, [pc, #48]	; (80124cc <can1_ams_status_1_receive+0x17c>)
 801249c:	7b9b      	ldrb	r3, [r3, #14]
 801249e:	4618      	mov	r0, r3
 80124a0:	f7ef fa8f 	bl	80019c2 <can1_ams_status_1_fan_speed_decode>
 80124a4:	eeb0 7a40 	vmov.f32	s14, s0
 80124a8:	eef0 7a60 	vmov.f32	s15, s1
 80124ac:	ed87 7b02 	vstr	d7, [r7, #8]
       can1_ams_status_1_rx_callback(&ams_status_1);
 80124b0:	463b      	mov	r3, r7
 80124b2:	4618      	mov	r0, r3
 80124b4:	f7fd fa79 	bl	800f9aa <can1_ams_status_1_rx_callback>
       can1_ams_status_1_flag = 0;
 80124b8:	4b03      	ldr	r3, [pc, #12]	; (80124c8 <can1_ams_status_1_receive+0x178>)
 80124ba:	2200      	movs	r2, #0
 80124bc:	701a      	strb	r2, [r3, #0]
   }
}
 80124be:	bf00      	nop
 80124c0:	3748      	adds	r7, #72	; 0x48
 80124c2:	46bd      	mov	sp, r7
 80124c4:	bd80      	pop	{r7, pc}
 80124c6:	bf00      	nop
 80124c8:	20001625 	.word	0x20001625
 80124cc:	200014d8 	.word	0x200014d8

080124d0 <can1_dbu_status_1_receive>:

/*
 * @Brief  
 * @Retval None
 */
void can1_dbu_status_1_receive() {
 80124d0:	b580      	push	{r7, lr}
 80124d2:	b086      	sub	sp, #24
 80124d4:	af00      	add	r7, sp, #0
   if(can1_dbu_status_1_flag) {
 80124d6:	4b1b      	ldr	r3, [pc, #108]	; (8012544 <can1_dbu_status_1_receive+0x74>)
 80124d8:	781b      	ldrb	r3, [r3, #0]
 80124da:	2b00      	cmp	r3, #0
 80124dc:	d02e      	beq.n	801253c <can1_dbu_status_1_receive+0x6c>
       dbu_status_1_t dbu_status_1;
       dbu_status_1.activate_ts_button = can1_dbu_status_1_activate_ts_button_decode(can1_dbu_status_1.activate_ts_button);
 80124de:	4b1a      	ldr	r3, [pc, #104]	; (8012548 <can1_dbu_status_1_receive+0x78>)
 80124e0:	781b      	ldrb	r3, [r3, #0]
 80124e2:	4618      	mov	r0, r3
 80124e4:	f7ef fb32 	bl	8001b4c <can1_dbu_status_1_activate_ts_button_decode>
 80124e8:	ec53 2b10 	vmov	r2, r3, d0
 80124ec:	4610      	mov	r0, r2
 80124ee:	4619      	mov	r1, r3
 80124f0:	f7ee fb4c 	bl	8000b8c <__aeabi_d2uiz>
 80124f4:	4603      	mov	r3, r0
 80124f6:	b2db      	uxtb	r3, r3
 80124f8:	703b      	strb	r3, [r7, #0]
       dbu_status_1.ready_to_drive_button = can1_dbu_status_1_ready_to_drive_button_decode(can1_dbu_status_1.ready_to_drive_button);
 80124fa:	4b13      	ldr	r3, [pc, #76]	; (8012548 <can1_dbu_status_1_receive+0x78>)
 80124fc:	785b      	ldrb	r3, [r3, #1]
 80124fe:	4618      	mov	r0, r3
 8012500:	f7ef fb47 	bl	8001b92 <can1_dbu_status_1_ready_to_drive_button_decode>
 8012504:	ec53 2b10 	vmov	r2, r3, d0
 8012508:	4610      	mov	r0, r2
 801250a:	4619      	mov	r1, r3
 801250c:	f7ee fb3e 	bl	8000b8c <__aeabi_d2uiz>
 8012510:	4603      	mov	r3, r0
 8012512:	b2db      	uxtb	r3, r3
 8012514:	743b      	strb	r3, [r7, #16]
       dbu_status_1.dbu_temperature = can1_dbu_status_1_dbu_temperature_decode(can1_dbu_status_1.dbu_temperature);
 8012516:	4b0c      	ldr	r3, [pc, #48]	; (8012548 <can1_dbu_status_1_receive+0x78>)
 8012518:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 801251c:	4618      	mov	r0, r3
 801251e:	f7ef fb7b 	bl	8001c18 <can1_dbu_status_1_dbu_temperature_decode>
 8012522:	eeb0 7a40 	vmov.f32	s14, s0
 8012526:	eef0 7a60 	vmov.f32	s15, s1
 801252a:	ed87 7b02 	vstr	d7, [r7, #8]
       can1_dbu_status_1_rx_callback(&dbu_status_1);
 801252e:	463b      	mov	r3, r7
 8012530:	4618      	mov	r0, r3
 8012532:	f003 f89b 	bl	801566c <can1_dbu_status_1_rx_callback>
       can1_dbu_status_1_flag = 0;
 8012536:	4b03      	ldr	r3, [pc, #12]	; (8012544 <can1_dbu_status_1_receive+0x74>)
 8012538:	2200      	movs	r2, #0
 801253a:	701a      	strb	r2, [r3, #0]
   }
}
 801253c:	bf00      	nop
 801253e:	3718      	adds	r7, #24
 8012540:	46bd      	mov	sp, r7
 8012542:	bd80      	pop	{r7, pc}
 8012544:	20001626 	.word	0x20001626
 8012548:	200014e8 	.word	0x200014e8

0801254c <can1_ams_temperatures_receive>:

/*
 * @Brief  
 * @Retval None
 */
void can1_ams_temperatures_receive() {
 801254c:	b580      	push	{r7, lr}
 801254e:	b088      	sub	sp, #32
 8012550:	af00      	add	r7, sp, #0
   if(can1_ams_temperatures_flag) {
 8012552:	4b1f      	ldr	r3, [pc, #124]	; (80125d0 <can1_ams_temperatures_receive+0x84>)
 8012554:	781b      	ldrb	r3, [r3, #0]
 8012556:	2b00      	cmp	r3, #0
 8012558:	d036      	beq.n	80125c8 <can1_ams_temperatures_receive+0x7c>
       ams_temperatures_t ams_temperatures;
       ams_temperatures.pre_charge_resistor_temperature = can1_ams_temperatures_pre_charge_resistor_temperature_decode(can1_ams_temperatures.pre_charge_resistor_temperature);
 801255a:	4b1e      	ldr	r3, [pc, #120]	; (80125d4 <can1_ams_temperatures_receive+0x88>)
 801255c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8012560:	4618      	mov	r0, r3
 8012562:	f7ef fcfd 	bl	8001f60 <can1_ams_temperatures_pre_charge_resistor_temperature_decode>
 8012566:	eeb0 7a40 	vmov.f32	s14, s0
 801256a:	eef0 7a60 	vmov.f32	s15, s1
 801256e:	ed87 7b06 	vstr	d7, [r7, #24]
       ams_temperatures.fuse_resistor_temperature = can1_ams_temperatures_fuse_resistor_temperature_decode(can1_ams_temperatures.fuse_resistor_temperature);
 8012572:	4b18      	ldr	r3, [pc, #96]	; (80125d4 <can1_ams_temperatures_receive+0x88>)
 8012574:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8012578:	4618      	mov	r0, r3
 801257a:	f7ef fd49 	bl	8002010 <can1_ams_temperatures_fuse_resistor_temperature_decode>
 801257e:	eeb0 7a40 	vmov.f32	s14, s0
 8012582:	eef0 7a60 	vmov.f32	s15, s1
 8012586:	ed87 7b04 	vstr	d7, [r7, #16]
       ams_temperatures.aux_1_temperature = can1_ams_temperatures_aux_1_temperature_decode(can1_ams_temperatures.aux_1_temperature);
 801258a:	4b12      	ldr	r3, [pc, #72]	; (80125d4 <can1_ams_temperatures_receive+0x88>)
 801258c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8012590:	4618      	mov	r0, r3
 8012592:	f7ef fd95 	bl	80020c0 <can1_ams_temperatures_aux_1_temperature_decode>
 8012596:	eeb0 7a40 	vmov.f32	s14, s0
 801259a:	eef0 7a60 	vmov.f32	s15, s1
 801259e:	ed87 7b00 	vstr	d7, [r7]
       ams_temperatures.aux_2_temperature = can1_ams_temperatures_aux_2_temperature_decode(can1_ams_temperatures.aux_2_temperature);
 80125a2:	4b0c      	ldr	r3, [pc, #48]	; (80125d4 <can1_ams_temperatures_receive+0x88>)
 80125a4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80125a8:	4618      	mov	r0, r3
 80125aa:	f7ef fde1 	bl	8002170 <can1_ams_temperatures_aux_2_temperature_decode>
 80125ae:	eeb0 7a40 	vmov.f32	s14, s0
 80125b2:	eef0 7a60 	vmov.f32	s15, s1
 80125b6:	ed87 7b02 	vstr	d7, [r7, #8]
       can1_ams_temperatures_rx_callback(&ams_temperatures);
 80125ba:	463b      	mov	r3, r7
 80125bc:	4618      	mov	r0, r3
 80125be:	f7fd f9fe 	bl	800f9be <can1_ams_temperatures_rx_callback>
       can1_ams_temperatures_flag = 0;
 80125c2:	4b03      	ldr	r3, [pc, #12]	; (80125d0 <can1_ams_temperatures_receive+0x84>)
 80125c4:	2200      	movs	r2, #0
 80125c6:	701a      	strb	r2, [r3, #0]
   }
}
 80125c8:	bf00      	nop
 80125ca:	3720      	adds	r7, #32
 80125cc:	46bd      	mov	sp, r7
 80125ce:	bd80      	pop	{r7, pc}
 80125d0:	20001627 	.word	0x20001627
 80125d4:	200014ec 	.word	0x200014ec

080125d8 <can1_ams_cell_voltages_receive>:

/*
 * @Brief  
 * @Retval None
 */
void can1_ams_cell_voltages_receive() {
 80125d8:	b580      	push	{r7, lr}
 80125da:	f5ad 7d7e 	sub.w	sp, sp, #1016	; 0x3f8
 80125de:	af00      	add	r7, sp, #0
   if(can1_ams_cell_voltages_flag) {
 80125e0:	4bdb      	ldr	r3, [pc, #876]	; (8012950 <can1_ams_cell_voltages_receive+0x378>)
 80125e2:	781b      	ldrb	r3, [r3, #0]
 80125e4:	2b00      	cmp	r3, #0
 80125e6:	f000 865a 	beq.w	801329e <can1_ams_cell_voltages_receive+0xcc6>
       ams_cell_voltages_t ams_cell_voltages;
       ams_cell_voltages.v1s1 = can1_ams_cell_voltages_v1s1_decode(can1_ams_cell_voltages.v1s1);
 80125ea:	4bda      	ldr	r3, [pc, #872]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 80125ec:	785b      	ldrb	r3, [r3, #1]
 80125ee:	4618      	mov	r0, r3
 80125f0:	f7f1 fe26 	bl	8004240 <can1_ams_cell_voltages_v1s1_decode>
 80125f4:	eeb0 7a40 	vmov.f32	s14, s0
 80125f8:	eef0 7a60 	vmov.f32	s15, s1
 80125fc:	463b      	mov	r3, r7
 80125fe:	ed83 7b00 	vstr	d7, [r3]
       ams_cell_voltages.v7s1 = can1_ams_cell_voltages_v7s1_decode(can1_ams_cell_voltages.v7s1);
 8012602:	4bd4      	ldr	r3, [pc, #848]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 8012604:	789b      	ldrb	r3, [r3, #2]
 8012606:	4618      	mov	r0, r3
 8012608:	f7f1 fe72 	bl	80042f0 <can1_ams_cell_voltages_v7s1_decode>
 801260c:	eeb0 7a40 	vmov.f32	s14, s0
 8012610:	eef0 7a60 	vmov.f32	s15, s1
 8012614:	463b      	mov	r3, r7
 8012616:	ed83 7b90 	vstr	d7, [r3, #576]	; 0x240
       ams_cell_voltages.v1s2 = can1_ams_cell_voltages_v1s2_decode(can1_ams_cell_voltages.v1s2);
 801261a:	4bce      	ldr	r3, [pc, #824]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 801261c:	78db      	ldrb	r3, [r3, #3]
 801261e:	4618      	mov	r0, r3
 8012620:	f7f1 febe 	bl	80043a0 <can1_ams_cell_voltages_v1s2_decode>
 8012624:	eeb0 7a40 	vmov.f32	s14, s0
 8012628:	eef0 7a60 	vmov.f32	s15, s1
 801262c:	463b      	mov	r3, r7
 801262e:	ed83 7b02 	vstr	d7, [r3, #8]
       ams_cell_voltages.v7s2 = can1_ams_cell_voltages_v7s2_decode(can1_ams_cell_voltages.v7s2);
 8012632:	4bc8      	ldr	r3, [pc, #800]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 8012634:	791b      	ldrb	r3, [r3, #4]
 8012636:	4618      	mov	r0, r3
 8012638:	f7f1 ff0a 	bl	8004450 <can1_ams_cell_voltages_v7s2_decode>
 801263c:	eeb0 7a40 	vmov.f32	s14, s0
 8012640:	eef0 7a60 	vmov.f32	s15, s1
 8012644:	463b      	mov	r3, r7
 8012646:	ed83 7b92 	vstr	d7, [r3, #584]	; 0x248
       ams_cell_voltages.v1s3 = can1_ams_cell_voltages_v1s3_decode(can1_ams_cell_voltages.v1s3);
 801264a:	4bc2      	ldr	r3, [pc, #776]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 801264c:	795b      	ldrb	r3, [r3, #5]
 801264e:	4618      	mov	r0, r3
 8012650:	f7f1 ff56 	bl	8004500 <can1_ams_cell_voltages_v1s3_decode>
 8012654:	eeb0 7a40 	vmov.f32	s14, s0
 8012658:	eef0 7a60 	vmov.f32	s15, s1
 801265c:	463b      	mov	r3, r7
 801265e:	ed83 7b04 	vstr	d7, [r3, #16]
       ams_cell_voltages.v7s3 = can1_ams_cell_voltages_v7s3_decode(can1_ams_cell_voltages.v7s3);
 8012662:	4bbc      	ldr	r3, [pc, #752]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 8012664:	799b      	ldrb	r3, [r3, #6]
 8012666:	4618      	mov	r0, r3
 8012668:	f7f1 ffa2 	bl	80045b0 <can1_ams_cell_voltages_v7s3_decode>
 801266c:	eeb0 7a40 	vmov.f32	s14, s0
 8012670:	eef0 7a60 	vmov.f32	s15, s1
 8012674:	463b      	mov	r3, r7
 8012676:	ed83 7b94 	vstr	d7, [r3, #592]	; 0x250
       ams_cell_voltages.v1s4 = can1_ams_cell_voltages_v1s4_decode(can1_ams_cell_voltages.v1s4);
 801267a:	4bb6      	ldr	r3, [pc, #728]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 801267c:	79db      	ldrb	r3, [r3, #7]
 801267e:	4618      	mov	r0, r3
 8012680:	f7f1 ffee 	bl	8004660 <can1_ams_cell_voltages_v1s4_decode>
 8012684:	eeb0 7a40 	vmov.f32	s14, s0
 8012688:	eef0 7a60 	vmov.f32	s15, s1
 801268c:	463b      	mov	r3, r7
 801268e:	ed83 7b06 	vstr	d7, [r3, #24]
       ams_cell_voltages.v7s4 = can1_ams_cell_voltages_v7s4_decode(can1_ams_cell_voltages.v7s4);
 8012692:	4bb0      	ldr	r3, [pc, #704]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 8012694:	7a1b      	ldrb	r3, [r3, #8]
 8012696:	4618      	mov	r0, r3
 8012698:	f7f2 f83a 	bl	8004710 <can1_ams_cell_voltages_v7s4_decode>
 801269c:	eeb0 7a40 	vmov.f32	s14, s0
 80126a0:	eef0 7a60 	vmov.f32	s15, s1
 80126a4:	463b      	mov	r3, r7
 80126a6:	ed83 7b96 	vstr	d7, [r3, #600]	; 0x258
       ams_cell_voltages.v1s5 = can1_ams_cell_voltages_v1s5_decode(can1_ams_cell_voltages.v1s5);
 80126aa:	4baa      	ldr	r3, [pc, #680]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 80126ac:	7a5b      	ldrb	r3, [r3, #9]
 80126ae:	4618      	mov	r0, r3
 80126b0:	f7f2 f886 	bl	80047c0 <can1_ams_cell_voltages_v1s5_decode>
 80126b4:	eeb0 7a40 	vmov.f32	s14, s0
 80126b8:	eef0 7a60 	vmov.f32	s15, s1
 80126bc:	463b      	mov	r3, r7
 80126be:	ed83 7b08 	vstr	d7, [r3, #32]
       ams_cell_voltages.v7s5 = can1_ams_cell_voltages_v7s5_decode(can1_ams_cell_voltages.v7s5);
 80126c2:	4ba4      	ldr	r3, [pc, #656]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 80126c4:	7a9b      	ldrb	r3, [r3, #10]
 80126c6:	4618      	mov	r0, r3
 80126c8:	f7f2 f8d2 	bl	8004870 <can1_ams_cell_voltages_v7s5_decode>
 80126cc:	eeb0 7a40 	vmov.f32	s14, s0
 80126d0:	eef0 7a60 	vmov.f32	s15, s1
 80126d4:	463b      	mov	r3, r7
 80126d6:	ed83 7b98 	vstr	d7, [r3, #608]	; 0x260
       ams_cell_voltages.v1s6 = can1_ams_cell_voltages_v1s6_decode(can1_ams_cell_voltages.v1s6);
 80126da:	4b9e      	ldr	r3, [pc, #632]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 80126dc:	7adb      	ldrb	r3, [r3, #11]
 80126de:	4618      	mov	r0, r3
 80126e0:	f7f2 f91e 	bl	8004920 <can1_ams_cell_voltages_v1s6_decode>
 80126e4:	eeb0 7a40 	vmov.f32	s14, s0
 80126e8:	eef0 7a60 	vmov.f32	s15, s1
 80126ec:	463b      	mov	r3, r7
 80126ee:	ed83 7b0a 	vstr	d7, [r3, #40]	; 0x28
       ams_cell_voltages.v7s6 = can1_ams_cell_voltages_v7s6_decode(can1_ams_cell_voltages.v7s6);
 80126f2:	4b98      	ldr	r3, [pc, #608]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 80126f4:	7b1b      	ldrb	r3, [r3, #12]
 80126f6:	4618      	mov	r0, r3
 80126f8:	f7f2 f96a 	bl	80049d0 <can1_ams_cell_voltages_v7s6_decode>
 80126fc:	eeb0 7a40 	vmov.f32	s14, s0
 8012700:	eef0 7a60 	vmov.f32	s15, s1
 8012704:	463b      	mov	r3, r7
 8012706:	ed83 7b9a 	vstr	d7, [r3, #616]	; 0x268
       ams_cell_voltages.v1s7 = can1_ams_cell_voltages_v1s7_decode(can1_ams_cell_voltages.v1s7);
 801270a:	4b92      	ldr	r3, [pc, #584]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 801270c:	7b5b      	ldrb	r3, [r3, #13]
 801270e:	4618      	mov	r0, r3
 8012710:	f7f2 f9b6 	bl	8004a80 <can1_ams_cell_voltages_v1s7_decode>
 8012714:	eeb0 7a40 	vmov.f32	s14, s0
 8012718:	eef0 7a60 	vmov.f32	s15, s1
 801271c:	463b      	mov	r3, r7
 801271e:	ed83 7b0c 	vstr	d7, [r3, #48]	; 0x30
       ams_cell_voltages.v7s7 = can1_ams_cell_voltages_v7s7_decode(can1_ams_cell_voltages.v7s7);
 8012722:	4b8c      	ldr	r3, [pc, #560]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 8012724:	7b9b      	ldrb	r3, [r3, #14]
 8012726:	4618      	mov	r0, r3
 8012728:	f7f2 fa02 	bl	8004b30 <can1_ams_cell_voltages_v7s7_decode>
 801272c:	eeb0 7a40 	vmov.f32	s14, s0
 8012730:	eef0 7a60 	vmov.f32	s15, s1
 8012734:	463b      	mov	r3, r7
 8012736:	ed83 7b9c 	vstr	d7, [r3, #624]	; 0x270
       ams_cell_voltages.v1s8 = can1_ams_cell_voltages_v1s8_decode(can1_ams_cell_voltages.v1s8);
 801273a:	4b86      	ldr	r3, [pc, #536]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 801273c:	7bdb      	ldrb	r3, [r3, #15]
 801273e:	4618      	mov	r0, r3
 8012740:	f7f2 fa4e 	bl	8004be0 <can1_ams_cell_voltages_v1s8_decode>
 8012744:	eeb0 7a40 	vmov.f32	s14, s0
 8012748:	eef0 7a60 	vmov.f32	s15, s1
 801274c:	463b      	mov	r3, r7
 801274e:	ed83 7b0e 	vstr	d7, [r3, #56]	; 0x38
       ams_cell_voltages.v7s8 = can1_ams_cell_voltages_v7s8_decode(can1_ams_cell_voltages.v7s8);
 8012752:	4b80      	ldr	r3, [pc, #512]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 8012754:	7c1b      	ldrb	r3, [r3, #16]
 8012756:	4618      	mov	r0, r3
 8012758:	f7f2 fa9a 	bl	8004c90 <can1_ams_cell_voltages_v7s8_decode>
 801275c:	eeb0 7a40 	vmov.f32	s14, s0
 8012760:	eef0 7a60 	vmov.f32	s15, s1
 8012764:	463b      	mov	r3, r7
 8012766:	ed83 7b9e 	vstr	d7, [r3, #632]	; 0x278
       ams_cell_voltages.v1s9 = can1_ams_cell_voltages_v1s9_decode(can1_ams_cell_voltages.v1s9);
 801276a:	4b7a      	ldr	r3, [pc, #488]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 801276c:	7c5b      	ldrb	r3, [r3, #17]
 801276e:	4618      	mov	r0, r3
 8012770:	f7f2 fae6 	bl	8004d40 <can1_ams_cell_voltages_v1s9_decode>
 8012774:	eeb0 7a40 	vmov.f32	s14, s0
 8012778:	eef0 7a60 	vmov.f32	s15, s1
 801277c:	463b      	mov	r3, r7
 801277e:	ed83 7b10 	vstr	d7, [r3, #64]	; 0x40
       ams_cell_voltages.v7s9 = can1_ams_cell_voltages_v7s9_decode(can1_ams_cell_voltages.v7s9);
 8012782:	4b74      	ldr	r3, [pc, #464]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 8012784:	7c9b      	ldrb	r3, [r3, #18]
 8012786:	4618      	mov	r0, r3
 8012788:	f7f2 fb32 	bl	8004df0 <can1_ams_cell_voltages_v7s9_decode>
 801278c:	eeb0 7a40 	vmov.f32	s14, s0
 8012790:	eef0 7a60 	vmov.f32	s15, s1
 8012794:	463b      	mov	r3, r7
 8012796:	ed83 7ba0 	vstr	d7, [r3, #640]	; 0x280
       ams_cell_voltages.v1s10 = can1_ams_cell_voltages_v1s10_decode(can1_ams_cell_voltages.v1s10);
 801279a:	4b6e      	ldr	r3, [pc, #440]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 801279c:	7cdb      	ldrb	r3, [r3, #19]
 801279e:	4618      	mov	r0, r3
 80127a0:	f7f2 fb7e 	bl	8004ea0 <can1_ams_cell_voltages_v1s10_decode>
 80127a4:	eeb0 7a40 	vmov.f32	s14, s0
 80127a8:	eef0 7a60 	vmov.f32	s15, s1
 80127ac:	463b      	mov	r3, r7
 80127ae:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48
       ams_cell_voltages.v7s10 = can1_ams_cell_voltages_v7s10_decode(can1_ams_cell_voltages.v7s10);
 80127b2:	4b68      	ldr	r3, [pc, #416]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 80127b4:	7d1b      	ldrb	r3, [r3, #20]
 80127b6:	4618      	mov	r0, r3
 80127b8:	f7f2 fbca 	bl	8004f50 <can1_ams_cell_voltages_v7s10_decode>
 80127bc:	eeb0 7a40 	vmov.f32	s14, s0
 80127c0:	eef0 7a60 	vmov.f32	s15, s1
 80127c4:	463b      	mov	r3, r7
 80127c6:	ed83 7ba2 	vstr	d7, [r3, #648]	; 0x288
       ams_cell_voltages.v1s11 = can1_ams_cell_voltages_v1s11_decode(can1_ams_cell_voltages.v1s11);
 80127ca:	4b62      	ldr	r3, [pc, #392]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 80127cc:	7d5b      	ldrb	r3, [r3, #21]
 80127ce:	4618      	mov	r0, r3
 80127d0:	f7f2 fc16 	bl	8005000 <can1_ams_cell_voltages_v1s11_decode>
 80127d4:	eeb0 7a40 	vmov.f32	s14, s0
 80127d8:	eef0 7a60 	vmov.f32	s15, s1
 80127dc:	463b      	mov	r3, r7
 80127de:	ed83 7b14 	vstr	d7, [r3, #80]	; 0x50
       ams_cell_voltages.v7s11 = can1_ams_cell_voltages_v7s11_decode(can1_ams_cell_voltages.v7s11);
 80127e2:	4b5c      	ldr	r3, [pc, #368]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 80127e4:	7d9b      	ldrb	r3, [r3, #22]
 80127e6:	4618      	mov	r0, r3
 80127e8:	f7f2 fc62 	bl	80050b0 <can1_ams_cell_voltages_v7s11_decode>
 80127ec:	eeb0 7a40 	vmov.f32	s14, s0
 80127f0:	eef0 7a60 	vmov.f32	s15, s1
 80127f4:	463b      	mov	r3, r7
 80127f6:	ed83 7ba4 	vstr	d7, [r3, #656]	; 0x290
       ams_cell_voltages.v1s12 = can1_ams_cell_voltages_v1s12_decode(can1_ams_cell_voltages.v1s12);
 80127fa:	4b56      	ldr	r3, [pc, #344]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 80127fc:	7ddb      	ldrb	r3, [r3, #23]
 80127fe:	4618      	mov	r0, r3
 8012800:	f7f2 fcae 	bl	8005160 <can1_ams_cell_voltages_v1s12_decode>
 8012804:	eeb0 7a40 	vmov.f32	s14, s0
 8012808:	eef0 7a60 	vmov.f32	s15, s1
 801280c:	463b      	mov	r3, r7
 801280e:	ed83 7b16 	vstr	d7, [r3, #88]	; 0x58
       ams_cell_voltages.v7s12 = can1_ams_cell_voltages_v7s12_decode(can1_ams_cell_voltages.v7s12);
 8012812:	4b50      	ldr	r3, [pc, #320]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 8012814:	7e1b      	ldrb	r3, [r3, #24]
 8012816:	4618      	mov	r0, r3
 8012818:	f7f2 fcfa 	bl	8005210 <can1_ams_cell_voltages_v7s12_decode>
 801281c:	eeb0 7a40 	vmov.f32	s14, s0
 8012820:	eef0 7a60 	vmov.f32	s15, s1
 8012824:	463b      	mov	r3, r7
 8012826:	ed83 7ba6 	vstr	d7, [r3, #664]	; 0x298
       ams_cell_voltages.v2s1 = can1_ams_cell_voltages_v2s1_decode(can1_ams_cell_voltages.v2s1);
 801282a:	4b4a      	ldr	r3, [pc, #296]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 801282c:	7e5b      	ldrb	r3, [r3, #25]
 801282e:	4618      	mov	r0, r3
 8012830:	f7f2 fd46 	bl	80052c0 <can1_ams_cell_voltages_v2s1_decode>
 8012834:	eeb0 7a40 	vmov.f32	s14, s0
 8012838:	eef0 7a60 	vmov.f32	s15, s1
 801283c:	463b      	mov	r3, r7
 801283e:	ed83 7b18 	vstr	d7, [r3, #96]	; 0x60
       ams_cell_voltages.v8s1 = can1_ams_cell_voltages_v8s1_decode(can1_ams_cell_voltages.v8s1);
 8012842:	4b44      	ldr	r3, [pc, #272]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 8012844:	7e9b      	ldrb	r3, [r3, #26]
 8012846:	4618      	mov	r0, r3
 8012848:	f7f2 fd92 	bl	8005370 <can1_ams_cell_voltages_v8s1_decode>
 801284c:	eeb0 7a40 	vmov.f32	s14, s0
 8012850:	eef0 7a60 	vmov.f32	s15, s1
 8012854:	463b      	mov	r3, r7
 8012856:	ed83 7ba8 	vstr	d7, [r3, #672]	; 0x2a0
       ams_cell_voltages.v2s2 = can1_ams_cell_voltages_v2s2_decode(can1_ams_cell_voltages.v2s2);
 801285a:	4b3e      	ldr	r3, [pc, #248]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 801285c:	7edb      	ldrb	r3, [r3, #27]
 801285e:	4618      	mov	r0, r3
 8012860:	f7f2 fdde 	bl	8005420 <can1_ams_cell_voltages_v2s2_decode>
 8012864:	eeb0 7a40 	vmov.f32	s14, s0
 8012868:	eef0 7a60 	vmov.f32	s15, s1
 801286c:	463b      	mov	r3, r7
 801286e:	ed83 7b1a 	vstr	d7, [r3, #104]	; 0x68
       ams_cell_voltages.v8s2 = can1_ams_cell_voltages_v8s2_decode(can1_ams_cell_voltages.v8s2);
 8012872:	4b38      	ldr	r3, [pc, #224]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 8012874:	7f1b      	ldrb	r3, [r3, #28]
 8012876:	4618      	mov	r0, r3
 8012878:	f7f2 fe2a 	bl	80054d0 <can1_ams_cell_voltages_v8s2_decode>
 801287c:	eeb0 7a40 	vmov.f32	s14, s0
 8012880:	eef0 7a60 	vmov.f32	s15, s1
 8012884:	463b      	mov	r3, r7
 8012886:	ed83 7baa 	vstr	d7, [r3, #680]	; 0x2a8
       ams_cell_voltages.v2s3 = can1_ams_cell_voltages_v2s3_decode(can1_ams_cell_voltages.v2s3);
 801288a:	4b32      	ldr	r3, [pc, #200]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 801288c:	7f5b      	ldrb	r3, [r3, #29]
 801288e:	4618      	mov	r0, r3
 8012890:	f7f2 fe76 	bl	8005580 <can1_ams_cell_voltages_v2s3_decode>
 8012894:	eeb0 7a40 	vmov.f32	s14, s0
 8012898:	eef0 7a60 	vmov.f32	s15, s1
 801289c:	463b      	mov	r3, r7
 801289e:	ed83 7b1c 	vstr	d7, [r3, #112]	; 0x70
       ams_cell_voltages.v8s3 = can1_ams_cell_voltages_v8s3_decode(can1_ams_cell_voltages.v8s3);
 80128a2:	4b2c      	ldr	r3, [pc, #176]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 80128a4:	7f9b      	ldrb	r3, [r3, #30]
 80128a6:	4618      	mov	r0, r3
 80128a8:	f7f2 fec2 	bl	8005630 <can1_ams_cell_voltages_v8s3_decode>
 80128ac:	eeb0 7a40 	vmov.f32	s14, s0
 80128b0:	eef0 7a60 	vmov.f32	s15, s1
 80128b4:	463b      	mov	r3, r7
 80128b6:	ed83 7bac 	vstr	d7, [r3, #688]	; 0x2b0
       ams_cell_voltages.v2s4 = can1_ams_cell_voltages_v2s4_decode(can1_ams_cell_voltages.v2s4);
 80128ba:	4b26      	ldr	r3, [pc, #152]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 80128bc:	7fdb      	ldrb	r3, [r3, #31]
 80128be:	4618      	mov	r0, r3
 80128c0:	f7f2 ff0e 	bl	80056e0 <can1_ams_cell_voltages_v2s4_decode>
 80128c4:	eeb0 7a40 	vmov.f32	s14, s0
 80128c8:	eef0 7a60 	vmov.f32	s15, s1
 80128cc:	463b      	mov	r3, r7
 80128ce:	ed83 7b1e 	vstr	d7, [r3, #120]	; 0x78
       ams_cell_voltages.v8s4 = can1_ams_cell_voltages_v8s4_decode(can1_ams_cell_voltages.v8s4);
 80128d2:	4b20      	ldr	r3, [pc, #128]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 80128d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80128d8:	4618      	mov	r0, r3
 80128da:	f7f2 ff59 	bl	8005790 <can1_ams_cell_voltages_v8s4_decode>
 80128de:	eeb0 7a40 	vmov.f32	s14, s0
 80128e2:	eef0 7a60 	vmov.f32	s15, s1
 80128e6:	463b      	mov	r3, r7
 80128e8:	ed83 7bae 	vstr	d7, [r3, #696]	; 0x2b8
       ams_cell_voltages.v2s5 = can1_ams_cell_voltages_v2s5_decode(can1_ams_cell_voltages.v2s5);
 80128ec:	4b19      	ldr	r3, [pc, #100]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 80128ee:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80128f2:	4618      	mov	r0, r3
 80128f4:	f7f2 ffa4 	bl	8005840 <can1_ams_cell_voltages_v2s5_decode>
 80128f8:	eeb0 7a40 	vmov.f32	s14, s0
 80128fc:	eef0 7a60 	vmov.f32	s15, s1
 8012900:	463b      	mov	r3, r7
 8012902:	ed83 7b20 	vstr	d7, [r3, #128]	; 0x80
       ams_cell_voltages.v8s5 = can1_ams_cell_voltages_v8s5_decode(can1_ams_cell_voltages.v8s5);
 8012906:	4b13      	ldr	r3, [pc, #76]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 8012908:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 801290c:	4618      	mov	r0, r3
 801290e:	f7f2 ffef 	bl	80058f0 <can1_ams_cell_voltages_v8s5_decode>
 8012912:	eeb0 7a40 	vmov.f32	s14, s0
 8012916:	eef0 7a60 	vmov.f32	s15, s1
 801291a:	463b      	mov	r3, r7
 801291c:	ed83 7bb0 	vstr	d7, [r3, #704]	; 0x2c0
       ams_cell_voltages.v2s6 = can1_ams_cell_voltages_v2s6_decode(can1_ams_cell_voltages.v2s6);
 8012920:	4b0c      	ldr	r3, [pc, #48]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 8012922:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8012926:	4618      	mov	r0, r3
 8012928:	f7f3 f83a 	bl	80059a0 <can1_ams_cell_voltages_v2s6_decode>
 801292c:	eeb0 7a40 	vmov.f32	s14, s0
 8012930:	eef0 7a60 	vmov.f32	s15, s1
 8012934:	463b      	mov	r3, r7
 8012936:	ed83 7b22 	vstr	d7, [r3, #136]	; 0x88
       ams_cell_voltages.v8s6 = can1_ams_cell_voltages_v8s6_decode(can1_ams_cell_voltages.v8s6);
 801293a:	4b06      	ldr	r3, [pc, #24]	; (8012954 <can1_ams_cell_voltages_receive+0x37c>)
 801293c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8012940:	4618      	mov	r0, r3
 8012942:	f7f3 f885 	bl	8005a50 <can1_ams_cell_voltages_v8s6_decode>
 8012946:	eeb0 7a40 	vmov.f32	s14, s0
 801294a:	eef0 7a60 	vmov.f32	s15, s1
 801294e:	e003      	b.n	8012958 <can1_ams_cell_voltages_receive+0x380>
 8012950:	20001628 	.word	0x20001628
 8012954:	200014f4 	.word	0x200014f4
 8012958:	463b      	mov	r3, r7
 801295a:	ed83 7bb2 	vstr	d7, [r3, #712]	; 0x2c8
       ams_cell_voltages.v2s7 = can1_ams_cell_voltages_v2s7_decode(can1_ams_cell_voltages.v2s7);
 801295e:	4bec      	ldr	r3, [pc, #944]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012960:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8012964:	4618      	mov	r0, r3
 8012966:	f7f3 f8cb 	bl	8005b00 <can1_ams_cell_voltages_v2s7_decode>
 801296a:	eeb0 7a40 	vmov.f32	s14, s0
 801296e:	eef0 7a60 	vmov.f32	s15, s1
 8012972:	463b      	mov	r3, r7
 8012974:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
       ams_cell_voltages.v8s7 = can1_ams_cell_voltages_v8s7_decode(can1_ams_cell_voltages.v8s7);
 8012978:	4be5      	ldr	r3, [pc, #916]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 801297a:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 801297e:	4618      	mov	r0, r3
 8012980:	f7f3 f916 	bl	8005bb0 <can1_ams_cell_voltages_v8s7_decode>
 8012984:	eeb0 7a40 	vmov.f32	s14, s0
 8012988:	eef0 7a60 	vmov.f32	s15, s1
 801298c:	463b      	mov	r3, r7
 801298e:	ed83 7bb4 	vstr	d7, [r3, #720]	; 0x2d0
       ams_cell_voltages.v2s8 = can1_ams_cell_voltages_v2s8_decode(can1_ams_cell_voltages.v2s8);
 8012992:	4bdf      	ldr	r3, [pc, #892]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012994:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8012998:	4618      	mov	r0, r3
 801299a:	f7f3 f961 	bl	8005c60 <can1_ams_cell_voltages_v2s8_decode>
 801299e:	eeb0 7a40 	vmov.f32	s14, s0
 80129a2:	eef0 7a60 	vmov.f32	s15, s1
 80129a6:	463b      	mov	r3, r7
 80129a8:	ed83 7b26 	vstr	d7, [r3, #152]	; 0x98
       ams_cell_voltages.v8s8 = can1_ams_cell_voltages_v8s8_decode(can1_ams_cell_voltages.v8s8);
 80129ac:	4bd8      	ldr	r3, [pc, #864]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 80129ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80129b2:	4618      	mov	r0, r3
 80129b4:	f7f3 f9ac 	bl	8005d10 <can1_ams_cell_voltages_v8s8_decode>
 80129b8:	eeb0 7a40 	vmov.f32	s14, s0
 80129bc:	eef0 7a60 	vmov.f32	s15, s1
 80129c0:	463b      	mov	r3, r7
 80129c2:	ed83 7bb6 	vstr	d7, [r3, #728]	; 0x2d8
       ams_cell_voltages.v2s9 = can1_ams_cell_voltages_v2s9_decode(can1_ams_cell_voltages.v2s9);
 80129c6:	4bd2      	ldr	r3, [pc, #840]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 80129c8:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80129cc:	4618      	mov	r0, r3
 80129ce:	f7f3 f9f7 	bl	8005dc0 <can1_ams_cell_voltages_v2s9_decode>
 80129d2:	eeb0 7a40 	vmov.f32	s14, s0
 80129d6:	eef0 7a60 	vmov.f32	s15, s1
 80129da:	463b      	mov	r3, r7
 80129dc:	ed83 7b28 	vstr	d7, [r3, #160]	; 0xa0
       ams_cell_voltages.v8s9 = can1_ams_cell_voltages_v8s9_decode(can1_ams_cell_voltages.v8s9);
 80129e0:	4bcb      	ldr	r3, [pc, #812]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 80129e2:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80129e6:	4618      	mov	r0, r3
 80129e8:	f7f3 fa42 	bl	8005e70 <can1_ams_cell_voltages_v8s9_decode>
 80129ec:	eeb0 7a40 	vmov.f32	s14, s0
 80129f0:	eef0 7a60 	vmov.f32	s15, s1
 80129f4:	463b      	mov	r3, r7
 80129f6:	ed83 7bb8 	vstr	d7, [r3, #736]	; 0x2e0
       ams_cell_voltages.v2s10 = can1_ams_cell_voltages_v2s10_decode(can1_ams_cell_voltages.v2s10);
 80129fa:	4bc5      	ldr	r3, [pc, #788]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 80129fc:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8012a00:	4618      	mov	r0, r3
 8012a02:	f7f3 fa8d 	bl	8005f20 <can1_ams_cell_voltages_v2s10_decode>
 8012a06:	eeb0 7a40 	vmov.f32	s14, s0
 8012a0a:	eef0 7a60 	vmov.f32	s15, s1
 8012a0e:	463b      	mov	r3, r7
 8012a10:	ed83 7b2a 	vstr	d7, [r3, #168]	; 0xa8
       ams_cell_voltages.v8s10 = can1_ams_cell_voltages_v8s10_decode(can1_ams_cell_voltages.v8s10);
 8012a14:	4bbe      	ldr	r3, [pc, #760]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012a16:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8012a1a:	4618      	mov	r0, r3
 8012a1c:	f7f3 fad8 	bl	8005fd0 <can1_ams_cell_voltages_v8s10_decode>
 8012a20:	eeb0 7a40 	vmov.f32	s14, s0
 8012a24:	eef0 7a60 	vmov.f32	s15, s1
 8012a28:	463b      	mov	r3, r7
 8012a2a:	ed83 7bba 	vstr	d7, [r3, #744]	; 0x2e8
       ams_cell_voltages.v2s11 = can1_ams_cell_voltages_v2s11_decode(can1_ams_cell_voltages.v2s11);
 8012a2e:	4bb8      	ldr	r3, [pc, #736]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012a30:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8012a34:	4618      	mov	r0, r3
 8012a36:	f7f3 fb23 	bl	8006080 <can1_ams_cell_voltages_v2s11_decode>
 8012a3a:	eeb0 7a40 	vmov.f32	s14, s0
 8012a3e:	eef0 7a60 	vmov.f32	s15, s1
 8012a42:	463b      	mov	r3, r7
 8012a44:	ed83 7b2c 	vstr	d7, [r3, #176]	; 0xb0
       ams_cell_voltages.v8s11 = can1_ams_cell_voltages_v8s11_decode(can1_ams_cell_voltages.v8s11);
 8012a48:	4bb1      	ldr	r3, [pc, #708]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012a4a:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8012a4e:	4618      	mov	r0, r3
 8012a50:	f7f3 fb6e 	bl	8006130 <can1_ams_cell_voltages_v8s11_decode>
 8012a54:	eeb0 7a40 	vmov.f32	s14, s0
 8012a58:	eef0 7a60 	vmov.f32	s15, s1
 8012a5c:	463b      	mov	r3, r7
 8012a5e:	ed83 7bbc 	vstr	d7, [r3, #752]	; 0x2f0
       ams_cell_voltages.v2s12 = can1_ams_cell_voltages_v2s12_decode(can1_ams_cell_voltages.v2s12);
 8012a62:	4bab      	ldr	r3, [pc, #684]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012a64:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012a68:	4618      	mov	r0, r3
 8012a6a:	f7f3 fbb9 	bl	80061e0 <can1_ams_cell_voltages_v2s12_decode>
 8012a6e:	eeb0 7a40 	vmov.f32	s14, s0
 8012a72:	eef0 7a60 	vmov.f32	s15, s1
 8012a76:	463b      	mov	r3, r7
 8012a78:	ed83 7b2e 	vstr	d7, [r3, #184]	; 0xb8
       ams_cell_voltages.v8s12 = can1_ams_cell_voltages_v8s12_decode(can1_ams_cell_voltages.v8s12);
 8012a7c:	4ba4      	ldr	r3, [pc, #656]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012a7e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012a82:	4618      	mov	r0, r3
 8012a84:	f7f3 fc04 	bl	8006290 <can1_ams_cell_voltages_v8s12_decode>
 8012a88:	eeb0 7a40 	vmov.f32	s14, s0
 8012a8c:	eef0 7a60 	vmov.f32	s15, s1
 8012a90:	463b      	mov	r3, r7
 8012a92:	ed83 7bbe 	vstr	d7, [r3, #760]	; 0x2f8
       ams_cell_voltages.v3s1 = can1_ams_cell_voltages_v3s1_decode(can1_ams_cell_voltages.v3s1);
 8012a96:	4b9e      	ldr	r3, [pc, #632]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012a98:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8012a9c:	4618      	mov	r0, r3
 8012a9e:	f7f3 fc4f 	bl	8006340 <can1_ams_cell_voltages_v3s1_decode>
 8012aa2:	eeb0 7a40 	vmov.f32	s14, s0
 8012aa6:	eef0 7a60 	vmov.f32	s15, s1
 8012aaa:	463b      	mov	r3, r7
 8012aac:	ed83 7b30 	vstr	d7, [r3, #192]	; 0xc0
       ams_cell_voltages.v9s1 = can1_ams_cell_voltages_v9s1_decode(can1_ams_cell_voltages.v9s1);
 8012ab0:	4b97      	ldr	r3, [pc, #604]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012ab2:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8012ab6:	4618      	mov	r0, r3
 8012ab8:	f7f3 fc9a 	bl	80063f0 <can1_ams_cell_voltages_v9s1_decode>
 8012abc:	eeb0 7a40 	vmov.f32	s14, s0
 8012ac0:	eef0 7a60 	vmov.f32	s15, s1
 8012ac4:	463b      	mov	r3, r7
 8012ac6:	ed83 7bc0 	vstr	d7, [r3, #768]	; 0x300
       ams_cell_voltages.v3s2 = can1_ams_cell_voltages_v3s2_decode(can1_ams_cell_voltages.v3s2);
 8012aca:	4b91      	ldr	r3, [pc, #580]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012acc:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8012ad0:	4618      	mov	r0, r3
 8012ad2:	f7f3 fce5 	bl	80064a0 <can1_ams_cell_voltages_v3s2_decode>
 8012ad6:	eeb0 7a40 	vmov.f32	s14, s0
 8012ada:	eef0 7a60 	vmov.f32	s15, s1
 8012ade:	463b      	mov	r3, r7
 8012ae0:	ed83 7b32 	vstr	d7, [r3, #200]	; 0xc8
       ams_cell_voltages.v9s2 = can1_ams_cell_voltages_v9s2_decode(can1_ams_cell_voltages.v9s2);
 8012ae4:	4b8a      	ldr	r3, [pc, #552]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012ae6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8012aea:	4618      	mov	r0, r3
 8012aec:	f7f3 fd30 	bl	8006550 <can1_ams_cell_voltages_v9s2_decode>
 8012af0:	eeb0 7a40 	vmov.f32	s14, s0
 8012af4:	eef0 7a60 	vmov.f32	s15, s1
 8012af8:	463b      	mov	r3, r7
 8012afa:	ed83 7bc2 	vstr	d7, [r3, #776]	; 0x308
       ams_cell_voltages.v3s3 = can1_ams_cell_voltages_v3s3_decode(can1_ams_cell_voltages.v3s3);
 8012afe:	4b84      	ldr	r3, [pc, #528]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012b00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8012b04:	4618      	mov	r0, r3
 8012b06:	f7f3 fd7b 	bl	8006600 <can1_ams_cell_voltages_v3s3_decode>
 8012b0a:	eeb0 7a40 	vmov.f32	s14, s0
 8012b0e:	eef0 7a60 	vmov.f32	s15, s1
 8012b12:	463b      	mov	r3, r7
 8012b14:	ed83 7b34 	vstr	d7, [r3, #208]	; 0xd0
       ams_cell_voltages.v9s3 = can1_ams_cell_voltages_v9s3_decode(can1_ams_cell_voltages.v9s3);
 8012b18:	4b7d      	ldr	r3, [pc, #500]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012b1a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8012b1e:	4618      	mov	r0, r3
 8012b20:	f7f3 fdc6 	bl	80066b0 <can1_ams_cell_voltages_v9s3_decode>
 8012b24:	eeb0 7a40 	vmov.f32	s14, s0
 8012b28:	eef0 7a60 	vmov.f32	s15, s1
 8012b2c:	463b      	mov	r3, r7
 8012b2e:	ed83 7bc4 	vstr	d7, [r3, #784]	; 0x310
       ams_cell_voltages.v3s4 = can1_ams_cell_voltages_v3s4_decode(can1_ams_cell_voltages.v3s4);
 8012b32:	4b77      	ldr	r3, [pc, #476]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012b34:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8012b38:	4618      	mov	r0, r3
 8012b3a:	f7f3 fe11 	bl	8006760 <can1_ams_cell_voltages_v3s4_decode>
 8012b3e:	eeb0 7a40 	vmov.f32	s14, s0
 8012b42:	eef0 7a60 	vmov.f32	s15, s1
 8012b46:	463b      	mov	r3, r7
 8012b48:	ed83 7b36 	vstr	d7, [r3, #216]	; 0xd8
       ams_cell_voltages.v9s4 = can1_ams_cell_voltages_v9s4_decode(can1_ams_cell_voltages.v9s4);
 8012b4c:	4b70      	ldr	r3, [pc, #448]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012b4e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8012b52:	4618      	mov	r0, r3
 8012b54:	f7f3 fe5c 	bl	8006810 <can1_ams_cell_voltages_v9s4_decode>
 8012b58:	eeb0 7a40 	vmov.f32	s14, s0
 8012b5c:	eef0 7a60 	vmov.f32	s15, s1
 8012b60:	463b      	mov	r3, r7
 8012b62:	ed83 7bc6 	vstr	d7, [r3, #792]	; 0x318
       ams_cell_voltages.v3s5 = can1_ams_cell_voltages_v3s5_decode(can1_ams_cell_voltages.v3s5);
 8012b66:	4b6a      	ldr	r3, [pc, #424]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012b68:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8012b6c:	4618      	mov	r0, r3
 8012b6e:	f7f3 fea7 	bl	80068c0 <can1_ams_cell_voltages_v3s5_decode>
 8012b72:	eeb0 7a40 	vmov.f32	s14, s0
 8012b76:	eef0 7a60 	vmov.f32	s15, s1
 8012b7a:	463b      	mov	r3, r7
 8012b7c:	ed83 7b38 	vstr	d7, [r3, #224]	; 0xe0
       ams_cell_voltages.v9s5 = can1_ams_cell_voltages_v9s5_decode(can1_ams_cell_voltages.v9s5);
 8012b80:	4b63      	ldr	r3, [pc, #396]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012b82:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8012b86:	4618      	mov	r0, r3
 8012b88:	f7f3 fef2 	bl	8006970 <can1_ams_cell_voltages_v9s5_decode>
 8012b8c:	eeb0 7a40 	vmov.f32	s14, s0
 8012b90:	eef0 7a60 	vmov.f32	s15, s1
 8012b94:	463b      	mov	r3, r7
 8012b96:	ed83 7bc8 	vstr	d7, [r3, #800]	; 0x320
       ams_cell_voltages.v3s6 = can1_ams_cell_voltages_v3s6_decode(can1_ams_cell_voltages.v3s6);
 8012b9a:	4b5d      	ldr	r3, [pc, #372]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012b9c:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8012ba0:	4618      	mov	r0, r3
 8012ba2:	f7f3 ff3d 	bl	8006a20 <can1_ams_cell_voltages_v3s6_decode>
 8012ba6:	eeb0 7a40 	vmov.f32	s14, s0
 8012baa:	eef0 7a60 	vmov.f32	s15, s1
 8012bae:	463b      	mov	r3, r7
 8012bb0:	ed83 7b3a 	vstr	d7, [r3, #232]	; 0xe8
       ams_cell_voltages.v9s6 = can1_ams_cell_voltages_v9s6_decode(can1_ams_cell_voltages.v9s6);
 8012bb4:	4b56      	ldr	r3, [pc, #344]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012bb6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8012bba:	4618      	mov	r0, r3
 8012bbc:	f7f3 ff88 	bl	8006ad0 <can1_ams_cell_voltages_v9s6_decode>
 8012bc0:	eeb0 7a40 	vmov.f32	s14, s0
 8012bc4:	eef0 7a60 	vmov.f32	s15, s1
 8012bc8:	463b      	mov	r3, r7
 8012bca:	ed83 7bca 	vstr	d7, [r3, #808]	; 0x328
       ams_cell_voltages.v3s7 = can1_ams_cell_voltages_v3s7_decode(can1_ams_cell_voltages.v3s7);
 8012bce:	4b50      	ldr	r3, [pc, #320]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012bd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012bd4:	4618      	mov	r0, r3
 8012bd6:	f7f3 ffd3 	bl	8006b80 <can1_ams_cell_voltages_v3s7_decode>
 8012bda:	eeb0 7a40 	vmov.f32	s14, s0
 8012bde:	eef0 7a60 	vmov.f32	s15, s1
 8012be2:	463b      	mov	r3, r7
 8012be4:	ed83 7b3c 	vstr	d7, [r3, #240]	; 0xf0
       ams_cell_voltages.v9s7 = can1_ams_cell_voltages_v9s7_decode(can1_ams_cell_voltages.v9s7);
 8012be8:	4b49      	ldr	r3, [pc, #292]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012bea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8012bee:	4618      	mov	r0, r3
 8012bf0:	f7f4 f81e 	bl	8006c30 <can1_ams_cell_voltages_v9s7_decode>
 8012bf4:	eeb0 7a40 	vmov.f32	s14, s0
 8012bf8:	eef0 7a60 	vmov.f32	s15, s1
 8012bfc:	463b      	mov	r3, r7
 8012bfe:	ed83 7bcc 	vstr	d7, [r3, #816]	; 0x330
       ams_cell_voltages.v3s8 = can1_ams_cell_voltages_v3s8_decode(can1_ams_cell_voltages.v3s8);
 8012c02:	4b43      	ldr	r3, [pc, #268]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012c04:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8012c08:	4618      	mov	r0, r3
 8012c0a:	f7f4 f869 	bl	8006ce0 <can1_ams_cell_voltages_v3s8_decode>
 8012c0e:	eeb0 7a40 	vmov.f32	s14, s0
 8012c12:	eef0 7a60 	vmov.f32	s15, s1
 8012c16:	463b      	mov	r3, r7
 8012c18:	ed83 7b3e 	vstr	d7, [r3, #248]	; 0xf8
       ams_cell_voltages.v9s8 = can1_ams_cell_voltages_v9s8_decode(can1_ams_cell_voltages.v9s8);
 8012c1c:	4b3c      	ldr	r3, [pc, #240]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012c1e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012c22:	4618      	mov	r0, r3
 8012c24:	f7f4 f8b4 	bl	8006d90 <can1_ams_cell_voltages_v9s8_decode>
 8012c28:	eeb0 7a40 	vmov.f32	s14, s0
 8012c2c:	eef0 7a60 	vmov.f32	s15, s1
 8012c30:	463b      	mov	r3, r7
 8012c32:	ed83 7bce 	vstr	d7, [r3, #824]	; 0x338
       ams_cell_voltages.v3s9 = can1_ams_cell_voltages_v3s9_decode(can1_ams_cell_voltages.v3s9);
 8012c36:	4b36      	ldr	r3, [pc, #216]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012c38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8012c3c:	4618      	mov	r0, r3
 8012c3e:	f7f4 f8ff 	bl	8006e40 <can1_ams_cell_voltages_v3s9_decode>
 8012c42:	eeb0 7a40 	vmov.f32	s14, s0
 8012c46:	eef0 7a60 	vmov.f32	s15, s1
 8012c4a:	463b      	mov	r3, r7
 8012c4c:	ed83 7b40 	vstr	d7, [r3, #256]	; 0x100
       ams_cell_voltages.v9s9 = can1_ams_cell_voltages_v9s9_decode(can1_ams_cell_voltages.v9s9);
 8012c50:	4b2f      	ldr	r3, [pc, #188]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012c52:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8012c56:	4618      	mov	r0, r3
 8012c58:	f7f4 f94a 	bl	8006ef0 <can1_ams_cell_voltages_v9s9_decode>
 8012c5c:	eeb0 7a40 	vmov.f32	s14, s0
 8012c60:	eef0 7a60 	vmov.f32	s15, s1
 8012c64:	463b      	mov	r3, r7
 8012c66:	ed83 7bd0 	vstr	d7, [r3, #832]	; 0x340
       ams_cell_voltages.v3s10 = can1_ams_cell_voltages_v3s10_decode(can1_ams_cell_voltages.v3s10);
 8012c6a:	4b29      	ldr	r3, [pc, #164]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012c6c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8012c70:	4618      	mov	r0, r3
 8012c72:	f7f4 f995 	bl	8006fa0 <can1_ams_cell_voltages_v3s10_decode>
 8012c76:	eeb0 7a40 	vmov.f32	s14, s0
 8012c7a:	eef0 7a60 	vmov.f32	s15, s1
 8012c7e:	463b      	mov	r3, r7
 8012c80:	ed83 7b42 	vstr	d7, [r3, #264]	; 0x108
       ams_cell_voltages.v9s10 = can1_ams_cell_voltages_v9s10_decode(can1_ams_cell_voltages.v9s10);
 8012c84:	4b22      	ldr	r3, [pc, #136]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012c86:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8012c8a:	4618      	mov	r0, r3
 8012c8c:	f7f4 f9e0 	bl	8007050 <can1_ams_cell_voltages_v9s10_decode>
 8012c90:	eeb0 7a40 	vmov.f32	s14, s0
 8012c94:	eef0 7a60 	vmov.f32	s15, s1
 8012c98:	463b      	mov	r3, r7
 8012c9a:	ed83 7bd2 	vstr	d7, [r3, #840]	; 0x348
       ams_cell_voltages.v3s11 = can1_ams_cell_voltages_v3s11_decode(can1_ams_cell_voltages.v3s11);
 8012c9e:	4b1c      	ldr	r3, [pc, #112]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012ca0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012ca4:	4618      	mov	r0, r3
 8012ca6:	f7f4 fa2b 	bl	8007100 <can1_ams_cell_voltages_v3s11_decode>
 8012caa:	eeb0 7a40 	vmov.f32	s14, s0
 8012cae:	eef0 7a60 	vmov.f32	s15, s1
 8012cb2:	463b      	mov	r3, r7
 8012cb4:	ed83 7b44 	vstr	d7, [r3, #272]	; 0x110
       ams_cell_voltages.v9s11 = can1_ams_cell_voltages_v9s11_decode(can1_ams_cell_voltages.v9s11);
 8012cb8:	4b15      	ldr	r3, [pc, #84]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012cba:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8012cbe:	4618      	mov	r0, r3
 8012cc0:	f7f4 fa76 	bl	80071b0 <can1_ams_cell_voltages_v9s11_decode>
 8012cc4:	eeb0 7a40 	vmov.f32	s14, s0
 8012cc8:	eef0 7a60 	vmov.f32	s15, s1
 8012ccc:	463b      	mov	r3, r7
 8012cce:	ed83 7bd4 	vstr	d7, [r3, #848]	; 0x350
       ams_cell_voltages.v3s12 = can1_ams_cell_voltages_v3s12_decode(can1_ams_cell_voltages.v3s12);
 8012cd2:	4b0f      	ldr	r3, [pc, #60]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012cd4:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8012cd8:	4618      	mov	r0, r3
 8012cda:	f7f4 fac1 	bl	8007260 <can1_ams_cell_voltages_v3s12_decode>
 8012cde:	eeb0 7a40 	vmov.f32	s14, s0
 8012ce2:	eef0 7a60 	vmov.f32	s15, s1
 8012ce6:	463b      	mov	r3, r7
 8012ce8:	ed83 7b46 	vstr	d7, [r3, #280]	; 0x118
       ams_cell_voltages.v9s12 = can1_ams_cell_voltages_v9s12_decode(can1_ams_cell_voltages.v9s12);
 8012cec:	4b08      	ldr	r3, [pc, #32]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012cee:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8012cf2:	4618      	mov	r0, r3
 8012cf4:	f7f4 fb0c 	bl	8007310 <can1_ams_cell_voltages_v9s12_decode>
 8012cf8:	eeb0 7a40 	vmov.f32	s14, s0
 8012cfc:	eef0 7a60 	vmov.f32	s15, s1
 8012d00:	463b      	mov	r3, r7
 8012d02:	ed83 7bd6 	vstr	d7, [r3, #856]	; 0x358
       ams_cell_voltages.v4s1 = can1_ams_cell_voltages_v4s1_decode(can1_ams_cell_voltages.v4s1);
 8012d06:	4b02      	ldr	r3, [pc, #8]	; (8012d10 <can1_ams_cell_voltages_receive+0x738>)
 8012d08:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8012d0c:	e002      	b.n	8012d14 <can1_ams_cell_voltages_receive+0x73c>
 8012d0e:	bf00      	nop
 8012d10:	200014f4 	.word	0x200014f4
 8012d14:	4618      	mov	r0, r3
 8012d16:	f7f4 fb53 	bl	80073c0 <can1_ams_cell_voltages_v4s1_decode>
 8012d1a:	eeb0 7a40 	vmov.f32	s14, s0
 8012d1e:	eef0 7a60 	vmov.f32	s15, s1
 8012d22:	463b      	mov	r3, r7
 8012d24:	ed83 7b48 	vstr	d7, [r3, #288]	; 0x120
       ams_cell_voltages.v10s1 = can1_ams_cell_voltages_v10s1_decode(can1_ams_cell_voltages.v10s1);
 8012d28:	4beb      	ldr	r3, [pc, #940]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012d2a:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8012d2e:	4618      	mov	r0, r3
 8012d30:	f7f4 fb9e 	bl	8007470 <can1_ams_cell_voltages_v10s1_decode>
 8012d34:	eeb0 7a40 	vmov.f32	s14, s0
 8012d38:	eef0 7a60 	vmov.f32	s15, s1
 8012d3c:	463b      	mov	r3, r7
 8012d3e:	ed83 7bd8 	vstr	d7, [r3, #864]	; 0x360
       ams_cell_voltages.v4s2 = can1_ams_cell_voltages_v4s2_decode(can1_ams_cell_voltages.v4s2);
 8012d42:	4be5      	ldr	r3, [pc, #916]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012d44:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 8012d48:	4618      	mov	r0, r3
 8012d4a:	f7f4 fbe9 	bl	8007520 <can1_ams_cell_voltages_v4s2_decode>
 8012d4e:	eeb0 7a40 	vmov.f32	s14, s0
 8012d52:	eef0 7a60 	vmov.f32	s15, s1
 8012d56:	463b      	mov	r3, r7
 8012d58:	ed83 7b4a 	vstr	d7, [r3, #296]	; 0x128
       ams_cell_voltages.v10s2 = can1_ams_cell_voltages_v10s2_decode(can1_ams_cell_voltages.v10s2);
 8012d5c:	4bde      	ldr	r3, [pc, #888]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012d5e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8012d62:	4618      	mov	r0, r3
 8012d64:	f7f4 fc34 	bl	80075d0 <can1_ams_cell_voltages_v10s2_decode>
 8012d68:	eeb0 7a40 	vmov.f32	s14, s0
 8012d6c:	eef0 7a60 	vmov.f32	s15, s1
 8012d70:	463b      	mov	r3, r7
 8012d72:	ed83 7bda 	vstr	d7, [r3, #872]	; 0x368
       ams_cell_voltages.v4s3 = can1_ams_cell_voltages_v4s3_decode(can1_ams_cell_voltages.v4s3);
 8012d76:	4bd8      	ldr	r3, [pc, #864]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012d78:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8012d7c:	4618      	mov	r0, r3
 8012d7e:	f7f4 fc7f 	bl	8007680 <can1_ams_cell_voltages_v4s3_decode>
 8012d82:	eeb0 7a40 	vmov.f32	s14, s0
 8012d86:	eef0 7a60 	vmov.f32	s15, s1
 8012d8a:	463b      	mov	r3, r7
 8012d8c:	ed83 7b4c 	vstr	d7, [r3, #304]	; 0x130
       ams_cell_voltages.v10s3 = can1_ams_cell_voltages_v10s3_decode(can1_ams_cell_voltages.v10s3);
 8012d90:	4bd1      	ldr	r3, [pc, #836]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012d92:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8012d96:	4618      	mov	r0, r3
 8012d98:	f7f4 fcca 	bl	8007730 <can1_ams_cell_voltages_v10s3_decode>
 8012d9c:	eeb0 7a40 	vmov.f32	s14, s0
 8012da0:	eef0 7a60 	vmov.f32	s15, s1
 8012da4:	463b      	mov	r3, r7
 8012da6:	ed83 7bdc 	vstr	d7, [r3, #880]	; 0x370
       ams_cell_voltages.v4s4 = can1_ams_cell_voltages_v4s4_decode(can1_ams_cell_voltages.v4s4);
 8012daa:	4bcb      	ldr	r3, [pc, #812]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012dac:	f893 304f 	ldrb.w	r3, [r3, #79]	; 0x4f
 8012db0:	4618      	mov	r0, r3
 8012db2:	f7f4 fd15 	bl	80077e0 <can1_ams_cell_voltages_v4s4_decode>
 8012db6:	eeb0 7a40 	vmov.f32	s14, s0
 8012dba:	eef0 7a60 	vmov.f32	s15, s1
 8012dbe:	463b      	mov	r3, r7
 8012dc0:	ed83 7b4e 	vstr	d7, [r3, #312]	; 0x138
       ams_cell_voltages.v10s4 = can1_ams_cell_voltages_v10s4_decode(can1_ams_cell_voltages.v10s4);
 8012dc4:	4bc4      	ldr	r3, [pc, #784]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012dc6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8012dca:	4618      	mov	r0, r3
 8012dcc:	f7f4 fd60 	bl	8007890 <can1_ams_cell_voltages_v10s4_decode>
 8012dd0:	eeb0 7a40 	vmov.f32	s14, s0
 8012dd4:	eef0 7a60 	vmov.f32	s15, s1
 8012dd8:	463b      	mov	r3, r7
 8012dda:	ed83 7bde 	vstr	d7, [r3, #888]	; 0x378
       ams_cell_voltages.v4s5 = can1_ams_cell_voltages_v4s5_decode(can1_ams_cell_voltages.v4s5);
 8012dde:	4bbe      	ldr	r3, [pc, #760]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012de0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8012de4:	4618      	mov	r0, r3
 8012de6:	f7f4 fdab 	bl	8007940 <can1_ams_cell_voltages_v4s5_decode>
 8012dea:	eeb0 7a40 	vmov.f32	s14, s0
 8012dee:	eef0 7a60 	vmov.f32	s15, s1
 8012df2:	463b      	mov	r3, r7
 8012df4:	ed83 7b50 	vstr	d7, [r3, #320]	; 0x140
       ams_cell_voltages.v10s5 = can1_ams_cell_voltages_v10s5_decode(can1_ams_cell_voltages.v10s5);
 8012df8:	4bb7      	ldr	r3, [pc, #732]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012dfa:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8012dfe:	4618      	mov	r0, r3
 8012e00:	f7f4 fdf6 	bl	80079f0 <can1_ams_cell_voltages_v10s5_decode>
 8012e04:	eeb0 7a40 	vmov.f32	s14, s0
 8012e08:	eef0 7a60 	vmov.f32	s15, s1
 8012e0c:	463b      	mov	r3, r7
 8012e0e:	ed83 7be0 	vstr	d7, [r3, #896]	; 0x380
       ams_cell_voltages.v4s6 = can1_ams_cell_voltages_v4s6_decode(can1_ams_cell_voltages.v4s6);
 8012e12:	4bb1      	ldr	r3, [pc, #708]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012e14:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8012e18:	4618      	mov	r0, r3
 8012e1a:	f7f4 fe41 	bl	8007aa0 <can1_ams_cell_voltages_v4s6_decode>
 8012e1e:	eeb0 7a40 	vmov.f32	s14, s0
 8012e22:	eef0 7a60 	vmov.f32	s15, s1
 8012e26:	463b      	mov	r3, r7
 8012e28:	ed83 7b52 	vstr	d7, [r3, #328]	; 0x148
       ams_cell_voltages.v10s6 = can1_ams_cell_voltages_v10s6_decode(can1_ams_cell_voltages.v10s6);
 8012e2c:	4baa      	ldr	r3, [pc, #680]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012e2e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8012e32:	4618      	mov	r0, r3
 8012e34:	f7f4 fe8c 	bl	8007b50 <can1_ams_cell_voltages_v10s6_decode>
 8012e38:	eeb0 7a40 	vmov.f32	s14, s0
 8012e3c:	eef0 7a60 	vmov.f32	s15, s1
 8012e40:	463b      	mov	r3, r7
 8012e42:	ed83 7be2 	vstr	d7, [r3, #904]	; 0x388
       ams_cell_voltages.v4s7 = can1_ams_cell_voltages_v4s7_decode(can1_ams_cell_voltages.v4s7);
 8012e46:	4ba4      	ldr	r3, [pc, #656]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012e48:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8012e4c:	4618      	mov	r0, r3
 8012e4e:	f7f4 fed7 	bl	8007c00 <can1_ams_cell_voltages_v4s7_decode>
 8012e52:	eeb0 7a40 	vmov.f32	s14, s0
 8012e56:	eef0 7a60 	vmov.f32	s15, s1
 8012e5a:	463b      	mov	r3, r7
 8012e5c:	ed83 7b54 	vstr	d7, [r3, #336]	; 0x150
       ams_cell_voltages.v10s7 = can1_ams_cell_voltages_v10s7_decode(can1_ams_cell_voltages.v10s7);
 8012e60:	4b9d      	ldr	r3, [pc, #628]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012e62:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8012e66:	4618      	mov	r0, r3
 8012e68:	f7f4 ff22 	bl	8007cb0 <can1_ams_cell_voltages_v10s7_decode>
 8012e6c:	eeb0 7a40 	vmov.f32	s14, s0
 8012e70:	eef0 7a60 	vmov.f32	s15, s1
 8012e74:	463b      	mov	r3, r7
 8012e76:	ed83 7be4 	vstr	d7, [r3, #912]	; 0x390
       ams_cell_voltages.v4s8 = can1_ams_cell_voltages_v4s8_decode(can1_ams_cell_voltages.v4s8);
 8012e7a:	4b97      	ldr	r3, [pc, #604]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012e7c:	f893 3057 	ldrb.w	r3, [r3, #87]	; 0x57
 8012e80:	4618      	mov	r0, r3
 8012e82:	f7f4 ff6d 	bl	8007d60 <can1_ams_cell_voltages_v4s8_decode>
 8012e86:	eeb0 7a40 	vmov.f32	s14, s0
 8012e8a:	eef0 7a60 	vmov.f32	s15, s1
 8012e8e:	463b      	mov	r3, r7
 8012e90:	ed83 7b56 	vstr	d7, [r3, #344]	; 0x158
       ams_cell_voltages.v10s8 = can1_ams_cell_voltages_v10s8_decode(can1_ams_cell_voltages.v10s8);
 8012e94:	4b90      	ldr	r3, [pc, #576]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012e96:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8012e9a:	4618      	mov	r0, r3
 8012e9c:	f7f4 ffb8 	bl	8007e10 <can1_ams_cell_voltages_v10s8_decode>
 8012ea0:	eeb0 7a40 	vmov.f32	s14, s0
 8012ea4:	eef0 7a60 	vmov.f32	s15, s1
 8012ea8:	463b      	mov	r3, r7
 8012eaa:	ed83 7be6 	vstr	d7, [r3, #920]	; 0x398
       ams_cell_voltages.v4s9 = can1_ams_cell_voltages_v4s9_decode(can1_ams_cell_voltages.v4s9);
 8012eae:	4b8a      	ldr	r3, [pc, #552]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012eb0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8012eb4:	4618      	mov	r0, r3
 8012eb6:	f7f5 f803 	bl	8007ec0 <can1_ams_cell_voltages_v4s9_decode>
 8012eba:	eeb0 7a40 	vmov.f32	s14, s0
 8012ebe:	eef0 7a60 	vmov.f32	s15, s1
 8012ec2:	463b      	mov	r3, r7
 8012ec4:	ed83 7b58 	vstr	d7, [r3, #352]	; 0x160
       ams_cell_voltages.v10s9 = can1_ams_cell_voltages_v10s9_decode(can1_ams_cell_voltages.v10s9);
 8012ec8:	4b83      	ldr	r3, [pc, #524]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012eca:	f893 305a 	ldrb.w	r3, [r3, #90]	; 0x5a
 8012ece:	4618      	mov	r0, r3
 8012ed0:	f7f5 f84e 	bl	8007f70 <can1_ams_cell_voltages_v10s9_decode>
 8012ed4:	eeb0 7a40 	vmov.f32	s14, s0
 8012ed8:	eef0 7a60 	vmov.f32	s15, s1
 8012edc:	463b      	mov	r3, r7
 8012ede:	ed83 7be8 	vstr	d7, [r3, #928]	; 0x3a0
       ams_cell_voltages.v4s10 = can1_ams_cell_voltages_v4s10_decode(can1_ams_cell_voltages.v4s10);
 8012ee2:	4b7d      	ldr	r3, [pc, #500]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012ee4:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 8012ee8:	4618      	mov	r0, r3
 8012eea:	f7f5 f899 	bl	8008020 <can1_ams_cell_voltages_v4s10_decode>
 8012eee:	eeb0 7a40 	vmov.f32	s14, s0
 8012ef2:	eef0 7a60 	vmov.f32	s15, s1
 8012ef6:	463b      	mov	r3, r7
 8012ef8:	ed83 7b5a 	vstr	d7, [r3, #360]	; 0x168
       ams_cell_voltages.v10s10 = can1_ams_cell_voltages_v10s10_decode(can1_ams_cell_voltages.v10s10);
 8012efc:	4b76      	ldr	r3, [pc, #472]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012efe:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8012f02:	4618      	mov	r0, r3
 8012f04:	f7f5 f8e4 	bl	80080d0 <can1_ams_cell_voltages_v10s10_decode>
 8012f08:	eeb0 7a40 	vmov.f32	s14, s0
 8012f0c:	eef0 7a60 	vmov.f32	s15, s1
 8012f10:	463b      	mov	r3, r7
 8012f12:	ed83 7bea 	vstr	d7, [r3, #936]	; 0x3a8
       ams_cell_voltages.v4s11 = can1_ams_cell_voltages_v4s11_decode(can1_ams_cell_voltages.v4s11);
 8012f16:	4b70      	ldr	r3, [pc, #448]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012f18:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8012f1c:	4618      	mov	r0, r3
 8012f1e:	f7f5 f92f 	bl	8008180 <can1_ams_cell_voltages_v4s11_decode>
 8012f22:	eeb0 7a40 	vmov.f32	s14, s0
 8012f26:	eef0 7a60 	vmov.f32	s15, s1
 8012f2a:	463b      	mov	r3, r7
 8012f2c:	ed83 7b5c 	vstr	d7, [r3, #368]	; 0x170
       ams_cell_voltages.v10s11 = can1_ams_cell_voltages_v10s11_decode(can1_ams_cell_voltages.v10s11);
 8012f30:	4b69      	ldr	r3, [pc, #420]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012f32:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
 8012f36:	4618      	mov	r0, r3
 8012f38:	f7f5 f97a 	bl	8008230 <can1_ams_cell_voltages_v10s11_decode>
 8012f3c:	eeb0 7a40 	vmov.f32	s14, s0
 8012f40:	eef0 7a60 	vmov.f32	s15, s1
 8012f44:	463b      	mov	r3, r7
 8012f46:	ed83 7bec 	vstr	d7, [r3, #944]	; 0x3b0
       ams_cell_voltages.v4s12 = can1_ams_cell_voltages_v4s12_decode(can1_ams_cell_voltages.v4s12);
 8012f4a:	4b63      	ldr	r3, [pc, #396]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012f4c:	f893 305f 	ldrb.w	r3, [r3, #95]	; 0x5f
 8012f50:	4618      	mov	r0, r3
 8012f52:	f7f5 f9c5 	bl	80082e0 <can1_ams_cell_voltages_v4s12_decode>
 8012f56:	eeb0 7a40 	vmov.f32	s14, s0
 8012f5a:	eef0 7a60 	vmov.f32	s15, s1
 8012f5e:	463b      	mov	r3, r7
 8012f60:	ed83 7b5e 	vstr	d7, [r3, #376]	; 0x178
       ams_cell_voltages.v10s12 = can1_ams_cell_voltages_v10s12_decode(can1_ams_cell_voltages.v10s12);
 8012f64:	4b5c      	ldr	r3, [pc, #368]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012f66:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8012f6a:	4618      	mov	r0, r3
 8012f6c:	f7f5 fa10 	bl	8008390 <can1_ams_cell_voltages_v10s12_decode>
 8012f70:	eeb0 7a40 	vmov.f32	s14, s0
 8012f74:	eef0 7a60 	vmov.f32	s15, s1
 8012f78:	463b      	mov	r3, r7
 8012f7a:	ed83 7bee 	vstr	d7, [r3, #952]	; 0x3b8
       ams_cell_voltages.v5s1 = can1_ams_cell_voltages_v5s1_decode(can1_ams_cell_voltages.v5s1);
 8012f7e:	4b56      	ldr	r3, [pc, #344]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012f80:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8012f84:	4618      	mov	r0, r3
 8012f86:	f7f5 fa5b 	bl	8008440 <can1_ams_cell_voltages_v5s1_decode>
 8012f8a:	eeb0 7a40 	vmov.f32	s14, s0
 8012f8e:	eef0 7a60 	vmov.f32	s15, s1
 8012f92:	463b      	mov	r3, r7
 8012f94:	ed83 7b60 	vstr	d7, [r3, #384]	; 0x180
       ams_cell_voltages.v11s1 = can1_ams_cell_voltages_v11s1_decode(can1_ams_cell_voltages.v11s1);
 8012f98:	4b4f      	ldr	r3, [pc, #316]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012f9a:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8012f9e:	4618      	mov	r0, r3
 8012fa0:	f7f5 faa6 	bl	80084f0 <can1_ams_cell_voltages_v11s1_decode>
 8012fa4:	eeb0 7a40 	vmov.f32	s14, s0
 8012fa8:	eef0 7a60 	vmov.f32	s15, s1
 8012fac:	463b      	mov	r3, r7
 8012fae:	ed83 7bf0 	vstr	d7, [r3, #960]	; 0x3c0
       ams_cell_voltages.v5s2 = can1_ams_cell_voltages_v5s2_decode(can1_ams_cell_voltages.v5s2);
 8012fb2:	4b49      	ldr	r3, [pc, #292]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012fb4:	f893 3063 	ldrb.w	r3, [r3, #99]	; 0x63
 8012fb8:	4618      	mov	r0, r3
 8012fba:	f7f5 faf1 	bl	80085a0 <can1_ams_cell_voltages_v5s2_decode>
 8012fbe:	eeb0 7a40 	vmov.f32	s14, s0
 8012fc2:	eef0 7a60 	vmov.f32	s15, s1
 8012fc6:	463b      	mov	r3, r7
 8012fc8:	ed83 7b62 	vstr	d7, [r3, #392]	; 0x188
       ams_cell_voltages.v5s3 = can1_ams_cell_voltages_v5s3_decode(can1_ams_cell_voltages.v5s3);
 8012fcc:	4b42      	ldr	r3, [pc, #264]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012fce:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8012fd2:	4618      	mov	r0, r3
 8012fd4:	f7f5 fb3c 	bl	8008650 <can1_ams_cell_voltages_v5s3_decode>
 8012fd8:	eeb0 7a40 	vmov.f32	s14, s0
 8012fdc:	eef0 7a60 	vmov.f32	s15, s1
 8012fe0:	463b      	mov	r3, r7
 8012fe2:	ed83 7b64 	vstr	d7, [r3, #400]	; 0x190
       ams_cell_voltages.v11s3 = can1_ams_cell_voltages_v11s3_decode(can1_ams_cell_voltages.v11s3);
 8012fe6:	4b3c      	ldr	r3, [pc, #240]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8012fe8:	f893 3065 	ldrb.w	r3, [r3, #101]	; 0x65
 8012fec:	4618      	mov	r0, r3
 8012fee:	f7f5 fb87 	bl	8008700 <can1_ams_cell_voltages_v11s3_decode>
 8012ff2:	eeb0 7a40 	vmov.f32	s14, s0
 8012ff6:	eef0 7a60 	vmov.f32	s15, s1
 8012ffa:	463b      	mov	r3, r7
 8012ffc:	ed83 7bf2 	vstr	d7, [r3, #968]	; 0x3c8
       ams_cell_voltages.v5s4 = can1_ams_cell_voltages_v5s4_decode(can1_ams_cell_voltages.v5s4);
 8013000:	4b35      	ldr	r3, [pc, #212]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8013002:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8013006:	4618      	mov	r0, r3
 8013008:	f7f5 fbd2 	bl	80087b0 <can1_ams_cell_voltages_v5s4_decode>
 801300c:	eeb0 7a40 	vmov.f32	s14, s0
 8013010:	eef0 7a60 	vmov.f32	s15, s1
 8013014:	463b      	mov	r3, r7
 8013016:	ed83 7b66 	vstr	d7, [r3, #408]	; 0x198
       ams_cell_voltages.v5s5 = can1_ams_cell_voltages_v5s5_decode(can1_ams_cell_voltages.v5s5);
 801301a:	4b2f      	ldr	r3, [pc, #188]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 801301c:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 8013020:	4618      	mov	r0, r3
 8013022:	f7f5 fc1d 	bl	8008860 <can1_ams_cell_voltages_v5s5_decode>
 8013026:	eeb0 7a40 	vmov.f32	s14, s0
 801302a:	eef0 7a60 	vmov.f32	s15, s1
 801302e:	463b      	mov	r3, r7
 8013030:	ed83 7b68 	vstr	d7, [r3, #416]	; 0x1a0
       ams_cell_voltages.v11s5 = can1_ams_cell_voltages_v11s5_decode(can1_ams_cell_voltages.v11s5);
 8013034:	4b28      	ldr	r3, [pc, #160]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8013036:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 801303a:	4618      	mov	r0, r3
 801303c:	f7f5 fc68 	bl	8008910 <can1_ams_cell_voltages_v11s5_decode>
 8013040:	eeb0 7a40 	vmov.f32	s14, s0
 8013044:	eef0 7a60 	vmov.f32	s15, s1
 8013048:	463b      	mov	r3, r7
 801304a:	ed83 7bf4 	vstr	d7, [r3, #976]	; 0x3d0
       ams_cell_voltages.v5s6 = can1_ams_cell_voltages_v5s6_decode(can1_ams_cell_voltages.v5s6);
 801304e:	4b22      	ldr	r3, [pc, #136]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8013050:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8013054:	4618      	mov	r0, r3
 8013056:	f7f5 fcb3 	bl	80089c0 <can1_ams_cell_voltages_v5s6_decode>
 801305a:	eeb0 7a40 	vmov.f32	s14, s0
 801305e:	eef0 7a60 	vmov.f32	s15, s1
 8013062:	463b      	mov	r3, r7
 8013064:	ed83 7b6a 	vstr	d7, [r3, #424]	; 0x1a8
       ams_cell_voltages.v5s7 = can1_ams_cell_voltages_v5s7_decode(can1_ams_cell_voltages.v5s7);
 8013068:	4b1b      	ldr	r3, [pc, #108]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 801306a:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 801306e:	4618      	mov	r0, r3
 8013070:	f7f5 fcfe 	bl	8008a70 <can1_ams_cell_voltages_v5s7_decode>
 8013074:	eeb0 7a40 	vmov.f32	s14, s0
 8013078:	eef0 7a60 	vmov.f32	s15, s1
 801307c:	463b      	mov	r3, r7
 801307e:	ed83 7b6c 	vstr	d7, [r3, #432]	; 0x1b0
       ams_cell_voltages.v11s7 = can1_ams_cell_voltages_v11s7_decode(can1_ams_cell_voltages.v11s7);
 8013082:	4b15      	ldr	r3, [pc, #84]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 8013084:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
 8013088:	4618      	mov	r0, r3
 801308a:	f7f5 fd49 	bl	8008b20 <can1_ams_cell_voltages_v11s7_decode>
 801308e:	eeb0 7a40 	vmov.f32	s14, s0
 8013092:	eef0 7a60 	vmov.f32	s15, s1
 8013096:	463b      	mov	r3, r7
 8013098:	ed83 7bf6 	vstr	d7, [r3, #984]	; 0x3d8
       ams_cell_voltages.v5s8 = can1_ams_cell_voltages_v5s8_decode(can1_ams_cell_voltages.v5s8);
 801309c:	4b0e      	ldr	r3, [pc, #56]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 801309e:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 80130a2:	4618      	mov	r0, r3
 80130a4:	f7f5 fd94 	bl	8008bd0 <can1_ams_cell_voltages_v5s8_decode>
 80130a8:	eeb0 7a40 	vmov.f32	s14, s0
 80130ac:	eef0 7a60 	vmov.f32	s15, s1
 80130b0:	463b      	mov	r3, r7
 80130b2:	ed83 7b6e 	vstr	d7, [r3, #440]	; 0x1b8
       ams_cell_voltages.v5s9 = can1_ams_cell_voltages_v5s9_decode(can1_ams_cell_voltages.v5s9);
 80130b6:	4b08      	ldr	r3, [pc, #32]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 80130b8:	f893 306d 	ldrb.w	r3, [r3, #109]	; 0x6d
 80130bc:	4618      	mov	r0, r3
 80130be:	f7f5 fddf 	bl	8008c80 <can1_ams_cell_voltages_v5s9_decode>
 80130c2:	eeb0 7a40 	vmov.f32	s14, s0
 80130c6:	eef0 7a60 	vmov.f32	s15, s1
 80130ca:	463b      	mov	r3, r7
 80130cc:	ed83 7b70 	vstr	d7, [r3, #448]	; 0x1c0
       ams_cell_voltages.v11s9 = can1_ams_cell_voltages_v11s9_decode(can1_ams_cell_voltages.v11s9);
 80130d0:	4b01      	ldr	r3, [pc, #4]	; (80130d8 <can1_ams_cell_voltages_receive+0xb00>)
 80130d2:	f893 306e 	ldrb.w	r3, [r3, #110]	; 0x6e
 80130d6:	e001      	b.n	80130dc <can1_ams_cell_voltages_receive+0xb04>
 80130d8:	200014f4 	.word	0x200014f4
 80130dc:	4618      	mov	r0, r3
 80130de:	f7f5 fe27 	bl	8008d30 <can1_ams_cell_voltages_v11s9_decode>
 80130e2:	eeb0 7a40 	vmov.f32	s14, s0
 80130e6:	eef0 7a60 	vmov.f32	s15, s1
 80130ea:	463b      	mov	r3, r7
 80130ec:	ed83 7bf8 	vstr	d7, [r3, #992]	; 0x3e0
       ams_cell_voltages.v5s10 = can1_ams_cell_voltages_v5s10_decode(can1_ams_cell_voltages.v5s10);
 80130f0:	4b6d      	ldr	r3, [pc, #436]	; (80132a8 <can1_ams_cell_voltages_receive+0xcd0>)
 80130f2:	f893 306f 	ldrb.w	r3, [r3, #111]	; 0x6f
 80130f6:	4618      	mov	r0, r3
 80130f8:	f7f5 fe72 	bl	8008de0 <can1_ams_cell_voltages_v5s10_decode>
 80130fc:	eeb0 7a40 	vmov.f32	s14, s0
 8013100:	eef0 7a60 	vmov.f32	s15, s1
 8013104:	463b      	mov	r3, r7
 8013106:	ed83 7b72 	vstr	d7, [r3, #456]	; 0x1c8
       ams_cell_voltages.v5s11 = can1_ams_cell_voltages_v5s11_decode(can1_ams_cell_voltages.v5s11);
 801310a:	4b67      	ldr	r3, [pc, #412]	; (80132a8 <can1_ams_cell_voltages_receive+0xcd0>)
 801310c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8013110:	4618      	mov	r0, r3
 8013112:	f7f5 febd 	bl	8008e90 <can1_ams_cell_voltages_v5s11_decode>
 8013116:	eeb0 7a40 	vmov.f32	s14, s0
 801311a:	eef0 7a60 	vmov.f32	s15, s1
 801311e:	463b      	mov	r3, r7
 8013120:	ed83 7b74 	vstr	d7, [r3, #464]	; 0x1d0
       ams_cell_voltages.v11s11 = can1_ams_cell_voltages_v11s11_decode(can1_ams_cell_voltages.v11s11);
 8013124:	4b60      	ldr	r3, [pc, #384]	; (80132a8 <can1_ams_cell_voltages_receive+0xcd0>)
 8013126:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 801312a:	4618      	mov	r0, r3
 801312c:	f7f5 ff08 	bl	8008f40 <can1_ams_cell_voltages_v11s11_decode>
 8013130:	eeb0 7a40 	vmov.f32	s14, s0
 8013134:	eef0 7a60 	vmov.f32	s15, s1
 8013138:	463b      	mov	r3, r7
 801313a:	ed83 7bfa 	vstr	d7, [r3, #1000]	; 0x3e8
       ams_cell_voltages.v5s12 = can1_ams_cell_voltages_v5s12_decode(can1_ams_cell_voltages.v5s12);
 801313e:	4b5a      	ldr	r3, [pc, #360]	; (80132a8 <can1_ams_cell_voltages_receive+0xcd0>)
 8013140:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8013144:	4618      	mov	r0, r3
 8013146:	f7f5 ff53 	bl	8008ff0 <can1_ams_cell_voltages_v5s12_decode>
 801314a:	eeb0 7a40 	vmov.f32	s14, s0
 801314e:	eef0 7a60 	vmov.f32	s15, s1
 8013152:	463b      	mov	r3, r7
 8013154:	ed83 7b76 	vstr	d7, [r3, #472]	; 0x1d8
       ams_cell_voltages.v6s1 = can1_ams_cell_voltages_v6s1_decode(can1_ams_cell_voltages.v6s1);
 8013158:	4b53      	ldr	r3, [pc, #332]	; (80132a8 <can1_ams_cell_voltages_receive+0xcd0>)
 801315a:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 801315e:	4618      	mov	r0, r3
 8013160:	f7f5 ff9e 	bl	80090a0 <can1_ams_cell_voltages_v6s1_decode>
 8013164:	eeb0 7a40 	vmov.f32	s14, s0
 8013168:	eef0 7a60 	vmov.f32	s15, s1
 801316c:	463b      	mov	r3, r7
 801316e:	ed83 7b78 	vstr	d7, [r3, #480]	; 0x1e0
       ams_cell_voltages.v6s2 = can1_ams_cell_voltages_v6s2_decode(can1_ams_cell_voltages.v6s2);
 8013172:	4b4d      	ldr	r3, [pc, #308]	; (80132a8 <can1_ams_cell_voltages_receive+0xcd0>)
 8013174:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8013178:	4618      	mov	r0, r3
 801317a:	f7f5 ffe9 	bl	8009150 <can1_ams_cell_voltages_v6s2_decode>
 801317e:	eeb0 7a40 	vmov.f32	s14, s0
 8013182:	eef0 7a60 	vmov.f32	s15, s1
 8013186:	463b      	mov	r3, r7
 8013188:	ed83 7b7a 	vstr	d7, [r3, #488]	; 0x1e8
       ams_cell_voltages.v6s3 = can1_ams_cell_voltages_v6s3_decode(can1_ams_cell_voltages.v6s3);
 801318c:	4b46      	ldr	r3, [pc, #280]	; (80132a8 <can1_ams_cell_voltages_receive+0xcd0>)
 801318e:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8013192:	4618      	mov	r0, r3
 8013194:	f7f6 f834 	bl	8009200 <can1_ams_cell_voltages_v6s3_decode>
 8013198:	eeb0 7a40 	vmov.f32	s14, s0
 801319c:	eef0 7a60 	vmov.f32	s15, s1
 80131a0:	463b      	mov	r3, r7
 80131a2:	ed83 7b7c 	vstr	d7, [r3, #496]	; 0x1f0
       ams_cell_voltages.v6s4 = can1_ams_cell_voltages_v6s4_decode(can1_ams_cell_voltages.v6s4);
 80131a6:	4b40      	ldr	r3, [pc, #256]	; (80132a8 <can1_ams_cell_voltages_receive+0xcd0>)
 80131a8:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 80131ac:	4618      	mov	r0, r3
 80131ae:	f7f6 f87f 	bl	80092b0 <can1_ams_cell_voltages_v6s4_decode>
 80131b2:	eeb0 7a40 	vmov.f32	s14, s0
 80131b6:	eef0 7a60 	vmov.f32	s15, s1
 80131ba:	463b      	mov	r3, r7
 80131bc:	ed83 7b7e 	vstr	d7, [r3, #504]	; 0x1f8
       ams_cell_voltages.v6s5 = can1_ams_cell_voltages_v6s5_decode(can1_ams_cell_voltages.v6s5);
 80131c0:	4b39      	ldr	r3, [pc, #228]	; (80132a8 <can1_ams_cell_voltages_receive+0xcd0>)
 80131c2:	f893 3077 	ldrb.w	r3, [r3, #119]	; 0x77
 80131c6:	4618      	mov	r0, r3
 80131c8:	f7f6 f8ca 	bl	8009360 <can1_ams_cell_voltages_v6s5_decode>
 80131cc:	eeb0 7a40 	vmov.f32	s14, s0
 80131d0:	eef0 7a60 	vmov.f32	s15, s1
 80131d4:	463b      	mov	r3, r7
 80131d6:	ed83 7b80 	vstr	d7, [r3, #512]	; 0x200
       ams_cell_voltages.v6s6 = can1_ams_cell_voltages_v6s6_decode(can1_ams_cell_voltages.v6s6);
 80131da:	4b33      	ldr	r3, [pc, #204]	; (80132a8 <can1_ams_cell_voltages_receive+0xcd0>)
 80131dc:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 80131e0:	4618      	mov	r0, r3
 80131e2:	f7f6 f915 	bl	8009410 <can1_ams_cell_voltages_v6s6_decode>
 80131e6:	eeb0 7a40 	vmov.f32	s14, s0
 80131ea:	eef0 7a60 	vmov.f32	s15, s1
 80131ee:	463b      	mov	r3, r7
 80131f0:	ed83 7b82 	vstr	d7, [r3, #520]	; 0x208
       ams_cell_voltages.v6s7 = can1_ams_cell_voltages_v6s7_decode(can1_ams_cell_voltages.v6s7);
 80131f4:	4b2c      	ldr	r3, [pc, #176]	; (80132a8 <can1_ams_cell_voltages_receive+0xcd0>)
 80131f6:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 80131fa:	4618      	mov	r0, r3
 80131fc:	f7f6 f960 	bl	80094c0 <can1_ams_cell_voltages_v6s7_decode>
 8013200:	eeb0 7a40 	vmov.f32	s14, s0
 8013204:	eef0 7a60 	vmov.f32	s15, s1
 8013208:	463b      	mov	r3, r7
 801320a:	ed83 7b84 	vstr	d7, [r3, #528]	; 0x210
       ams_cell_voltages.v6s8 = can1_ams_cell_voltages_v6s8_decode(can1_ams_cell_voltages.v6s8);
 801320e:	4b26      	ldr	r3, [pc, #152]	; (80132a8 <can1_ams_cell_voltages_receive+0xcd0>)
 8013210:	f893 307a 	ldrb.w	r3, [r3, #122]	; 0x7a
 8013214:	4618      	mov	r0, r3
 8013216:	f7f6 f9ab 	bl	8009570 <can1_ams_cell_voltages_v6s8_decode>
 801321a:	eeb0 7a40 	vmov.f32	s14, s0
 801321e:	eef0 7a60 	vmov.f32	s15, s1
 8013222:	463b      	mov	r3, r7
 8013224:	ed83 7b86 	vstr	d7, [r3, #536]	; 0x218
       ams_cell_voltages.v6s9 = can1_ams_cell_voltages_v6s9_decode(can1_ams_cell_voltages.v6s9);
 8013228:	4b1f      	ldr	r3, [pc, #124]	; (80132a8 <can1_ams_cell_voltages_receive+0xcd0>)
 801322a:	f893 307b 	ldrb.w	r3, [r3, #123]	; 0x7b
 801322e:	4618      	mov	r0, r3
 8013230:	f7f6 f9f6 	bl	8009620 <can1_ams_cell_voltages_v6s9_decode>
 8013234:	eeb0 7a40 	vmov.f32	s14, s0
 8013238:	eef0 7a60 	vmov.f32	s15, s1
 801323c:	463b      	mov	r3, r7
 801323e:	ed83 7b88 	vstr	d7, [r3, #544]	; 0x220
       ams_cell_voltages.v6s10 = can1_ams_cell_voltages_v6s10_decode(can1_ams_cell_voltages.v6s10);
 8013242:	4b19      	ldr	r3, [pc, #100]	; (80132a8 <can1_ams_cell_voltages_receive+0xcd0>)
 8013244:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8013248:	4618      	mov	r0, r3
 801324a:	f7f6 fa41 	bl	80096d0 <can1_ams_cell_voltages_v6s10_decode>
 801324e:	eeb0 7a40 	vmov.f32	s14, s0
 8013252:	eef0 7a60 	vmov.f32	s15, s1
 8013256:	463b      	mov	r3, r7
 8013258:	ed83 7b8a 	vstr	d7, [r3, #552]	; 0x228
       ams_cell_voltages.v6s11 = can1_ams_cell_voltages_v6s11_decode(can1_ams_cell_voltages.v6s11);
 801325c:	4b12      	ldr	r3, [pc, #72]	; (80132a8 <can1_ams_cell_voltages_receive+0xcd0>)
 801325e:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8013262:	4618      	mov	r0, r3
 8013264:	f7f6 fa8c 	bl	8009780 <can1_ams_cell_voltages_v6s11_decode>
 8013268:	eeb0 7a40 	vmov.f32	s14, s0
 801326c:	eef0 7a60 	vmov.f32	s15, s1
 8013270:	463b      	mov	r3, r7
 8013272:	ed83 7b8c 	vstr	d7, [r3, #560]	; 0x230
       ams_cell_voltages.v6s12 = can1_ams_cell_voltages_v6s12_decode(can1_ams_cell_voltages.v6s12);
 8013276:	4b0c      	ldr	r3, [pc, #48]	; (80132a8 <can1_ams_cell_voltages_receive+0xcd0>)
 8013278:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 801327c:	4618      	mov	r0, r3
 801327e:	f7f6 fad7 	bl	8009830 <can1_ams_cell_voltages_v6s12_decode>
 8013282:	eeb0 7a40 	vmov.f32	s14, s0
 8013286:	eef0 7a60 	vmov.f32	s15, s1
 801328a:	463b      	mov	r3, r7
 801328c:	ed83 7b8e 	vstr	d7, [r3, #568]	; 0x238
       can1_ams_cell_voltages_rx_callback(&ams_cell_voltages);
 8013290:	463b      	mov	r3, r7
 8013292:	4618      	mov	r0, r3
 8013294:	f7fc fb9d 	bl	800f9d2 <can1_ams_cell_voltages_rx_callback>
       can1_ams_cell_voltages_flag = 0;
 8013298:	4b04      	ldr	r3, [pc, #16]	; (80132ac <can1_ams_cell_voltages_receive+0xcd4>)
 801329a:	2200      	movs	r2, #0
 801329c:	701a      	strb	r2, [r3, #0]
   }
}
 801329e:	bf00      	nop
 80132a0:	f507 777e 	add.w	r7, r7, #1016	; 0x3f8
 80132a4:	46bd      	mov	sp, r7
 80132a6:	bd80      	pop	{r7, pc}
 80132a8:	200014f4 	.word	0x200014f4
 80132ac:	20001628 	.word	0x20001628

080132b0 <can1_ams_cell_temperatures_receive>:

/*
 * @Brief  
 * @Retval None
 */
void can1_ams_cell_temperatures_receive() {
 80132b0:	b580      	push	{r7, lr}
 80132b2:	b0fa      	sub	sp, #488	; 0x1e8
 80132b4:	af00      	add	r7, sp, #0
   if(can1_ams_cell_temperatures_flag) {
 80132b6:	4beb      	ldr	r3, [pc, #940]	; (8013664 <can1_ams_cell_temperatures_receive+0x3b4>)
 80132b8:	781b      	ldrb	r3, [r3, #0]
 80132ba:	2b00      	cmp	r3, #0
 80132bc:	f000 8318 	beq.w	80138f0 <can1_ams_cell_temperatures_receive+0x640>
       ams_cell_temperatures_t ams_cell_temperatures;
       ams_cell_temperatures.t1s1 = can1_ams_cell_temperatures_t1s1_decode(can1_ams_cell_temperatures.t1s1);
 80132c0:	4be9      	ldr	r3, [pc, #932]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 80132c2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80132c6:	4618      	mov	r0, r3
 80132c8:	f7f8 fe5a 	bl	800bf80 <can1_ams_cell_temperatures_t1s1_decode>
 80132cc:	eeb0 7a40 	vmov.f32	s14, s0
 80132d0:	eef0 7a60 	vmov.f32	s15, s1
 80132d4:	463b      	mov	r3, r7
 80132d6:	ed83 7b00 	vstr	d7, [r3]
       ams_cell_temperatures.t1s2 = can1_ams_cell_temperatures_t1s2_decode(can1_ams_cell_temperatures.t1s2);
 80132da:	4be3      	ldr	r3, [pc, #908]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 80132dc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80132e0:	4618      	mov	r0, r3
 80132e2:	f7f8 fea5 	bl	800c030 <can1_ams_cell_temperatures_t1s2_decode>
 80132e6:	eeb0 7a40 	vmov.f32	s14, s0
 80132ea:	eef0 7a60 	vmov.f32	s15, s1
 80132ee:	463b      	mov	r3, r7
 80132f0:	ed83 7b02 	vstr	d7, [r3, #8]
       ams_cell_temperatures.t1s3 = can1_ams_cell_temperatures_t1s3_decode(can1_ams_cell_temperatures.t1s3);
 80132f4:	4bdc      	ldr	r3, [pc, #880]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 80132f6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80132fa:	4618      	mov	r0, r3
 80132fc:	f7f8 fef0 	bl	800c0e0 <can1_ams_cell_temperatures_t1s3_decode>
 8013300:	eeb0 7a40 	vmov.f32	s14, s0
 8013304:	eef0 7a60 	vmov.f32	s15, s1
 8013308:	463b      	mov	r3, r7
 801330a:	ed83 7b04 	vstr	d7, [r3, #16]
       ams_cell_temperatures.t1s4 = can1_ams_cell_temperatures_t1s4_decode(can1_ams_cell_temperatures.t1s4);
 801330e:	4bd6      	ldr	r3, [pc, #856]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 8013310:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8013314:	4618      	mov	r0, r3
 8013316:	f7f8 ff3b 	bl	800c190 <can1_ams_cell_temperatures_t1s4_decode>
 801331a:	eeb0 7a40 	vmov.f32	s14, s0
 801331e:	eef0 7a60 	vmov.f32	s15, s1
 8013322:	463b      	mov	r3, r7
 8013324:	ed83 7b06 	vstr	d7, [r3, #24]
       ams_cell_temperatures.t1s5 = can1_ams_cell_temperatures_t1s5_decode(can1_ams_cell_temperatures.t1s5);
 8013328:	4bcf      	ldr	r3, [pc, #828]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 801332a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 801332e:	4618      	mov	r0, r3
 8013330:	f7f8 ff86 	bl	800c240 <can1_ams_cell_temperatures_t1s5_decode>
 8013334:	eeb0 7a40 	vmov.f32	s14, s0
 8013338:	eef0 7a60 	vmov.f32	s15, s1
 801333c:	463b      	mov	r3, r7
 801333e:	ed83 7b08 	vstr	d7, [r3, #32]
       ams_cell_temperatures.t1s6 = can1_ams_cell_temperatures_t1s6_decode(can1_ams_cell_temperatures.t1s6);
 8013342:	4bc9      	ldr	r3, [pc, #804]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 8013344:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8013348:	4618      	mov	r0, r3
 801334a:	f7f8 ffd1 	bl	800c2f0 <can1_ams_cell_temperatures_t1s6_decode>
 801334e:	eeb0 7a40 	vmov.f32	s14, s0
 8013352:	eef0 7a60 	vmov.f32	s15, s1
 8013356:	463b      	mov	r3, r7
 8013358:	ed83 7b0a 	vstr	d7, [r3, #40]	; 0x28
       ams_cell_temperatures.t1s7 = can1_ams_cell_temperatures_t1s7_decode(can1_ams_cell_temperatures.t1s7);
 801335c:	4bc2      	ldr	r3, [pc, #776]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 801335e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8013362:	4618      	mov	r0, r3
 8013364:	f7f9 f81c 	bl	800c3a0 <can1_ams_cell_temperatures_t1s7_decode>
 8013368:	eeb0 7a40 	vmov.f32	s14, s0
 801336c:	eef0 7a60 	vmov.f32	s15, s1
 8013370:	463b      	mov	r3, r7
 8013372:	ed83 7b0c 	vstr	d7, [r3, #48]	; 0x30
       ams_cell_temperatures.t1s8 = can1_ams_cell_temperatures_t1s8_decode(can1_ams_cell_temperatures.t1s8);
 8013376:	4bbc      	ldr	r3, [pc, #752]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 8013378:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 801337c:	4618      	mov	r0, r3
 801337e:	f7f9 f867 	bl	800c450 <can1_ams_cell_temperatures_t1s8_decode>
 8013382:	eeb0 7a40 	vmov.f32	s14, s0
 8013386:	eef0 7a60 	vmov.f32	s15, s1
 801338a:	463b      	mov	r3, r7
 801338c:	ed83 7b0e 	vstr	d7, [r3, #56]	; 0x38
       ams_cell_temperatures.t1s9 = can1_ams_cell_temperatures_t1s9_decode(can1_ams_cell_temperatures.t1s9);
 8013390:	4bb5      	ldr	r3, [pc, #724]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 8013392:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8013396:	4618      	mov	r0, r3
 8013398:	f7f9 f8b2 	bl	800c500 <can1_ams_cell_temperatures_t1s9_decode>
 801339c:	eeb0 7a40 	vmov.f32	s14, s0
 80133a0:	eef0 7a60 	vmov.f32	s15, s1
 80133a4:	463b      	mov	r3, r7
 80133a6:	ed83 7b10 	vstr	d7, [r3, #64]	; 0x40
       ams_cell_temperatures.t1s10 = can1_ams_cell_temperatures_t1s10_decode(can1_ams_cell_temperatures.t1s10);
 80133aa:	4baf      	ldr	r3, [pc, #700]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 80133ac:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80133b0:	4618      	mov	r0, r3
 80133b2:	f7f9 f8fd 	bl	800c5b0 <can1_ams_cell_temperatures_t1s10_decode>
 80133b6:	eeb0 7a40 	vmov.f32	s14, s0
 80133ba:	eef0 7a60 	vmov.f32	s15, s1
 80133be:	463b      	mov	r3, r7
 80133c0:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48
       ams_cell_temperatures.t1s11 = can1_ams_cell_temperatures_t1s11_decode(can1_ams_cell_temperatures.t1s11);
 80133c4:	4ba8      	ldr	r3, [pc, #672]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 80133c6:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80133ca:	4618      	mov	r0, r3
 80133cc:	f7f9 f948 	bl	800c660 <can1_ams_cell_temperatures_t1s11_decode>
 80133d0:	eeb0 7a40 	vmov.f32	s14, s0
 80133d4:	eef0 7a60 	vmov.f32	s15, s1
 80133d8:	463b      	mov	r3, r7
 80133da:	ed83 7b14 	vstr	d7, [r3, #80]	; 0x50
       ams_cell_temperatures.t1s12 = can1_ams_cell_temperatures_t1s12_decode(can1_ams_cell_temperatures.t1s12);
 80133de:	4ba2      	ldr	r3, [pc, #648]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 80133e0:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 80133e4:	4618      	mov	r0, r3
 80133e6:	f7f9 f993 	bl	800c710 <can1_ams_cell_temperatures_t1s12_decode>
 80133ea:	eeb0 7a40 	vmov.f32	s14, s0
 80133ee:	eef0 7a60 	vmov.f32	s15, s1
 80133f2:	463b      	mov	r3, r7
 80133f4:	ed83 7b16 	vstr	d7, [r3, #88]	; 0x58
       ams_cell_temperatures.t2s1 = can1_ams_cell_temperatures_t2s1_decode(can1_ams_cell_temperatures.t2s1);
 80133f8:	4b9b      	ldr	r3, [pc, #620]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 80133fa:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 80133fe:	4618      	mov	r0, r3
 8013400:	f7f9 f9de 	bl	800c7c0 <can1_ams_cell_temperatures_t2s1_decode>
 8013404:	eeb0 7a40 	vmov.f32	s14, s0
 8013408:	eef0 7a60 	vmov.f32	s15, s1
 801340c:	463b      	mov	r3, r7
 801340e:	ed83 7b18 	vstr	d7, [r3, #96]	; 0x60
       ams_cell_temperatures.t2s2 = can1_ams_cell_temperatures_t2s2_decode(can1_ams_cell_temperatures.t2s2);
 8013412:	4b95      	ldr	r3, [pc, #596]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 8013414:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8013418:	4618      	mov	r0, r3
 801341a:	f7f9 fa29 	bl	800c870 <can1_ams_cell_temperatures_t2s2_decode>
 801341e:	eeb0 7a40 	vmov.f32	s14, s0
 8013422:	eef0 7a60 	vmov.f32	s15, s1
 8013426:	463b      	mov	r3, r7
 8013428:	ed83 7b1a 	vstr	d7, [r3, #104]	; 0x68
       ams_cell_temperatures.t2s3 = can1_ams_cell_temperatures_t2s3_decode(can1_ams_cell_temperatures.t2s3);
 801342c:	4b8e      	ldr	r3, [pc, #568]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 801342e:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8013432:	4618      	mov	r0, r3
 8013434:	f7f9 fa74 	bl	800c920 <can1_ams_cell_temperatures_t2s3_decode>
 8013438:	eeb0 7a40 	vmov.f32	s14, s0
 801343c:	eef0 7a60 	vmov.f32	s15, s1
 8013440:	463b      	mov	r3, r7
 8013442:	ed83 7b1c 	vstr	d7, [r3, #112]	; 0x70
       ams_cell_temperatures.t2s4 = can1_ams_cell_temperatures_t2s4_decode(can1_ams_cell_temperatures.t2s4);
 8013446:	4b88      	ldr	r3, [pc, #544]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 8013448:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 801344c:	4618      	mov	r0, r3
 801344e:	f7f9 fabf 	bl	800c9d0 <can1_ams_cell_temperatures_t2s4_decode>
 8013452:	eeb0 7a40 	vmov.f32	s14, s0
 8013456:	eef0 7a60 	vmov.f32	s15, s1
 801345a:	463b      	mov	r3, r7
 801345c:	ed83 7b1e 	vstr	d7, [r3, #120]	; 0x78
       ams_cell_temperatures.t2s5 = can1_ams_cell_temperatures_t2s5_decode(can1_ams_cell_temperatures.t2s5);
 8013460:	4b81      	ldr	r3, [pc, #516]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 8013462:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8013466:	4618      	mov	r0, r3
 8013468:	f7f9 fb0a 	bl	800ca80 <can1_ams_cell_temperatures_t2s5_decode>
 801346c:	eeb0 7a40 	vmov.f32	s14, s0
 8013470:	eef0 7a60 	vmov.f32	s15, s1
 8013474:	463b      	mov	r3, r7
 8013476:	ed83 7b20 	vstr	d7, [r3, #128]	; 0x80
       ams_cell_temperatures.t2s6 = can1_ams_cell_temperatures_t2s6_decode(can1_ams_cell_temperatures.t2s6);
 801347a:	4b7b      	ldr	r3, [pc, #492]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 801347c:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8013480:	4618      	mov	r0, r3
 8013482:	f7f9 fb55 	bl	800cb30 <can1_ams_cell_temperatures_t2s6_decode>
 8013486:	eeb0 7a40 	vmov.f32	s14, s0
 801348a:	eef0 7a60 	vmov.f32	s15, s1
 801348e:	463b      	mov	r3, r7
 8013490:	ed83 7b22 	vstr	d7, [r3, #136]	; 0x88
       ams_cell_temperatures.t2s7 = can1_ams_cell_temperatures_t2s7_decode(can1_ams_cell_temperatures.t2s7);
 8013494:	4b74      	ldr	r3, [pc, #464]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 8013496:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 801349a:	4618      	mov	r0, r3
 801349c:	f7f9 fba0 	bl	800cbe0 <can1_ams_cell_temperatures_t2s7_decode>
 80134a0:	eeb0 7a40 	vmov.f32	s14, s0
 80134a4:	eef0 7a60 	vmov.f32	s15, s1
 80134a8:	463b      	mov	r3, r7
 80134aa:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
       ams_cell_temperatures.t2s8 = can1_ams_cell_temperatures_t2s8_decode(can1_ams_cell_temperatures.t2s8);
 80134ae:	4b6e      	ldr	r3, [pc, #440]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 80134b0:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 80134b4:	4618      	mov	r0, r3
 80134b6:	f7f9 fbeb 	bl	800cc90 <can1_ams_cell_temperatures_t2s8_decode>
 80134ba:	eeb0 7a40 	vmov.f32	s14, s0
 80134be:	eef0 7a60 	vmov.f32	s15, s1
 80134c2:	463b      	mov	r3, r7
 80134c4:	ed83 7b26 	vstr	d7, [r3, #152]	; 0x98
       ams_cell_temperatures.t2s9 = can1_ams_cell_temperatures_t2s9_decode(can1_ams_cell_temperatures.t2s9);
 80134c8:	4b67      	ldr	r3, [pc, #412]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 80134ca:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 80134ce:	4618      	mov	r0, r3
 80134d0:	f7f9 fc36 	bl	800cd40 <can1_ams_cell_temperatures_t2s9_decode>
 80134d4:	eeb0 7a40 	vmov.f32	s14, s0
 80134d8:	eef0 7a60 	vmov.f32	s15, s1
 80134dc:	463b      	mov	r3, r7
 80134de:	ed83 7b28 	vstr	d7, [r3, #160]	; 0xa0
       ams_cell_temperatures.t2s10 = can1_ams_cell_temperatures_t2s10_decode(can1_ams_cell_temperatures.t2s10);
 80134e2:	4b61      	ldr	r3, [pc, #388]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 80134e4:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 80134e8:	4618      	mov	r0, r3
 80134ea:	f7f9 fc81 	bl	800cdf0 <can1_ams_cell_temperatures_t2s10_decode>
 80134ee:	eeb0 7a40 	vmov.f32	s14, s0
 80134f2:	eef0 7a60 	vmov.f32	s15, s1
 80134f6:	463b      	mov	r3, r7
 80134f8:	ed83 7b2a 	vstr	d7, [r3, #168]	; 0xa8
       ams_cell_temperatures.t2s11 = can1_ams_cell_temperatures_t2s11_decode(can1_ams_cell_temperatures.t2s11);
 80134fc:	4b5a      	ldr	r3, [pc, #360]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 80134fe:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 8013502:	4618      	mov	r0, r3
 8013504:	f7f9 fccc 	bl	800cea0 <can1_ams_cell_temperatures_t2s11_decode>
 8013508:	eeb0 7a40 	vmov.f32	s14, s0
 801350c:	eef0 7a60 	vmov.f32	s15, s1
 8013510:	463b      	mov	r3, r7
 8013512:	ed83 7b2c 	vstr	d7, [r3, #176]	; 0xb0
       ams_cell_temperatures.t2s12 = can1_ams_cell_temperatures_t2s12_decode(can1_ams_cell_temperatures.t2s12);
 8013516:	4b54      	ldr	r3, [pc, #336]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 8013518:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801351c:	4618      	mov	r0, r3
 801351e:	f7f9 fd17 	bl	800cf50 <can1_ams_cell_temperatures_t2s12_decode>
 8013522:	eeb0 7a40 	vmov.f32	s14, s0
 8013526:	eef0 7a60 	vmov.f32	s15, s1
 801352a:	463b      	mov	r3, r7
 801352c:	ed83 7b2e 	vstr	d7, [r3, #184]	; 0xb8
       ams_cell_temperatures.t3s1 = can1_ams_cell_temperatures_t3s1_decode(can1_ams_cell_temperatures.t3s1);
 8013530:	4b4d      	ldr	r3, [pc, #308]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 8013532:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 8013536:	4618      	mov	r0, r3
 8013538:	f7f9 fd62 	bl	800d000 <can1_ams_cell_temperatures_t3s1_decode>
 801353c:	eeb0 7a40 	vmov.f32	s14, s0
 8013540:	eef0 7a60 	vmov.f32	s15, s1
 8013544:	463b      	mov	r3, r7
 8013546:	ed83 7b30 	vstr	d7, [r3, #192]	; 0xc0
       ams_cell_temperatures.t3s2 = can1_ams_cell_temperatures_t3s2_decode(can1_ams_cell_temperatures.t3s2);
 801354a:	4b47      	ldr	r3, [pc, #284]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 801354c:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	; 0x34
 8013550:	4618      	mov	r0, r3
 8013552:	f7f9 fdad 	bl	800d0b0 <can1_ams_cell_temperatures_t3s2_decode>
 8013556:	eeb0 7a40 	vmov.f32	s14, s0
 801355a:	eef0 7a60 	vmov.f32	s15, s1
 801355e:	463b      	mov	r3, r7
 8013560:	ed83 7b32 	vstr	d7, [r3, #200]	; 0xc8
       ams_cell_temperatures.t3s3 = can1_ams_cell_temperatures_t3s3_decode(can1_ams_cell_temperatures.t3s3);
 8013564:	4b40      	ldr	r3, [pc, #256]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 8013566:	f9b3 3036 	ldrsh.w	r3, [r3, #54]	; 0x36
 801356a:	4618      	mov	r0, r3
 801356c:	f7f9 fdf8 	bl	800d160 <can1_ams_cell_temperatures_t3s3_decode>
 8013570:	eeb0 7a40 	vmov.f32	s14, s0
 8013574:	eef0 7a60 	vmov.f32	s15, s1
 8013578:	463b      	mov	r3, r7
 801357a:	ed83 7b34 	vstr	d7, [r3, #208]	; 0xd0
       ams_cell_temperatures.t3s4 = can1_ams_cell_temperatures_t3s4_decode(can1_ams_cell_temperatures.t3s4);
 801357e:	4b3a      	ldr	r3, [pc, #232]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 8013580:	f9b3 3038 	ldrsh.w	r3, [r3, #56]	; 0x38
 8013584:	4618      	mov	r0, r3
 8013586:	f7f9 fe43 	bl	800d210 <can1_ams_cell_temperatures_t3s4_decode>
 801358a:	eeb0 7a40 	vmov.f32	s14, s0
 801358e:	eef0 7a60 	vmov.f32	s15, s1
 8013592:	463b      	mov	r3, r7
 8013594:	ed83 7b36 	vstr	d7, [r3, #216]	; 0xd8
       ams_cell_temperatures.t3s5 = can1_ams_cell_temperatures_t3s5_decode(can1_ams_cell_temperatures.t3s5);
 8013598:	4b33      	ldr	r3, [pc, #204]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 801359a:	f9b3 303a 	ldrsh.w	r3, [r3, #58]	; 0x3a
 801359e:	4618      	mov	r0, r3
 80135a0:	f7f9 fe8e 	bl	800d2c0 <can1_ams_cell_temperatures_t3s5_decode>
 80135a4:	eeb0 7a40 	vmov.f32	s14, s0
 80135a8:	eef0 7a60 	vmov.f32	s15, s1
 80135ac:	463b      	mov	r3, r7
 80135ae:	ed83 7b38 	vstr	d7, [r3, #224]	; 0xe0
       ams_cell_temperatures.t3s6 = can1_ams_cell_temperatures_t3s6_decode(can1_ams_cell_temperatures.t3s6);
 80135b2:	4b2d      	ldr	r3, [pc, #180]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 80135b4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80135b8:	4618      	mov	r0, r3
 80135ba:	f7f9 fed9 	bl	800d370 <can1_ams_cell_temperatures_t3s6_decode>
 80135be:	eeb0 7a40 	vmov.f32	s14, s0
 80135c2:	eef0 7a60 	vmov.f32	s15, s1
 80135c6:	463b      	mov	r3, r7
 80135c8:	ed83 7b3a 	vstr	d7, [r3, #232]	; 0xe8
       ams_cell_temperatures.t3s7 = can1_ams_cell_temperatures_t3s7_decode(can1_ams_cell_temperatures.t3s7);
 80135cc:	4b26      	ldr	r3, [pc, #152]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 80135ce:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80135d2:	4618      	mov	r0, r3
 80135d4:	f7f9 ff24 	bl	800d420 <can1_ams_cell_temperatures_t3s7_decode>
 80135d8:	eeb0 7a40 	vmov.f32	s14, s0
 80135dc:	eef0 7a60 	vmov.f32	s15, s1
 80135e0:	463b      	mov	r3, r7
 80135e2:	ed83 7b3c 	vstr	d7, [r3, #240]	; 0xf0
       ams_cell_temperatures.t3s8 = can1_ams_cell_temperatures_t3s8_decode(can1_ams_cell_temperatures.t3s8);
 80135e6:	4b20      	ldr	r3, [pc, #128]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 80135e8:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 80135ec:	4618      	mov	r0, r3
 80135ee:	f7f9 ff6f 	bl	800d4d0 <can1_ams_cell_temperatures_t3s8_decode>
 80135f2:	eeb0 7a40 	vmov.f32	s14, s0
 80135f6:	eef0 7a60 	vmov.f32	s15, s1
 80135fa:	463b      	mov	r3, r7
 80135fc:	ed83 7b3e 	vstr	d7, [r3, #248]	; 0xf8
       ams_cell_temperatures.t3s9 = can1_ams_cell_temperatures_t3s9_decode(can1_ams_cell_temperatures.t3s9);
 8013600:	4b19      	ldr	r3, [pc, #100]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 8013602:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 8013606:	4618      	mov	r0, r3
 8013608:	f7f9 ffba 	bl	800d580 <can1_ams_cell_temperatures_t3s9_decode>
 801360c:	eeb0 7a40 	vmov.f32	s14, s0
 8013610:	eef0 7a60 	vmov.f32	s15, s1
 8013614:	463b      	mov	r3, r7
 8013616:	ed83 7b40 	vstr	d7, [r3, #256]	; 0x100
       ams_cell_temperatures.t3s10 = can1_ams_cell_temperatures_t3s10_decode(can1_ams_cell_temperatures.t3s10);
 801361a:	4b13      	ldr	r3, [pc, #76]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 801361c:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 8013620:	4618      	mov	r0, r3
 8013622:	f7fa f805 	bl	800d630 <can1_ams_cell_temperatures_t3s10_decode>
 8013626:	eeb0 7a40 	vmov.f32	s14, s0
 801362a:	eef0 7a60 	vmov.f32	s15, s1
 801362e:	463b      	mov	r3, r7
 8013630:	ed83 7b42 	vstr	d7, [r3, #264]	; 0x108
       ams_cell_temperatures.t3s11 = can1_ams_cell_temperatures_t3s11_decode(can1_ams_cell_temperatures.t3s11);
 8013634:	4b0c      	ldr	r3, [pc, #48]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 8013636:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	; 0x46
 801363a:	4618      	mov	r0, r3
 801363c:	f7fa f850 	bl	800d6e0 <can1_ams_cell_temperatures_t3s11_decode>
 8013640:	eeb0 7a40 	vmov.f32	s14, s0
 8013644:	eef0 7a60 	vmov.f32	s15, s1
 8013648:	463b      	mov	r3, r7
 801364a:	ed83 7b44 	vstr	d7, [r3, #272]	; 0x110
       ams_cell_temperatures.t3s12 = can1_ams_cell_temperatures_t3s12_decode(can1_ams_cell_temperatures.t3s12);
 801364e:	4b06      	ldr	r3, [pc, #24]	; (8013668 <can1_ams_cell_temperatures_receive+0x3b8>)
 8013650:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	; 0x48
 8013654:	4618      	mov	r0, r3
 8013656:	f7fa f89b 	bl	800d790 <can1_ams_cell_temperatures_t3s12_decode>
 801365a:	eeb0 7a40 	vmov.f32	s14, s0
 801365e:	eef0 7a60 	vmov.f32	s15, s1
 8013662:	e003      	b.n	801366c <can1_ams_cell_temperatures_receive+0x3bc>
 8013664:	20001629 	.word	0x20001629
 8013668:	20001574 	.word	0x20001574
 801366c:	463b      	mov	r3, r7
 801366e:	ed83 7b46 	vstr	d7, [r3, #280]	; 0x118
       ams_cell_temperatures.t4s1 = can1_ams_cell_temperatures_t4s1_decode(can1_ams_cell_temperatures.t4s1);
 8013672:	4ba2      	ldr	r3, [pc, #648]	; (80138fc <can1_ams_cell_temperatures_receive+0x64c>)
 8013674:	f9b3 304a 	ldrsh.w	r3, [r3, #74]	; 0x4a
 8013678:	4618      	mov	r0, r3
 801367a:	f7fa f8e1 	bl	800d840 <can1_ams_cell_temperatures_t4s1_decode>
 801367e:	eeb0 7a40 	vmov.f32	s14, s0
 8013682:	eef0 7a60 	vmov.f32	s15, s1
 8013686:	463b      	mov	r3, r7
 8013688:	ed83 7b48 	vstr	d7, [r3, #288]	; 0x120
       ams_cell_temperatures.t4s2 = can1_ams_cell_temperatures_t4s2_decode(can1_ams_cell_temperatures.t4s2);
 801368c:	4b9b      	ldr	r3, [pc, #620]	; (80138fc <can1_ams_cell_temperatures_receive+0x64c>)
 801368e:	f9b3 304c 	ldrsh.w	r3, [r3, #76]	; 0x4c
 8013692:	4618      	mov	r0, r3
 8013694:	f7fa f92c 	bl	800d8f0 <can1_ams_cell_temperatures_t4s2_decode>
 8013698:	eeb0 7a40 	vmov.f32	s14, s0
 801369c:	eef0 7a60 	vmov.f32	s15, s1
 80136a0:	463b      	mov	r3, r7
 80136a2:	ed83 7b4a 	vstr	d7, [r3, #296]	; 0x128
       ams_cell_temperatures.t4s3 = can1_ams_cell_temperatures_t4s3_decode(can1_ams_cell_temperatures.t4s3);
 80136a6:	4b95      	ldr	r3, [pc, #596]	; (80138fc <can1_ams_cell_temperatures_receive+0x64c>)
 80136a8:	f9b3 304e 	ldrsh.w	r3, [r3, #78]	; 0x4e
 80136ac:	4618      	mov	r0, r3
 80136ae:	f7fa f977 	bl	800d9a0 <can1_ams_cell_temperatures_t4s3_decode>
 80136b2:	eeb0 7a40 	vmov.f32	s14, s0
 80136b6:	eef0 7a60 	vmov.f32	s15, s1
 80136ba:	463b      	mov	r3, r7
 80136bc:	ed83 7b4c 	vstr	d7, [r3, #304]	; 0x130
       ams_cell_temperatures.t4s4 = can1_ams_cell_temperatures_t4s4_decode(can1_ams_cell_temperatures.t4s4);
 80136c0:	4b8e      	ldr	r3, [pc, #568]	; (80138fc <can1_ams_cell_temperatures_receive+0x64c>)
 80136c2:	f9b3 3050 	ldrsh.w	r3, [r3, #80]	; 0x50
 80136c6:	4618      	mov	r0, r3
 80136c8:	f7fa f9c2 	bl	800da50 <can1_ams_cell_temperatures_t4s4_decode>
 80136cc:	eeb0 7a40 	vmov.f32	s14, s0
 80136d0:	eef0 7a60 	vmov.f32	s15, s1
 80136d4:	463b      	mov	r3, r7
 80136d6:	ed83 7b4e 	vstr	d7, [r3, #312]	; 0x138
       ams_cell_temperatures.t4s5 = can1_ams_cell_temperatures_t4s5_decode(can1_ams_cell_temperatures.t4s5);
 80136da:	4b88      	ldr	r3, [pc, #544]	; (80138fc <can1_ams_cell_temperatures_receive+0x64c>)
 80136dc:	f9b3 3052 	ldrsh.w	r3, [r3, #82]	; 0x52
 80136e0:	4618      	mov	r0, r3
 80136e2:	f7fa fa0d 	bl	800db00 <can1_ams_cell_temperatures_t4s5_decode>
 80136e6:	eeb0 7a40 	vmov.f32	s14, s0
 80136ea:	eef0 7a60 	vmov.f32	s15, s1
 80136ee:	463b      	mov	r3, r7
 80136f0:	ed83 7b50 	vstr	d7, [r3, #320]	; 0x140
       ams_cell_temperatures.t4s6 = can1_ams_cell_temperatures_t4s6_decode(can1_ams_cell_temperatures.t4s6);
 80136f4:	4b81      	ldr	r3, [pc, #516]	; (80138fc <can1_ams_cell_temperatures_receive+0x64c>)
 80136f6:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	; 0x54
 80136fa:	4618      	mov	r0, r3
 80136fc:	f7fa fa58 	bl	800dbb0 <can1_ams_cell_temperatures_t4s6_decode>
 8013700:	eeb0 7a40 	vmov.f32	s14, s0
 8013704:	eef0 7a60 	vmov.f32	s15, s1
 8013708:	463b      	mov	r3, r7
 801370a:	ed83 7b52 	vstr	d7, [r3, #328]	; 0x148
       ams_cell_temperatures.t4s7 = can1_ams_cell_temperatures_t4s7_decode(can1_ams_cell_temperatures.t4s7);
 801370e:	4b7b      	ldr	r3, [pc, #492]	; (80138fc <can1_ams_cell_temperatures_receive+0x64c>)
 8013710:	f9b3 3056 	ldrsh.w	r3, [r3, #86]	; 0x56
 8013714:	4618      	mov	r0, r3
 8013716:	f7fa faa3 	bl	800dc60 <can1_ams_cell_temperatures_t4s7_decode>
 801371a:	eeb0 7a40 	vmov.f32	s14, s0
 801371e:	eef0 7a60 	vmov.f32	s15, s1
 8013722:	463b      	mov	r3, r7
 8013724:	ed83 7b54 	vstr	d7, [r3, #336]	; 0x150
       ams_cell_temperatures.t4s8 = can1_ams_cell_temperatures_t4s8_decode(can1_ams_cell_temperatures.t4s8);
 8013728:	4b74      	ldr	r3, [pc, #464]	; (80138fc <can1_ams_cell_temperatures_receive+0x64c>)
 801372a:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	; 0x58
 801372e:	4618      	mov	r0, r3
 8013730:	f7fa faee 	bl	800dd10 <can1_ams_cell_temperatures_t4s8_decode>
 8013734:	eeb0 7a40 	vmov.f32	s14, s0
 8013738:	eef0 7a60 	vmov.f32	s15, s1
 801373c:	463b      	mov	r3, r7
 801373e:	ed83 7b56 	vstr	d7, [r3, #344]	; 0x158
       ams_cell_temperatures.t4s9 = can1_ams_cell_temperatures_t4s9_decode(can1_ams_cell_temperatures.t4s9);
 8013742:	4b6e      	ldr	r3, [pc, #440]	; (80138fc <can1_ams_cell_temperatures_receive+0x64c>)
 8013744:	f9b3 305a 	ldrsh.w	r3, [r3, #90]	; 0x5a
 8013748:	4618      	mov	r0, r3
 801374a:	f7fa fb39 	bl	800ddc0 <can1_ams_cell_temperatures_t4s9_decode>
 801374e:	eeb0 7a40 	vmov.f32	s14, s0
 8013752:	eef0 7a60 	vmov.f32	s15, s1
 8013756:	463b      	mov	r3, r7
 8013758:	ed83 7b58 	vstr	d7, [r3, #352]	; 0x160
       ams_cell_temperatures.t4s10 = can1_ams_cell_temperatures_t4s10_decode(can1_ams_cell_temperatures.t4s10);
 801375c:	4b67      	ldr	r3, [pc, #412]	; (80138fc <can1_ams_cell_temperatures_receive+0x64c>)
 801375e:	f9b3 305c 	ldrsh.w	r3, [r3, #92]	; 0x5c
 8013762:	4618      	mov	r0, r3
 8013764:	f7fa fb84 	bl	800de70 <can1_ams_cell_temperatures_t4s10_decode>
 8013768:	eeb0 7a40 	vmov.f32	s14, s0
 801376c:	eef0 7a60 	vmov.f32	s15, s1
 8013770:	463b      	mov	r3, r7
 8013772:	ed83 7b5a 	vstr	d7, [r3, #360]	; 0x168
       ams_cell_temperatures.t4s11 = can1_ams_cell_temperatures_t4s11_decode(can1_ams_cell_temperatures.t4s11);
 8013776:	4b61      	ldr	r3, [pc, #388]	; (80138fc <can1_ams_cell_temperatures_receive+0x64c>)
 8013778:	f9b3 305e 	ldrsh.w	r3, [r3, #94]	; 0x5e
 801377c:	4618      	mov	r0, r3
 801377e:	f7fa fbcf 	bl	800df20 <can1_ams_cell_temperatures_t4s11_decode>
 8013782:	eeb0 7a40 	vmov.f32	s14, s0
 8013786:	eef0 7a60 	vmov.f32	s15, s1
 801378a:	463b      	mov	r3, r7
 801378c:	ed83 7b5c 	vstr	d7, [r3, #368]	; 0x170
       ams_cell_temperatures.t4s12 = can1_ams_cell_temperatures_t4s12_decode(can1_ams_cell_temperatures.t4s12);
 8013790:	4b5a      	ldr	r3, [pc, #360]	; (80138fc <can1_ams_cell_temperatures_receive+0x64c>)
 8013792:	f9b3 3060 	ldrsh.w	r3, [r3, #96]	; 0x60
 8013796:	4618      	mov	r0, r3
 8013798:	f7fa fc1a 	bl	800dfd0 <can1_ams_cell_temperatures_t4s12_decode>
 801379c:	eeb0 7a40 	vmov.f32	s14, s0
 80137a0:	eef0 7a60 	vmov.f32	s15, s1
 80137a4:	463b      	mov	r3, r7
 80137a6:	ed83 7b5e 	vstr	d7, [r3, #376]	; 0x178
       ams_cell_temperatures.t5s1 = can1_ams_cell_temperatures_t5s1_decode(can1_ams_cell_temperatures.t5s1);
 80137aa:	4b54      	ldr	r3, [pc, #336]	; (80138fc <can1_ams_cell_temperatures_receive+0x64c>)
 80137ac:	f9b3 3062 	ldrsh.w	r3, [r3, #98]	; 0x62
 80137b0:	4618      	mov	r0, r3
 80137b2:	f7fa fc65 	bl	800e080 <can1_ams_cell_temperatures_t5s1_decode>
 80137b6:	eeb0 7a40 	vmov.f32	s14, s0
 80137ba:	eef0 7a60 	vmov.f32	s15, s1
 80137be:	463b      	mov	r3, r7
 80137c0:	ed83 7b60 	vstr	d7, [r3, #384]	; 0x180
       ams_cell_temperatures.t5s2 = can1_ams_cell_temperatures_t5s2_decode(can1_ams_cell_temperatures.t5s2);
 80137c4:	4b4d      	ldr	r3, [pc, #308]	; (80138fc <can1_ams_cell_temperatures_receive+0x64c>)
 80137c6:	f9b3 3064 	ldrsh.w	r3, [r3, #100]	; 0x64
 80137ca:	4618      	mov	r0, r3
 80137cc:	f7fa fcb0 	bl	800e130 <can1_ams_cell_temperatures_t5s2_decode>
 80137d0:	eeb0 7a40 	vmov.f32	s14, s0
 80137d4:	eef0 7a60 	vmov.f32	s15, s1
 80137d8:	463b      	mov	r3, r7
 80137da:	ed83 7b62 	vstr	d7, [r3, #392]	; 0x188
       ams_cell_temperatures.t5s3 = can1_ams_cell_temperatures_t5s3_decode(can1_ams_cell_temperatures.t5s3);
 80137de:	4b47      	ldr	r3, [pc, #284]	; (80138fc <can1_ams_cell_temperatures_receive+0x64c>)
 80137e0:	f9b3 3066 	ldrsh.w	r3, [r3, #102]	; 0x66
 80137e4:	4618      	mov	r0, r3
 80137e6:	f7fa fcfb 	bl	800e1e0 <can1_ams_cell_temperatures_t5s3_decode>
 80137ea:	eeb0 7a40 	vmov.f32	s14, s0
 80137ee:	eef0 7a60 	vmov.f32	s15, s1
 80137f2:	463b      	mov	r3, r7
 80137f4:	ed83 7b64 	vstr	d7, [r3, #400]	; 0x190
       ams_cell_temperatures.t5s4 = can1_ams_cell_temperatures_t5s4_decode(can1_ams_cell_temperatures.t5s4);
 80137f8:	4b40      	ldr	r3, [pc, #256]	; (80138fc <can1_ams_cell_temperatures_receive+0x64c>)
 80137fa:	f9b3 3068 	ldrsh.w	r3, [r3, #104]	; 0x68
 80137fe:	4618      	mov	r0, r3
 8013800:	f7fa fd46 	bl	800e290 <can1_ams_cell_temperatures_t5s4_decode>
 8013804:	eeb0 7a40 	vmov.f32	s14, s0
 8013808:	eef0 7a60 	vmov.f32	s15, s1
 801380c:	463b      	mov	r3, r7
 801380e:	ed83 7b66 	vstr	d7, [r3, #408]	; 0x198
       ams_cell_temperatures.t5s5 = can1_ams_cell_temperatures_t5s5_decode(can1_ams_cell_temperatures.t5s5);
 8013812:	4b3a      	ldr	r3, [pc, #232]	; (80138fc <can1_ams_cell_temperatures_receive+0x64c>)
 8013814:	f9b3 306a 	ldrsh.w	r3, [r3, #106]	; 0x6a
 8013818:	4618      	mov	r0, r3
 801381a:	f7fa fd91 	bl	800e340 <can1_ams_cell_temperatures_t5s5_decode>
 801381e:	eeb0 7a40 	vmov.f32	s14, s0
 8013822:	eef0 7a60 	vmov.f32	s15, s1
 8013826:	463b      	mov	r3, r7
 8013828:	ed83 7b68 	vstr	d7, [r3, #416]	; 0x1a0
       ams_cell_temperatures.t5s6 = can1_ams_cell_temperatures_t5s6_decode(can1_ams_cell_temperatures.t5s6);
 801382c:	4b33      	ldr	r3, [pc, #204]	; (80138fc <can1_ams_cell_temperatures_receive+0x64c>)
 801382e:	f9b3 306c 	ldrsh.w	r3, [r3, #108]	; 0x6c
 8013832:	4618      	mov	r0, r3
 8013834:	f7fa fddc 	bl	800e3f0 <can1_ams_cell_temperatures_t5s6_decode>
 8013838:	eeb0 7a40 	vmov.f32	s14, s0
 801383c:	eef0 7a60 	vmov.f32	s15, s1
 8013840:	463b      	mov	r3, r7
 8013842:	ed83 7b6a 	vstr	d7, [r3, #424]	; 0x1a8
       ams_cell_temperatures.t5s7 = can1_ams_cell_temperatures_t5s7_decode(can1_ams_cell_temperatures.t5s7);
 8013846:	4b2d      	ldr	r3, [pc, #180]	; (80138fc <can1_ams_cell_temperatures_receive+0x64c>)
 8013848:	f9b3 306e 	ldrsh.w	r3, [r3, #110]	; 0x6e
 801384c:	4618      	mov	r0, r3
 801384e:	f7fa fe27 	bl	800e4a0 <can1_ams_cell_temperatures_t5s7_decode>
 8013852:	eeb0 7a40 	vmov.f32	s14, s0
 8013856:	eef0 7a60 	vmov.f32	s15, s1
 801385a:	463b      	mov	r3, r7
 801385c:	ed83 7b6c 	vstr	d7, [r3, #432]	; 0x1b0
       ams_cell_temperatures.t5s8 = can1_ams_cell_temperatures_t5s8_decode(can1_ams_cell_temperatures.t5s8);
 8013860:	4b26      	ldr	r3, [pc, #152]	; (80138fc <can1_ams_cell_temperatures_receive+0x64c>)
 8013862:	f9b3 3070 	ldrsh.w	r3, [r3, #112]	; 0x70
 8013866:	4618      	mov	r0, r3
 8013868:	f7fa fe72 	bl	800e550 <can1_ams_cell_temperatures_t5s8_decode>
 801386c:	eeb0 7a40 	vmov.f32	s14, s0
 8013870:	eef0 7a60 	vmov.f32	s15, s1
 8013874:	463b      	mov	r3, r7
 8013876:	ed83 7b6e 	vstr	d7, [r3, #440]	; 0x1b8
       ams_cell_temperatures.t5s9 = can1_ams_cell_temperatures_t5s9_decode(can1_ams_cell_temperatures.t5s9);
 801387a:	4b20      	ldr	r3, [pc, #128]	; (80138fc <can1_ams_cell_temperatures_receive+0x64c>)
 801387c:	f9b3 3072 	ldrsh.w	r3, [r3, #114]	; 0x72
 8013880:	4618      	mov	r0, r3
 8013882:	f7fa febd 	bl	800e600 <can1_ams_cell_temperatures_t5s9_decode>
 8013886:	eeb0 7a40 	vmov.f32	s14, s0
 801388a:	eef0 7a60 	vmov.f32	s15, s1
 801388e:	463b      	mov	r3, r7
 8013890:	ed83 7b70 	vstr	d7, [r3, #448]	; 0x1c0
       ams_cell_temperatures.t5s10 = can1_ams_cell_temperatures_t5s10_decode(can1_ams_cell_temperatures.t5s10);
 8013894:	4b19      	ldr	r3, [pc, #100]	; (80138fc <can1_ams_cell_temperatures_receive+0x64c>)
 8013896:	f9b3 3074 	ldrsh.w	r3, [r3, #116]	; 0x74
 801389a:	4618      	mov	r0, r3
 801389c:	f7fa ff08 	bl	800e6b0 <can1_ams_cell_temperatures_t5s10_decode>
 80138a0:	eeb0 7a40 	vmov.f32	s14, s0
 80138a4:	eef0 7a60 	vmov.f32	s15, s1
 80138a8:	463b      	mov	r3, r7
 80138aa:	ed83 7b72 	vstr	d7, [r3, #456]	; 0x1c8
       ams_cell_temperatures.t5s11 = can1_ams_cell_temperatures_t5s11_decode(can1_ams_cell_temperatures.t5s11);
 80138ae:	4b13      	ldr	r3, [pc, #76]	; (80138fc <can1_ams_cell_temperatures_receive+0x64c>)
 80138b0:	f9b3 3076 	ldrsh.w	r3, [r3, #118]	; 0x76
 80138b4:	4618      	mov	r0, r3
 80138b6:	f7fa ff53 	bl	800e760 <can1_ams_cell_temperatures_t5s11_decode>
 80138ba:	eeb0 7a40 	vmov.f32	s14, s0
 80138be:	eef0 7a60 	vmov.f32	s15, s1
 80138c2:	463b      	mov	r3, r7
 80138c4:	ed83 7b74 	vstr	d7, [r3, #464]	; 0x1d0
       ams_cell_temperatures.t5s12 = can1_ams_cell_temperatures_t5s12_decode(can1_ams_cell_temperatures.t5s12);
 80138c8:	4b0c      	ldr	r3, [pc, #48]	; (80138fc <can1_ams_cell_temperatures_receive+0x64c>)
 80138ca:	f9b3 3078 	ldrsh.w	r3, [r3, #120]	; 0x78
 80138ce:	4618      	mov	r0, r3
 80138d0:	f7fa ff9e 	bl	800e810 <can1_ams_cell_temperatures_t5s12_decode>
 80138d4:	eeb0 7a40 	vmov.f32	s14, s0
 80138d8:	eef0 7a60 	vmov.f32	s15, s1
 80138dc:	463b      	mov	r3, r7
 80138de:	ed83 7b76 	vstr	d7, [r3, #472]	; 0x1d8
       can1_ams_cell_temperatures_rx_callback(&ams_cell_temperatures);
 80138e2:	463b      	mov	r3, r7
 80138e4:	4618      	mov	r0, r3
 80138e6:	f7fc f87e 	bl	800f9e6 <can1_ams_cell_temperatures_rx_callback>
       can1_ams_cell_temperatures_flag = 0;
 80138ea:	4b05      	ldr	r3, [pc, #20]	; (8013900 <can1_ams_cell_temperatures_receive+0x650>)
 80138ec:	2200      	movs	r2, #0
 80138ee:	701a      	strb	r2, [r3, #0]
   }
}
 80138f0:	bf00      	nop
 80138f2:	f507 77f4 	add.w	r7, r7, #488	; 0x1e8
 80138f6:	46bd      	mov	sp, r7
 80138f8:	bd80      	pop	{r7, pc}
 80138fa:	bf00      	nop
 80138fc:	20001574 	.word	0x20001574
 8013900:	20001629 	.word	0x20001629

08013904 <can2_amk1_setpoints_1_receive>:

/*
 * @Brief  
 * @Retval None
 */
void can2_amk1_setpoints_1_receive() {
 8013904:	b580      	push	{r7, lr}
 8013906:	b084      	sub	sp, #16
 8013908:	af00      	add	r7, sp, #0
   if(can2_amk1_setpoints_1_flag) {
 801390a:	4b3a      	ldr	r3, [pc, #232]	; (80139f4 <can2_amk1_setpoints_1_receive+0xf0>)
 801390c:	781b      	ldrb	r3, [r3, #0]
 801390e:	2b00      	cmp	r3, #0
 8013910:	d06b      	beq.n	80139ea <can2_amk1_setpoints_1_receive+0xe6>
       amk1_setpoints_1_t amk1_setpoints_1;
       amk1_setpoints_1.amk1_control_inverter_on = can2_amk1_setpoints_1_amk1_control_inverter_on_decode(can2_amk1_setpoints_1.amk1_control_inverter_on);
 8013912:	4b39      	ldr	r3, [pc, #228]	; (80139f8 <can2_amk1_setpoints_1_receive+0xf4>)
 8013914:	781b      	ldrb	r3, [r3, #0]
 8013916:	4618      	mov	r0, r3
 8013918:	f7fb f95b 	bl	800ebd2 <can2_amk1_setpoints_1_amk1_control_inverter_on_decode>
 801391c:	ec53 2b10 	vmov	r2, r3, d0
 8013920:	4610      	mov	r0, r2
 8013922:	4619      	mov	r1, r3
 8013924:	f7ed f932 	bl	8000b8c <__aeabi_d2uiz>
 8013928:	4603      	mov	r3, r0
 801392a:	b2db      	uxtb	r3, r3
 801392c:	71fb      	strb	r3, [r7, #7]
       amk1_setpoints_1.amk1_control_dc_on = can2_amk1_setpoints_1_amk1_control_dc_on_decode(can2_amk1_setpoints_1.amk1_control_dc_on);
 801392e:	4b32      	ldr	r3, [pc, #200]	; (80139f8 <can2_amk1_setpoints_1_receive+0xf4>)
 8013930:	785b      	ldrb	r3, [r3, #1]
 8013932:	4618      	mov	r0, r3
 8013934:	f7fb f961 	bl	800ebfa <can2_amk1_setpoints_1_amk1_control_dc_on_decode>
 8013938:	ec53 2b10 	vmov	r2, r3, d0
 801393c:	4610      	mov	r0, r2
 801393e:	4619      	mov	r1, r3
 8013940:	f7ed f924 	bl	8000b8c <__aeabi_d2uiz>
 8013944:	4603      	mov	r3, r0
 8013946:	b2db      	uxtb	r3, r3
 8013948:	713b      	strb	r3, [r7, #4]
       amk1_setpoints_1.amk1_control_enable = can2_amk1_setpoints_1_amk1_control_enable_decode(can2_amk1_setpoints_1.amk1_control_enable);
 801394a:	4b2b      	ldr	r3, [pc, #172]	; (80139f8 <can2_amk1_setpoints_1_receive+0xf4>)
 801394c:	789b      	ldrb	r3, [r3, #2]
 801394e:	4618      	mov	r0, r3
 8013950:	f7fb f967 	bl	800ec22 <can2_amk1_setpoints_1_amk1_control_enable_decode>
 8013954:	ec53 2b10 	vmov	r2, r3, d0
 8013958:	4610      	mov	r0, r2
 801395a:	4619      	mov	r1, r3
 801395c:	f7ed f916 	bl	8000b8c <__aeabi_d2uiz>
 8013960:	4603      	mov	r3, r0
 8013962:	b2db      	uxtb	r3, r3
 8013964:	717b      	strb	r3, [r7, #5]
       amk1_setpoints_1.amk1_control_error_reset = can2_amk1_setpoints_1_amk1_control_error_reset_decode(can2_amk1_setpoints_1.amk1_control_error_reset);
 8013966:	4b24      	ldr	r3, [pc, #144]	; (80139f8 <can2_amk1_setpoints_1_receive+0xf4>)
 8013968:	78db      	ldrb	r3, [r3, #3]
 801396a:	4618      	mov	r0, r3
 801396c:	f7fb f96d 	bl	800ec4a <can2_amk1_setpoints_1_amk1_control_error_reset_decode>
 8013970:	ec53 2b10 	vmov	r2, r3, d0
 8013974:	4610      	mov	r0, r2
 8013976:	4619      	mov	r1, r3
 8013978:	f7ed f908 	bl	8000b8c <__aeabi_d2uiz>
 801397c:	4603      	mov	r3, r0
 801397e:	b2db      	uxtb	r3, r3
 8013980:	71bb      	strb	r3, [r7, #6]
       amk1_setpoints_1.amk1_target_velocity = can2_amk1_setpoints_1_amk1_target_velocity_decode(can2_amk1_setpoints_1.amk1_target_velocity);
 8013982:	4b1d      	ldr	r3, [pc, #116]	; (80139f8 <can2_amk1_setpoints_1_receive+0xf4>)
 8013984:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8013988:	4618      	mov	r0, r3
 801398a:	f7fb f972 	bl	800ec72 <can2_amk1_setpoints_1_amk1_target_velocity_decode>
 801398e:	ec53 2b10 	vmov	r2, r3, d0
 8013992:	4610      	mov	r0, r2
 8013994:	4619      	mov	r1, r3
 8013996:	f7ed f8d1 	bl	8000b3c <__aeabi_d2iz>
 801399a:	4603      	mov	r3, r0
 801399c:	b21b      	sxth	r3, r3
 801399e:	813b      	strh	r3, [r7, #8]
       amk1_setpoints_1.amk1_torque_limit_positiv = can2_amk1_setpoints_1_amk1_torque_limit_positiv_decode(can2_amk1_setpoints_1.amk1_torque_limit_positiv);
 80139a0:	4b15      	ldr	r3, [pc, #84]	; (80139f8 <can2_amk1_setpoints_1_receive+0xf4>)
 80139a2:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80139a6:	4618      	mov	r0, r3
 80139a8:	f7fb f978 	bl	800ec9c <can2_amk1_setpoints_1_amk1_torque_limit_positiv_decode>
 80139ac:	ec53 2b10 	vmov	r2, r3, d0
 80139b0:	4610      	mov	r0, r2
 80139b2:	4619      	mov	r1, r3
 80139b4:	f7ed f8c2 	bl	8000b3c <__aeabi_d2iz>
 80139b8:	4603      	mov	r3, r0
 80139ba:	b21b      	sxth	r3, r3
 80139bc:	81bb      	strh	r3, [r7, #12]
       amk1_setpoints_1.amk1_torque_limit_negativ = can2_amk1_setpoints_1_amk1_torque_limit_negativ_decode(can2_amk1_setpoints_1.amk1_torque_limit_negativ);
 80139be:	4b0e      	ldr	r3, [pc, #56]	; (80139f8 <can2_amk1_setpoints_1_receive+0xf4>)
 80139c0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80139c4:	4618      	mov	r0, r3
 80139c6:	f7fb f97e 	bl	800ecc6 <can2_amk1_setpoints_1_amk1_torque_limit_negativ_decode>
 80139ca:	ec53 2b10 	vmov	r2, r3, d0
 80139ce:	4610      	mov	r0, r2
 80139d0:	4619      	mov	r1, r3
 80139d2:	f7ed f8b3 	bl	8000b3c <__aeabi_d2iz>
 80139d6:	4603      	mov	r3, r0
 80139d8:	b21b      	sxth	r3, r3
 80139da:	817b      	strh	r3, [r7, #10]
       can2_amk1_setpoints_1_rx_callback(&amk1_setpoints_1);
 80139dc:	1d3b      	adds	r3, r7, #4
 80139de:	4618      	mov	r0, r3
 80139e0:	f7fc f80b 	bl	800f9fa <can2_amk1_setpoints_1_rx_callback>
       can2_amk1_setpoints_1_flag = 0;
 80139e4:	4b03      	ldr	r3, [pc, #12]	; (80139f4 <can2_amk1_setpoints_1_receive+0xf0>)
 80139e6:	2200      	movs	r2, #0
 80139e8:	701a      	strb	r2, [r3, #0]
   }
}
 80139ea:	bf00      	nop
 80139ec:	3710      	adds	r7, #16
 80139ee:	46bd      	mov	sp, r7
 80139f0:	bd80      	pop	{r7, pc}
 80139f2:	bf00      	nop
 80139f4:	2000162a 	.word	0x2000162a
 80139f8:	200015f0 	.word	0x200015f0

080139fc <can2_ivt_msg_result_i_receive>:

/*
 * @Brief  
 * @Retval None
 */
void can2_ivt_msg_result_i_receive() {
 80139fc:	b580      	push	{r7, lr}
 80139fe:	b082      	sub	sp, #8
 8013a00:	af00      	add	r7, sp, #0
   if(can2_ivt_msg_result_i_flag) {
 8013a02:	4b0e      	ldr	r3, [pc, #56]	; (8013a3c <can2_ivt_msg_result_i_receive+0x40>)
 8013a04:	781b      	ldrb	r3, [r3, #0]
 8013a06:	2b00      	cmp	r3, #0
 8013a08:	d013      	beq.n	8013a32 <can2_ivt_msg_result_i_receive+0x36>
       ivt_msg_result_i_t ivt_msg_result_i;
       ivt_msg_result_i.i_ts = can2_ivt_msg_result_i_i_ts_decode(can2_ivt_msg_result_i.i_ts);
 8013a0a:	4b0d      	ldr	r3, [pc, #52]	; (8013a40 <can2_ivt_msg_result_i_receive+0x44>)
 8013a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a10:	4610      	mov	r0, r2
 8013a12:	4619      	mov	r1, r3
 8013a14:	f7fb fa9c 	bl	800ef50 <can2_ivt_msg_result_i_i_ts_decode>
 8013a18:	eeb0 7a40 	vmov.f32	s14, s0
 8013a1c:	eef0 7a60 	vmov.f32	s15, s1
 8013a20:	ed87 7b00 	vstr	d7, [r7]
       can2_ivt_msg_result_i_rx_callback(&ivt_msg_result_i);
 8013a24:	463b      	mov	r3, r7
 8013a26:	4618      	mov	r0, r3
 8013a28:	f001 fe44 	bl	80156b4 <can2_ivt_msg_result_i_rx_callback>
       can2_ivt_msg_result_i_flag = 0;
 8013a2c:	4b03      	ldr	r3, [pc, #12]	; (8013a3c <can2_ivt_msg_result_i_receive+0x40>)
 8013a2e:	2200      	movs	r2, #0
 8013a30:	701a      	strb	r2, [r3, #0]
   }
}
 8013a32:	bf00      	nop
 8013a34:	3708      	adds	r7, #8
 8013a36:	46bd      	mov	sp, r7
 8013a38:	bd80      	pop	{r7, pc}
 8013a3a:	bf00      	nop
 8013a3c:	2000162b 	.word	0x2000162b
 8013a40:	20001600 	.word	0x20001600

08013a44 <can2_ivt_msg_result_u1_receive>:

/*
 * @Brief  
 * @Retval None
 */
void can2_ivt_msg_result_u1_receive() {
 8013a44:	b580      	push	{r7, lr}
 8013a46:	b082      	sub	sp, #8
 8013a48:	af00      	add	r7, sp, #0
   if(can2_ivt_msg_result_u1_flag) {
 8013a4a:	4b0e      	ldr	r3, [pc, #56]	; (8013a84 <can2_ivt_msg_result_u1_receive+0x40>)
 8013a4c:	781b      	ldrb	r3, [r3, #0]
 8013a4e:	2b00      	cmp	r3, #0
 8013a50:	d013      	beq.n	8013a7a <can2_ivt_msg_result_u1_receive+0x36>
       ivt_msg_result_u1_t ivt_msg_result_u1;
       ivt_msg_result_u1.u_cells = can2_ivt_msg_result_u1_u_cells_decode(can2_ivt_msg_result_u1.u_cells);
 8013a52:	4b0d      	ldr	r3, [pc, #52]	; (8013a88 <can2_ivt_msg_result_u1_receive+0x44>)
 8013a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a58:	4610      	mov	r0, r2
 8013a5a:	4619      	mov	r1, r3
 8013a5c:	f7fb fbc8 	bl	800f1f0 <can2_ivt_msg_result_u1_u_cells_decode>
 8013a60:	eeb0 7a40 	vmov.f32	s14, s0
 8013a64:	eef0 7a60 	vmov.f32	s15, s1
 8013a68:	ed87 7b00 	vstr	d7, [r7]
       can2_ivt_msg_result_u1_rx_callback(&ivt_msg_result_u1);
 8013a6c:	463b      	mov	r3, r7
 8013a6e:	4618      	mov	r0, r3
 8013a70:	f001 fe42 	bl	80156f8 <can2_ivt_msg_result_u1_rx_callback>
       can2_ivt_msg_result_u1_flag = 0;
 8013a74:	4b03      	ldr	r3, [pc, #12]	; (8013a84 <can2_ivt_msg_result_u1_receive+0x40>)
 8013a76:	2200      	movs	r2, #0
 8013a78:	701a      	strb	r2, [r3, #0]
   }
}
 8013a7a:	bf00      	nop
 8013a7c:	3708      	adds	r7, #8
 8013a7e:	46bd      	mov	sp, r7
 8013a80:	bd80      	pop	{r7, pc}
 8013a82:	bf00      	nop
 8013a84:	2000162c 	.word	0x2000162c
 8013a88:	20001608 	.word	0x20001608

08013a8c <can2_ivt_msg_result_u3_receive>:

/*
 * @Brief  
 * @Retval None
 */
void can2_ivt_msg_result_u3_receive() {
 8013a8c:	b580      	push	{r7, lr}
 8013a8e:	b082      	sub	sp, #8
 8013a90:	af00      	add	r7, sp, #0
   if(can2_ivt_msg_result_u3_flag) {
 8013a92:	4b0e      	ldr	r3, [pc, #56]	; (8013acc <can2_ivt_msg_result_u3_receive+0x40>)
 8013a94:	781b      	ldrb	r3, [r3, #0]
 8013a96:	2b00      	cmp	r3, #0
 8013a98:	d013      	beq.n	8013ac2 <can2_ivt_msg_result_u3_receive+0x36>
       ivt_msg_result_u3_t ivt_msg_result_u3;
       ivt_msg_result_u3.u_vehicle = can2_ivt_msg_result_u3_u_vehicle_decode(can2_ivt_msg_result_u3.u_vehicle);
 8013a9a:	4b0d      	ldr	r3, [pc, #52]	; (8013ad0 <can2_ivt_msg_result_u3_receive+0x44>)
 8013a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013aa0:	4610      	mov	r0, r2
 8013aa2:	4619      	mov	r1, r3
 8013aa4:	f7fb fcf4 	bl	800f490 <can2_ivt_msg_result_u3_u_vehicle_decode>
 8013aa8:	eeb0 7a40 	vmov.f32	s14, s0
 8013aac:	eef0 7a60 	vmov.f32	s15, s1
 8013ab0:	ed87 7b00 	vstr	d7, [r7]
       can2_ivt_msg_result_u3_rx_callback(&ivt_msg_result_u3);
 8013ab4:	463b      	mov	r3, r7
 8013ab6:	4618      	mov	r0, r3
 8013ab8:	f001 fe40 	bl	801573c <can2_ivt_msg_result_u3_rx_callback>
       can2_ivt_msg_result_u3_flag = 0;
 8013abc:	4b03      	ldr	r3, [pc, #12]	; (8013acc <can2_ivt_msg_result_u3_receive+0x40>)
 8013abe:	2200      	movs	r2, #0
 8013ac0:	701a      	strb	r2, [r3, #0]
   }
}
 8013ac2:	bf00      	nop
 8013ac4:	3708      	adds	r7, #8
 8013ac6:	46bd      	mov	sp, r7
 8013ac8:	bd80      	pop	{r7, pc}
 8013aca:	bf00      	nop
 8013acc:	2000162d 	.word	0x2000162d
 8013ad0:	20001610 	.word	0x20001610

08013ad4 <can2_charger_config_receive>:

/*
 * @Brief  
 * @Retval None
 */
void can2_charger_config_receive() {
 8013ad4:	b580      	push	{r7, lr}
 8013ad6:	b08c      	sub	sp, #48	; 0x30
 8013ad8:	af00      	add	r7, sp, #0
   if(can2_charger_config_flag) {
 8013ada:	4b26      	ldr	r3, [pc, #152]	; (8013b74 <can2_charger_config_receive+0xa0>)
 8013adc:	781b      	ldrb	r3, [r3, #0]
 8013ade:	2b00      	cmp	r3, #0
 8013ae0:	d043      	beq.n	8013b6a <can2_charger_config_receive+0x96>
       charger_config_t charger_config;
       charger_config.msg_set_voltage_limit = can2_charger_config_msg_set_voltage_limit_decode(can2_charger_config.msg_set_voltage_limit);
 8013ae2:	4b25      	ldr	r3, [pc, #148]	; (8013b78 <can2_charger_config_receive+0xa4>)
 8013ae4:	885b      	ldrh	r3, [r3, #2]
 8013ae6:	4618      	mov	r0, r3
 8013ae8:	f7fb fe76 	bl	800f7d8 <can2_charger_config_msg_set_voltage_limit_decode>
 8013aec:	eeb0 7a40 	vmov.f32	s14, s0
 8013af0:	eef0 7a60 	vmov.f32	s15, s1
 8013af4:	ed87 7b08 	vstr	d7, [r7, #32]
       charger_config.msg_set_current_limit = can2_charger_config_msg_set_current_limit_decode(can2_charger_config.msg_set_current_limit);
 8013af8:	4b1f      	ldr	r3, [pc, #124]	; (8013b78 <can2_charger_config_receive+0xa4>)
 8013afa:	889b      	ldrh	r3, [r3, #4]
 8013afc:	4618      	mov	r0, r3
 8013afe:	f7fb fe9b 	bl	800f838 <can2_charger_config_msg_set_current_limit_decode>
 8013b02:	eeb0 7a40 	vmov.f32	s14, s0
 8013b06:	eef0 7a60 	vmov.f32	s15, s1
 8013b0a:	ed87 7b00 	vstr	d7, [r7]
       charger_config.msg_set_power_limit = can2_charger_config_msg_set_power_limit_decode(can2_charger_config.msg_set_power_limit);
 8013b0e:	4b1a      	ldr	r3, [pc, #104]	; (8013b78 <can2_charger_config_receive+0xa4>)
 8013b10:	88db      	ldrh	r3, [r3, #6]
 8013b12:	4618      	mov	r0, r3
 8013b14:	f7fb febf 	bl	800f896 <can2_charger_config_msg_set_power_limit_decode>
 8013b18:	eeb0 7a40 	vmov.f32	s14, s0
 8013b1c:	eef0 7a60 	vmov.f32	s15, s1
 8013b20:	ed87 7b04 	vstr	d7, [r7, #16]
       charger_config.msg_set_enabled = can2_charger_config_msg_set_enabled_decode(can2_charger_config.msg_set_enabled);
 8013b24:	4b14      	ldr	r3, [pc, #80]	; (8013b78 <can2_charger_config_receive+0xa4>)
 8013b26:	7a1b      	ldrb	r3, [r3, #8]
 8013b28:	4618      	mov	r0, r3
 8013b2a:	f7fb fed7 	bl	800f8dc <can2_charger_config_msg_set_enabled_decode>
 8013b2e:	ec53 2b10 	vmov	r2, r3, d0
 8013b32:	4610      	mov	r0, r2
 8013b34:	4619      	mov	r1, r3
 8013b36:	f7ed f829 	bl	8000b8c <__aeabi_d2uiz>
 8013b3a:	4603      	mov	r3, r0
 8013b3c:	b2db      	uxtb	r3, r3
 8013b3e:	723b      	strb	r3, [r7, #8]
       charger_config.msg_set_time_out = can2_charger_config_msg_set_time_out_decode(can2_charger_config.msg_set_time_out);
 8013b40:	4b0d      	ldr	r3, [pc, #52]	; (8013b78 <can2_charger_config_receive+0xa4>)
 8013b42:	7a5b      	ldrb	r3, [r3, #9]
 8013b44:	4618      	mov	r0, r3
 8013b46:	f7fb feec 	bl	800f922 <can2_charger_config_msg_set_time_out_decode>
 8013b4a:	ec53 2b10 	vmov	r2, r3, d0
 8013b4e:	4610      	mov	r0, r2
 8013b50:	4619      	mov	r1, r3
 8013b52:	f7ed f81b 	bl	8000b8c <__aeabi_d2uiz>
 8013b56:	4603      	mov	r3, r0
 8013b58:	b2db      	uxtb	r3, r3
 8013b5a:	763b      	strb	r3, [r7, #24]
       can2_charger_config_rx_callback(&charger_config);
 8013b5c:	463b      	mov	r3, r7
 8013b5e:	4618      	mov	r0, r3
 8013b60:	f001 fff2 	bl	8015b48 <can2_charger_config_rx_callback>
       can2_charger_config_flag = 0;
 8013b64:	4b03      	ldr	r3, [pc, #12]	; (8013b74 <can2_charger_config_receive+0xa0>)
 8013b66:	2200      	movs	r2, #0
 8013b68:	701a      	strb	r2, [r3, #0]
   }
}
 8013b6a:	bf00      	nop
 8013b6c:	3730      	adds	r7, #48	; 0x30
 8013b6e:	46bd      	mov	sp, r7
 8013b70:	bd80      	pop	{r7, pc}
 8013b72:	bf00      	nop
 8013b74:	2000162e 	.word	0x2000162e
 8013b78:	20001618 	.word	0x20001618

08013b7c <can2_cc_status_receive>:

/*
 * @Brief  
 * @Retval None
 */
void can2_cc_status_receive() {
 8013b7c:	b580      	push	{r7, lr}
 8013b7e:	b082      	sub	sp, #8
 8013b80:	af00      	add	r7, sp, #0
   if(can2_cc_status_flag) {
 8013b82:	4b0e      	ldr	r3, [pc, #56]	; (8013bbc <can2_cc_status_receive+0x40>)
 8013b84:	781b      	ldrb	r3, [r3, #0]
 8013b86:	2b00      	cmp	r3, #0
 8013b88:	d014      	beq.n	8013bb4 <can2_cc_status_receive+0x38>
       cc_status_t cc_status;
       cc_status.enable_ams_charging = can2_cc_status_enable_ams_charging_decode(can2_cc_status.enable_ams_charging);
 8013b8a:	4b0d      	ldr	r3, [pc, #52]	; (8013bc0 <can2_cc_status_receive+0x44>)
 8013b8c:	781b      	ldrb	r3, [r3, #0]
 8013b8e:	4618      	mov	r0, r3
 8013b90:	f7fb fef7 	bl	800f982 <can2_cc_status_enable_ams_charging_decode>
 8013b94:	ec53 2b10 	vmov	r2, r3, d0
 8013b98:	4610      	mov	r0, r2
 8013b9a:	4619      	mov	r1, r3
 8013b9c:	f7ec fff6 	bl	8000b8c <__aeabi_d2uiz>
 8013ba0:	4603      	mov	r3, r0
 8013ba2:	b2db      	uxtb	r3, r3
 8013ba4:	713b      	strb	r3, [r7, #4]
       can2_cc_status_rx_callback(&cc_status);
 8013ba6:	1d3b      	adds	r3, r7, #4
 8013ba8:	4618      	mov	r0, r3
 8013baa:	f001 fde9 	bl	8015780 <can2_cc_status_rx_callback>
       can2_cc_status_flag = 0;
 8013bae:	4b03      	ldr	r3, [pc, #12]	; (8013bbc <can2_cc_status_receive+0x40>)
 8013bb0:	2200      	movs	r2, #0
 8013bb2:	701a      	strb	r2, [r3, #0]
   }
}
 8013bb4:	bf00      	nop
 8013bb6:	3708      	adds	r7, #8
 8013bb8:	46bd      	mov	sp, r7
 8013bba:	bd80      	pop	{r7, pc}
 8013bbc:	2000162f 	.word	0x2000162f
 8013bc0:	20001624 	.word	0x20001624

08013bc4 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8013bc4:	b580      	push	{r7, lr}
 8013bc6:	b08a      	sub	sp, #40	; 0x28
 8013bc8:	af00      	add	r7, sp, #0
 8013bca:	6078      	str	r0, [r7, #4]
   CAN_RxHeaderTypeDef rx_header;
   static uint8_t rx_data[8];

   if (HAL_OK == HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, rx_data)) {
 8013bcc:	f107 020c 	add.w	r2, r7, #12
 8013bd0:	4b53      	ldr	r3, [pc, #332]	; (8013d20 <HAL_CAN_RxFifo0MsgPendingCallback+0x15c>)
 8013bd2:	2100      	movs	r1, #0
 8013bd4:	6878      	ldr	r0, [r7, #4]
 8013bd6:	f011 fe43 	bl	8025860 <HAL_CAN_GetRxMessage>
 8013bda:	4603      	mov	r3, r0
 8013bdc:	2b00      	cmp	r3, #0
 8013bde:	f040 809a 	bne.w	8013d16 <HAL_CAN_RxFifo0MsgPendingCallback+0x152>
       switch(rx_header.StdId) {
 8013be2:	68fb      	ldr	r3, [r7, #12]
 8013be4:	f240 5224 	movw	r2, #1316	; 0x524
 8013be8:	4293      	cmp	r3, r2
 8013bea:	f000 808b 	beq.w	8013d04 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>
 8013bee:	f240 5224 	movw	r2, #1316	; 0x524
 8013bf2:	4293      	cmp	r3, r2
 8013bf4:	f200 8090 	bhi.w	8013d18 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>
 8013bf8:	f240 5222 	movw	r2, #1314	; 0x522
 8013bfc:	4293      	cmp	r3, r2
 8013bfe:	d07e      	beq.n	8013cfe <HAL_CAN_RxFifo0MsgPendingCallback+0x13a>
 8013c00:	f240 5222 	movw	r2, #1314	; 0x522
 8013c04:	4293      	cmp	r3, r2
 8013c06:	f200 8087 	bhi.w	8013d18 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>
 8013c0a:	f240 5221 	movw	r2, #1313	; 0x521
 8013c0e:	4293      	cmp	r3, r2
 8013c10:	d072      	beq.n	8013cf8 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>
 8013c12:	f240 5221 	movw	r2, #1313	; 0x521
 8013c16:	4293      	cmp	r3, r2
 8013c18:	d87e      	bhi.n	8013d18 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>
 8013c1a:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 8013c1e:	d074      	beq.n	8013d0a <HAL_CAN_RxFifo0MsgPendingCallback+0x146>
 8013c20:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 8013c24:	d878      	bhi.n	8013d18 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>
 8013c26:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8013c2a:	d071      	beq.n	8013d10 <HAL_CAN_RxFifo0MsgPendingCallback+0x14c>
 8013c2c:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8013c30:	d872      	bhi.n	8013d18 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>
 8013c32:	2b40      	cmp	r3, #64	; 0x40
 8013c34:	d84a      	bhi.n	8013ccc <HAL_CAN_RxFifo0MsgPendingCallback+0x108>
 8013c36:	2b20      	cmp	r3, #32
 8013c38:	d36e      	bcc.n	8013d18 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>
 8013c3a:	3b20      	subs	r3, #32
 8013c3c:	2b20      	cmp	r3, #32
 8013c3e:	d86b      	bhi.n	8013d18 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>
 8013c40:	a201      	add	r2, pc, #4	; (adr r2, 8013c48 <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 8013c42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013c46:	bf00      	nop
 8013c48:	08013cd5 	.word	0x08013cd5
 8013c4c:	08013ce7 	.word	0x08013ce7
 8013c50:	08013ced 	.word	0x08013ced
 8013c54:	08013ce1 	.word	0x08013ce1
 8013c58:	08013d19 	.word	0x08013d19
 8013c5c:	08013d19 	.word	0x08013d19
 8013c60:	08013d19 	.word	0x08013d19
 8013c64:	08013d19 	.word	0x08013d19
 8013c68:	08013d19 	.word	0x08013d19
 8013c6c:	08013d19 	.word	0x08013d19
 8013c70:	08013d19 	.word	0x08013d19
 8013c74:	08013d19 	.word	0x08013d19
 8013c78:	08013d19 	.word	0x08013d19
 8013c7c:	08013d19 	.word	0x08013d19
 8013c80:	08013d19 	.word	0x08013d19
 8013c84:	08013d19 	.word	0x08013d19
 8013c88:	08013d19 	.word	0x08013d19
 8013c8c:	08013d19 	.word	0x08013d19
 8013c90:	08013d19 	.word	0x08013d19
 8013c94:	08013d19 	.word	0x08013d19
 8013c98:	08013d19 	.word	0x08013d19
 8013c9c:	08013d19 	.word	0x08013d19
 8013ca0:	08013d19 	.word	0x08013d19
 8013ca4:	08013d19 	.word	0x08013d19
 8013ca8:	08013d19 	.word	0x08013d19
 8013cac:	08013d19 	.word	0x08013d19
 8013cb0:	08013d19 	.word	0x08013d19
 8013cb4:	08013d19 	.word	0x08013d19
 8013cb8:	08013d19 	.word	0x08013d19
 8013cbc:	08013d19 	.word	0x08013d19
 8013cc0:	08013d19 	.word	0x08013d19
 8013cc4:	08013d19 	.word	0x08013d19
 8013cc8:	08013cdb 	.word	0x08013cdb
 8013ccc:	f5b3 7fc2 	cmp.w	r3, #388	; 0x184
 8013cd0:	d00f      	beq.n	8013cf2 <HAL_CAN_RxFifo0MsgPendingCallback+0x12e>
           case 592:
               can2_cc_status_decode();
               break;
        }
    }
}
 8013cd2:	e021      	b.n	8013d18 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>
               can1_ams_status_1_decode();
 8013cd4:	f7fb ffac 	bl	800fc30 <can1_ams_status_1_decode>
               break;
 8013cd8:	e01e      	b.n	8013d18 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>
               can1_dbu_status_1_decode();
 8013cda:	f7fb ffbd 	bl	800fc58 <can1_dbu_status_1_decode>
               break;
 8013cde:	e01b      	b.n	8013d18 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>
               can1_ams_temperatures_decode();
 8013ce0:	f7fb ffce 	bl	800fc80 <can1_ams_temperatures_decode>
               break;
 8013ce4:	e018      	b.n	8013d18 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>
               can1_ams_cell_voltages_decode();
 8013ce6:	f7fb ffdf 	bl	800fca8 <can1_ams_cell_voltages_decode>
               break;
 8013cea:	e015      	b.n	8013d18 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>
               can1_ams_cell_temperatures_decode();
 8013cec:	f7fb fff0 	bl	800fcd0 <can1_ams_cell_temperatures_decode>
               break;
 8013cf0:	e012      	b.n	8013d18 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>
               can2_amk1_setpoints_1_decode();
 8013cf2:	f7fc f801 	bl	800fcf8 <can2_amk1_setpoints_1_decode>
               break;
 8013cf6:	e00f      	b.n	8013d18 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>
               can2_ivt_msg_result_i_decode();
 8013cf8:	f7fc f812 	bl	800fd20 <can2_ivt_msg_result_i_decode>
               break;
 8013cfc:	e00c      	b.n	8013d18 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>
               can2_ivt_msg_result_u1_decode();
 8013cfe:	f7fc f823 	bl	800fd48 <can2_ivt_msg_result_u1_decode>
               break;
 8013d02:	e009      	b.n	8013d18 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>
               can2_ivt_msg_result_u3_decode();
 8013d04:	f7fc f834 	bl	800fd70 <can2_ivt_msg_result_u3_decode>
               break;
 8013d08:	e006      	b.n	8013d18 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>
               can2_charger_config_decode();
 8013d0a:	f7fc f845 	bl	800fd98 <can2_charger_config_decode>
               break;
 8013d0e:	e003      	b.n	8013d18 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>
               can2_cc_status_decode();
 8013d10:	f7fc f856 	bl	800fdc0 <can2_cc_status_decode>
               break;
 8013d14:	e000      	b.n	8013d18 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>
    }
 8013d16:	bf00      	nop
}
 8013d18:	bf00      	nop
 8013d1a:	3728      	adds	r7, #40	; 0x28
 8013d1c:	46bd      	mov	sp, r7
 8013d1e:	bd80      	pop	{r7, pc}
 8013d20:	2000164c 	.word	0x2000164c

08013d24 <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8013d24:	b580      	push	{r7, lr}
 8013d26:	b08a      	sub	sp, #40	; 0x28
 8013d28:	af00      	add	r7, sp, #0
 8013d2a:	6078      	str	r0, [r7, #4]
   CAN_RxHeaderTypeDef rx_header;
   static uint8_t rx_data[8];

   if (HAL_OK == HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &rx_header, rx_data)) {
 8013d2c:	f107 020c 	add.w	r2, r7, #12
 8013d30:	4b53      	ldr	r3, [pc, #332]	; (8013e80 <HAL_CAN_RxFifo1MsgPendingCallback+0x15c>)
 8013d32:	2101      	movs	r1, #1
 8013d34:	6878      	ldr	r0, [r7, #4]
 8013d36:	f011 fd93 	bl	8025860 <HAL_CAN_GetRxMessage>
 8013d3a:	4603      	mov	r3, r0
 8013d3c:	2b00      	cmp	r3, #0
 8013d3e:	f040 809a 	bne.w	8013e76 <HAL_CAN_RxFifo1MsgPendingCallback+0x152>
       switch(rx_header.StdId) {
 8013d42:	68fb      	ldr	r3, [r7, #12]
 8013d44:	f240 5224 	movw	r2, #1316	; 0x524
 8013d48:	4293      	cmp	r3, r2
 8013d4a:	f000 808b 	beq.w	8013e64 <HAL_CAN_RxFifo1MsgPendingCallback+0x140>
 8013d4e:	f240 5224 	movw	r2, #1316	; 0x524
 8013d52:	4293      	cmp	r3, r2
 8013d54:	f200 8090 	bhi.w	8013e78 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>
 8013d58:	f240 5222 	movw	r2, #1314	; 0x522
 8013d5c:	4293      	cmp	r3, r2
 8013d5e:	d07e      	beq.n	8013e5e <HAL_CAN_RxFifo1MsgPendingCallback+0x13a>
 8013d60:	f240 5222 	movw	r2, #1314	; 0x522
 8013d64:	4293      	cmp	r3, r2
 8013d66:	f200 8087 	bhi.w	8013e78 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>
 8013d6a:	f240 5221 	movw	r2, #1313	; 0x521
 8013d6e:	4293      	cmp	r3, r2
 8013d70:	d072      	beq.n	8013e58 <HAL_CAN_RxFifo1MsgPendingCallback+0x134>
 8013d72:	f240 5221 	movw	r2, #1313	; 0x521
 8013d76:	4293      	cmp	r3, r2
 8013d78:	d87e      	bhi.n	8013e78 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>
 8013d7a:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 8013d7e:	d074      	beq.n	8013e6a <HAL_CAN_RxFifo1MsgPendingCallback+0x146>
 8013d80:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 8013d84:	d878      	bhi.n	8013e78 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>
 8013d86:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8013d8a:	d071      	beq.n	8013e70 <HAL_CAN_RxFifo1MsgPendingCallback+0x14c>
 8013d8c:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8013d90:	d872      	bhi.n	8013e78 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>
 8013d92:	2b40      	cmp	r3, #64	; 0x40
 8013d94:	d84a      	bhi.n	8013e2c <HAL_CAN_RxFifo1MsgPendingCallback+0x108>
 8013d96:	2b20      	cmp	r3, #32
 8013d98:	d36e      	bcc.n	8013e78 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>
 8013d9a:	3b20      	subs	r3, #32
 8013d9c:	2b20      	cmp	r3, #32
 8013d9e:	d86b      	bhi.n	8013e78 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>
 8013da0:	a201      	add	r2, pc, #4	; (adr r2, 8013da8 <HAL_CAN_RxFifo1MsgPendingCallback+0x84>)
 8013da2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013da6:	bf00      	nop
 8013da8:	08013e35 	.word	0x08013e35
 8013dac:	08013e47 	.word	0x08013e47
 8013db0:	08013e4d 	.word	0x08013e4d
 8013db4:	08013e41 	.word	0x08013e41
 8013db8:	08013e79 	.word	0x08013e79
 8013dbc:	08013e79 	.word	0x08013e79
 8013dc0:	08013e79 	.word	0x08013e79
 8013dc4:	08013e79 	.word	0x08013e79
 8013dc8:	08013e79 	.word	0x08013e79
 8013dcc:	08013e79 	.word	0x08013e79
 8013dd0:	08013e79 	.word	0x08013e79
 8013dd4:	08013e79 	.word	0x08013e79
 8013dd8:	08013e79 	.word	0x08013e79
 8013ddc:	08013e79 	.word	0x08013e79
 8013de0:	08013e79 	.word	0x08013e79
 8013de4:	08013e79 	.word	0x08013e79
 8013de8:	08013e79 	.word	0x08013e79
 8013dec:	08013e79 	.word	0x08013e79
 8013df0:	08013e79 	.word	0x08013e79
 8013df4:	08013e79 	.word	0x08013e79
 8013df8:	08013e79 	.word	0x08013e79
 8013dfc:	08013e79 	.word	0x08013e79
 8013e00:	08013e79 	.word	0x08013e79
 8013e04:	08013e79 	.word	0x08013e79
 8013e08:	08013e79 	.word	0x08013e79
 8013e0c:	08013e79 	.word	0x08013e79
 8013e10:	08013e79 	.word	0x08013e79
 8013e14:	08013e79 	.word	0x08013e79
 8013e18:	08013e79 	.word	0x08013e79
 8013e1c:	08013e79 	.word	0x08013e79
 8013e20:	08013e79 	.word	0x08013e79
 8013e24:	08013e79 	.word	0x08013e79
 8013e28:	08013e3b 	.word	0x08013e3b
 8013e2c:	f5b3 7fc2 	cmp.w	r3, #388	; 0x184
 8013e30:	d00f      	beq.n	8013e52 <HAL_CAN_RxFifo1MsgPendingCallback+0x12e>
           case 592:
               can2_cc_status_decode();
               break;
        }
    }
}
 8013e32:	e021      	b.n	8013e78 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>
               can1_ams_status_1_decode();
 8013e34:	f7fb fefc 	bl	800fc30 <can1_ams_status_1_decode>
               break;
 8013e38:	e01e      	b.n	8013e78 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>
               can1_dbu_status_1_decode();
 8013e3a:	f7fb ff0d 	bl	800fc58 <can1_dbu_status_1_decode>
               break;
 8013e3e:	e01b      	b.n	8013e78 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>
               can1_ams_temperatures_decode();
 8013e40:	f7fb ff1e 	bl	800fc80 <can1_ams_temperatures_decode>
               break;
 8013e44:	e018      	b.n	8013e78 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>
               can1_ams_cell_voltages_decode();
 8013e46:	f7fb ff2f 	bl	800fca8 <can1_ams_cell_voltages_decode>
               break;
 8013e4a:	e015      	b.n	8013e78 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>
               can1_ams_cell_temperatures_decode();
 8013e4c:	f7fb ff40 	bl	800fcd0 <can1_ams_cell_temperatures_decode>
               break;
 8013e50:	e012      	b.n	8013e78 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>
               can2_amk1_setpoints_1_decode();
 8013e52:	f7fb ff51 	bl	800fcf8 <can2_amk1_setpoints_1_decode>
               break;
 8013e56:	e00f      	b.n	8013e78 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>
               can2_ivt_msg_result_i_decode();
 8013e58:	f7fb ff62 	bl	800fd20 <can2_ivt_msg_result_i_decode>
               break;
 8013e5c:	e00c      	b.n	8013e78 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>
               can2_ivt_msg_result_u1_decode();
 8013e5e:	f7fb ff73 	bl	800fd48 <can2_ivt_msg_result_u1_decode>
               break;
 8013e62:	e009      	b.n	8013e78 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>
               can2_ivt_msg_result_u3_decode();
 8013e64:	f7fb ff84 	bl	800fd70 <can2_ivt_msg_result_u3_decode>
               break;
 8013e68:	e006      	b.n	8013e78 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>
               can2_charger_config_decode();
 8013e6a:	f7fb ff95 	bl	800fd98 <can2_charger_config_decode>
               break;
 8013e6e:	e003      	b.n	8013e78 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>
               can2_cc_status_decode();
 8013e70:	f7fb ffa6 	bl	800fdc0 <can2_cc_status_decode>
               break;
 8013e74:	e000      	b.n	8013e78 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>
    }
 8013e76:	bf00      	nop
}
 8013e78:	bf00      	nop
 8013e7a:	3728      	adds	r7, #40	; 0x28
 8013e7c:	46bd      	mov	sp, r7
 8013e7e:	bd80      	pop	{r7, pc}
 8013e80:	20001654 	.word	0x20001654

08013e84 <simple_filter>:

void simple_filter() {
 8013e84:	b580      	push	{r7, lr}
 8013e86:	b08a      	sub	sp, #40	; 0x28
 8013e88:	af00      	add	r7, sp, #0
   CAN_FilterTypeDef filter_config;
   
   filter_config.FilterActivation = ENABLE;
 8013e8a:	2301      	movs	r3, #1
 8013e8c:	623b      	str	r3, [r7, #32]
   filter_config.FilterBank = 0;
 8013e8e:	2300      	movs	r3, #0
 8013e90:	617b      	str	r3, [r7, #20]
   filter_config.FilterMode = CAN_FILTERMODE_IDMASK;
 8013e92:	2300      	movs	r3, #0
 8013e94:	61bb      	str	r3, [r7, #24]
   filter_config.FilterIdHigh = 0x0000;
 8013e96:	2300      	movs	r3, #0
 8013e98:	603b      	str	r3, [r7, #0]
   filter_config.FilterIdLow = 0x0000;
 8013e9a:	2300      	movs	r3, #0
 8013e9c:	607b      	str	r3, [r7, #4]
   filter_config.FilterMaskIdHigh = 0x0000;
 8013e9e:	2300      	movs	r3, #0
 8013ea0:	60bb      	str	r3, [r7, #8]
   filter_config.FilterMaskIdLow = 0x0000;
 8013ea2:	2300      	movs	r3, #0
 8013ea4:	60fb      	str	r3, [r7, #12]
   filter_config.FilterScale = CAN_FILTERSCALE_32BIT;
 8013ea6:	2301      	movs	r3, #1
 8013ea8:	61fb      	str	r3, [r7, #28]

   filter_config.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8013eaa:	2300      	movs	r3, #0
 8013eac:	613b      	str	r3, [r7, #16]
   if (HAL_CAN_ConfigFilter(_hcan1, &filter_config) != HAL_OK) {
 8013eae:	4b1d      	ldr	r3, [pc, #116]	; (8013f24 <simple_filter+0xa0>)
 8013eb0:	681b      	ldr	r3, [r3, #0]
 8013eb2:	463a      	mov	r2, r7
 8013eb4:	4611      	mov	r1, r2
 8013eb6:	4618      	mov	r0, r3
 8013eb8:	f011 fa5c 	bl	8025374 <HAL_CAN_ConfigFilter>
 8013ebc:	4603      	mov	r3, r0
 8013ebe:	2b00      	cmp	r3, #0
 8013ec0:	d001      	beq.n	8013ec6 <simple_filter+0x42>
       Error_Handler();
 8013ec2:	f003 fb31 	bl	8017528 <Error_Handler>
   }
   filter_config.FilterFIFOAssignment = CAN_FILTER_FIFO1;
 8013ec6:	2301      	movs	r3, #1
 8013ec8:	613b      	str	r3, [r7, #16]
   if (HAL_CAN_ConfigFilter(_hcan1, &filter_config) != HAL_OK) {
 8013eca:	4b16      	ldr	r3, [pc, #88]	; (8013f24 <simple_filter+0xa0>)
 8013ecc:	681b      	ldr	r3, [r3, #0]
 8013ece:	463a      	mov	r2, r7
 8013ed0:	4611      	mov	r1, r2
 8013ed2:	4618      	mov	r0, r3
 8013ed4:	f011 fa4e 	bl	8025374 <HAL_CAN_ConfigFilter>
 8013ed8:	4603      	mov	r3, r0
 8013eda:	2b00      	cmp	r3, #0
 8013edc:	d001      	beq.n	8013ee2 <simple_filter+0x5e>
       Error_Handler();
 8013ede:	f003 fb23 	bl	8017528 <Error_Handler>
   }
   filter_config.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8013ee2:	2300      	movs	r3, #0
 8013ee4:	613b      	str	r3, [r7, #16]
   if (HAL_CAN_ConfigFilter(_hcan2, &filter_config) != HAL_OK) {
 8013ee6:	4b10      	ldr	r3, [pc, #64]	; (8013f28 <simple_filter+0xa4>)
 8013ee8:	681b      	ldr	r3, [r3, #0]
 8013eea:	463a      	mov	r2, r7
 8013eec:	4611      	mov	r1, r2
 8013eee:	4618      	mov	r0, r3
 8013ef0:	f011 fa40 	bl	8025374 <HAL_CAN_ConfigFilter>
 8013ef4:	4603      	mov	r3, r0
 8013ef6:	2b00      	cmp	r3, #0
 8013ef8:	d001      	beq.n	8013efe <simple_filter+0x7a>
       Error_Handler();
 8013efa:	f003 fb15 	bl	8017528 <Error_Handler>
   }
   filter_config.FilterFIFOAssignment = CAN_FILTER_FIFO1;
 8013efe:	2301      	movs	r3, #1
 8013f00:	613b      	str	r3, [r7, #16]
   if (HAL_CAN_ConfigFilter(_hcan2, &filter_config) != HAL_OK) {
 8013f02:	4b09      	ldr	r3, [pc, #36]	; (8013f28 <simple_filter+0xa4>)
 8013f04:	681b      	ldr	r3, [r3, #0]
 8013f06:	463a      	mov	r2, r7
 8013f08:	4611      	mov	r1, r2
 8013f0a:	4618      	mov	r0, r3
 8013f0c:	f011 fa32 	bl	8025374 <HAL_CAN_ConfigFilter>
 8013f10:	4603      	mov	r3, r0
 8013f12:	2b00      	cmp	r3, #0
 8013f14:	d001      	beq.n	8013f1a <simple_filter+0x96>
       Error_Handler();
 8013f16:	f003 fb07 	bl	8017528 <Error_Handler>
   }


}
 8013f1a:	bf00      	nop
 8013f1c:	3728      	adds	r7, #40	; 0x28
 8013f1e:	46bd      	mov	sp, r7
 8013f20:	bd80      	pop	{r7, pc}
 8013f22:	bf00      	nop
 8013f24:	20001630 	.word	0x20001630
 8013f28:	20001634 	.word	0x20001634

08013f2c <initialize_CAN>:

void initialize_CAN(CAN_HandleTypeDef* __hcan1, CAN_HandleTypeDef* __hcan2) {
 8013f2c:	b580      	push	{r7, lr}
 8013f2e:	b082      	sub	sp, #8
 8013f30:	af00      	add	r7, sp, #0
 8013f32:	6078      	str	r0, [r7, #4]
 8013f34:	6039      	str	r1, [r7, #0]
   _hcan1 = __hcan1;
 8013f36:	4a25      	ldr	r2, [pc, #148]	; (8013fcc <initialize_CAN+0xa0>)
 8013f38:	687b      	ldr	r3, [r7, #4]
 8013f3a:	6013      	str	r3, [r2, #0]

   if (HAL_CAN_Start(_hcan1) != HAL_OK) {
 8013f3c:	4b23      	ldr	r3, [pc, #140]	; (8013fcc <initialize_CAN+0xa0>)
 8013f3e:	681b      	ldr	r3, [r3, #0]
 8013f40:	4618      	mov	r0, r3
 8013f42:	f011 faf7 	bl	8025534 <HAL_CAN_Start>
 8013f46:	4603      	mov	r3, r0
 8013f48:	2b00      	cmp	r3, #0
 8013f4a:	d001      	beq.n	8013f50 <initialize_CAN+0x24>
       Error_Handler();
 8013f4c:	f003 faec 	bl	8017528 <Error_Handler>
   }
   if (HAL_CAN_WakeUp(_hcan1) != HAL_OK) {
 8013f50:	4b1e      	ldr	r3, [pc, #120]	; (8013fcc <initialize_CAN+0xa0>)
 8013f52:	681b      	ldr	r3, [r3, #0]
 8013f54:	4618      	mov	r0, r3
 8013f56:	f011 fb31 	bl	80255bc <HAL_CAN_WakeUp>
 8013f5a:	4603      	mov	r3, r0
 8013f5c:	2b00      	cmp	r3, #0
 8013f5e:	d001      	beq.n	8013f64 <initialize_CAN+0x38>
       Error_Handler();
 8013f60:	f003 fae2 	bl	8017528 <Error_Handler>
   }
   if (HAL_CAN_ActivateNotification(_hcan1, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO1_MSG_PENDING) != HAL_OK) {
 8013f64:	4b19      	ldr	r3, [pc, #100]	; (8013fcc <initialize_CAN+0xa0>)
 8013f66:	681b      	ldr	r3, [r3, #0]
 8013f68:	2112      	movs	r1, #18
 8013f6a:	4618      	mov	r0, r3
 8013f6c:	f011 fd8a 	bl	8025a84 <HAL_CAN_ActivateNotification>
 8013f70:	4603      	mov	r3, r0
 8013f72:	2b00      	cmp	r3, #0
 8013f74:	d001      	beq.n	8013f7a <initialize_CAN+0x4e>
       Error_Handler();
 8013f76:	f003 fad7 	bl	8017528 <Error_Handler>
   }

   _hcan2 = __hcan2;
 8013f7a:	4a15      	ldr	r2, [pc, #84]	; (8013fd0 <initialize_CAN+0xa4>)
 8013f7c:	683b      	ldr	r3, [r7, #0]
 8013f7e:	6013      	str	r3, [r2, #0]

   if (HAL_CAN_Start(_hcan2) != HAL_OK) {
 8013f80:	4b13      	ldr	r3, [pc, #76]	; (8013fd0 <initialize_CAN+0xa4>)
 8013f82:	681b      	ldr	r3, [r3, #0]
 8013f84:	4618      	mov	r0, r3
 8013f86:	f011 fad5 	bl	8025534 <HAL_CAN_Start>
 8013f8a:	4603      	mov	r3, r0
 8013f8c:	2b00      	cmp	r3, #0
 8013f8e:	d001      	beq.n	8013f94 <initialize_CAN+0x68>
       Error_Handler();
 8013f90:	f003 faca 	bl	8017528 <Error_Handler>
   }
   if (HAL_CAN_WakeUp(_hcan2) != HAL_OK) {
 8013f94:	4b0e      	ldr	r3, [pc, #56]	; (8013fd0 <initialize_CAN+0xa4>)
 8013f96:	681b      	ldr	r3, [r3, #0]
 8013f98:	4618      	mov	r0, r3
 8013f9a:	f011 fb0f 	bl	80255bc <HAL_CAN_WakeUp>
 8013f9e:	4603      	mov	r3, r0
 8013fa0:	2b00      	cmp	r3, #0
 8013fa2:	d001      	beq.n	8013fa8 <initialize_CAN+0x7c>
       Error_Handler();
 8013fa4:	f003 fac0 	bl	8017528 <Error_Handler>
   }
   if (HAL_CAN_ActivateNotification(_hcan2, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO1_MSG_PENDING) != HAL_OK) {
 8013fa8:	4b09      	ldr	r3, [pc, #36]	; (8013fd0 <initialize_CAN+0xa4>)
 8013faa:	681b      	ldr	r3, [r3, #0]
 8013fac:	2112      	movs	r1, #18
 8013fae:	4618      	mov	r0, r3
 8013fb0:	f011 fd68 	bl	8025a84 <HAL_CAN_ActivateNotification>
 8013fb4:	4603      	mov	r3, r0
 8013fb6:	2b00      	cmp	r3, #0
 8013fb8:	d001      	beq.n	8013fbe <initialize_CAN+0x92>
       Error_Handler();
 8013fba:	f003 fab5 	bl	8017528 <Error_Handler>
   }


   simple_filter();
 8013fbe:	f7ff ff61 	bl	8013e84 <simple_filter>

}
 8013fc2:	bf00      	nop
 8013fc4:	3708      	adds	r7, #8
 8013fc6:	46bd      	mov	sp, r7
 8013fc8:	bd80      	pop	{r7, pc}
 8013fca:	bf00      	nop
 8013fcc:	20001630 	.word	0x20001630
 8013fd0:	20001634 	.word	0x20001634

08013fd4 <inc_res>:
 * @Brief	Increments if true, resets (to zero) otherwise
 * @Param	A conditional statement which evaluates to true or false
 * @Param	A pointer to an integer which may be incremented or reset
 * @Retval	Void
 */
static void inc_res(uint8_t cnd, uint8_t *ptr) {
 8013fd4:	b480      	push	{r7}
 8013fd6:	b083      	sub	sp, #12
 8013fd8:	af00      	add	r7, sp, #0
 8013fda:	4603      	mov	r3, r0
 8013fdc:	6039      	str	r1, [r7, #0]
 8013fde:	71fb      	strb	r3, [r7, #7]
	if (cnd) {
 8013fe0:	79fb      	ldrb	r3, [r7, #7]
 8013fe2:	2b00      	cmp	r3, #0
 8013fe4:	d006      	beq.n	8013ff4 <inc_res+0x20>
		ptr[0]++;
 8013fe6:	683b      	ldr	r3, [r7, #0]
 8013fe8:	781b      	ldrb	r3, [r3, #0]
 8013fea:	3301      	adds	r3, #1
 8013fec:	b2da      	uxtb	r2, r3
 8013fee:	683b      	ldr	r3, [r7, #0]
 8013ff0:	701a      	strb	r2, [r3, #0]
	} else {
		ptr[0] = 0;
	}
}
 8013ff2:	e002      	b.n	8013ffa <inc_res+0x26>
		ptr[0] = 0;
 8013ff4:	683b      	ldr	r3, [r7, #0]
 8013ff6:	2200      	movs	r2, #0
 8013ff8:	701a      	strb	r2, [r3, #0]
}
 8013ffa:	bf00      	nop
 8013ffc:	370c      	adds	r7, #12
 8013ffe:	46bd      	mov	sp, r7
 8014000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014004:	4770      	bx	lr
	...

08014008 <COM_voltages_ok>:
 * @Param	A vector of voltages to check
 * @Param	The sample constraint. How many consecutive samples may be wrong before an error is triggered
 * @retval	An error code
 */
error_t COM_voltages_ok(double *voltages,
		uint16_t sample_constraint) {
 8014008:	b5f0      	push	{r4, r5, r6, r7, lr}
 801400a:	b087      	sub	sp, #28
 801400c:	af00      	add	r7, sp, #0
 801400e:	6078      	str	r0, [r7, #4]
 8014010:	460b      	mov	r3, r1
 8014012:	807b      	strh	r3, [r7, #2]
	const float upper_boundary = 4.19;
 8014014:	4b2e      	ldr	r3, [pc, #184]	; (80140d0 <COM_voltages_ok+0xc8>)
 8014016:	613b      	str	r3, [r7, #16]
	const float lower_boundary = 2.81;
 8014018:	4b2e      	ldr	r3, [pc, #184]	; (80140d4 <COM_voltages_ok+0xcc>)
 801401a:	60fb      	str	r3, [r7, #12]

	for (int p = 0; p < 126; p++) {
 801401c:	2300      	movs	r3, #0
 801401e:	617b      	str	r3, [r7, #20]
 8014020:	e04d      	b.n	80140be <COM_voltages_ok+0xb6>
		inc_res(voltages[p] > upper_boundary, &over_voltages[p]);
 8014022:	697b      	ldr	r3, [r7, #20]
 8014024:	00db      	lsls	r3, r3, #3
 8014026:	687a      	ldr	r2, [r7, #4]
 8014028:	4413      	add	r3, r2
 801402a:	e9d3 4500 	ldrd	r4, r5, [r3]
 801402e:	6938      	ldr	r0, [r7, #16]
 8014030:	f7ec fa7c 	bl	800052c <__aeabi_f2d>
 8014034:	4602      	mov	r2, r0
 8014036:	460b      	mov	r3, r1
 8014038:	2101      	movs	r1, #1
 801403a:	460e      	mov	r6, r1
 801403c:	4620      	mov	r0, r4
 801403e:	4629      	mov	r1, r5
 8014040:	f7ec fd5c 	bl	8000afc <__aeabi_dcmpgt>
 8014044:	4603      	mov	r3, r0
 8014046:	2b00      	cmp	r3, #0
 8014048:	d101      	bne.n	801404e <COM_voltages_ok+0x46>
 801404a:	2300      	movs	r3, #0
 801404c:	461e      	mov	r6, r3
 801404e:	b2f3      	uxtb	r3, r6
 8014050:	4618      	mov	r0, r3
 8014052:	697b      	ldr	r3, [r7, #20]
 8014054:	4a20      	ldr	r2, [pc, #128]	; (80140d8 <COM_voltages_ok+0xd0>)
 8014056:	4413      	add	r3, r2
 8014058:	4619      	mov	r1, r3
 801405a:	f7ff ffbb 	bl	8013fd4 <inc_res>
		inc_res(lower_boundary > voltages[p], &under_voltages[p]);
 801405e:	68f8      	ldr	r0, [r7, #12]
 8014060:	f7ec fa64 	bl	800052c <__aeabi_f2d>
 8014064:	697b      	ldr	r3, [r7, #20]
 8014066:	00db      	lsls	r3, r3, #3
 8014068:	687a      	ldr	r2, [r7, #4]
 801406a:	4413      	add	r3, r2
 801406c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014070:	2401      	movs	r4, #1
 8014072:	f7ec fd43 	bl	8000afc <__aeabi_dcmpgt>
 8014076:	4603      	mov	r3, r0
 8014078:	2b00      	cmp	r3, #0
 801407a:	d101      	bne.n	8014080 <COM_voltages_ok+0x78>
 801407c:	2300      	movs	r3, #0
 801407e:	461c      	mov	r4, r3
 8014080:	b2e3      	uxtb	r3, r4
 8014082:	4618      	mov	r0, r3
 8014084:	697b      	ldr	r3, [r7, #20]
 8014086:	4a15      	ldr	r2, [pc, #84]	; (80140dc <COM_voltages_ok+0xd4>)
 8014088:	4413      	add	r3, r2
 801408a:	4619      	mov	r1, r3
 801408c:	f7ff ffa2 	bl	8013fd4 <inc_res>

		if (over_voltages[p] > sample_constraint) {
 8014090:	4a11      	ldr	r2, [pc, #68]	; (80140d8 <COM_voltages_ok+0xd0>)
 8014092:	697b      	ldr	r3, [r7, #20]
 8014094:	4413      	add	r3, r2
 8014096:	781b      	ldrb	r3, [r3, #0]
 8014098:	b29b      	uxth	r3, r3
 801409a:	887a      	ldrh	r2, [r7, #2]
 801409c:	429a      	cmp	r2, r3
 801409e:	d201      	bcs.n	80140a4 <COM_voltages_ok+0x9c>
			return ERROR_OVER_VOLTAGE;
 80140a0:	2316      	movs	r3, #22
 80140a2:	e010      	b.n	80140c6 <COM_voltages_ok+0xbe>
		}
		if (under_voltages[p] > sample_constraint) {
 80140a4:	4a0d      	ldr	r2, [pc, #52]	; (80140dc <COM_voltages_ok+0xd4>)
 80140a6:	697b      	ldr	r3, [r7, #20]
 80140a8:	4413      	add	r3, r2
 80140aa:	781b      	ldrb	r3, [r3, #0]
 80140ac:	b29b      	uxth	r3, r3
 80140ae:	887a      	ldrh	r2, [r7, #2]
 80140b0:	429a      	cmp	r2, r3
 80140b2:	d201      	bcs.n	80140b8 <COM_voltages_ok+0xb0>
			return ERROR_UNDER_VOLTAGE;
 80140b4:	2315      	movs	r3, #21
 80140b6:	e006      	b.n	80140c6 <COM_voltages_ok+0xbe>
	for (int p = 0; p < 126; p++) {
 80140b8:	697b      	ldr	r3, [r7, #20]
 80140ba:	3301      	adds	r3, #1
 80140bc:	617b      	str	r3, [r7, #20]
 80140be:	697b      	ldr	r3, [r7, #20]
 80140c0:	2b7d      	cmp	r3, #125	; 0x7d
 80140c2:	ddae      	ble.n	8014022 <COM_voltages_ok+0x1a>
		}
	}

	return 0;
 80140c4:	2300      	movs	r3, #0

}
 80140c6:	4618      	mov	r0, r3
 80140c8:	371c      	adds	r7, #28
 80140ca:	46bd      	mov	sp, r7
 80140cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80140ce:	bf00      	nop
 80140d0:	4086147b 	.word	0x4086147b
 80140d4:	4033d70a 	.word	0x4033d70a
 80140d8:	2000165c 	.word	0x2000165c
 80140dc:	200016dc 	.word	0x200016dc

080140e0 <COM_temperatures_ok>:
 * @Param	A vector of temperatures to check
 * @Param	The sample constraint. How many consecutive samples may be wrong before an error is triggered
 * @retval	An error code
 */
error_t COM_temperatures_ok(double *temperatures,
		uint16_t sample_constraint) {
 80140e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80140e2:	b087      	sub	sp, #28
 80140e4:	af00      	add	r7, sp, #0
 80140e6:	6078      	str	r0, [r7, #4]
 80140e8:	460b      	mov	r3, r1
 80140ea:	807b      	strh	r3, [r7, #2]
	const float upper_boundary = 60;
 80140ec:	4b2e      	ldr	r3, [pc, #184]	; (80141a8 <COM_temperatures_ok+0xc8>)
 80140ee:	613b      	str	r3, [r7, #16]
	const float lower_boundary = -20;
 80140f0:	4b2e      	ldr	r3, [pc, #184]	; (80141ac <COM_temperatures_ok+0xcc>)
 80140f2:	60fb      	str	r3, [r7, #12]

	for (int p = 0; p < 60; p++) {
 80140f4:	2300      	movs	r3, #0
 80140f6:	617b      	str	r3, [r7, #20]
 80140f8:	e04d      	b.n	8014196 <COM_temperatures_ok+0xb6>
		inc_res(temperatures[p] > upper_boundary,
 80140fa:	697b      	ldr	r3, [r7, #20]
 80140fc:	00db      	lsls	r3, r3, #3
 80140fe:	687a      	ldr	r2, [r7, #4]
 8014100:	4413      	add	r3, r2
 8014102:	e9d3 4500 	ldrd	r4, r5, [r3]
 8014106:	6938      	ldr	r0, [r7, #16]
 8014108:	f7ec fa10 	bl	800052c <__aeabi_f2d>
 801410c:	4602      	mov	r2, r0
 801410e:	460b      	mov	r3, r1
 8014110:	2101      	movs	r1, #1
 8014112:	460e      	mov	r6, r1
 8014114:	4620      	mov	r0, r4
 8014116:	4629      	mov	r1, r5
 8014118:	f7ec fcf0 	bl	8000afc <__aeabi_dcmpgt>
 801411c:	4603      	mov	r3, r0
 801411e:	2b00      	cmp	r3, #0
 8014120:	d101      	bne.n	8014126 <COM_temperatures_ok+0x46>
 8014122:	2300      	movs	r3, #0
 8014124:	461e      	mov	r6, r3
 8014126:	b2f3      	uxtb	r3, r6
 8014128:	4618      	mov	r0, r3
 801412a:	697b      	ldr	r3, [r7, #20]
 801412c:	4a20      	ldr	r2, [pc, #128]	; (80141b0 <COM_temperatures_ok+0xd0>)
 801412e:	4413      	add	r3, r2
 8014130:	4619      	mov	r1, r3
 8014132:	f7ff ff4f 	bl	8013fd4 <inc_res>
				&over_temperatures[p]);
		inc_res(lower_boundary > temperatures[p],
 8014136:	68f8      	ldr	r0, [r7, #12]
 8014138:	f7ec f9f8 	bl	800052c <__aeabi_f2d>
 801413c:	697b      	ldr	r3, [r7, #20]
 801413e:	00db      	lsls	r3, r3, #3
 8014140:	687a      	ldr	r2, [r7, #4]
 8014142:	4413      	add	r3, r2
 8014144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014148:	2401      	movs	r4, #1
 801414a:	f7ec fcd7 	bl	8000afc <__aeabi_dcmpgt>
 801414e:	4603      	mov	r3, r0
 8014150:	2b00      	cmp	r3, #0
 8014152:	d101      	bne.n	8014158 <COM_temperatures_ok+0x78>
 8014154:	2300      	movs	r3, #0
 8014156:	461c      	mov	r4, r3
 8014158:	b2e3      	uxtb	r3, r4
 801415a:	4618      	mov	r0, r3
 801415c:	697b      	ldr	r3, [r7, #20]
 801415e:	4a15      	ldr	r2, [pc, #84]	; (80141b4 <COM_temperatures_ok+0xd4>)
 8014160:	4413      	add	r3, r2
 8014162:	4619      	mov	r1, r3
 8014164:	f7ff ff36 	bl	8013fd4 <inc_res>
				&under_temperatures[p]);

		if (over_temperatures[p] > sample_constraint) {
 8014168:	4a11      	ldr	r2, [pc, #68]	; (80141b0 <COM_temperatures_ok+0xd0>)
 801416a:	697b      	ldr	r3, [r7, #20]
 801416c:	4413      	add	r3, r2
 801416e:	781b      	ldrb	r3, [r3, #0]
 8014170:	b29b      	uxth	r3, r3
 8014172:	887a      	ldrh	r2, [r7, #2]
 8014174:	429a      	cmp	r2, r3
 8014176:	d201      	bcs.n	801417c <COM_temperatures_ok+0x9c>
			return ERROR_OVER_TEMPERATURE;
 8014178:	2318      	movs	r3, #24
 801417a:	e010      	b.n	801419e <COM_temperatures_ok+0xbe>
		}
		if (under_temperatures[p] > sample_constraint) {
 801417c:	4a0d      	ldr	r2, [pc, #52]	; (80141b4 <COM_temperatures_ok+0xd4>)
 801417e:	697b      	ldr	r3, [r7, #20]
 8014180:	4413      	add	r3, r2
 8014182:	781b      	ldrb	r3, [r3, #0]
 8014184:	b29b      	uxth	r3, r3
 8014186:	887a      	ldrh	r2, [r7, #2]
 8014188:	429a      	cmp	r2, r3
 801418a:	d201      	bcs.n	8014190 <COM_temperatures_ok+0xb0>
			return ERROR_UNDER_TEMPERATURE;
 801418c:	2317      	movs	r3, #23
 801418e:	e006      	b.n	801419e <COM_temperatures_ok+0xbe>
	for (int p = 0; p < 60; p++) {
 8014190:	697b      	ldr	r3, [r7, #20]
 8014192:	3301      	adds	r3, #1
 8014194:	617b      	str	r3, [r7, #20]
 8014196:	697b      	ldr	r3, [r7, #20]
 8014198:	2b3b      	cmp	r3, #59	; 0x3b
 801419a:	ddae      	ble.n	80140fa <COM_temperatures_ok+0x1a>
		}
	}

	return 0;
 801419c:	2300      	movs	r3, #0

}
 801419e:	4618      	mov	r0, r3
 80141a0:	371c      	adds	r7, #28
 80141a2:	46bd      	mov	sp, r7
 80141a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80141a6:	bf00      	nop
 80141a8:	42700000 	.word	0x42700000
 80141ac:	c1a00000 	.word	0xc1a00000
 80141b0:	2000175c 	.word	0x2000175c
 80141b4:	20001798 	.word	0x20001798

080141b8 <COM_current_ok>:
 * @Param	A single current to check
 * @Param	The sample constraint. How many consecutive samples may be wrong before an error is triggered
 * @retval	An error code
 */
error_t COM_current_ok(double *current,
		uint16_t sample_constraint) {
 80141b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80141ba:	b085      	sub	sp, #20
 80141bc:	af00      	add	r7, sp, #0
 80141be:	6078      	str	r0, [r7, #4]
 80141c0:	460b      	mov	r3, r1
 80141c2:	807b      	strh	r3, [r7, #2]
	const float upper_boundary = 100;
 80141c4:	4b21      	ldr	r3, [pc, #132]	; (801424c <COM_current_ok+0x94>)
 80141c6:	60fb      	str	r3, [r7, #12]
	const float lower_boundary = -40;
 80141c8:	4b21      	ldr	r3, [pc, #132]	; (8014250 <COM_current_ok+0x98>)
 80141ca:	60bb      	str	r3, [r7, #8]

	inc_res(current[0] > upper_boundary, &over_current);
 80141cc:	687b      	ldr	r3, [r7, #4]
 80141ce:	e9d3 4500 	ldrd	r4, r5, [r3]
 80141d2:	68f8      	ldr	r0, [r7, #12]
 80141d4:	f7ec f9aa 	bl	800052c <__aeabi_f2d>
 80141d8:	4602      	mov	r2, r0
 80141da:	460b      	mov	r3, r1
 80141dc:	2101      	movs	r1, #1
 80141de:	460e      	mov	r6, r1
 80141e0:	4620      	mov	r0, r4
 80141e2:	4629      	mov	r1, r5
 80141e4:	f7ec fc8a 	bl	8000afc <__aeabi_dcmpgt>
 80141e8:	4603      	mov	r3, r0
 80141ea:	2b00      	cmp	r3, #0
 80141ec:	d101      	bne.n	80141f2 <COM_current_ok+0x3a>
 80141ee:	2300      	movs	r3, #0
 80141f0:	461e      	mov	r6, r3
 80141f2:	b2f3      	uxtb	r3, r6
 80141f4:	4917      	ldr	r1, [pc, #92]	; (8014254 <COM_current_ok+0x9c>)
 80141f6:	4618      	mov	r0, r3
 80141f8:	f7ff feec 	bl	8013fd4 <inc_res>
	inc_res(lower_boundary > current[0], &under_current);
 80141fc:	68b8      	ldr	r0, [r7, #8]
 80141fe:	f7ec f995 	bl	800052c <__aeabi_f2d>
 8014202:	687b      	ldr	r3, [r7, #4]
 8014204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014208:	2401      	movs	r4, #1
 801420a:	f7ec fc77 	bl	8000afc <__aeabi_dcmpgt>
 801420e:	4603      	mov	r3, r0
 8014210:	2b00      	cmp	r3, #0
 8014212:	d101      	bne.n	8014218 <COM_current_ok+0x60>
 8014214:	2300      	movs	r3, #0
 8014216:	461c      	mov	r4, r3
 8014218:	b2e3      	uxtb	r3, r4
 801421a:	490f      	ldr	r1, [pc, #60]	; (8014258 <COM_current_ok+0xa0>)
 801421c:	4618      	mov	r0, r3
 801421e:	f7ff fed9 	bl	8013fd4 <inc_res>

	if (over_current > sample_constraint) {
 8014222:	4b0c      	ldr	r3, [pc, #48]	; (8014254 <COM_current_ok+0x9c>)
 8014224:	781b      	ldrb	r3, [r3, #0]
 8014226:	b29b      	uxth	r3, r3
 8014228:	887a      	ldrh	r2, [r7, #2]
 801422a:	429a      	cmp	r2, r3
 801422c:	d201      	bcs.n	8014232 <COM_current_ok+0x7a>
		return ERROR_OVER_CURRENT;
 801422e:	2320      	movs	r3, #32
 8014230:	e008      	b.n	8014244 <COM_current_ok+0x8c>
	}
	if (under_current > sample_constraint) {
 8014232:	4b09      	ldr	r3, [pc, #36]	; (8014258 <COM_current_ok+0xa0>)
 8014234:	781b      	ldrb	r3, [r3, #0]
 8014236:	b29b      	uxth	r3, r3
 8014238:	887a      	ldrh	r2, [r7, #2]
 801423a:	429a      	cmp	r2, r3
 801423c:	d201      	bcs.n	8014242 <COM_current_ok+0x8a>
		return ERROR_UNDER_CURRENT;
 801423e:	231f      	movs	r3, #31
 8014240:	e000      	b.n	8014244 <COM_current_ok+0x8c>
	}

	return 0;
 8014242:	2300      	movs	r3, #0

}
 8014244:	4618      	mov	r0, r3
 8014246:	3714      	adds	r7, #20
 8014248:	46bd      	mov	sp, r7
 801424a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801424c:	42c80000 	.word	0x42c80000
 8014250:	c2200000 	.word	0xc2200000
 8014254:	200017d4 	.word	0x200017d4
 8014258:	200017d5 	.word	0x200017d5

0801425c <FAN_initialize>:
#include "main.h"
#include "programme_data.h"

#include "FAN.h"

void FAN_initialize(TIM_HandleTypeDef *htim) {
 801425c:	b580      	push	{r7, lr}
 801425e:	b084      	sub	sp, #16
 8014260:	af00      	add	r7, sp, #0
 8014262:	6078      	str	r0, [r7, #4]
	const float frequency = 1000;
 8014264:	4b10      	ldr	r3, [pc, #64]	; (80142a8 <FAN_initialize+0x4c>)
 8014266:	60fb      	str	r3, [r7, #12]

	htim->Instance->ARR = 65535 / frequency;
 8014268:	eddf 6a10 	vldr	s13, [pc, #64]	; 80142ac <FAN_initialize+0x50>
 801426c:	ed97 7a03 	vldr	s14, [r7, #12]
 8014270:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8014274:	687b      	ldr	r3, [r7, #4]
 8014276:	681b      	ldr	r3, [r3, #0]
 8014278:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801427c:	ee17 2a90 	vmov	r2, s15
 8014280:	62da      	str	r2, [r3, #44]	; 0x2c
	htim->Instance->CCR3 = htim->Instance->ARR / 2;
 8014282:	687b      	ldr	r3, [r7, #4]
 8014284:	681b      	ldr	r3, [r3, #0]
 8014286:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014288:	687b      	ldr	r3, [r7, #4]
 801428a:	681b      	ldr	r3, [r3, #0]
 801428c:	0852      	lsrs	r2, r2, #1
 801428e:	63da      	str	r2, [r3, #60]	; 0x3c
	htim->Instance->CNT = 0;
 8014290:	687b      	ldr	r3, [r7, #4]
 8014292:	681b      	ldr	r3, [r3, #0]
 8014294:	2200      	movs	r2, #0
 8014296:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_PWM_Start(htim, TIM_CHANNEL_3);
 8014298:	2108      	movs	r1, #8
 801429a:	6878      	ldr	r0, [r7, #4]
 801429c:	f013 fffe 	bl	802829c <HAL_TIM_PWM_Start>

}
 80142a0:	bf00      	nop
 80142a2:	3710      	adds	r7, #16
 80142a4:	46bd      	mov	sp, r7
 80142a6:	bd80      	pop	{r7, pc}
 80142a8:	447a0000 	.word	0x447a0000
 80142ac:	477fff00 	.word	0x477fff00

080142b0 <FAN_duty_cycle>:

void FAN_duty_cycle(TIM_HandleTypeDef *htim, float duty_cycle) {
 80142b0:	b480      	push	{r7}
 80142b2:	b083      	sub	sp, #12
 80142b4:	af00      	add	r7, sp, #0
 80142b6:	6078      	str	r0, [r7, #4]
 80142b8:	ed87 0a00 	vstr	s0, [r7]
	if (duty_cycle < 0) {
 80142bc:	edd7 7a00 	vldr	s15, [r7]
 80142c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80142c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80142c8:	d502      	bpl.n	80142d0 <FAN_duty_cycle+0x20>
		duty_cycle = 0;
 80142ca:	f04f 0300 	mov.w	r3, #0
 80142ce:	603b      	str	r3, [r7, #0]
	}
	if (100 < duty_cycle) {
 80142d0:	edd7 7a00 	vldr	s15, [r7]
 80142d4:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8014328 <FAN_duty_cycle+0x78>
 80142d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80142dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80142e0:	dd01      	ble.n	80142e6 <FAN_duty_cycle+0x36>
		duty_cycle = 100;
 80142e2:	4b12      	ldr	r3, [pc, #72]	; (801432c <FAN_duty_cycle+0x7c>)
 80142e4:	603b      	str	r3, [r7, #0]
	}

	htim->Instance->CCR3 = (duty_cycle / 100) * htim->Instance->ARR;
 80142e6:	edd7 7a00 	vldr	s15, [r7]
 80142ea:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8014328 <FAN_duty_cycle+0x78>
 80142ee:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80142f2:	687b      	ldr	r3, [r7, #4]
 80142f4:	681b      	ldr	r3, [r3, #0]
 80142f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80142f8:	ee07 3a90 	vmov	s15, r3
 80142fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014300:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014304:	687b      	ldr	r3, [r7, #4]
 8014306:	681b      	ldr	r3, [r3, #0]
 8014308:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801430c:	ee17 2a90 	vmov	r2, s15
 8014310:	63da      	str	r2, [r3, #60]	; 0x3c
	htim->Instance->CNT = 0;
 8014312:	687b      	ldr	r3, [r7, #4]
 8014314:	681b      	ldr	r3, [r3, #0]
 8014316:	2200      	movs	r2, #0
 8014318:	625a      	str	r2, [r3, #36]	; 0x24
}
 801431a:	bf00      	nop
 801431c:	370c      	adds	r7, #12
 801431e:	46bd      	mov	sp, r7
 8014320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014324:	4770      	bx	lr
 8014326:	bf00      	nop
 8014328:	42c80000 	.word	0x42c80000
 801432c:	42c80000 	.word	0x42c80000

08014330 <HAL_TIM_IC_CaptureCallback>:
#include "programme_data.h"
#include "programme_queues.h"

static IMD_t IMD;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8014330:	b580      	push	{r7, lr}
 8014332:	b086      	sub	sp, #24
 8014334:	af00      	add	r7, sp, #0
 8014336:	6078      	str	r0, [r7, #4]
	float ante = 0;
 8014338:	f04f 0300 	mov.w	r3, #0
 801433c:	617b      	str	r3, [r7, #20]
	float conq = 0;
 801433e:	f04f 0300 	mov.w	r3, #0
 8014342:	613b      	str	r3, [r7, #16]

	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8014344:	2300      	movs	r3, #0
 8014346:	60fb      	str	r3, [r7, #12]

	if (htim->Instance == TIM2) {
 8014348:	687b      	ldr	r3, [r7, #4]
 801434a:	681b      	ldr	r3, [r3, #0]
 801434c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8014350:	d148      	bne.n	80143e4 <HAL_TIM_IC_CaptureCallback+0xb4>
		ante = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8014352:	2104      	movs	r1, #4
 8014354:	6878      	ldr	r0, [r7, #4]
 8014356:	f014 fe37 	bl	8028fc8 <HAL_TIM_ReadCapturedValue>
 801435a:	ee07 0a90 	vmov	s15, r0
 801435e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014362:	edc7 7a05 	vstr	s15, [r7, #20]
		conq = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8014366:	2100      	movs	r1, #0
 8014368:	6878      	ldr	r0, [r7, #4]
 801436a:	f014 fe2d 	bl	8028fc8 <HAL_TIM_ReadCapturedValue>
 801436e:	ee07 0a90 	vmov	s15, r0
 8014372:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014376:	edc7 7a04 	vstr	s15, [r7, #16]

		IMD.duty_cycle = ante / conq;
 801437a:	ed97 7a05 	vldr	s14, [r7, #20]
 801437e:	edd7 7a04 	vldr	s15, [r7, #16]
 8014382:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8014386:	ee16 0a90 	vmov	r0, s13
 801438a:	f7ec f8cf 	bl	800052c <__aeabi_f2d>
 801438e:	4602      	mov	r2, r0
 8014390:	460b      	mov	r3, r1
 8014392:	4916      	ldr	r1, [pc, #88]	; (80143ec <HAL_TIM_IC_CaptureCallback+0xbc>)
 8014394:	e9c1 2300 	strd	r2, r3, [r1]
		IMD.frequency = 100000000 / (conq + 1);
 8014398:	edd7 7a04 	vldr	s15, [r7, #16]
 801439c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80143a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80143a4:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80143f0 <HAL_TIM_IC_CaptureCallback+0xc0>
 80143a8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80143ac:	ee16 0a90 	vmov	r0, s13
 80143b0:	f7ec f8bc 	bl	800052c <__aeabi_f2d>
 80143b4:	4602      	mov	r2, r0
 80143b6:	460b      	mov	r3, r1
 80143b8:	490c      	ldr	r1, [pc, #48]	; (80143ec <HAL_TIM_IC_CaptureCallback+0xbc>)
 80143ba:	e9c1 2302 	strd	r2, r3, [r1, #8]

		xQueueOverwriteFromISR(IMD_queue, &IMD, &xHigherPriorityTaskWoken);
 80143be:	4b0d      	ldr	r3, [pc, #52]	; (80143f4 <HAL_TIM_IC_CaptureCallback+0xc4>)
 80143c0:	6818      	ldr	r0, [r3, #0]
 80143c2:	f107 020c 	add.w	r2, r7, #12
 80143c6:	2302      	movs	r3, #2
 80143c8:	4908      	ldr	r1, [pc, #32]	; (80143ec <HAL_TIM_IC_CaptureCallback+0xbc>)
 80143ca:	f016 f8dd 	bl	802a588 <xQueueGenericSendFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80143ce:	68fb      	ldr	r3, [r7, #12]
 80143d0:	2b00      	cmp	r3, #0
 80143d2:	d007      	beq.n	80143e4 <HAL_TIM_IC_CaptureCallback+0xb4>
 80143d4:	4b08      	ldr	r3, [pc, #32]	; (80143f8 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80143d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80143da:	601a      	str	r2, [r3, #0]
 80143dc:	f3bf 8f4f 	dsb	sy
 80143e0:	f3bf 8f6f 	isb	sy
	}
}
 80143e4:	bf00      	nop
 80143e6:	3718      	adds	r7, #24
 80143e8:	46bd      	mov	sp, r7
 80143ea:	bd80      	pop	{r7, pc}
 80143ec:	200017d8 	.word	0x200017d8
 80143f0:	4cbebc20 	.word	0x4cbebc20
 80143f4:	2001b734 	.word	0x2001b734
 80143f8:	e000ed04 	.word	0xe000ed04

080143fc <initialize_IMD>:

void initialize_IMD(TIM_HandleTypeDef *htim) {
 80143fc:	b580      	push	{r7, lr}
 80143fe:	b082      	sub	sp, #8
 8014400:	af00      	add	r7, sp, #0
 8014402:	6078      	str	r0, [r7, #4]
	htim->Instance->ARR = 42000000;
 8014404:	687b      	ldr	r3, [r7, #4]
 8014406:	681b      	ldr	r3, [r3, #0]
 8014408:	4a0b      	ldr	r2, [pc, #44]	; (8014438 <initialize_IMD+0x3c>)
 801440a:	62da      	str	r2, [r3, #44]	; 0x2c

	if (HAL_TIM_IC_Start_IT(htim, TIM_CHANNEL_1) != HAL_OK) {
 801440c:	2100      	movs	r1, #0
 801440e:	6878      	ldr	r0, [r7, #4]
 8014410:	f014 f942 	bl	8028698 <HAL_TIM_IC_Start_IT>
 8014414:	4603      	mov	r3, r0
 8014416:	2b00      	cmp	r3, #0
 8014418:	d001      	beq.n	801441e <initialize_IMD+0x22>
		Error_Handler();
 801441a:	f003 f885 	bl	8017528 <Error_Handler>
	}

	if (HAL_TIM_IC_Start(htim, TIM_CHANNEL_2) != HAL_OK) {
 801441e:	2104      	movs	r1, #4
 8014420:	6878      	ldr	r0, [r7, #4]
 8014422:	f014 f85d 	bl	80284e0 <HAL_TIM_IC_Start>
 8014426:	4603      	mov	r3, r0
 8014428:	2b00      	cmp	r3, #0
 801442a:	d001      	beq.n	8014430 <initialize_IMD+0x34>
		Error_Handler();
 801442c:	f003 f87c 	bl	8017528 <Error_Handler>
	}
}
 8014430:	bf00      	nop
 8014432:	3708      	adds	r7, #8
 8014434:	46bd      	mov	sp, r7
 8014436:	bd80      	pop	{r7, pc}
 8014438:	0280de80 	.word	0x0280de80

0801443c <pec15_calc>:
 * @param	The data used to calculate the PEC
 * @retval	The 16-bit PEC code
 */
uint16_t pec15_calc(uint8_t len, // Number of bytes that will be used to calculate a PEC
		uint8_t *data  // Array of data that will be used to calculate  a PEC
		) {
 801443c:	b480      	push	{r7}
 801443e:	b085      	sub	sp, #20
 8014440:	af00      	add	r7, sp, #0
 8014442:	4603      	mov	r3, r0
 8014444:	6039      	str	r1, [r7, #0]
 8014446:	71fb      	strb	r3, [r7, #7]
	uint16_t remainder, addr;
	remainder = 16;                    // initialize the PEC
 8014448:	2310      	movs	r3, #16
 801444a:	81fb      	strh	r3, [r7, #14]
	for (uint8_t i = 0; i < len; i++)  // loops for each byte in data array
 801444c:	2300      	movs	r3, #0
 801444e:	737b      	strb	r3, [r7, #13]
 8014450:	e018      	b.n	8014484 <pec15_calc+0x48>
			{
		addr = ((remainder >> 7) ^ data[i]) & 0xff; // calculate PEC table address
 8014452:	89fb      	ldrh	r3, [r7, #14]
 8014454:	09db      	lsrs	r3, r3, #7
 8014456:	b29a      	uxth	r2, r3
 8014458:	7b7b      	ldrb	r3, [r7, #13]
 801445a:	6839      	ldr	r1, [r7, #0]
 801445c:	440b      	add	r3, r1
 801445e:	781b      	ldrb	r3, [r3, #0]
 8014460:	b29b      	uxth	r3, r3
 8014462:	4053      	eors	r3, r2
 8014464:	b29b      	uxth	r3, r3
 8014466:	b2db      	uxtb	r3, r3
 8014468:	817b      	strh	r3, [r7, #10]
		remainder = (remainder << 8) ^ crc15Table[addr];
 801446a:	89fb      	ldrh	r3, [r7, #14]
 801446c:	021b      	lsls	r3, r3, #8
 801446e:	b29a      	uxth	r2, r3
 8014470:	897b      	ldrh	r3, [r7, #10]
 8014472:	490b      	ldr	r1, [pc, #44]	; (80144a0 <pec15_calc+0x64>)
 8014474:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8014478:	b29b      	uxth	r3, r3
 801447a:	4053      	eors	r3, r2
 801447c:	81fb      	strh	r3, [r7, #14]
	for (uint8_t i = 0; i < len; i++)  // loops for each byte in data array
 801447e:	7b7b      	ldrb	r3, [r7, #13]
 8014480:	3301      	adds	r3, #1
 8014482:	737b      	strb	r3, [r7, #13]
 8014484:	7b7a      	ldrb	r2, [r7, #13]
 8014486:	79fb      	ldrb	r3, [r7, #7]
 8014488:	429a      	cmp	r2, r3
 801448a:	d3e2      	bcc.n	8014452 <pec15_calc+0x16>
	}
	return (remainder * 2);  // The CRC15 has a 0 in the LSB so the remainder
 801448c:	89fb      	ldrh	r3, [r7, #14]
 801448e:	005b      	lsls	r3, r3, #1
 8014490:	b29b      	uxth	r3, r3
							 // must be multiplied by 2
}
 8014492:	4618      	mov	r0, r3
 8014494:	3714      	adds	r7, #20
 8014496:	46bd      	mov	sp, r7
 8014498:	f85d 7b04 	ldr.w	r7, [sp], #4
 801449c:	4770      	bx	lr
 801449e:	bf00      	nop
 80144a0:	0802f30c 	.word	0x0802f30c

080144a4 <initialize_LTC>:
/*
 * @brief	Set the hspi which LTC uses
 * @param	The hspi to be used
 * @retval	None
 */
void initialize_LTC(SPI_HandleTypeDef *hspi) {
 80144a4:	b480      	push	{r7}
 80144a6:	b083      	sub	sp, #12
 80144a8:	af00      	add	r7, sp, #0
 80144aa:	6078      	str	r0, [r7, #4]
	hltc = hspi;
 80144ac:	4a04      	ldr	r2, [pc, #16]	; (80144c0 <initialize_LTC+0x1c>)
 80144ae:	687b      	ldr	r3, [r7, #4]
 80144b0:	6013      	str	r3, [r2, #0]
}
 80144b2:	bf00      	nop
 80144b4:	370c      	adds	r7, #12
 80144b6:	46bd      	mov	sp, r7
 80144b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144bc:	4770      	bx	lr
 80144be:	bf00      	nop
 80144c0:	2001b76c 	.word	0x2001b76c

080144c4 <LTC_CS_select>:

/*
 * @brief	Selects CS
 * @retval	None
 */
void LTC_CS_select(void) {
 80144c4:	b580      	push	{r7, lr}
 80144c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LTC_CS_GPIO_Port, LTC_CS_Pin, 0);
 80144c8:	2200      	movs	r2, #0
 80144ca:	2110      	movs	r1, #16
 80144cc:	4802      	ldr	r0, [pc, #8]	; (80144d8 <LTC_CS_select+0x14>)
 80144ce:	f012 fb13 	bl	8026af8 <HAL_GPIO_WritePin>
}
 80144d2:	bf00      	nop
 80144d4:	bd80      	pop	{r7, pc}
 80144d6:	bf00      	nop
 80144d8:	40020800 	.word	0x40020800

080144dc <LTC_CS_deselect>:

/*
 * @brief	Deselects CS
 * @retval	None
 */
void LTC_CS_deselect(void) {
 80144dc:	b580      	push	{r7, lr}
 80144de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LTC_CS_GPIO_Port, LTC_CS_Pin, 1);
 80144e0:	2201      	movs	r2, #1
 80144e2:	2110      	movs	r1, #16
 80144e4:	4802      	ldr	r0, [pc, #8]	; (80144f0 <LTC_CS_deselect+0x14>)
 80144e6:	f012 fb07 	bl	8026af8 <HAL_GPIO_WritePin>
}
 80144ea:	bf00      	nop
 80144ec:	bd80      	pop	{r7, pc}
 80144ee:	bf00      	nop
 80144f0:	40020800 	.word	0x40020800

080144f4 <LTC_wake>:

/*
 * @brief	A helper function which interfaces with SPI. wakes the isoSPI port from sleep
 * @retval	LTC Status
 */
uint8_t LTC_wake() {
 80144f4:	b580      	push	{r7, lr}
 80144f6:	b082      	sub	sp, #8
 80144f8:	af00      	add	r7, sp, #0
	uint16_t pec;

	// This is the ADSTAT command. Chosen for no specific reason
	uint16_t command = 0b0000010101101000;
 80144fa:	f44f 63ad 	mov.w	r3, #1384	; 0x568
 80144fe:	80fb      	strh	r3, [r7, #6]

	// This is how one would pack the command, calculate the PEC, and the pack the contents.
	LTC_command_buffer[0] = command >> 8;
 8014500:	88fb      	ldrh	r3, [r7, #6]
 8014502:	0a1b      	lsrs	r3, r3, #8
 8014504:	b29b      	uxth	r3, r3
 8014506:	b2da      	uxtb	r2, r3
 8014508:	4b12      	ldr	r3, [pc, #72]	; (8014554 <LTC_wake+0x60>)
 801450a:	701a      	strb	r2, [r3, #0]
	LTC_command_buffer[1] = command;
 801450c:	88fb      	ldrh	r3, [r7, #6]
 801450e:	b2da      	uxtb	r2, r3
 8014510:	4b10      	ldr	r3, [pc, #64]	; (8014554 <LTC_wake+0x60>)
 8014512:	705a      	strb	r2, [r3, #1]
	pec = pec15_calc(2, LTC_command_buffer);
 8014514:	490f      	ldr	r1, [pc, #60]	; (8014554 <LTC_wake+0x60>)
 8014516:	2002      	movs	r0, #2
 8014518:	f7ff ff90 	bl	801443c <pec15_calc>
 801451c:	4603      	mov	r3, r0
 801451e:	80bb      	strh	r3, [r7, #4]
	LTC_command_buffer[2] = pec >> 8;
 8014520:	88bb      	ldrh	r3, [r7, #4]
 8014522:	0a1b      	lsrs	r3, r3, #8
 8014524:	b29b      	uxth	r3, r3
 8014526:	b2da      	uxtb	r2, r3
 8014528:	4b0a      	ldr	r3, [pc, #40]	; (8014554 <LTC_wake+0x60>)
 801452a:	709a      	strb	r2, [r3, #2]
	LTC_command_buffer[3] = pec;
 801452c:	88bb      	ldrh	r3, [r7, #4]
 801452e:	b2da      	uxtb	r2, r3
 8014530:	4b08      	ldr	r3, [pc, #32]	; (8014554 <LTC_wake+0x60>)
 8014532:	70da      	strb	r2, [r3, #3]

	// Simply lock the CS before transmitting and/or receiving
	LTC_CS_select();
 8014534:	f7ff ffc6 	bl	80144c4 <LTC_CS_select>
	HAL_SPI_Transmit(hltc, LTC_command_buffer, 4, LTC_COM_TIMEOUT);
 8014538:	4b07      	ldr	r3, [pc, #28]	; (8014558 <LTC_wake+0x64>)
 801453a:	6818      	ldr	r0, [r3, #0]
 801453c:	2300      	movs	r3, #0
 801453e:	2204      	movs	r2, #4
 8014540:	4904      	ldr	r1, [pc, #16]	; (8014554 <LTC_wake+0x60>)
 8014542:	f013 f80a 	bl	802755a <HAL_SPI_Transmit>
	LTC_CS_deselect();
 8014546:	f7ff ffc9 	bl	80144dc <LTC_CS_deselect>

	return 1;
 801454a:	2301      	movs	r3, #1
}
 801454c:	4618      	mov	r0, r3
 801454e:	3708      	adds	r7, #8
 8014550:	46bd      	mov	sp, r7
 8014552:	bd80      	pop	{r7, pc}
 8014554:	2001b77c 	.word	0x2001b77c
 8014558:	2001b76c 	.word	0x2001b76c

0801455c <LTC_command>:
 * @brief	A helper function which interfaces with SPI.
 * @param	Wether or not to wake the isoSPI port first
 * @param	Which command to be sent
 * @retval	LTC Status
 */
uint8_t LTC_command(uint8_t wake, uint16_t command) {
 801455c:	b580      	push	{r7, lr}
 801455e:	b084      	sub	sp, #16
 8014560:	af00      	add	r7, sp, #0
 8014562:	4603      	mov	r3, r0
 8014564:	460a      	mov	r2, r1
 8014566:	71fb      	strb	r3, [r7, #7]
 8014568:	4613      	mov	r3, r2
 801456a:	80bb      	strh	r3, [r7, #4]
	uint16_t pec;

	if (wake) {
 801456c:	79fb      	ldrb	r3, [r7, #7]
 801456e:	2b00      	cmp	r3, #0
 8014570:	d006      	beq.n	8014580 <LTC_command+0x24>
		if (!LTC_wake()) {
 8014572:	f7ff ffbf 	bl	80144f4 <LTC_wake>
 8014576:	4603      	mov	r3, r0
 8014578:	2b00      	cmp	r3, #0
 801457a:	d101      	bne.n	8014580 <LTC_command+0x24>
			return 0;
 801457c:	2300      	movs	r3, #0
 801457e:	e025      	b.n	80145cc <LTC_command+0x70>
		}
	}

	LTC_command_buffer[0] = command >> 8;
 8014580:	88bb      	ldrh	r3, [r7, #4]
 8014582:	0a1b      	lsrs	r3, r3, #8
 8014584:	b29b      	uxth	r3, r3
 8014586:	b2da      	uxtb	r2, r3
 8014588:	4b12      	ldr	r3, [pc, #72]	; (80145d4 <LTC_command+0x78>)
 801458a:	701a      	strb	r2, [r3, #0]
	LTC_command_buffer[1] = command;
 801458c:	88bb      	ldrh	r3, [r7, #4]
 801458e:	b2da      	uxtb	r2, r3
 8014590:	4b10      	ldr	r3, [pc, #64]	; (80145d4 <LTC_command+0x78>)
 8014592:	705a      	strb	r2, [r3, #1]
	pec = pec15_calc(2, LTC_command_buffer);
 8014594:	490f      	ldr	r1, [pc, #60]	; (80145d4 <LTC_command+0x78>)
 8014596:	2002      	movs	r0, #2
 8014598:	f7ff ff50 	bl	801443c <pec15_calc>
 801459c:	4603      	mov	r3, r0
 801459e:	81fb      	strh	r3, [r7, #14]
	LTC_command_buffer[2] = pec >> 8;
 80145a0:	89fb      	ldrh	r3, [r7, #14]
 80145a2:	0a1b      	lsrs	r3, r3, #8
 80145a4:	b29b      	uxth	r3, r3
 80145a6:	b2da      	uxtb	r2, r3
 80145a8:	4b0a      	ldr	r3, [pc, #40]	; (80145d4 <LTC_command+0x78>)
 80145aa:	709a      	strb	r2, [r3, #2]
	LTC_command_buffer[3] = pec;
 80145ac:	89fb      	ldrh	r3, [r7, #14]
 80145ae:	b2da      	uxtb	r2, r3
 80145b0:	4b08      	ldr	r3, [pc, #32]	; (80145d4 <LTC_command+0x78>)
 80145b2:	70da      	strb	r2, [r3, #3]

	LTC_CS_select();
 80145b4:	f7ff ff86 	bl	80144c4 <LTC_CS_select>
	HAL_SPI_Transmit(hltc, LTC_command_buffer, 4, LTC_COM_TIMEOUT);
 80145b8:	4b07      	ldr	r3, [pc, #28]	; (80145d8 <LTC_command+0x7c>)
 80145ba:	6818      	ldr	r0, [r3, #0]
 80145bc:	2300      	movs	r3, #0
 80145be:	2204      	movs	r2, #4
 80145c0:	4904      	ldr	r1, [pc, #16]	; (80145d4 <LTC_command+0x78>)
 80145c2:	f012 ffca 	bl	802755a <HAL_SPI_Transmit>
	LTC_CS_deselect();
 80145c6:	f7ff ff89 	bl	80144dc <LTC_CS_deselect>

	return 1;
 80145ca:	2301      	movs	r3, #1
}
 80145cc:	4618      	mov	r0, r3
 80145ce:	3710      	adds	r7, #16
 80145d0:	46bd      	mov	sp, r7
 80145d2:	bd80      	pop	{r7, pc}
 80145d4:	2001b77c 	.word	0x2001b77c
 80145d8:	2001b76c 	.word	0x2001b76c

080145dc <LTC_read_command>:
 * @brief	A helper function which interfaces with SPI. Puts received data in LTC_read_buffer
 * @param	Whether or not to wake the isoSPI port first
 * @param	Which command the received data corresponds to
 * @retval	LTC Status
 */
uint8_t LTC_read_command(uint8_t wake, uint16_t command) {
 80145dc:	b580      	push	{r7, lr}
 80145de:	b084      	sub	sp, #16
 80145e0:	af00      	add	r7, sp, #0
 80145e2:	4603      	mov	r3, r0
 80145e4:	460a      	mov	r2, r1
 80145e6:	71fb      	strb	r3, [r7, #7]
 80145e8:	4613      	mov	r3, r2
 80145ea:	80bb      	strh	r3, [r7, #4]
	uint16_t pec;

	if (wake) {
 80145ec:	79fb      	ldrb	r3, [r7, #7]
 80145ee:	2b00      	cmp	r3, #0
 80145f0:	d006      	beq.n	8014600 <LTC_read_command+0x24>
		if (!LTC_wake()) {
 80145f2:	f7ff ff7f 	bl	80144f4 <LTC_wake>
 80145f6:	4603      	mov	r3, r0
 80145f8:	2b00      	cmp	r3, #0
 80145fa:	d101      	bne.n	8014600 <LTC_read_command+0x24>
			return 0;
 80145fc:	2300      	movs	r3, #0
 80145fe:	e042      	b.n	8014686 <LTC_read_command+0xaa>
		}
	}

	LTC_command_buffer[0] = command >> 8;
 8014600:	88bb      	ldrh	r3, [r7, #4]
 8014602:	0a1b      	lsrs	r3, r3, #8
 8014604:	b29b      	uxth	r3, r3
 8014606:	b2da      	uxtb	r2, r3
 8014608:	4b21      	ldr	r3, [pc, #132]	; (8014690 <LTC_read_command+0xb4>)
 801460a:	701a      	strb	r2, [r3, #0]
	LTC_command_buffer[1] = command;
 801460c:	88bb      	ldrh	r3, [r7, #4]
 801460e:	b2da      	uxtb	r2, r3
 8014610:	4b1f      	ldr	r3, [pc, #124]	; (8014690 <LTC_read_command+0xb4>)
 8014612:	705a      	strb	r2, [r3, #1]
	pec = pec15_calc(2, LTC_command_buffer);
 8014614:	491e      	ldr	r1, [pc, #120]	; (8014690 <LTC_read_command+0xb4>)
 8014616:	2002      	movs	r0, #2
 8014618:	f7ff ff10 	bl	801443c <pec15_calc>
 801461c:	4603      	mov	r3, r0
 801461e:	81fb      	strh	r3, [r7, #14]
	LTC_command_buffer[2] = pec >> 8;
 8014620:	89fb      	ldrh	r3, [r7, #14]
 8014622:	0a1b      	lsrs	r3, r3, #8
 8014624:	b29b      	uxth	r3, r3
 8014626:	b2da      	uxtb	r2, r3
 8014628:	4b19      	ldr	r3, [pc, #100]	; (8014690 <LTC_read_command+0xb4>)
 801462a:	709a      	strb	r2, [r3, #2]
	LTC_command_buffer[3] = pec;
 801462c:	89fb      	ldrh	r3, [r7, #14]
 801462e:	b2da      	uxtb	r2, r3
 8014630:	4b17      	ldr	r3, [pc, #92]	; (8014690 <LTC_read_command+0xb4>)
 8014632:	70da      	strb	r2, [r3, #3]

	// We receive at the same instance
	LTC_CS_select();
 8014634:	f7ff ff46 	bl	80144c4 <LTC_CS_select>
	HAL_SPI_Transmit(hltc, LTC_command_buffer, 4, LTC_COM_TIMEOUT);
 8014638:	4b16      	ldr	r3, [pc, #88]	; (8014694 <LTC_read_command+0xb8>)
 801463a:	6818      	ldr	r0, [r3, #0]
 801463c:	2300      	movs	r3, #0
 801463e:	2204      	movs	r2, #4
 8014640:	4913      	ldr	r1, [pc, #76]	; (8014690 <LTC_read_command+0xb4>)
 8014642:	f012 ff8a 	bl	802755a <HAL_SPI_Transmit>
	HAL_SPI_Receive(hltc, LTC_read_buffer, 10, LTC_COM_TIMEOUT);
 8014646:	4b13      	ldr	r3, [pc, #76]	; (8014694 <LTC_read_command+0xb8>)
 8014648:	6818      	ldr	r0, [r3, #0]
 801464a:	2300      	movs	r3, #0
 801464c:	220a      	movs	r2, #10
 801464e:	4912      	ldr	r1, [pc, #72]	; (8014698 <LTC_read_command+0xbc>)
 8014650:	f013 f8bf 	bl	80277d2 <HAL_SPI_Receive>
	LTC_CS_deselect();
 8014654:	f7ff ff42 	bl	80144dc <LTC_CS_deselect>

	// We should make sure that the data is correct
	pec = pec15_calc(8, LTC_read_buffer);
 8014658:	490f      	ldr	r1, [pc, #60]	; (8014698 <LTC_read_command+0xbc>)
 801465a:	2008      	movs	r0, #8
 801465c:	f7ff feee 	bl	801443c <pec15_calc>
 8014660:	4603      	mov	r3, r0
 8014662:	81fb      	strh	r3, [r7, #14]

	// If there is a discrepancy we return an error code
	if (!((((pec >> 8) & 0xff) != LTC_read_buffer[8])
 8014664:	89fb      	ldrh	r3, [r7, #14]
 8014666:	0a1b      	lsrs	r3, r3, #8
 8014668:	b29b      	uxth	r3, r3
 801466a:	b2db      	uxtb	r3, r3
 801466c:	4a0a      	ldr	r2, [pc, #40]	; (8014698 <LTC_read_command+0xbc>)
 801466e:	7a12      	ldrb	r2, [r2, #8]
 8014670:	4293      	cmp	r3, r2
 8014672:	d005      	beq.n	8014680 <LTC_read_command+0xa4>
			&& (((pec >> 0) & 0xff) != LTC_read_buffer[9]))) {
 8014674:	89fb      	ldrh	r3, [r7, #14]
 8014676:	b2db      	uxtb	r3, r3
 8014678:	4a07      	ldr	r2, [pc, #28]	; (8014698 <LTC_read_command+0xbc>)
 801467a:	7a52      	ldrb	r2, [r2, #9]
	if (!((((pec >> 8) & 0xff) != LTC_read_buffer[8])
 801467c:	4293      	cmp	r3, r2
 801467e:	d101      	bne.n	8014684 <LTC_read_command+0xa8>
		return 0;
 8014680:	2300      	movs	r3, #0
 8014682:	e000      	b.n	8014686 <LTC_read_command+0xaa>
	}

	return 1;
 8014684:	2301      	movs	r3, #1
}
 8014686:	4618      	mov	r0, r3
 8014688:	3710      	adds	r7, #16
 801468a:	46bd      	mov	sp, r7
 801468c:	bd80      	pop	{r7, pc}
 801468e:	bf00      	nop
 8014690:	2001b77c 	.word	0x2001b77c
 8014694:	2001b76c 	.word	0x2001b76c
 8014698:	2001b770 	.word	0x2001b770

0801469c <LTC_acquire_data>:
 * @brief	The function which acquires all of the cell temperatures and voltages, and places them in cell_voltages and cell_temperatures
 * @param	Whether or not to wake the isoSPI port beforehand
 * @param	LTC_data_valid[n] is high if the n:th slave has given valid data
 * @retval	LTC Status
 */
uint8_t LTC_acquire_data(uint8_t wake) {
 801469c:	b580      	push	{r7, lr}
 801469e:	b088      	sub	sp, #32
 80146a0:	af00      	add	r7, sp, #0
 80146a2:	4603      	mov	r3, r0
 80146a4:	71fb      	strb	r3, [r7, #7]
	int p, k, i, j, command;

	/* ADCV, MD = 10, PUP = 1, DCP = 0, CH = 000 */
	command = 0b0000001101110000;
 80146a6:	f44f 735c 	mov.w	r3, #880	; 0x370
 80146aa:	60fb      	str	r3, [r7, #12]

	LTC_command(wake, command);
 80146ac:	68fb      	ldr	r3, [r7, #12]
 80146ae:	b29a      	uxth	r2, r3
 80146b0:	79fb      	ldrb	r3, [r7, #7]
 80146b2:	4611      	mov	r1, r2
 80146b4:	4618      	mov	r0, r3
 80146b6:	f7ff ff51 	bl	801455c <LTC_command>

	HAL_Delay(2);
 80146ba:	2002      	movs	r0, #2
 80146bc:	f00f ffde 	bl	802467c <HAL_Delay>

	/* ADAX : MD = 10, PUP = 1, CH = 000 */
	command = 0b0000010101100000;
 80146c0:	f44f 63ac 	mov.w	r3, #1376	; 0x560
 80146c4:	60fb      	str	r3, [r7, #12]

	LTC_command(0, command);
 80146c6:	68fb      	ldr	r3, [r7, #12]
 80146c8:	b29b      	uxth	r3, r3
 80146ca:	4619      	mov	r1, r3
 80146cc:	2000      	movs	r0, #0
 80146ce:	f7ff ff45 	bl	801455c <LTC_command>

	//osDelay(configTICK_RATE_HZ * 0.02); // ~2 ms
	HAL_Delay(2);
 80146d2:	2002      	movs	r0, #2
 80146d4:	f00f ffd2 	bl	802467c <HAL_Delay>

	// First we fill the cell_voltage buffer with the integer values
	p = 0;
 80146d8:	2300      	movs	r3, #0
 80146da:	61fb      	str	r3, [r7, #28]

	for (k = 0; k < 12; k++) { // 12 segments
 80146dc:	2300      	movs	r3, #0
 80146de:	61bb      	str	r3, [r7, #24]
 80146e0:	e041      	b.n	8014766 <LTC_acquire_data+0xca>
		for (i = 0; i < 6; i++) {
 80146e2:	2300      	movs	r3, #0
 80146e4:	617b      	str	r3, [r7, #20]
 80146e6:	e038      	b.n	801475a <LTC_acquire_data+0xbe>
			// We use the RDCVA command and increment it every pass to get RDCVB, RDCVC .. RDAUXB
			command = 0b1000000000000100 | (cellstack_address_map(k) << 11);
 80146e8:	69bb      	ldr	r3, [r7, #24]
 80146ea:	02db      	lsls	r3, r3, #11
 80146ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80146f0:	f043 0304 	orr.w	r3, r3, #4
 80146f4:	60fb      	str	r3, [r7, #12]
			command += 2 * i;
 80146f6:	697b      	ldr	r3, [r7, #20]
 80146f8:	005b      	lsls	r3, r3, #1
 80146fa:	68fa      	ldr	r2, [r7, #12]
 80146fc:	4413      	add	r3, r2
 80146fe:	60fb      	str	r3, [r7, #12]

			if(!LTC_read_command(0, command)) {
 8014700:	68fb      	ldr	r3, [r7, #12]
 8014702:	b29b      	uxth	r3, r3
 8014704:	4619      	mov	r1, r3
 8014706:	2000      	movs	r0, #0
 8014708:	f7ff ff68 	bl	80145dc <LTC_read_command>
 801470c:	4603      	mov	r3, r0
 801470e:	2b00      	cmp	r3, #0
 8014710:	d101      	bne.n	8014716 <LTC_acquire_data+0x7a>
				/* Data wasn't to be read */
				return 0;
 8014712:	2300      	movs	r3, #0
 8014714:	e039      	b.n	801478a <LTC_acquire_data+0xee>
			}

			for (j = 0; j < 3; j++) {
 8014716:	2300      	movs	r3, #0
 8014718:	613b      	str	r3, [r7, #16]
 801471a:	e018      	b.n	801474e <LTC_acquire_data+0xb2>
				LTC_data[p] = LTC_read_buffer[2 * j]
 801471c:	693b      	ldr	r3, [r7, #16]
 801471e:	005b      	lsls	r3, r3, #1
 8014720:	4a1c      	ldr	r2, [pc, #112]	; (8014794 <LTC_acquire_data+0xf8>)
 8014722:	5cd3      	ldrb	r3, [r2, r3]
 8014724:	b21a      	sxth	r2, r3
						| (LTC_read_buffer[2 * j + 1] << 8);
 8014726:	693b      	ldr	r3, [r7, #16]
 8014728:	005b      	lsls	r3, r3, #1
 801472a:	3301      	adds	r3, #1
 801472c:	4919      	ldr	r1, [pc, #100]	; (8014794 <LTC_acquire_data+0xf8>)
 801472e:	5ccb      	ldrb	r3, [r1, r3]
 8014730:	021b      	lsls	r3, r3, #8
 8014732:	b21b      	sxth	r3, r3
 8014734:	4313      	orrs	r3, r2
 8014736:	b21b      	sxth	r3, r3
 8014738:	b299      	uxth	r1, r3
				LTC_data[p] = LTC_read_buffer[2 * j]
 801473a:	4a17      	ldr	r2, [pc, #92]	; (8014798 <LTC_acquire_data+0xfc>)
 801473c:	69fb      	ldr	r3, [r7, #28]
 801473e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				p++;
 8014742:	69fb      	ldr	r3, [r7, #28]
 8014744:	3301      	adds	r3, #1
 8014746:	61fb      	str	r3, [r7, #28]
			for (j = 0; j < 3; j++) {
 8014748:	693b      	ldr	r3, [r7, #16]
 801474a:	3301      	adds	r3, #1
 801474c:	613b      	str	r3, [r7, #16]
 801474e:	693b      	ldr	r3, [r7, #16]
 8014750:	2b02      	cmp	r3, #2
 8014752:	dde3      	ble.n	801471c <LTC_acquire_data+0x80>
		for (i = 0; i < 6; i++) {
 8014754:	697b      	ldr	r3, [r7, #20]
 8014756:	3301      	adds	r3, #1
 8014758:	617b      	str	r3, [r7, #20]
 801475a:	697b      	ldr	r3, [r7, #20]
 801475c:	2b05      	cmp	r3, #5
 801475e:	ddc3      	ble.n	80146e8 <LTC_acquire_data+0x4c>
	for (k = 0; k < 12; k++) { // 12 segments
 8014760:	69bb      	ldr	r3, [r7, #24]
 8014762:	3301      	adds	r3, #1
 8014764:	61bb      	str	r3, [r7, #24]
 8014766:	69bb      	ldr	r3, [r7, #24]
 8014768:	2b0b      	cmp	r3, #11
 801476a:	ddba      	ble.n	80146e2 <LTC_acquire_data+0x46>
			}
		}

	}

	if(!LTC_make_voltages()) {
 801476c:	f000 f818 	bl	80147a0 <LTC_make_voltages>
 8014770:	4603      	mov	r3, r0
 8014772:	2b00      	cmp	r3, #0
 8014774:	d101      	bne.n	801477a <LTC_acquire_data+0xde>
		/* Data was corrupted, or voltage reference was off */
		return 0;
 8014776:	2300      	movs	r3, #0
 8014778:	e007      	b.n	801478a <LTC_acquire_data+0xee>
	}
	if(!LTC_make_temperatures()) {
 801477a:	f000 f879 	bl	8014870 <LTC_make_temperatures>
 801477e:	4603      	mov	r3, r0
 8014780:	2b00      	cmp	r3, #0
 8014782:	d101      	bne.n	8014788 <LTC_acquire_data+0xec>
		/* Data was corrupted, or voltage reference was off */
		return 0;
 8014784:	2300      	movs	r3, #0
 8014786:	e000      	b.n	801478a <LTC_acquire_data+0xee>
	}

	/* Everything is fine ! */
	return 1;
 8014788:	2301      	movs	r3, #1
}
 801478a:	4618      	mov	r0, r3
 801478c:	3720      	adds	r7, #32
 801478e:	46bd      	mov	sp, r7
 8014790:	bd80      	pop	{r7, pc}
 8014792:	bf00      	nop
 8014794:	2001b770 	.word	0x2001b770
 8014798:	2001bb70 	.word	0x2001bb70
 801479c:	00000000 	.word	0x00000000

080147a0 <LTC_make_voltages>:
#define cellstack_voltage_count(cellstack) (11 - (cellstack % 2))
/*
 * @brief	A function which takes data from LTC_data and translates it into LTC_voltages
 * @retval	1 if successful
 */
uint8_t LTC_make_voltages(void) {
 80147a0:	b590      	push	{r4, r7, lr}
 80147a2:	b083      	sub	sp, #12
 80147a4:	af00      	add	r7, sp, #0
	uint16_t cellstack, K, k, p;
	p = 0;
 80147a6:	2300      	movs	r3, #0
 80147a8:	807b      	strh	r3, [r7, #2]

	for (cellstack = 0; cellstack < 12; cellstack++) {
 80147aa:	2300      	movs	r3, #0
 80147ac:	80fb      	strh	r3, [r7, #6]
 80147ae:	e04e      	b.n	801484e <LTC_make_voltages+0xae>
		K = cellstack_voltage_count(cellstack);
 80147b0:	88fb      	ldrh	r3, [r7, #6]
 80147b2:	f003 0301 	and.w	r3, r3, #1
 80147b6:	b29b      	uxth	r3, r3
 80147b8:	f1c3 030b 	rsb	r3, r3, #11
 80147bc:	803b      	strh	r3, [r7, #0]
		for (k = 0; k < K; k++) {
 80147be:	2300      	movs	r3, #0
 80147c0:	80bb      	strh	r3, [r7, #4]
 80147c2:	e03d      	b.n	8014840 <LTC_make_voltages+0xa0>
			if(LTC_data[18 * cellstack + k] == 0) {
 80147c4:	88fa      	ldrh	r2, [r7, #6]
 80147c6:	4613      	mov	r3, r2
 80147c8:	00db      	lsls	r3, r3, #3
 80147ca:	4413      	add	r3, r2
 80147cc:	005b      	lsls	r3, r3, #1
 80147ce:	461a      	mov	r2, r3
 80147d0:	88bb      	ldrh	r3, [r7, #4]
 80147d2:	4413      	add	r3, r2
 80147d4:	4a24      	ldr	r2, [pc, #144]	; (8014868 <LTC_make_voltages+0xc8>)
 80147d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80147da:	2b00      	cmp	r3, #0
 80147dc:	d101      	bne.n	80147e2 <LTC_make_voltages+0x42>
				/* The voltage reference is not on */
				return 0;
 80147de:	2300      	movs	r3, #0
 80147e0:	e039      	b.n	8014856 <LTC_make_voltages+0xb6>
			}
			if(LTC_data[18 * cellstack + k] == 0xffff) {
 80147e2:	88fa      	ldrh	r2, [r7, #6]
 80147e4:	4613      	mov	r3, r2
 80147e6:	00db      	lsls	r3, r3, #3
 80147e8:	4413      	add	r3, r2
 80147ea:	005b      	lsls	r3, r3, #1
 80147ec:	461a      	mov	r2, r3
 80147ee:	88bb      	ldrh	r3, [r7, #4]
 80147f0:	4413      	add	r3, r2
 80147f2:	4a1d      	ldr	r2, [pc, #116]	; (8014868 <LTC_make_voltages+0xc8>)
 80147f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80147f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80147fc:	4293      	cmp	r3, r2
 80147fe:	d101      	bne.n	8014804 <LTC_make_voltages+0x64>
				/* The data is corrupted */
				return 0;
 8014800:	2300      	movs	r3, #0
 8014802:	e028      	b.n	8014856 <LTC_make_voltages+0xb6>
			}

			LTC_voltages[p] = 0.0001 * LTC_data[18 * cellstack + k];
 8014804:	88fa      	ldrh	r2, [r7, #6]
 8014806:	4613      	mov	r3, r2
 8014808:	00db      	lsls	r3, r3, #3
 801480a:	4413      	add	r3, r2
 801480c:	005b      	lsls	r3, r3, #1
 801480e:	461a      	mov	r2, r3
 8014810:	88bb      	ldrh	r3, [r7, #4]
 8014812:	4413      	add	r3, r2
 8014814:	4a14      	ldr	r2, [pc, #80]	; (8014868 <LTC_make_voltages+0xc8>)
 8014816:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801481a:	4618      	mov	r0, r3
 801481c:	f7eb fe74 	bl	8000508 <__aeabi_i2d>
 8014820:	887c      	ldrh	r4, [r7, #2]
 8014822:	a30f      	add	r3, pc, #60	; (adr r3, 8014860 <LTC_make_voltages+0xc0>)
 8014824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014828:	f7eb fed8 	bl	80005dc <__aeabi_dmul>
 801482c:	4602      	mov	r2, r0
 801482e:	460b      	mov	r3, r1
 8014830:	480e      	ldr	r0, [pc, #56]	; (801486c <LTC_make_voltages+0xcc>)
 8014832:	00e1      	lsls	r1, r4, #3
 8014834:	4401      	add	r1, r0
 8014836:	e9c1 2300 	strd	r2, r3, [r1]
		for (k = 0; k < K; k++) {
 801483a:	88bb      	ldrh	r3, [r7, #4]
 801483c:	3301      	adds	r3, #1
 801483e:	80bb      	strh	r3, [r7, #4]
 8014840:	88ba      	ldrh	r2, [r7, #4]
 8014842:	883b      	ldrh	r3, [r7, #0]
 8014844:	429a      	cmp	r2, r3
 8014846:	d3bd      	bcc.n	80147c4 <LTC_make_voltages+0x24>
	for (cellstack = 0; cellstack < 12; cellstack++) {
 8014848:	88fb      	ldrh	r3, [r7, #6]
 801484a:	3301      	adds	r3, #1
 801484c:	80fb      	strh	r3, [r7, #6]
 801484e:	88fb      	ldrh	r3, [r7, #6]
 8014850:	2b0b      	cmp	r3, #11
 8014852:	d9ad      	bls.n	80147b0 <LTC_make_voltages+0x10>
		}
	}

	return 1;
 8014854:	2301      	movs	r3, #1
}
 8014856:	4618      	mov	r0, r3
 8014858:	370c      	adds	r7, #12
 801485a:	46bd      	mov	sp, r7
 801485c:	bd90      	pop	{r4, r7, pc}
 801485e:	bf00      	nop
 8014860:	eb1c432d 	.word	0xeb1c432d
 8014864:	3f1a36e2 	.word	0x3f1a36e2
 8014868:	2001bb70 	.word	0x2001bb70
 801486c:	2001b780 	.word	0x2001b780

08014870 <LTC_make_temperatures>:

/*
 * @brief	A function which takes data from LTC_data and translates it into LTC_temperatures
 * @retval	1 if successful
 */
uint8_t LTC_make_temperatures(void) {
 8014870:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014874:	b08d      	sub	sp, #52	; 0x34
 8014876:	af00      	add	r7, sp, #0
	uint16_t cellstack, K, k, p;
	double beta = 3500;
 8014878:	a35f      	add	r3, pc, #380	; (adr r3, 80149f8 <LTC_make_temperatures+0x188>)
 801487a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801487e:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double temp = 25 + 273.15;
 8014882:	a35f      	add	r3, pc, #380	; (adr r3, 8014a00 <LTC_make_temperatures+0x190>)
 8014884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014888:	e9c7 2306 	strd	r2, r3, [r7, #24]
	double R0 = 10000 * exp(-beta / temp);
 801488c:	6a38      	ldr	r0, [r7, #32]
 801488e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014890:	f083 4100 	eor.w	r1, r3, #2147483648	; 0x80000000
 8014894:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8014898:	f7eb ffca 	bl	8000830 <__aeabi_ddiv>
 801489c:	4602      	mov	r2, r0
 801489e:	460b      	mov	r3, r1
 80148a0:	ec43 2b17 	vmov	d7, r2, r3
 80148a4:	eeb0 0a47 	vmov.f32	s0, s14
 80148a8:	eef0 0a67 	vmov.f32	s1, s15
 80148ac:	f019 ffa0 	bl	802e7f0 <exp>
 80148b0:	ec51 0b10 	vmov	r0, r1, d0
 80148b4:	a354      	add	r3, pc, #336	; (adr r3, 8014a08 <LTC_make_temperatures+0x198>)
 80148b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148ba:	f7eb fe8f 	bl	80005dc <__aeabi_dmul>
 80148be:	4602      	mov	r2, r0
 80148c0:	460b      	mov	r3, r1
 80148c2:	e9c7 2304 	strd	r2, r3, [r7, #16]
	double R = 10000;
 80148c6:	a350      	add	r3, pc, #320	; (adr r3, 8014a08 <LTC_make_temperatures+0x198>)
 80148c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148cc:	e9c7 2302 	strd	r2, r3, [r7, #8]

	p = 0;
 80148d0:	2300      	movs	r3, #0
 80148d2:	80fb      	strh	r3, [r7, #6]

	for (cellstack = 0; cellstack < 12; cellstack++) {
 80148d4:	2300      	movs	r3, #0
 80148d6:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80148d8:	e07b      	b.n	80149d2 <LTC_make_temperatures+0x162>
		K = 5;
 80148da:	2305      	movs	r3, #5
 80148dc:	80bb      	strh	r3, [r7, #4]

		for (k = 0; k < K; k++) {
 80148de:	2300      	movs	r3, #0
 80148e0:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80148e2:	e06f      	b.n	80149c4 <LTC_make_temperatures+0x154>
			LTC_temperatures[p] = beta
					/ (log(R * LTC_data[18 * cellstack + 12 + k])
 80148e4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80148e6:	4613      	mov	r3, r2
 80148e8:	00db      	lsls	r3, r3, #3
 80148ea:	4413      	add	r3, r2
 80148ec:	005b      	lsls	r3, r3, #1
 80148ee:	f103 020c 	add.w	r2, r3, #12
 80148f2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80148f4:	4413      	add	r3, r2
 80148f6:	4a3e      	ldr	r2, [pc, #248]	; (80149f0 <LTC_make_temperatures+0x180>)
 80148f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80148fc:	4618      	mov	r0, r3
 80148fe:	f7eb fe03 	bl	8000508 <__aeabi_i2d>
 8014902:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8014906:	f7eb fe69 	bl	80005dc <__aeabi_dmul>
 801490a:	4602      	mov	r2, r0
 801490c:	460b      	mov	r3, r1
 801490e:	ec43 2b17 	vmov	d7, r2, r3
 8014912:	eeb0 0a47 	vmov.f32	s0, s14
 8014916:	eef0 0a67 	vmov.f32	s1, s15
 801491a:	f019 ffb9 	bl	802e890 <log>
 801491e:	ec59 8b10 	vmov	r8, r9, d0
							- log(
									-R0
 8014922:	693c      	ldr	r4, [r7, #16]
 8014924:	697b      	ldr	r3, [r7, #20]
 8014926:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
											* (LTC_data[18 * cellstack + 12 + k]
 801492a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801492c:	4613      	mov	r3, r2
 801492e:	00db      	lsls	r3, r3, #3
 8014930:	4413      	add	r3, r2
 8014932:	005b      	lsls	r3, r3, #1
 8014934:	f103 020c 	add.w	r2, r3, #12
 8014938:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801493a:	4413      	add	r3, r2
 801493c:	4a2c      	ldr	r2, [pc, #176]	; (80149f0 <LTC_make_temperatures+0x180>)
 801493e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014942:	4619      	mov	r1, r3
													- LTC_data[18 * cellstack
 8014944:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8014946:	4613      	mov	r3, r2
 8014948:	00db      	lsls	r3, r3, #3
 801494a:	4413      	add	r3, r2
 801494c:	005b      	lsls	r3, r3, #1
															+ 12 + K])))
 801494e:	f103 020c 	add.w	r2, r3, #12
 8014952:	88bb      	ldrh	r3, [r7, #4]
 8014954:	4413      	add	r3, r2
													- LTC_data[18 * cellstack
 8014956:	4a26      	ldr	r2, [pc, #152]	; (80149f0 <LTC_make_temperatures+0x180>)
 8014958:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801495c:	1acb      	subs	r3, r1, r3
							- log(
 801495e:	4618      	mov	r0, r3
 8014960:	f7eb fdd2 	bl	8000508 <__aeabi_i2d>
 8014964:	4602      	mov	r2, r0
 8014966:	460b      	mov	r3, r1
 8014968:	4620      	mov	r0, r4
 801496a:	4629      	mov	r1, r5
 801496c:	f7eb fe36 	bl	80005dc <__aeabi_dmul>
 8014970:	4602      	mov	r2, r0
 8014972:	460b      	mov	r3, r1
 8014974:	ec43 2b17 	vmov	d7, r2, r3
 8014978:	eeb0 0a47 	vmov.f32	s0, s14
 801497c:	eef0 0a67 	vmov.f32	s1, s15
 8014980:	f019 ff86 	bl	802e890 <log>
 8014984:	ec53 2b10 	vmov	r2, r3, d0
 8014988:	4640      	mov	r0, r8
 801498a:	4649      	mov	r1, r9
 801498c:	f7eb fc6e 	bl	800026c <__aeabi_dsub>
 8014990:	4602      	mov	r2, r0
 8014992:	460b      	mov	r3, r1
					/ (log(R * LTC_data[18 * cellstack + 12 + k])
 8014994:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8014998:	f7eb ff4a 	bl	8000830 <__aeabi_ddiv>
 801499c:	4602      	mov	r2, r0
 801499e:	460b      	mov	r3, r1
 80149a0:	4610      	mov	r0, r2
 80149a2:	4619      	mov	r1, r3
			LTC_temperatures[p] = beta
 80149a4:	88fe      	ldrh	r6, [r7, #6]
					- 273.15;
 80149a6:	a310      	add	r3, pc, #64	; (adr r3, 80149e8 <LTC_make_temperatures+0x178>)
 80149a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149ac:	f7eb fc5e 	bl	800026c <__aeabi_dsub>
 80149b0:	4602      	mov	r2, r0
 80149b2:	460b      	mov	r3, r1
			LTC_temperatures[p] = beta
 80149b4:	480f      	ldr	r0, [pc, #60]	; (80149f4 <LTC_make_temperatures+0x184>)
 80149b6:	00f1      	lsls	r1, r6, #3
 80149b8:	4401      	add	r1, r0
 80149ba:	e9c1 2300 	strd	r2, r3, [r1]
		for (k = 0; k < K; k++) {
 80149be:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80149c0:	3301      	adds	r3, #1
 80149c2:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80149c4:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80149c6:	88bb      	ldrh	r3, [r7, #4]
 80149c8:	429a      	cmp	r2, r3
 80149ca:	d38b      	bcc.n	80148e4 <LTC_make_temperatures+0x74>
	for (cellstack = 0; cellstack < 12; cellstack++) {
 80149cc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80149ce:	3301      	adds	r3, #1
 80149d0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80149d2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80149d4:	2b0b      	cmp	r3, #11
 80149d6:	d980      	bls.n	80148da <LTC_make_temperatures+0x6a>

		}
	}

	return 1;
 80149d8:	2301      	movs	r3, #1
}
 80149da:	4618      	mov	r0, r3
 80149dc:	3734      	adds	r7, #52	; 0x34
 80149de:	46bd      	mov	sp, r7
 80149e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80149e4:	f3af 8000 	nop.w
 80149e8:	66666666 	.word	0x66666666
 80149ec:	40711266 	.word	0x40711266
 80149f0:	2001bb70 	.word	0x2001bb70
 80149f4:	2001bd20 	.word	0x2001bd20
 80149f8:	00000000 	.word	0x00000000
 80149fc:	40ab5800 	.word	0x40ab5800
 8014a00:	66666666 	.word	0x66666666
 8014a04:	4072a266 	.word	0x4072a266
 8014a08:	00000000 	.word	0x00000000
 8014a0c:	40c38800 	.word	0x40c38800

08014a10 <PID_progress>:
/*
 * @brief	Progress the PID
 * @param	Input at current timestep
 * @retval	1 if it went through, 0 else
 */
uint8_t PID_progress(PID_t *ctrl, float input) {
 8014a10:	b480      	push	{r7}
 8014a12:	b087      	sub	sp, #28
 8014a14:	af00      	add	r7, sp, #0
 8014a16:	6078      	str	r0, [r7, #4]
 8014a18:	ed87 0a00 	vstr	s0, [r7]
	ctrl->input = input;
 8014a1c:	687b      	ldr	r3, [r7, #4]
 8014a1e:	683a      	ldr	r2, [r7, #0]
 8014a20:	605a      	str	r2, [r3, #4]
	ctrl->error = ctrl->input - ctrl->reference;
 8014a22:	687b      	ldr	r3, [r7, #4]
 8014a24:	ed93 7a01 	vldr	s14, [r3, #4]
 8014a28:	687b      	ldr	r3, [r7, #4]
 8014a2a:	edd3 7a03 	vldr	s15, [r3, #12]
 8014a2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014a32:	687b      	ldr	r3, [r7, #4]
 8014a34:	edc3 7a00 	vstr	s15, [r3]

	ctrl->output = arm_pid_f32(&(ctrl->controller), ctrl->error);
 8014a38:	687b      	ldr	r3, [r7, #4]
 8014a3a:	f103 0218 	add.w	r2, r3, #24
 8014a3e:	687b      	ldr	r3, [r7, #4]
 8014a40:	681b      	ldr	r3, [r3, #0]
 8014a42:	617a      	str	r2, [r7, #20]
 8014a44:	613b      	str	r3, [r7, #16]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 8014a46:	697b      	ldr	r3, [r7, #20]
 8014a48:	ed93 7a00 	vldr	s14, [r3]
 8014a4c:	edd7 7a04 	vldr	s15, [r7, #16]
 8014a50:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8014a54:	697b      	ldr	r3, [r7, #20]
 8014a56:	edd3 6a01 	vldr	s13, [r3, #4]
 8014a5a:	697b      	ldr	r3, [r7, #20]
 8014a5c:	edd3 7a03 	vldr	s15, [r3, #12]
 8014a60:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8014a64:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8014a68:	697b      	ldr	r3, [r7, #20]
 8014a6a:	edd3 6a02 	vldr	s13, [r3, #8]
 8014a6e:	697b      	ldr	r3, [r7, #20]
 8014a70:	edd3 7a04 	vldr	s15, [r3, #16]
 8014a74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8014a78:	ee37 7a27 	vadd.f32	s14, s14, s15
 8014a7c:	697b      	ldr	r3, [r7, #20]
 8014a7e:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8014a82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014a86:	edc7 7a03 	vstr	s15, [r7, #12]

    /* Update state */
    S->state[1] = S->state[0];
 8014a8a:	697b      	ldr	r3, [r7, #20]
 8014a8c:	68da      	ldr	r2, [r3, #12]
 8014a8e:	697b      	ldr	r3, [r7, #20]
 8014a90:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8014a92:	697b      	ldr	r3, [r7, #20]
 8014a94:	693a      	ldr	r2, [r7, #16]
 8014a96:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8014a98:	697b      	ldr	r3, [r7, #20]
 8014a9a:	68fa      	ldr	r2, [r7, #12]
 8014a9c:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8014a9e:	68fa      	ldr	r2, [r7, #12]
 8014aa0:	687b      	ldr	r3, [r7, #4]
 8014aa2:	609a      	str	r2, [r3, #8]

	if (ctrl->output < ctrl->output_lower_bound) {
 8014aa4:	687b      	ldr	r3, [r7, #4]
 8014aa6:	ed93 7a02 	vldr	s14, [r3, #8]
 8014aaa:	687b      	ldr	r3, [r7, #4]
 8014aac:	edd3 7a05 	vldr	s15, [r3, #20]
 8014ab0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8014ab4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014ab8:	d503      	bpl.n	8014ac2 <PID_progress+0xb2>
		ctrl->output = ctrl->output_lower_bound;
 8014aba:	687b      	ldr	r3, [r7, #4]
 8014abc:	695a      	ldr	r2, [r3, #20]
 8014abe:	687b      	ldr	r3, [r7, #4]
 8014ac0:	609a      	str	r2, [r3, #8]
	}

	if (ctrl->output_upper_bound < ctrl->output) {
 8014ac2:	687b      	ldr	r3, [r7, #4]
 8014ac4:	ed93 7a04 	vldr	s14, [r3, #16]
 8014ac8:	687b      	ldr	r3, [r7, #4]
 8014aca:	edd3 7a02 	vldr	s15, [r3, #8]
 8014ace:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8014ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014ad6:	d503      	bpl.n	8014ae0 <PID_progress+0xd0>
		ctrl->output = ctrl->output_upper_bound;
 8014ad8:	687b      	ldr	r3, [r7, #4]
 8014ada:	691a      	ldr	r2, [r3, #16]
 8014adc:	687b      	ldr	r3, [r7, #4]
 8014ade:	609a      	str	r2, [r3, #8]
	}

	return 1;
 8014ae0:	2301      	movs	r3, #1
}
 8014ae2:	4618      	mov	r0, r3
 8014ae4:	371c      	adds	r7, #28
 8014ae6:	46bd      	mov	sp, r7
 8014ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014aec:	4770      	bx	lr

08014aee <PID_initialize>:
 * @param	output upper bound, ex 100 for PWM
 * @retval	1 if it went through, 0 else
 */
uint8_t PID_initialize(PID_t *ctrl, float reference,
		float proportional, float integral, float derivative,
		float output_lower_bound, float output_upper_bound) {
 8014aee:	b580      	push	{r7, lr}
 8014af0:	b088      	sub	sp, #32
 8014af2:	af00      	add	r7, sp, #0
 8014af4:	61f8      	str	r0, [r7, #28]
 8014af6:	ed87 0a06 	vstr	s0, [r7, #24]
 8014afa:	edc7 0a05 	vstr	s1, [r7, #20]
 8014afe:	ed87 1a04 	vstr	s2, [r7, #16]
 8014b02:	edc7 1a03 	vstr	s3, [r7, #12]
 8014b06:	ed87 2a02 	vstr	s4, [r7, #8]
 8014b0a:	edc7 2a01 	vstr	s5, [r7, #4]
	if (output_upper_bound < output_lower_bound) {
 8014b0e:	ed97 7a01 	vldr	s14, [r7, #4]
 8014b12:	edd7 7a02 	vldr	s15, [r7, #8]
 8014b16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8014b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b1e:	d501      	bpl.n	8014b24 <PID_initialize+0x36>
		return 0;
 8014b20:	2300      	movs	r3, #0
 8014b22:	e024      	b.n	8014b6e <PID_initialize+0x80>
	}

	ctrl->error = 0.;
 8014b24:	69fb      	ldr	r3, [r7, #28]
 8014b26:	f04f 0200 	mov.w	r2, #0
 8014b2a:	601a      	str	r2, [r3, #0]
	ctrl->input = 0.;
 8014b2c:	69fb      	ldr	r3, [r7, #28]
 8014b2e:	f04f 0200 	mov.w	r2, #0
 8014b32:	605a      	str	r2, [r3, #4]
	ctrl->output = 0.;
 8014b34:	69fb      	ldr	r3, [r7, #28]
 8014b36:	f04f 0200 	mov.w	r2, #0
 8014b3a:	609a      	str	r2, [r3, #8]
	ctrl->reference = reference;
 8014b3c:	69fb      	ldr	r3, [r7, #28]
 8014b3e:	69ba      	ldr	r2, [r7, #24]
 8014b40:	60da      	str	r2, [r3, #12]

	ctrl->output_upper_bound = output_upper_bound;
 8014b42:	69fb      	ldr	r3, [r7, #28]
 8014b44:	687a      	ldr	r2, [r7, #4]
 8014b46:	611a      	str	r2, [r3, #16]
	ctrl->output_lower_bound = output_lower_bound;
 8014b48:	69fb      	ldr	r3, [r7, #28]
 8014b4a:	68ba      	ldr	r2, [r7, #8]
 8014b4c:	615a      	str	r2, [r3, #20]

	ctrl->controller.Kp = proportional;
 8014b4e:	69fb      	ldr	r3, [r7, #28]
 8014b50:	697a      	ldr	r2, [r7, #20]
 8014b52:	631a      	str	r2, [r3, #48]	; 0x30
	ctrl->controller.Ki = integral;
 8014b54:	69fb      	ldr	r3, [r7, #28]
 8014b56:	693a      	ldr	r2, [r7, #16]
 8014b58:	635a      	str	r2, [r3, #52]	; 0x34
	ctrl->controller.Kd = derivative;
 8014b5a:	69fb      	ldr	r3, [r7, #28]
 8014b5c:	68fa      	ldr	r2, [r7, #12]
 8014b5e:	639a      	str	r2, [r3, #56]	; 0x38

	arm_pid_init_f32(&(ctrl->controller), 1);
 8014b60:	69fb      	ldr	r3, [r7, #28]
 8014b62:	3318      	adds	r3, #24
 8014b64:	2101      	movs	r1, #1
 8014b66:	4618      	mov	r0, r3
 8014b68:	f019 fcbc 	bl	802e4e4 <arm_pid_init_f32>

	return 1;
 8014b6c:	2301      	movs	r3, #1
}
 8014b6e:	4618      	mov	r0, r3
 8014b70:	3720      	adds	r7, #32
 8014b72:	46bd      	mov	sp, r7
 8014b74:	bd80      	pop	{r7, pc}
	...

08014b78 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8014b78:	b580      	push	{r7, lr}
 8014b7a:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8014b7c:	4803      	ldr	r0, [pc, #12]	; (8014b8c <_cbSendSystemDesc+0x14>)
 8014b7e:	f019 fa1d 	bl	802dfbc <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8014b82:	4803      	ldr	r0, [pc, #12]	; (8014b90 <_cbSendSystemDesc+0x18>)
 8014b84:	f019 fa1a 	bl	802dfbc <SEGGER_SYSVIEW_SendSysDesc>
}
 8014b88:	bf00      	nop
 8014b8a:	bd80      	pop	{r7, pc}
 8014b8c:	0802f1a0 	.word	0x0802f1a0
 8014b90:	0802f1cc 	.word	0x0802f1cc

08014b94 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8014b94:	b580      	push	{r7, lr}
 8014b96:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8014b98:	4b06      	ldr	r3, [pc, #24]	; (8014bb4 <SEGGER_SYSVIEW_Conf+0x20>)
 8014b9a:	6818      	ldr	r0, [r3, #0]
 8014b9c:	4b05      	ldr	r3, [pc, #20]	; (8014bb4 <SEGGER_SYSVIEW_Conf+0x20>)
 8014b9e:	6819      	ldr	r1, [r3, #0]
 8014ba0:	4b05      	ldr	r3, [pc, #20]	; (8014bb8 <SEGGER_SYSVIEW_Conf+0x24>)
 8014ba2:	4a06      	ldr	r2, [pc, #24]	; (8014bbc <SEGGER_SYSVIEW_Conf+0x28>)
 8014ba4:	f018 fd88 	bl	802d6b8 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8014ba8:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8014bac:	f018 fdc8 	bl	802d740 <SEGGER_SYSVIEW_SetRAMBase>
}
 8014bb0:	bf00      	nop
 8014bb2:	bd80      	pop	{r7, pc}
 8014bb4:	20000084 	.word	0x20000084
 8014bb8:	08014b79 	.word	0x08014b79
 8014bbc:	0802f70c 	.word	0x0802f70c

08014bc0 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8014bc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014bc2:	b085      	sub	sp, #20
 8014bc4:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8014bc6:	2300      	movs	r3, #0
 8014bc8:	607b      	str	r3, [r7, #4]
 8014bca:	e048      	b.n	8014c5e <_cbSendTaskList+0x9e>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
 8014bcc:	4929      	ldr	r1, [pc, #164]	; (8014c74 <_cbSendTaskList+0xb4>)
 8014bce:	687a      	ldr	r2, [r7, #4]
 8014bd0:	4613      	mov	r3, r2
 8014bd2:	009b      	lsls	r3, r3, #2
 8014bd4:	4413      	add	r3, r2
 8014bd6:	009b      	lsls	r3, r3, #2
 8014bd8:	440b      	add	r3, r1
 8014bda:	681b      	ldr	r3, [r3, #0]
 8014bdc:	4618      	mov	r0, r3
 8014bde:	f016 fff5 	bl	802bbcc <uxTaskGetStackHighWaterMark>
 8014be2:	4601      	mov	r1, r0
 8014be4:	4823      	ldr	r0, [pc, #140]	; (8014c74 <_cbSendTaskList+0xb4>)
 8014be6:	687a      	ldr	r2, [r7, #4]
 8014be8:	4613      	mov	r3, r2
 8014bea:	009b      	lsls	r3, r3, #2
 8014bec:	4413      	add	r3, r2
 8014bee:	009b      	lsls	r3, r3, #2
 8014bf0:	4403      	add	r3, r0
 8014bf2:	3310      	adds	r3, #16
 8014bf4:	6019      	str	r1, [r3, #0]
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8014bf6:	491f      	ldr	r1, [pc, #124]	; (8014c74 <_cbSendTaskList+0xb4>)
 8014bf8:	687a      	ldr	r2, [r7, #4]
 8014bfa:	4613      	mov	r3, r2
 8014bfc:	009b      	lsls	r3, r3, #2
 8014bfe:	4413      	add	r3, r2
 8014c00:	009b      	lsls	r3, r3, #2
 8014c02:	440b      	add	r3, r1
 8014c04:	6818      	ldr	r0, [r3, #0]
 8014c06:	491b      	ldr	r1, [pc, #108]	; (8014c74 <_cbSendTaskList+0xb4>)
 8014c08:	687a      	ldr	r2, [r7, #4]
 8014c0a:	4613      	mov	r3, r2
 8014c0c:	009b      	lsls	r3, r3, #2
 8014c0e:	4413      	add	r3, r2
 8014c10:	009b      	lsls	r3, r3, #2
 8014c12:	440b      	add	r3, r1
 8014c14:	3304      	adds	r3, #4
 8014c16:	6819      	ldr	r1, [r3, #0]
 8014c18:	4c16      	ldr	r4, [pc, #88]	; (8014c74 <_cbSendTaskList+0xb4>)
 8014c1a:	687a      	ldr	r2, [r7, #4]
 8014c1c:	4613      	mov	r3, r2
 8014c1e:	009b      	lsls	r3, r3, #2
 8014c20:	4413      	add	r3, r2
 8014c22:	009b      	lsls	r3, r3, #2
 8014c24:	4423      	add	r3, r4
 8014c26:	3308      	adds	r3, #8
 8014c28:	681c      	ldr	r4, [r3, #0]
 8014c2a:	4d12      	ldr	r5, [pc, #72]	; (8014c74 <_cbSendTaskList+0xb4>)
 8014c2c:	687a      	ldr	r2, [r7, #4]
 8014c2e:	4613      	mov	r3, r2
 8014c30:	009b      	lsls	r3, r3, #2
 8014c32:	4413      	add	r3, r2
 8014c34:	009b      	lsls	r3, r3, #2
 8014c36:	442b      	add	r3, r5
 8014c38:	330c      	adds	r3, #12
 8014c3a:	681d      	ldr	r5, [r3, #0]
 8014c3c:	4e0d      	ldr	r6, [pc, #52]	; (8014c74 <_cbSendTaskList+0xb4>)
 8014c3e:	687a      	ldr	r2, [r7, #4]
 8014c40:	4613      	mov	r3, r2
 8014c42:	009b      	lsls	r3, r3, #2
 8014c44:	4413      	add	r3, r2
 8014c46:	009b      	lsls	r3, r3, #2
 8014c48:	4433      	add	r3, r6
 8014c4a:	3310      	adds	r3, #16
 8014c4c:	681b      	ldr	r3, [r3, #0]
 8014c4e:	9300      	str	r3, [sp, #0]
 8014c50:	462b      	mov	r3, r5
 8014c52:	4622      	mov	r2, r4
 8014c54:	f000 f8b6 	bl	8014dc4 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8014c58:	687b      	ldr	r3, [r7, #4]
 8014c5a:	3301      	adds	r3, #1
 8014c5c:	607b      	str	r3, [r7, #4]
 8014c5e:	4b06      	ldr	r3, [pc, #24]	; (8014c78 <_cbSendTaskList+0xb8>)
 8014c60:	681b      	ldr	r3, [r3, #0]
 8014c62:	687a      	ldr	r2, [r7, #4]
 8014c64:	429a      	cmp	r2, r3
 8014c66:	d3b1      	bcc.n	8014bcc <_cbSendTaskList+0xc>
  }
}
 8014c68:	bf00      	nop
 8014c6a:	bf00      	nop
 8014c6c:	370c      	adds	r7, #12
 8014c6e:	46bd      	mov	sp, r7
 8014c70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014c72:	bf00      	nop
 8014c74:	200017e8 	.word	0x200017e8
 8014c78:	20001928 	.word	0x20001928

08014c7c <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8014c7c:	b5b0      	push	{r4, r5, r7, lr}
 8014c7e:	b082      	sub	sp, #8
 8014c80:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8014c82:	f016 fc7b 	bl	802b57c <xTaskGetTickCountFromISR>
 8014c86:	4603      	mov	r3, r0
 8014c88:	461a      	mov	r2, r3
 8014c8a:	f04f 0300 	mov.w	r3, #0
 8014c8e:	e9c7 2300 	strd	r2, r3, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8014c92:	e9d7 0100 	ldrd	r0, r1, [r7]
 8014c96:	4602      	mov	r2, r0
 8014c98:	460b      	mov	r3, r1
 8014c9a:	f04f 0400 	mov.w	r4, #0
 8014c9e:	f04f 0500 	mov.w	r5, #0
 8014ca2:	015d      	lsls	r5, r3, #5
 8014ca4:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8014ca8:	0154      	lsls	r4, r2, #5
 8014caa:	4622      	mov	r2, r4
 8014cac:	462b      	mov	r3, r5
 8014cae:	1a12      	subs	r2, r2, r0
 8014cb0:	eb63 0301 	sbc.w	r3, r3, r1
 8014cb4:	f04f 0400 	mov.w	r4, #0
 8014cb8:	f04f 0500 	mov.w	r5, #0
 8014cbc:	009d      	lsls	r5, r3, #2
 8014cbe:	ea45 7592 	orr.w	r5, r5, r2, lsr #30
 8014cc2:	0094      	lsls	r4, r2, #2
 8014cc4:	4622      	mov	r2, r4
 8014cc6:	462b      	mov	r3, r5
 8014cc8:	1812      	adds	r2, r2, r0
 8014cca:	eb41 0303 	adc.w	r3, r1, r3
 8014cce:	f04f 0000 	mov.w	r0, #0
 8014cd2:	f04f 0100 	mov.w	r1, #0
 8014cd6:	00d9      	lsls	r1, r3, #3
 8014cd8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8014cdc:	00d0      	lsls	r0, r2, #3
 8014cde:	4602      	mov	r2, r0
 8014ce0:	460b      	mov	r3, r1
 8014ce2:	e9c7 2300 	strd	r2, r3, [r7]
  return Time;
 8014ce6:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8014cea:	4610      	mov	r0, r2
 8014cec:	4619      	mov	r1, r3
 8014cee:	3708      	adds	r7, #8
 8014cf0:	46bd      	mov	sp, r7
 8014cf2:	bdb0      	pop	{r4, r5, r7, pc}

08014cf4 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8014cf4:	b580      	push	{r7, lr}
 8014cf6:	b086      	sub	sp, #24
 8014cf8:	af02      	add	r7, sp, #8
 8014cfa:	60f8      	str	r0, [r7, #12]
 8014cfc:	60b9      	str	r1, [r7, #8]
 8014cfe:	607a      	str	r2, [r7, #4]
 8014d00:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8014d02:	2205      	movs	r2, #5
 8014d04:	492b      	ldr	r1, [pc, #172]	; (8014db4 <SYSVIEW_AddTask+0xc0>)
 8014d06:	68b8      	ldr	r0, [r7, #8]
 8014d08:	f019 fc36 	bl	802e578 <memcmp>
 8014d0c:	4603      	mov	r3, r0
 8014d0e:	2b00      	cmp	r3, #0
 8014d10:	d04b      	beq.n	8014daa <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8014d12:	4b29      	ldr	r3, [pc, #164]	; (8014db8 <SYSVIEW_AddTask+0xc4>)
 8014d14:	681b      	ldr	r3, [r3, #0]
 8014d16:	2b0f      	cmp	r3, #15
 8014d18:	d903      	bls.n	8014d22 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8014d1a:	4828      	ldr	r0, [pc, #160]	; (8014dbc <SYSVIEW_AddTask+0xc8>)
 8014d1c:	f019 fb86 	bl	802e42c <SEGGER_SYSVIEW_Warn>
    return;
 8014d20:	e044      	b.n	8014dac <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8014d22:	4b25      	ldr	r3, [pc, #148]	; (8014db8 <SYSVIEW_AddTask+0xc4>)
 8014d24:	681a      	ldr	r2, [r3, #0]
 8014d26:	4926      	ldr	r1, [pc, #152]	; (8014dc0 <SYSVIEW_AddTask+0xcc>)
 8014d28:	4613      	mov	r3, r2
 8014d2a:	009b      	lsls	r3, r3, #2
 8014d2c:	4413      	add	r3, r2
 8014d2e:	009b      	lsls	r3, r3, #2
 8014d30:	440b      	add	r3, r1
 8014d32:	68fa      	ldr	r2, [r7, #12]
 8014d34:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8014d36:	4b20      	ldr	r3, [pc, #128]	; (8014db8 <SYSVIEW_AddTask+0xc4>)
 8014d38:	681a      	ldr	r2, [r3, #0]
 8014d3a:	4921      	ldr	r1, [pc, #132]	; (8014dc0 <SYSVIEW_AddTask+0xcc>)
 8014d3c:	4613      	mov	r3, r2
 8014d3e:	009b      	lsls	r3, r3, #2
 8014d40:	4413      	add	r3, r2
 8014d42:	009b      	lsls	r3, r3, #2
 8014d44:	440b      	add	r3, r1
 8014d46:	3304      	adds	r3, #4
 8014d48:	68ba      	ldr	r2, [r7, #8]
 8014d4a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8014d4c:	4b1a      	ldr	r3, [pc, #104]	; (8014db8 <SYSVIEW_AddTask+0xc4>)
 8014d4e:	681a      	ldr	r2, [r3, #0]
 8014d50:	491b      	ldr	r1, [pc, #108]	; (8014dc0 <SYSVIEW_AddTask+0xcc>)
 8014d52:	4613      	mov	r3, r2
 8014d54:	009b      	lsls	r3, r3, #2
 8014d56:	4413      	add	r3, r2
 8014d58:	009b      	lsls	r3, r3, #2
 8014d5a:	440b      	add	r3, r1
 8014d5c:	3308      	adds	r3, #8
 8014d5e:	687a      	ldr	r2, [r7, #4]
 8014d60:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8014d62:	4b15      	ldr	r3, [pc, #84]	; (8014db8 <SYSVIEW_AddTask+0xc4>)
 8014d64:	681a      	ldr	r2, [r3, #0]
 8014d66:	4916      	ldr	r1, [pc, #88]	; (8014dc0 <SYSVIEW_AddTask+0xcc>)
 8014d68:	4613      	mov	r3, r2
 8014d6a:	009b      	lsls	r3, r3, #2
 8014d6c:	4413      	add	r3, r2
 8014d6e:	009b      	lsls	r3, r3, #2
 8014d70:	440b      	add	r3, r1
 8014d72:	330c      	adds	r3, #12
 8014d74:	683a      	ldr	r2, [r7, #0]
 8014d76:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8014d78:	4b0f      	ldr	r3, [pc, #60]	; (8014db8 <SYSVIEW_AddTask+0xc4>)
 8014d7a:	681a      	ldr	r2, [r3, #0]
 8014d7c:	4910      	ldr	r1, [pc, #64]	; (8014dc0 <SYSVIEW_AddTask+0xcc>)
 8014d7e:	4613      	mov	r3, r2
 8014d80:	009b      	lsls	r3, r3, #2
 8014d82:	4413      	add	r3, r2
 8014d84:	009b      	lsls	r3, r3, #2
 8014d86:	440b      	add	r3, r1
 8014d88:	3310      	adds	r3, #16
 8014d8a:	69ba      	ldr	r2, [r7, #24]
 8014d8c:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8014d8e:	4b0a      	ldr	r3, [pc, #40]	; (8014db8 <SYSVIEW_AddTask+0xc4>)
 8014d90:	681b      	ldr	r3, [r3, #0]
 8014d92:	3301      	adds	r3, #1
 8014d94:	4a08      	ldr	r2, [pc, #32]	; (8014db8 <SYSVIEW_AddTask+0xc4>)
 8014d96:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8014d98:	69bb      	ldr	r3, [r7, #24]
 8014d9a:	9300      	str	r3, [sp, #0]
 8014d9c:	683b      	ldr	r3, [r7, #0]
 8014d9e:	687a      	ldr	r2, [r7, #4]
 8014da0:	68b9      	ldr	r1, [r7, #8]
 8014da2:	68f8      	ldr	r0, [r7, #12]
 8014da4:	f000 f80e 	bl	8014dc4 <SYSVIEW_SendTaskInfo>
 8014da8:	e000      	b.n	8014dac <SYSVIEW_AddTask+0xb8>
    return;
 8014daa:	bf00      	nop

}
 8014dac:	3710      	adds	r7, #16
 8014dae:	46bd      	mov	sp, r7
 8014db0:	bd80      	pop	{r7, pc}
 8014db2:	bf00      	nop
 8014db4:	0802f1dc 	.word	0x0802f1dc
 8014db8:	20001928 	.word	0x20001928
 8014dbc:	0802f1e4 	.word	0x0802f1e4
 8014dc0:	200017e8 	.word	0x200017e8

08014dc4 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8014dc4:	b580      	push	{r7, lr}
 8014dc6:	b08a      	sub	sp, #40	; 0x28
 8014dc8:	af00      	add	r7, sp, #0
 8014dca:	60f8      	str	r0, [r7, #12]
 8014dcc:	60b9      	str	r1, [r7, #8]
 8014dce:	607a      	str	r2, [r7, #4]
 8014dd0:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8014dd2:	f107 0314 	add.w	r3, r7, #20
 8014dd6:	2214      	movs	r2, #20
 8014dd8:	2100      	movs	r1, #0
 8014dda:	4618      	mov	r0, r3
 8014ddc:	f019 fbe8 	bl	802e5b0 <memset>
  TaskInfo.TaskID     = TaskID;
 8014de0:	68fb      	ldr	r3, [r7, #12]
 8014de2:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8014de4:	68bb      	ldr	r3, [r7, #8]
 8014de6:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8014de8:	687b      	ldr	r3, [r7, #4]
 8014dea:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8014dec:	683b      	ldr	r3, [r7, #0]
 8014dee:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8014df0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014df2:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8014df4:	f107 0314 	add.w	r3, r7, #20
 8014df8:	4618      	mov	r0, r3
 8014dfa:	f018 ffe7 	bl	802ddcc <SEGGER_SYSVIEW_SendTaskInfo>
}
 8014dfe:	bf00      	nop
 8014e00:	3728      	adds	r7, #40	; 0x28
 8014e02:	46bd      	mov	sp, r7
 8014e04:	bd80      	pop	{r7, pc}
	...

08014e08 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8014e08:	b580      	push	{r7, lr}
 8014e0a:	b084      	sub	sp, #16
 8014e0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8014e0e:	463b      	mov	r3, r7
 8014e10:	2200      	movs	r2, #0
 8014e12:	601a      	str	r2, [r3, #0]
 8014e14:	605a      	str	r2, [r3, #4]
 8014e16:	609a      	str	r2, [r3, #8]
 8014e18:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8014e1a:	4b37      	ldr	r3, [pc, #220]	; (8014ef8 <MX_ADC1_Init+0xf0>)
 8014e1c:	4a37      	ldr	r2, [pc, #220]	; (8014efc <MX_ADC1_Init+0xf4>)
 8014e1e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8014e20:	4b35      	ldr	r3, [pc, #212]	; (8014ef8 <MX_ADC1_Init+0xf0>)
 8014e22:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8014e26:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8014e28:	4b33      	ldr	r3, [pc, #204]	; (8014ef8 <MX_ADC1_Init+0xf0>)
 8014e2a:	2200      	movs	r2, #0
 8014e2c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8014e2e:	4b32      	ldr	r3, [pc, #200]	; (8014ef8 <MX_ADC1_Init+0xf0>)
 8014e30:	2201      	movs	r2, #1
 8014e32:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8014e34:	4b30      	ldr	r3, [pc, #192]	; (8014ef8 <MX_ADC1_Init+0xf0>)
 8014e36:	2200      	movs	r2, #0
 8014e38:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8014e3a:	4b2f      	ldr	r3, [pc, #188]	; (8014ef8 <MX_ADC1_Init+0xf0>)
 8014e3c:	2200      	movs	r2, #0
 8014e3e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8014e42:	4b2d      	ldr	r3, [pc, #180]	; (8014ef8 <MX_ADC1_Init+0xf0>)
 8014e44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014e48:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8014e4a:	4b2b      	ldr	r3, [pc, #172]	; (8014ef8 <MX_ADC1_Init+0xf0>)
 8014e4c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8014e50:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8014e52:	4b29      	ldr	r3, [pc, #164]	; (8014ef8 <MX_ADC1_Init+0xf0>)
 8014e54:	2200      	movs	r2, #0
 8014e56:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8014e58:	4b27      	ldr	r3, [pc, #156]	; (8014ef8 <MX_ADC1_Init+0xf0>)
 8014e5a:	2204      	movs	r2, #4
 8014e5c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8014e5e:	4b26      	ldr	r3, [pc, #152]	; (8014ef8 <MX_ADC1_Init+0xf0>)
 8014e60:	2200      	movs	r2, #0
 8014e62:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8014e66:	4b24      	ldr	r3, [pc, #144]	; (8014ef8 <MX_ADC1_Init+0xf0>)
 8014e68:	2201      	movs	r2, #1
 8014e6a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8014e6c:	4822      	ldr	r0, [pc, #136]	; (8014ef8 <MX_ADC1_Init+0xf0>)
 8014e6e:	f00f fc29 	bl	80246c4 <HAL_ADC_Init>
 8014e72:	4603      	mov	r3, r0
 8014e74:	2b00      	cmp	r3, #0
 8014e76:	d001      	beq.n	8014e7c <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8014e78:	f002 fb56 	bl	8017528 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8014e7c:	2301      	movs	r3, #1
 8014e7e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8014e80:	2301      	movs	r3, #1
 8014e82:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8014e84:	2302      	movs	r3, #2
 8014e86:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8014e88:	463b      	mov	r3, r7
 8014e8a:	4619      	mov	r1, r3
 8014e8c:	481a      	ldr	r0, [pc, #104]	; (8014ef8 <MX_ADC1_Init+0xf0>)
 8014e8e:	f00f fecb 	bl	8024c28 <HAL_ADC_ConfigChannel>
 8014e92:	4603      	mov	r3, r0
 8014e94:	2b00      	cmp	r3, #0
 8014e96:	d001      	beq.n	8014e9c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8014e98:	f002 fb46 	bl	8017528 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8014e9c:	2302      	movs	r3, #2
 8014e9e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8014ea0:	2302      	movs	r3, #2
 8014ea2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8014ea4:	463b      	mov	r3, r7
 8014ea6:	4619      	mov	r1, r3
 8014ea8:	4813      	ldr	r0, [pc, #76]	; (8014ef8 <MX_ADC1_Init+0xf0>)
 8014eaa:	f00f febd 	bl	8024c28 <HAL_ADC_ConfigChannel>
 8014eae:	4603      	mov	r3, r0
 8014eb0:	2b00      	cmp	r3, #0
 8014eb2:	d001      	beq.n	8014eb8 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8014eb4:	f002 fb38 	bl	8017528 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8014eb8:	2303      	movs	r3, #3
 8014eba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8014ebc:	2303      	movs	r3, #3
 8014ebe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8014ec0:	463b      	mov	r3, r7
 8014ec2:	4619      	mov	r1, r3
 8014ec4:	480c      	ldr	r0, [pc, #48]	; (8014ef8 <MX_ADC1_Init+0xf0>)
 8014ec6:	f00f feaf 	bl	8024c28 <HAL_ADC_ConfigChannel>
 8014eca:	4603      	mov	r3, r0
 8014ecc:	2b00      	cmp	r3, #0
 8014ece:	d001      	beq.n	8014ed4 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8014ed0:	f002 fb2a 	bl	8017528 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8014ed4:	2304      	movs	r3, #4
 8014ed6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8014ed8:	2304      	movs	r3, #4
 8014eda:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8014edc:	463b      	mov	r3, r7
 8014ede:	4619      	mov	r1, r3
 8014ee0:	4805      	ldr	r0, [pc, #20]	; (8014ef8 <MX_ADC1_Init+0xf0>)
 8014ee2:	f00f fea1 	bl	8024c28 <HAL_ADC_ConfigChannel>
 8014ee6:	4603      	mov	r3, r0
 8014ee8:	2b00      	cmp	r3, #0
 8014eea:	d001      	beq.n	8014ef0 <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 8014eec:	f002 fb1c 	bl	8017528 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8014ef0:	bf00      	nop
 8014ef2:	3710      	adds	r7, #16
 8014ef4:	46bd      	mov	sp, r7
 8014ef6:	bd80      	pop	{r7, pc}
 8014ef8:	2001bf00 	.word	0x2001bf00
 8014efc:	40012000 	.word	0x40012000

08014f00 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8014f00:	b580      	push	{r7, lr}
 8014f02:	b08a      	sub	sp, #40	; 0x28
 8014f04:	af00      	add	r7, sp, #0
 8014f06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8014f08:	f107 0314 	add.w	r3, r7, #20
 8014f0c:	2200      	movs	r2, #0
 8014f0e:	601a      	str	r2, [r3, #0]
 8014f10:	605a      	str	r2, [r3, #4]
 8014f12:	609a      	str	r2, [r3, #8]
 8014f14:	60da      	str	r2, [r3, #12]
 8014f16:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8014f18:	687b      	ldr	r3, [r7, #4]
 8014f1a:	681b      	ldr	r3, [r3, #0]
 8014f1c:	4a33      	ldr	r2, [pc, #204]	; (8014fec <HAL_ADC_MspInit+0xec>)
 8014f1e:	4293      	cmp	r3, r2
 8014f20:	d15f      	bne.n	8014fe2 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8014f22:	2300      	movs	r3, #0
 8014f24:	613b      	str	r3, [r7, #16]
 8014f26:	4b32      	ldr	r3, [pc, #200]	; (8014ff0 <HAL_ADC_MspInit+0xf0>)
 8014f28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014f2a:	4a31      	ldr	r2, [pc, #196]	; (8014ff0 <HAL_ADC_MspInit+0xf0>)
 8014f2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8014f30:	6453      	str	r3, [r2, #68]	; 0x44
 8014f32:	4b2f      	ldr	r3, [pc, #188]	; (8014ff0 <HAL_ADC_MspInit+0xf0>)
 8014f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014f36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8014f3a:	613b      	str	r3, [r7, #16]
 8014f3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8014f3e:	2300      	movs	r3, #0
 8014f40:	60fb      	str	r3, [r7, #12]
 8014f42:	4b2b      	ldr	r3, [pc, #172]	; (8014ff0 <HAL_ADC_MspInit+0xf0>)
 8014f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014f46:	4a2a      	ldr	r2, [pc, #168]	; (8014ff0 <HAL_ADC_MspInit+0xf0>)
 8014f48:	f043 0301 	orr.w	r3, r3, #1
 8014f4c:	6313      	str	r3, [r2, #48]	; 0x30
 8014f4e:	4b28      	ldr	r3, [pc, #160]	; (8014ff0 <HAL_ADC_MspInit+0xf0>)
 8014f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014f52:	f003 0301 	and.w	r3, r3, #1
 8014f56:	60fb      	str	r3, [r7, #12]
 8014f58:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = precharge_resistor_temperature_Pin|fuse_resistor_temperature_Pin|aux_temp1_Pin|aux_temp2_Pin;
 8014f5a:	231e      	movs	r3, #30
 8014f5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8014f5e:	2303      	movs	r3, #3
 8014f60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014f62:	2300      	movs	r3, #0
 8014f64:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8014f66:	f107 0314 	add.w	r3, r7, #20
 8014f6a:	4619      	mov	r1, r3
 8014f6c:	4821      	ldr	r0, [pc, #132]	; (8014ff4 <HAL_ADC_MspInit+0xf4>)
 8014f6e:	f011 fc27 	bl	80267c0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8014f72:	4b21      	ldr	r3, [pc, #132]	; (8014ff8 <HAL_ADC_MspInit+0xf8>)
 8014f74:	4a21      	ldr	r2, [pc, #132]	; (8014ffc <HAL_ADC_MspInit+0xfc>)
 8014f76:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8014f78:	4b1f      	ldr	r3, [pc, #124]	; (8014ff8 <HAL_ADC_MspInit+0xf8>)
 8014f7a:	2200      	movs	r2, #0
 8014f7c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8014f7e:	4b1e      	ldr	r3, [pc, #120]	; (8014ff8 <HAL_ADC_MspInit+0xf8>)
 8014f80:	2200      	movs	r2, #0
 8014f82:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8014f84:	4b1c      	ldr	r3, [pc, #112]	; (8014ff8 <HAL_ADC_MspInit+0xf8>)
 8014f86:	2200      	movs	r2, #0
 8014f88:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8014f8a:	4b1b      	ldr	r3, [pc, #108]	; (8014ff8 <HAL_ADC_MspInit+0xf8>)
 8014f8c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8014f90:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8014f92:	4b19      	ldr	r3, [pc, #100]	; (8014ff8 <HAL_ADC_MspInit+0xf8>)
 8014f94:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8014f98:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8014f9a:	4b17      	ldr	r3, [pc, #92]	; (8014ff8 <HAL_ADC_MspInit+0xf8>)
 8014f9c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8014fa0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8014fa2:	4b15      	ldr	r3, [pc, #84]	; (8014ff8 <HAL_ADC_MspInit+0xf8>)
 8014fa4:	2200      	movs	r2, #0
 8014fa6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8014fa8:	4b13      	ldr	r3, [pc, #76]	; (8014ff8 <HAL_ADC_MspInit+0xf8>)
 8014faa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8014fae:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8014fb0:	4b11      	ldr	r3, [pc, #68]	; (8014ff8 <HAL_ADC_MspInit+0xf8>)
 8014fb2:	2200      	movs	r2, #0
 8014fb4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8014fb6:	4810      	ldr	r0, [pc, #64]	; (8014ff8 <HAL_ADC_MspInit+0xf8>)
 8014fb8:	f011 f892 	bl	80260e0 <HAL_DMA_Init>
 8014fbc:	4603      	mov	r3, r0
 8014fbe:	2b00      	cmp	r3, #0
 8014fc0:	d001      	beq.n	8014fc6 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8014fc2:	f002 fab1 	bl	8017528 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8014fc6:	687b      	ldr	r3, [r7, #4]
 8014fc8:	4a0b      	ldr	r2, [pc, #44]	; (8014ff8 <HAL_ADC_MspInit+0xf8>)
 8014fca:	639a      	str	r2, [r3, #56]	; 0x38
 8014fcc:	4a0a      	ldr	r2, [pc, #40]	; (8014ff8 <HAL_ADC_MspInit+0xf8>)
 8014fce:	687b      	ldr	r3, [r7, #4]
 8014fd0:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8014fd2:	2200      	movs	r2, #0
 8014fd4:	2105      	movs	r1, #5
 8014fd6:	2012      	movs	r0, #18
 8014fd8:	f011 f858 	bl	802608c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8014fdc:	2012      	movs	r0, #18
 8014fde:	f011 f871 	bl	80260c4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8014fe2:	bf00      	nop
 8014fe4:	3728      	adds	r7, #40	; 0x28
 8014fe6:	46bd      	mov	sp, r7
 8014fe8:	bd80      	pop	{r7, pc}
 8014fea:	bf00      	nop
 8014fec:	40012000 	.word	0x40012000
 8014ff0:	40023800 	.word	0x40023800
 8014ff4:	40020000 	.word	0x40020000
 8014ff8:	2001bf48 	.word	0x2001bf48
 8014ffc:	40026410 	.word	0x40026410

08015000 <interpret_ADC_buffer>:
/* USER CODE BEGIN 1 */

uint16_t ADC_FLAG = 1;

void interpret_ADC_buffer(temperatures_t *temperatures,
		uint16_t *adcBuffer, uint8_t L) {
 8015000:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8015004:	b08e      	sub	sp, #56	; 0x38
 8015006:	af00      	add	r7, sp, #0
 8015008:	60f8      	str	r0, [r7, #12]
 801500a:	60b9      	str	r1, [r7, #8]
 801500c:	4613      	mov	r3, r2
 801500e:	71fb      	strb	r3, [r7, #7]
	uint16_t i, j;
	float adcAverageBuffer[4];

	float beta = 3500;
 8015010:	4bd3      	ldr	r3, [pc, #844]	; (8015360 <interpret_ADC_buffer+0x360>)
 8015012:	633b      	str	r3, [r7, #48]	; 0x30
	float temp = 25 + 273.15;
 8015014:	4bd3      	ldr	r3, [pc, #844]	; (8015364 <interpret_ADC_buffer+0x364>)
 8015016:	62fb      	str	r3, [r7, #44]	; 0x2c
	float R0 = 10000 * exp(-beta / temp);
 8015018:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 801501c:	eeb1 7a67 	vneg.f32	s14, s15
 8015020:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8015024:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8015028:	ee16 0a90 	vmov	r0, s13
 801502c:	f7eb fa7e 	bl	800052c <__aeabi_f2d>
 8015030:	4602      	mov	r2, r0
 8015032:	460b      	mov	r3, r1
 8015034:	ec43 2b10 	vmov	d0, r2, r3
 8015038:	f019 fbda 	bl	802e7f0 <exp>
 801503c:	ec51 0b10 	vmov	r0, r1, d0
 8015040:	a3c3      	add	r3, pc, #780	; (adr r3, 8015350 <interpret_ADC_buffer+0x350>)
 8015042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015046:	f7eb fac9 	bl	80005dc <__aeabi_dmul>
 801504a:	4602      	mov	r2, r0
 801504c:	460b      	mov	r3, r1
 801504e:	4610      	mov	r0, r2
 8015050:	4619      	mov	r1, r3
 8015052:	f7eb fdbb 	bl	8000bcc <__aeabi_d2f>
 8015056:	4603      	mov	r3, r0
 8015058:	62bb      	str	r3, [r7, #40]	; 0x28
	float R = 10000;
 801505a:	4bc3      	ldr	r3, [pc, #780]	; (8015368 <interpret_ADC_buffer+0x368>)
 801505c:	627b      	str	r3, [r7, #36]	; 0x24
	float resolution = pow(2, 12) - 1;
 801505e:	4bc3      	ldr	r3, [pc, #780]	; (801536c <interpret_ADC_buffer+0x36c>)
 8015060:	623b      	str	r3, [r7, #32]

	for (i = 0; i < 4; i++) {
 8015062:	2300      	movs	r3, #0
 8015064:	86fb      	strh	r3, [r7, #54]	; 0x36
 8015066:	e063      	b.n	8015130 <interpret_ADC_buffer+0x130>
		adcAverageBuffer[i] = 0;
 8015068:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801506a:	009b      	lsls	r3, r3, #2
 801506c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8015070:	4413      	add	r3, r2
 8015072:	3b28      	subs	r3, #40	; 0x28
 8015074:	f04f 0200 	mov.w	r2, #0
 8015078:	601a      	str	r2, [r3, #0]
		for (j = 0; j < L; j++) {
 801507a:	2300      	movs	r3, #0
 801507c:	86bb      	strh	r3, [r7, #52]	; 0x34
 801507e:	e020      	b.n	80150c2 <interpret_ADC_buffer+0xc2>
			adcAverageBuffer[i] += adcBuffer[4 * j + i];
 8015080:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8015082:	009b      	lsls	r3, r3, #2
 8015084:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8015088:	4413      	add	r3, r2
 801508a:	3b28      	subs	r3, #40	; 0x28
 801508c:	ed93 7a00 	vldr	s14, [r3]
 8015090:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8015092:	009a      	lsls	r2, r3, #2
 8015094:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8015096:	4413      	add	r3, r2
 8015098:	005b      	lsls	r3, r3, #1
 801509a:	68ba      	ldr	r2, [r7, #8]
 801509c:	4413      	add	r3, r2
 801509e:	881b      	ldrh	r3, [r3, #0]
 80150a0:	ee07 3a90 	vmov	s15, r3
 80150a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80150a8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80150aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80150ae:	009b      	lsls	r3, r3, #2
 80150b0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80150b4:	4413      	add	r3, r2
 80150b6:	3b28      	subs	r3, #40	; 0x28
 80150b8:	edc3 7a00 	vstr	s15, [r3]
		for (j = 0; j < L; j++) {
 80150bc:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80150be:	3301      	adds	r3, #1
 80150c0:	86bb      	strh	r3, [r7, #52]	; 0x34
 80150c2:	79fb      	ldrb	r3, [r7, #7]
 80150c4:	b29b      	uxth	r3, r3
 80150c6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80150c8:	429a      	cmp	r2, r3
 80150ca:	d3d9      	bcc.n	8015080 <interpret_ADC_buffer+0x80>
		}
		adcAverageBuffer[i] /= L;
 80150cc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80150ce:	009b      	lsls	r3, r3, #2
 80150d0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80150d4:	4413      	add	r3, r2
 80150d6:	3b28      	subs	r3, #40	; 0x28
 80150d8:	edd3 6a00 	vldr	s13, [r3]
 80150dc:	79fb      	ldrb	r3, [r7, #7]
 80150de:	ee07 3a90 	vmov	s15, r3
 80150e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80150e6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80150e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80150ec:	009b      	lsls	r3, r3, #2
 80150ee:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80150f2:	4413      	add	r3, r2
 80150f4:	3b28      	subs	r3, #40	; 0x28
 80150f6:	edc3 7a00 	vstr	s15, [r3]

		/* The adc value shouldn't be negative, nor should it be 0 */
		if (adcAverageBuffer[i] < 0.25) {
 80150fa:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80150fc:	009b      	lsls	r3, r3, #2
 80150fe:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8015102:	4413      	add	r3, r2
 8015104:	3b28      	subs	r3, #40	; 0x28
 8015106:	edd3 7a00 	vldr	s15, [r3]
 801510a:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 801510e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8015112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015116:	d508      	bpl.n	801512a <interpret_ADC_buffer+0x12a>
			adcAverageBuffer[i] = 1;
 8015118:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801511a:	009b      	lsls	r3, r3, #2
 801511c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8015120:	4413      	add	r3, r2
 8015122:	3b28      	subs	r3, #40	; 0x28
 8015124:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8015128:	601a      	str	r2, [r3, #0]
	for (i = 0; i < 4; i++) {
 801512a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801512c:	3301      	adds	r3, #1
 801512e:	86fb      	strh	r3, [r7, #54]	; 0x36
 8015130:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8015132:	2b03      	cmp	r3, #3
 8015134:	d998      	bls.n	8015068 <interpret_ADC_buffer+0x68>
	}
	/* temperature = beta / (log(R0 * ( resolution / adcAverageBuffer[i] - 1) ) - log(R)); */
	/* v/vt = ((2^n - 1)*v/vref)/((2^n - 1)*vt/vref) = ((2^n - 1)*v/vref)/adcAverageBuffer[i] */
	/* Assume v = vref, n = 12 */
	temperatures->precharge_resistor = beta
			/ (log(R0 * (resolution / adcAverageBuffer[0] - 1)) - log(R))
 8015136:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015138:	f7eb f9f8 	bl	800052c <__aeabi_f2d>
 801513c:	4604      	mov	r4, r0
 801513e:	460d      	mov	r5, r1
 8015140:	ed97 7a04 	vldr	s14, [r7, #16]
 8015144:	edd7 6a08 	vldr	s13, [r7, #32]
 8015148:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801514c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8015150:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8015154:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8015158:	ee67 7a27 	vmul.f32	s15, s14, s15
 801515c:	ee17 0a90 	vmov	r0, s15
 8015160:	f7eb f9e4 	bl	800052c <__aeabi_f2d>
 8015164:	4602      	mov	r2, r0
 8015166:	460b      	mov	r3, r1
 8015168:	ec43 2b10 	vmov	d0, r2, r3
 801516c:	f019 fb90 	bl	802e890 <log>
 8015170:	ec59 8b10 	vmov	r8, r9, d0
 8015174:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015176:	f7eb f9d9 	bl	800052c <__aeabi_f2d>
 801517a:	4602      	mov	r2, r0
 801517c:	460b      	mov	r3, r1
 801517e:	ec43 2b10 	vmov	d0, r2, r3
 8015182:	f019 fb85 	bl	802e890 <log>
 8015186:	ec53 2b10 	vmov	r2, r3, d0
 801518a:	4640      	mov	r0, r8
 801518c:	4649      	mov	r1, r9
 801518e:	f7eb f86d 	bl	800026c <__aeabi_dsub>
 8015192:	4602      	mov	r2, r0
 8015194:	460b      	mov	r3, r1
 8015196:	4620      	mov	r0, r4
 8015198:	4629      	mov	r1, r5
 801519a:	f7eb fb49 	bl	8000830 <__aeabi_ddiv>
 801519e:	4602      	mov	r2, r0
 80151a0:	460b      	mov	r3, r1
 80151a2:	4610      	mov	r0, r2
 80151a4:	4619      	mov	r1, r3
			- 273.15;
 80151a6:	a36c      	add	r3, pc, #432	; (adr r3, 8015358 <interpret_ADC_buffer+0x358>)
 80151a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80151ac:	f7eb f85e 	bl	800026c <__aeabi_dsub>
 80151b0:	4602      	mov	r2, r0
 80151b2:	460b      	mov	r3, r1
	temperatures->precharge_resistor = beta
 80151b4:	68f9      	ldr	r1, [r7, #12]
 80151b6:	e9c1 2300 	strd	r2, r3, [r1]
	temperatures->fuse = beta
			/ (log(R0 * (resolution / adcAverageBuffer[1] - 1)) - log(R))
 80151ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80151bc:	f7eb f9b6 	bl	800052c <__aeabi_f2d>
 80151c0:	4604      	mov	r4, r0
 80151c2:	460d      	mov	r5, r1
 80151c4:	ed97 7a05 	vldr	s14, [r7, #20]
 80151c8:	edd7 6a08 	vldr	s13, [r7, #32]
 80151cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80151d0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80151d4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80151d8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80151dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80151e0:	ee17 0a90 	vmov	r0, s15
 80151e4:	f7eb f9a2 	bl	800052c <__aeabi_f2d>
 80151e8:	4602      	mov	r2, r0
 80151ea:	460b      	mov	r3, r1
 80151ec:	ec43 2b10 	vmov	d0, r2, r3
 80151f0:	f019 fb4e 	bl	802e890 <log>
 80151f4:	ec59 8b10 	vmov	r8, r9, d0
 80151f8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80151fa:	f7eb f997 	bl	800052c <__aeabi_f2d>
 80151fe:	4602      	mov	r2, r0
 8015200:	460b      	mov	r3, r1
 8015202:	ec43 2b10 	vmov	d0, r2, r3
 8015206:	f019 fb43 	bl	802e890 <log>
 801520a:	ec53 2b10 	vmov	r2, r3, d0
 801520e:	4640      	mov	r0, r8
 8015210:	4649      	mov	r1, r9
 8015212:	f7eb f82b 	bl	800026c <__aeabi_dsub>
 8015216:	4602      	mov	r2, r0
 8015218:	460b      	mov	r3, r1
 801521a:	4620      	mov	r0, r4
 801521c:	4629      	mov	r1, r5
 801521e:	f7eb fb07 	bl	8000830 <__aeabi_ddiv>
 8015222:	4602      	mov	r2, r0
 8015224:	460b      	mov	r3, r1
 8015226:	4610      	mov	r0, r2
 8015228:	4619      	mov	r1, r3
			- 273.15;
 801522a:	a34b      	add	r3, pc, #300	; (adr r3, 8015358 <interpret_ADC_buffer+0x358>)
 801522c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015230:	f7eb f81c 	bl	800026c <__aeabi_dsub>
 8015234:	4602      	mov	r2, r0
 8015236:	460b      	mov	r3, r1
	temperatures->fuse = beta
 8015238:	68f9      	ldr	r1, [r7, #12]
 801523a:	e9c1 2302 	strd	r2, r3, [r1, #8]
	temperatures->aux_1 = beta
			/ (log(R0 * (resolution / adcAverageBuffer[2] - 1)) - log(R))
 801523e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015240:	f7eb f974 	bl	800052c <__aeabi_f2d>
 8015244:	4604      	mov	r4, r0
 8015246:	460d      	mov	r5, r1
 8015248:	ed97 7a06 	vldr	s14, [r7, #24]
 801524c:	edd7 6a08 	vldr	s13, [r7, #32]
 8015250:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8015254:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8015258:	ee37 7ac7 	vsub.f32	s14, s15, s14
 801525c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8015260:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015264:	ee17 0a90 	vmov	r0, s15
 8015268:	f7eb f960 	bl	800052c <__aeabi_f2d>
 801526c:	4602      	mov	r2, r0
 801526e:	460b      	mov	r3, r1
 8015270:	ec43 2b10 	vmov	d0, r2, r3
 8015274:	f019 fb0c 	bl	802e890 <log>
 8015278:	ec59 8b10 	vmov	r8, r9, d0
 801527c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801527e:	f7eb f955 	bl	800052c <__aeabi_f2d>
 8015282:	4602      	mov	r2, r0
 8015284:	460b      	mov	r3, r1
 8015286:	ec43 2b10 	vmov	d0, r2, r3
 801528a:	f019 fb01 	bl	802e890 <log>
 801528e:	ec53 2b10 	vmov	r2, r3, d0
 8015292:	4640      	mov	r0, r8
 8015294:	4649      	mov	r1, r9
 8015296:	f7ea ffe9 	bl	800026c <__aeabi_dsub>
 801529a:	4602      	mov	r2, r0
 801529c:	460b      	mov	r3, r1
 801529e:	4620      	mov	r0, r4
 80152a0:	4629      	mov	r1, r5
 80152a2:	f7eb fac5 	bl	8000830 <__aeabi_ddiv>
 80152a6:	4602      	mov	r2, r0
 80152a8:	460b      	mov	r3, r1
 80152aa:	4610      	mov	r0, r2
 80152ac:	4619      	mov	r1, r3
			- 273.15;
 80152ae:	a32a      	add	r3, pc, #168	; (adr r3, 8015358 <interpret_ADC_buffer+0x358>)
 80152b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152b4:	f7ea ffda 	bl	800026c <__aeabi_dsub>
 80152b8:	4602      	mov	r2, r0
 80152ba:	460b      	mov	r3, r1
	temperatures->aux_1 = beta
 80152bc:	68f9      	ldr	r1, [r7, #12]
 80152be:	e9c1 2304 	strd	r2, r3, [r1, #16]
	temperatures->aux_2 = beta
			/ (log(R0 * (resolution / adcAverageBuffer[3] - 1)) - log(R))
 80152c2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80152c4:	f7eb f932 	bl	800052c <__aeabi_f2d>
 80152c8:	4604      	mov	r4, r0
 80152ca:	460d      	mov	r5, r1
 80152cc:	ed97 7a07 	vldr	s14, [r7, #28]
 80152d0:	edd7 6a08 	vldr	s13, [r7, #32]
 80152d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80152d8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80152dc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80152e0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80152e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80152e8:	ee17 0a90 	vmov	r0, s15
 80152ec:	f7eb f91e 	bl	800052c <__aeabi_f2d>
 80152f0:	4602      	mov	r2, r0
 80152f2:	460b      	mov	r3, r1
 80152f4:	ec43 2b10 	vmov	d0, r2, r3
 80152f8:	f019 faca 	bl	802e890 <log>
 80152fc:	ec59 8b10 	vmov	r8, r9, d0
 8015300:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015302:	f7eb f913 	bl	800052c <__aeabi_f2d>
 8015306:	4602      	mov	r2, r0
 8015308:	460b      	mov	r3, r1
 801530a:	ec43 2b10 	vmov	d0, r2, r3
 801530e:	f019 fabf 	bl	802e890 <log>
 8015312:	ec53 2b10 	vmov	r2, r3, d0
 8015316:	4640      	mov	r0, r8
 8015318:	4649      	mov	r1, r9
 801531a:	f7ea ffa7 	bl	800026c <__aeabi_dsub>
 801531e:	4602      	mov	r2, r0
 8015320:	460b      	mov	r3, r1
 8015322:	4620      	mov	r0, r4
 8015324:	4629      	mov	r1, r5
 8015326:	f7eb fa83 	bl	8000830 <__aeabi_ddiv>
 801532a:	4602      	mov	r2, r0
 801532c:	460b      	mov	r3, r1
 801532e:	4610      	mov	r0, r2
 8015330:	4619      	mov	r1, r3
			- 273.15;
 8015332:	a309      	add	r3, pc, #36	; (adr r3, 8015358 <interpret_ADC_buffer+0x358>)
 8015334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015338:	f7ea ff98 	bl	800026c <__aeabi_dsub>
 801533c:	4602      	mov	r2, r0
 801533e:	460b      	mov	r3, r1
	temperatures->aux_2 = beta
 8015340:	68f9      	ldr	r1, [r7, #12]
 8015342:	e9c1 2306 	strd	r2, r3, [r1, #24]

}
 8015346:	bf00      	nop
 8015348:	3738      	adds	r7, #56	; 0x38
 801534a:	46bd      	mov	sp, r7
 801534c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8015350:	00000000 	.word	0x00000000
 8015354:	40c38800 	.word	0x40c38800
 8015358:	66666666 	.word	0x66666666
 801535c:	40711266 	.word	0x40711266
 8015360:	455ac000 	.word	0x455ac000
 8015364:	43951333 	.word	0x43951333
 8015368:	461c4000 	.word	0x461c4000
 801536c:	457ff000 	.word	0x457ff000

08015370 <ADC_initialize>:

void ADC_initialize(TIM_HandleTypeDef* htim) {
 8015370:	b580      	push	{r7, lr}
 8015372:	b082      	sub	sp, #8
 8015374:	af00      	add	r7, sp, #0
 8015376:	6078      	str	r0, [r7, #4]
	htim->Instance->ARR = 65535 / 1000; // 100 Hz sample rate
 8015378:	687b      	ldr	r3, [r7, #4]
 801537a:	681b      	ldr	r3, [r3, #0]
 801537c:	2241      	movs	r2, #65	; 0x41
 801537e:	62da      	str	r2, [r3, #44]	; 0x2c
	HAL_TIM_Base_Start(htim);
 8015380:	6878      	ldr	r0, [r7, #4]
 8015382:	f012 fe59 	bl	8028038 <HAL_TIM_Base_Start>
	ADC_FLAG = 1;
 8015386:	4b03      	ldr	r3, [pc, #12]	; (8015394 <ADC_initialize+0x24>)
 8015388:	2201      	movs	r2, #1
 801538a:	801a      	strh	r2, [r3, #0]
}
 801538c:	bf00      	nop
 801538e:	3708      	adds	r7, #8
 8015390:	46bd      	mov	sp, r7
 8015392:	bd80      	pop	{r7, pc}
 8015394:	20000000 	.word	0x20000000

08015398 <ADC_step>:

void ADC_step(uint32_t *buf, uint16_t len) {
 8015398:	b580      	push	{r7, lr}
 801539a:	b082      	sub	sp, #8
 801539c:	af00      	add	r7, sp, #0
 801539e:	6078      	str	r0, [r7, #4]
 80153a0:	460b      	mov	r3, r1
 80153a2:	807b      	strh	r3, [r7, #2]
	if (ADC_FLAG == 1) {
 80153a4:	4b08      	ldr	r3, [pc, #32]	; (80153c8 <ADC_step+0x30>)
 80153a6:	881b      	ldrh	r3, [r3, #0]
 80153a8:	2b01      	cmp	r3, #1
 80153aa:	d108      	bne.n	80153be <ADC_step+0x26>
		ADC_FLAG = 0;
 80153ac:	4b06      	ldr	r3, [pc, #24]	; (80153c8 <ADC_step+0x30>)
 80153ae:	2200      	movs	r2, #0
 80153b0:	801a      	strh	r2, [r3, #0]
		HAL_ADC_Start_DMA(&hadc1, buf, len);
 80153b2:	887b      	ldrh	r3, [r7, #2]
 80153b4:	461a      	mov	r2, r3
 80153b6:	6879      	ldr	r1, [r7, #4]
 80153b8:	4804      	ldr	r0, [pc, #16]	; (80153cc <ADC_step+0x34>)
 80153ba:	f00f fb07 	bl	80249cc <HAL_ADC_Start_DMA>
	}
}
 80153be:	bf00      	nop
 80153c0:	3708      	adds	r7, #8
 80153c2:	46bd      	mov	sp, r7
 80153c4:	bd80      	pop	{r7, pc}
 80153c6:	bf00      	nop
 80153c8:	20000000 	.word	0x20000000
 80153cc:	2001bf00 	.word	0x2001bf00

080153d0 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 80153d0:	b480      	push	{r7}
 80153d2:	b083      	sub	sp, #12
 80153d4:	af00      	add	r7, sp, #0
 80153d6:	6078      	str	r0, [r7, #4]
	ADC_FLAG = 1;
 80153d8:	4b04      	ldr	r3, [pc, #16]	; (80153ec <HAL_ADC_ConvCpltCallback+0x1c>)
 80153da:	2201      	movs	r2, #1
 80153dc:	801a      	strh	r2, [r3, #0]

}
 80153de:	bf00      	nop
 80153e0:	370c      	adds	r7, #12
 80153e2:	46bd      	mov	sp, r7
 80153e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153e8:	4770      	bx	lr
 80153ea:	bf00      	nop
 80153ec:	20000000 	.word	0x20000000

080153f0 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80153f0:	b580      	push	{r7, lr}
 80153f2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80153f4:	4b17      	ldr	r3, [pc, #92]	; (8015454 <MX_CAN1_Init+0x64>)
 80153f6:	4a18      	ldr	r2, [pc, #96]	; (8015458 <MX_CAN1_Init+0x68>)
 80153f8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 80153fa:	4b16      	ldr	r3, [pc, #88]	; (8015454 <MX_CAN1_Init+0x64>)
 80153fc:	2202      	movs	r2, #2
 80153fe:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_LOOPBACK;
 8015400:	4b14      	ldr	r3, [pc, #80]	; (8015454 <MX_CAN1_Init+0x64>)
 8015402:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8015406:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8015408:	4b12      	ldr	r3, [pc, #72]	; (8015454 <MX_CAN1_Init+0x64>)
 801540a:	2200      	movs	r2, #0
 801540c:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 801540e:	4b11      	ldr	r3, [pc, #68]	; (8015454 <MX_CAN1_Init+0x64>)
 8015410:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8015414:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8015416:	4b0f      	ldr	r3, [pc, #60]	; (8015454 <MX_CAN1_Init+0x64>)
 8015418:	2200      	movs	r2, #0
 801541a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 801541c:	4b0d      	ldr	r3, [pc, #52]	; (8015454 <MX_CAN1_Init+0x64>)
 801541e:	2200      	movs	r2, #0
 8015420:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8015422:	4b0c      	ldr	r3, [pc, #48]	; (8015454 <MX_CAN1_Init+0x64>)
 8015424:	2200      	movs	r2, #0
 8015426:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8015428:	4b0a      	ldr	r3, [pc, #40]	; (8015454 <MX_CAN1_Init+0x64>)
 801542a:	2200      	movs	r2, #0
 801542c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 801542e:	4b09      	ldr	r3, [pc, #36]	; (8015454 <MX_CAN1_Init+0x64>)
 8015430:	2200      	movs	r2, #0
 8015432:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8015434:	4b07      	ldr	r3, [pc, #28]	; (8015454 <MX_CAN1_Init+0x64>)
 8015436:	2200      	movs	r2, #0
 8015438:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 801543a:	4b06      	ldr	r3, [pc, #24]	; (8015454 <MX_CAN1_Init+0x64>)
 801543c:	2200      	movs	r2, #0
 801543e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8015440:	4804      	ldr	r0, [pc, #16]	; (8015454 <MX_CAN1_Init+0x64>)
 8015442:	f00f fe9b 	bl	802517c <HAL_CAN_Init>
 8015446:	4603      	mov	r3, r0
 8015448:	2b00      	cmp	r3, #0
 801544a:	d001      	beq.n	8015450 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 801544c:	f002 f86c 	bl	8017528 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8015450:	bf00      	nop
 8015452:	bd80      	pop	{r7, pc}
 8015454:	2001bfd0 	.word	0x2001bfd0
 8015458:	40006400 	.word	0x40006400

0801545c <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 801545c:	b580      	push	{r7, lr}
 801545e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8015460:	4b17      	ldr	r3, [pc, #92]	; (80154c0 <MX_CAN2_Init+0x64>)
 8015462:	4a18      	ldr	r2, [pc, #96]	; (80154c4 <MX_CAN2_Init+0x68>)
 8015464:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 4;
 8015466:	4b16      	ldr	r3, [pc, #88]	; (80154c0 <MX_CAN2_Init+0x64>)
 8015468:	2204      	movs	r2, #4
 801546a:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_LOOPBACK;
 801546c:	4b14      	ldr	r3, [pc, #80]	; (80154c0 <MX_CAN2_Init+0x64>)
 801546e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8015472:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8015474:	4b12      	ldr	r3, [pc, #72]	; (80154c0 <MX_CAN2_Init+0x64>)
 8015476:	2200      	movs	r2, #0
 8015478:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_8TQ;
 801547a:	4b11      	ldr	r3, [pc, #68]	; (80154c0 <MX_CAN2_Init+0x64>)
 801547c:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8015480:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8015482:	4b0f      	ldr	r3, [pc, #60]	; (80154c0 <MX_CAN2_Init+0x64>)
 8015484:	2200      	movs	r2, #0
 8015486:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8015488:	4b0d      	ldr	r3, [pc, #52]	; (80154c0 <MX_CAN2_Init+0x64>)
 801548a:	2200      	movs	r2, #0
 801548c:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 801548e:	4b0c      	ldr	r3, [pc, #48]	; (80154c0 <MX_CAN2_Init+0x64>)
 8015490:	2200      	movs	r2, #0
 8015492:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8015494:	4b0a      	ldr	r3, [pc, #40]	; (80154c0 <MX_CAN2_Init+0x64>)
 8015496:	2200      	movs	r2, #0
 8015498:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 801549a:	4b09      	ldr	r3, [pc, #36]	; (80154c0 <MX_CAN2_Init+0x64>)
 801549c:	2200      	movs	r2, #0
 801549e:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80154a0:	4b07      	ldr	r3, [pc, #28]	; (80154c0 <MX_CAN2_Init+0x64>)
 80154a2:	2200      	movs	r2, #0
 80154a4:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80154a6:	4b06      	ldr	r3, [pc, #24]	; (80154c0 <MX_CAN2_Init+0x64>)
 80154a8:	2200      	movs	r2, #0
 80154aa:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80154ac:	4804      	ldr	r0, [pc, #16]	; (80154c0 <MX_CAN2_Init+0x64>)
 80154ae:	f00f fe65 	bl	802517c <HAL_CAN_Init>
 80154b2:	4603      	mov	r3, r0
 80154b4:	2b00      	cmp	r3, #0
 80154b6:	d001      	beq.n	80154bc <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 80154b8:	f002 f836 	bl	8017528 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 80154bc:	bf00      	nop
 80154be:	bd80      	pop	{r7, pc}
 80154c0:	2001bfa8 	.word	0x2001bfa8
 80154c4:	40006800 	.word	0x40006800

080154c8 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80154c8:	b580      	push	{r7, lr}
 80154ca:	b08c      	sub	sp, #48	; 0x30
 80154cc:	af00      	add	r7, sp, #0
 80154ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80154d0:	f107 031c 	add.w	r3, r7, #28
 80154d4:	2200      	movs	r2, #0
 80154d6:	601a      	str	r2, [r3, #0]
 80154d8:	605a      	str	r2, [r3, #4]
 80154da:	609a      	str	r2, [r3, #8]
 80154dc:	60da      	str	r2, [r3, #12]
 80154de:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80154e0:	687b      	ldr	r3, [r7, #4]
 80154e2:	681b      	ldr	r3, [r3, #0]
 80154e4:	4a5b      	ldr	r2, [pc, #364]	; (8015654 <HAL_CAN_MspInit+0x18c>)
 80154e6:	4293      	cmp	r3, r2
 80154e8:	d14e      	bne.n	8015588 <HAL_CAN_MspInit+0xc0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 80154ea:	4b5b      	ldr	r3, [pc, #364]	; (8015658 <HAL_CAN_MspInit+0x190>)
 80154ec:	681b      	ldr	r3, [r3, #0]
 80154ee:	3301      	adds	r3, #1
 80154f0:	4a59      	ldr	r2, [pc, #356]	; (8015658 <HAL_CAN_MspInit+0x190>)
 80154f2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80154f4:	4b58      	ldr	r3, [pc, #352]	; (8015658 <HAL_CAN_MspInit+0x190>)
 80154f6:	681b      	ldr	r3, [r3, #0]
 80154f8:	2b01      	cmp	r3, #1
 80154fa:	d10d      	bne.n	8015518 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80154fc:	2300      	movs	r3, #0
 80154fe:	61bb      	str	r3, [r7, #24]
 8015500:	4b56      	ldr	r3, [pc, #344]	; (801565c <HAL_CAN_MspInit+0x194>)
 8015502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015504:	4a55      	ldr	r2, [pc, #340]	; (801565c <HAL_CAN_MspInit+0x194>)
 8015506:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 801550a:	6413      	str	r3, [r2, #64]	; 0x40
 801550c:	4b53      	ldr	r3, [pc, #332]	; (801565c <HAL_CAN_MspInit+0x194>)
 801550e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015510:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8015514:	61bb      	str	r3, [r7, #24]
 8015516:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8015518:	2300      	movs	r3, #0
 801551a:	617b      	str	r3, [r7, #20]
 801551c:	4b4f      	ldr	r3, [pc, #316]	; (801565c <HAL_CAN_MspInit+0x194>)
 801551e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015520:	4a4e      	ldr	r2, [pc, #312]	; (801565c <HAL_CAN_MspInit+0x194>)
 8015522:	f043 0301 	orr.w	r3, r3, #1
 8015526:	6313      	str	r3, [r2, #48]	; 0x30
 8015528:	4b4c      	ldr	r3, [pc, #304]	; (801565c <HAL_CAN_MspInit+0x194>)
 801552a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801552c:	f003 0301 	and.w	r3, r3, #1
 8015530:	617b      	str	r3, [r7, #20]
 8015532:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8015534:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8015538:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801553a:	2302      	movs	r3, #2
 801553c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801553e:	2300      	movs	r3, #0
 8015540:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8015542:	2303      	movs	r3, #3
 8015544:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8015546:	2309      	movs	r3, #9
 8015548:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801554a:	f107 031c 	add.w	r3, r7, #28
 801554e:	4619      	mov	r1, r3
 8015550:	4843      	ldr	r0, [pc, #268]	; (8015660 <HAL_CAN_MspInit+0x198>)
 8015552:	f011 f935 	bl	80267c0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 8015556:	2200      	movs	r2, #0
 8015558:	2105      	movs	r1, #5
 801555a:	2013      	movs	r0, #19
 801555c:	f010 fd96 	bl	802608c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8015560:	2013      	movs	r0, #19
 8015562:	f010 fdaf 	bl	80260c4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8015566:	2200      	movs	r2, #0
 8015568:	2105      	movs	r1, #5
 801556a:	2014      	movs	r0, #20
 801556c:	f010 fd8e 	bl	802608c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8015570:	2014      	movs	r0, #20
 8015572:	f010 fda7 	bl	80260c4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 8015576:	2200      	movs	r2, #0
 8015578:	2105      	movs	r1, #5
 801557a:	2015      	movs	r0, #21
 801557c:	f010 fd86 	bl	802608c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8015580:	2015      	movs	r0, #21
 8015582:	f010 fd9f 	bl	80260c4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 8015586:	e060      	b.n	801564a <HAL_CAN_MspInit+0x182>
  else if(canHandle->Instance==CAN2)
 8015588:	687b      	ldr	r3, [r7, #4]
 801558a:	681b      	ldr	r3, [r3, #0]
 801558c:	4a35      	ldr	r2, [pc, #212]	; (8015664 <HAL_CAN_MspInit+0x19c>)
 801558e:	4293      	cmp	r3, r2
 8015590:	d15b      	bne.n	801564a <HAL_CAN_MspInit+0x182>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8015592:	2300      	movs	r3, #0
 8015594:	613b      	str	r3, [r7, #16]
 8015596:	4b31      	ldr	r3, [pc, #196]	; (801565c <HAL_CAN_MspInit+0x194>)
 8015598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801559a:	4a30      	ldr	r2, [pc, #192]	; (801565c <HAL_CAN_MspInit+0x194>)
 801559c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80155a0:	6413      	str	r3, [r2, #64]	; 0x40
 80155a2:	4b2e      	ldr	r3, [pc, #184]	; (801565c <HAL_CAN_MspInit+0x194>)
 80155a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80155a6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80155aa:	613b      	str	r3, [r7, #16]
 80155ac:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 80155ae:	4b2a      	ldr	r3, [pc, #168]	; (8015658 <HAL_CAN_MspInit+0x190>)
 80155b0:	681b      	ldr	r3, [r3, #0]
 80155b2:	3301      	adds	r3, #1
 80155b4:	4a28      	ldr	r2, [pc, #160]	; (8015658 <HAL_CAN_MspInit+0x190>)
 80155b6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80155b8:	4b27      	ldr	r3, [pc, #156]	; (8015658 <HAL_CAN_MspInit+0x190>)
 80155ba:	681b      	ldr	r3, [r3, #0]
 80155bc:	2b01      	cmp	r3, #1
 80155be:	d10d      	bne.n	80155dc <HAL_CAN_MspInit+0x114>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80155c0:	2300      	movs	r3, #0
 80155c2:	60fb      	str	r3, [r7, #12]
 80155c4:	4b25      	ldr	r3, [pc, #148]	; (801565c <HAL_CAN_MspInit+0x194>)
 80155c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80155c8:	4a24      	ldr	r2, [pc, #144]	; (801565c <HAL_CAN_MspInit+0x194>)
 80155ca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80155ce:	6413      	str	r3, [r2, #64]	; 0x40
 80155d0:	4b22      	ldr	r3, [pc, #136]	; (801565c <HAL_CAN_MspInit+0x194>)
 80155d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80155d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80155d8:	60fb      	str	r3, [r7, #12]
 80155da:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80155dc:	2300      	movs	r3, #0
 80155de:	60bb      	str	r3, [r7, #8]
 80155e0:	4b1e      	ldr	r3, [pc, #120]	; (801565c <HAL_CAN_MspInit+0x194>)
 80155e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80155e4:	4a1d      	ldr	r2, [pc, #116]	; (801565c <HAL_CAN_MspInit+0x194>)
 80155e6:	f043 0302 	orr.w	r3, r3, #2
 80155ea:	6313      	str	r3, [r2, #48]	; 0x30
 80155ec:	4b1b      	ldr	r3, [pc, #108]	; (801565c <HAL_CAN_MspInit+0x194>)
 80155ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80155f0:	f003 0302 	and.w	r3, r3, #2
 80155f4:	60bb      	str	r3, [r7, #8]
 80155f6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80155f8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80155fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80155fe:	2302      	movs	r3, #2
 8015600:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015602:	2300      	movs	r3, #0
 8015604:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8015606:	2303      	movs	r3, #3
 8015608:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 801560a:	2309      	movs	r3, #9
 801560c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801560e:	f107 031c 	add.w	r3, r7, #28
 8015612:	4619      	mov	r1, r3
 8015614:	4814      	ldr	r0, [pc, #80]	; (8015668 <HAL_CAN_MspInit+0x1a0>)
 8015616:	f011 f8d3 	bl	80267c0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 5, 0);
 801561a:	2200      	movs	r2, #0
 801561c:	2105      	movs	r1, #5
 801561e:	203f      	movs	r0, #63	; 0x3f
 8015620:	f010 fd34 	bl	802608c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 8015624:	203f      	movs	r0, #63	; 0x3f
 8015626:	f010 fd4d 	bl	80260c4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 5, 0);
 801562a:	2200      	movs	r2, #0
 801562c:	2105      	movs	r1, #5
 801562e:	2040      	movs	r0, #64	; 0x40
 8015630:	f010 fd2c 	bl	802608c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8015634:	2040      	movs	r0, #64	; 0x40
 8015636:	f010 fd45 	bl	80260c4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 5, 0);
 801563a:	2200      	movs	r2, #0
 801563c:	2105      	movs	r1, #5
 801563e:	2041      	movs	r0, #65	; 0x41
 8015640:	f010 fd24 	bl	802608c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 8015644:	2041      	movs	r0, #65	; 0x41
 8015646:	f010 fd3d 	bl	80260c4 <HAL_NVIC_EnableIRQ>
}
 801564a:	bf00      	nop
 801564c:	3730      	adds	r7, #48	; 0x30
 801564e:	46bd      	mov	sp, r7
 8015650:	bd80      	pop	{r7, pc}
 8015652:	bf00      	nop
 8015654:	40006400 	.word	0x40006400
 8015658:	2000192c 	.word	0x2000192c
 801565c:	40023800 	.word	0x40023800
 8015660:	40020000 	.word	0x40020000
 8015664:	40006800 	.word	0x40006800
 8015668:	40020400 	.word	0x40020400

0801566c <can1_dbu_status_1_rx_callback>:
#include "programme_functions.h"
#include "programme_queues.h"
#include "canlib_data.h"
#include "canlib_callbacks.h"

void can1_dbu_status_1_rx_callback(dbu_status_1_t *dbu_status_1) {
 801566c:	b580      	push	{r7, lr}
 801566e:	b084      	sub	sp, #16
 8015670:	af00      	add	r7, sp, #0
 8015672:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8015674:	2300      	movs	r3, #0
 8015676:	60fb      	str	r3, [r7, #12]
	xQueueOverwriteFromISR(start_drive_queue,
 8015678:	4b0c      	ldr	r3, [pc, #48]	; (80156ac <can1_dbu_status_1_rx_callback+0x40>)
 801567a:	6818      	ldr	r0, [r3, #0]
 801567c:	687b      	ldr	r3, [r7, #4]
 801567e:	f103 0110 	add.w	r1, r3, #16
 8015682:	f107 020c 	add.w	r2, r7, #12
 8015686:	2302      	movs	r3, #2
 8015688:	f014 ff7e 	bl	802a588 <xQueueGenericSendFromISR>
			&dbu_status_1->ready_to_drive_button, &xHigherPriorityTaskWoken);
	portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
 801568c:	68fb      	ldr	r3, [r7, #12]
 801568e:	2b00      	cmp	r3, #0
 8015690:	d007      	beq.n	80156a2 <can1_dbu_status_1_rx_callback+0x36>
 8015692:	4b07      	ldr	r3, [pc, #28]	; (80156b0 <can1_dbu_status_1_rx_callback+0x44>)
 8015694:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015698:	601a      	str	r2, [r3, #0]
 801569a:	f3bf 8f4f 	dsb	sy
 801569e:	f3bf 8f6f 	isb	sy
}
 80156a2:	bf00      	nop
 80156a4:	3710      	adds	r7, #16
 80156a6:	46bd      	mov	sp, r7
 80156a8:	bd80      	pop	{r7, pc}
 80156aa:	bf00      	nop
 80156ac:	2001b724 	.word	0x2001b724
 80156b0:	e000ed04 	.word	0xe000ed04

080156b4 <can2_ivt_msg_result_i_rx_callback>:

void can2_ivt_msg_result_i_rx_callback(ivt_msg_result_i_t *ivt_msg_result_i) {
 80156b4:	b580      	push	{r7, lr}
 80156b6:	b084      	sub	sp, #16
 80156b8:	af00      	add	r7, sp, #0
 80156ba:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80156bc:	2300      	movs	r3, #0
 80156be:	60fb      	str	r3, [r7, #12]
	xQueueOverwriteFromISR(accumulator_current_queue, &ivt_msg_result_i->i_ts,
 80156c0:	4b0b      	ldr	r3, [pc, #44]	; (80156f0 <can2_ivt_msg_result_i_rx_callback+0x3c>)
 80156c2:	6818      	ldr	r0, [r3, #0]
 80156c4:	6879      	ldr	r1, [r7, #4]
 80156c6:	f107 020c 	add.w	r2, r7, #12
 80156ca:	2302      	movs	r3, #2
 80156cc:	f014 ff5c 	bl	802a588 <xQueueGenericSendFromISR>
			&xHigherPriorityTaskWoken);
	portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
 80156d0:	68fb      	ldr	r3, [r7, #12]
 80156d2:	2b00      	cmp	r3, #0
 80156d4:	d007      	beq.n	80156e6 <can2_ivt_msg_result_i_rx_callback+0x32>
 80156d6:	4b07      	ldr	r3, [pc, #28]	; (80156f4 <can2_ivt_msg_result_i_rx_callback+0x40>)
 80156d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80156dc:	601a      	str	r2, [r3, #0]
 80156de:	f3bf 8f4f 	dsb	sy
 80156e2:	f3bf 8f6f 	isb	sy
}
 80156e6:	bf00      	nop
 80156e8:	3710      	adds	r7, #16
 80156ea:	46bd      	mov	sp, r7
 80156ec:	bd80      	pop	{r7, pc}
 80156ee:	bf00      	nop
 80156f0:	2001b75c 	.word	0x2001b75c
 80156f4:	e000ed04 	.word	0xe000ed04

080156f8 <can2_ivt_msg_result_u1_rx_callback>:

void can2_ivt_msg_result_u1_rx_callback(ivt_msg_result_u1_t *ivt_msg_result_u1) {
 80156f8:	b580      	push	{r7, lr}
 80156fa:	b084      	sub	sp, #16
 80156fc:	af00      	add	r7, sp, #0
 80156fe:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8015700:	2300      	movs	r3, #0
 8015702:	60fb      	str	r3, [r7, #12]
	xQueueOverwriteFromISR(accumulator_voltage_queue,
 8015704:	4b0b      	ldr	r3, [pc, #44]	; (8015734 <can2_ivt_msg_result_u1_rx_callback+0x3c>)
 8015706:	6818      	ldr	r0, [r3, #0]
 8015708:	6879      	ldr	r1, [r7, #4]
 801570a:	f107 020c 	add.w	r2, r7, #12
 801570e:	2302      	movs	r3, #2
 8015710:	f014 ff3a 	bl	802a588 <xQueueGenericSendFromISR>
			&ivt_msg_result_u1->u_cells, &xHigherPriorityTaskWoken);
	portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
 8015714:	68fb      	ldr	r3, [r7, #12]
 8015716:	2b00      	cmp	r3, #0
 8015718:	d007      	beq.n	801572a <can2_ivt_msg_result_u1_rx_callback+0x32>
 801571a:	4b07      	ldr	r3, [pc, #28]	; (8015738 <can2_ivt_msg_result_u1_rx_callback+0x40>)
 801571c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015720:	601a      	str	r2, [r3, #0]
 8015722:	f3bf 8f4f 	dsb	sy
 8015726:	f3bf 8f6f 	isb	sy
}
 801572a:	bf00      	nop
 801572c:	3710      	adds	r7, #16
 801572e:	46bd      	mov	sp, r7
 8015730:	bd80      	pop	{r7, pc}
 8015732:	bf00      	nop
 8015734:	2001b750 	.word	0x2001b750
 8015738:	e000ed04 	.word	0xe000ed04

0801573c <can2_ivt_msg_result_u3_rx_callback>:

void can2_ivt_msg_result_u3_rx_callback(ivt_msg_result_u3_t *ivt_msg_result_u3) {
 801573c:	b580      	push	{r7, lr}
 801573e:	b084      	sub	sp, #16
 8015740:	af00      	add	r7, sp, #0
 8015742:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8015744:	2300      	movs	r3, #0
 8015746:	60fb      	str	r3, [r7, #12]
	xQueueOverwriteFromISR(vehicle_voltage_queue, &ivt_msg_result_u3->u_vehicle,
 8015748:	4b0b      	ldr	r3, [pc, #44]	; (8015778 <can2_ivt_msg_result_u3_rx_callback+0x3c>)
 801574a:	6818      	ldr	r0, [r3, #0]
 801574c:	6879      	ldr	r1, [r7, #4]
 801574e:	f107 020c 	add.w	r2, r7, #12
 8015752:	2302      	movs	r3, #2
 8015754:	f014 ff18 	bl	802a588 <xQueueGenericSendFromISR>
			&xHigherPriorityTaskWoken);
	portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
 8015758:	68fb      	ldr	r3, [r7, #12]
 801575a:	2b00      	cmp	r3, #0
 801575c:	d007      	beq.n	801576e <can2_ivt_msg_result_u3_rx_callback+0x32>
 801575e:	4b07      	ldr	r3, [pc, #28]	; (801577c <can2_ivt_msg_result_u3_rx_callback+0x40>)
 8015760:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015764:	601a      	str	r2, [r3, #0]
 8015766:	f3bf 8f4f 	dsb	sy
 801576a:	f3bf 8f6f 	isb	sy
}
 801576e:	bf00      	nop
 8015770:	3710      	adds	r7, #16
 8015772:	46bd      	mov	sp, r7
 8015774:	bd80      	pop	{r7, pc}
 8015776:	bf00      	nop
 8015778:	2001b740 	.word	0x2001b740
 801577c:	e000ed04 	.word	0xe000ed04

08015780 <can2_cc_status_rx_callback>:

void can2_cc_status_rx_callback(cc_status_t *cc_status) {
 8015780:	b580      	push	{r7, lr}
 8015782:	b084      	sub	sp, #16
 8015784:	af00      	add	r7, sp, #0
 8015786:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8015788:	2300      	movs	r3, #0
 801578a:	60fb      	str	r3, [r7, #12]
	xQueueOverwriteFromISR(start_charge_queue, &cc_status->enable_ams_charging,
 801578c:	4b0b      	ldr	r3, [pc, #44]	; (80157bc <can2_cc_status_rx_callback+0x3c>)
 801578e:	6818      	ldr	r0, [r3, #0]
 8015790:	6879      	ldr	r1, [r7, #4]
 8015792:	f107 020c 	add.w	r2, r7, #12
 8015796:	2302      	movs	r3, #2
 8015798:	f014 fef6 	bl	802a588 <xQueueGenericSendFromISR>
			&xHigherPriorityTaskWoken);
	portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
 801579c:	68fb      	ldr	r3, [r7, #12]
 801579e:	2b00      	cmp	r3, #0
 80157a0:	d007      	beq.n	80157b2 <can2_cc_status_rx_callback+0x32>
 80157a2:	4b07      	ldr	r3, [pc, #28]	; (80157c0 <can2_cc_status_rx_callback+0x40>)
 80157a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80157a8:	601a      	str	r2, [r3, #0]
 80157aa:	f3bf 8f4f 	dsb	sy
 80157ae:	f3bf 8f6f 	isb	sy
}
 80157b2:	bf00      	nop
 80157b4:	3710      	adds	r7, #16
 80157b6:	46bd      	mov	sp, r7
 80157b8:	bd80      	pop	{r7, pc}
 80157ba:	bf00      	nop
 80157bc:	2001b738 	.word	0x2001b738
 80157c0:	e000ed04 	.word	0xe000ed04

080157c4 <can2_charger_config_tx_callback>:

uint8_t can2_charger_config_tx_callback(charger_config_t *charger_config) {
 80157c4:	b580      	push	{r7, lr}
 80157c6:	b088      	sub	sp, #32
 80157c8:	af00      	add	r7, sp, #0
 80157ca:	6078      	str	r0, [r7, #4]
	charger_t charger;
	if (xQueuePeek(charger_queue, &charger, 0)) {
 80157cc:	4b15      	ldr	r3, [pc, #84]	; (8015824 <can2_charger_config_tx_callback+0x60>)
 80157ce:	681b      	ldr	r3, [r3, #0]
 80157d0:	f107 0108 	add.w	r1, r7, #8
 80157d4:	2200      	movs	r2, #0
 80157d6:	4618      	mov	r0, r3
 80157d8:	f015 f896 	bl	802a908 <xQueuePeek>
 80157dc:	4603      	mov	r3, r0
 80157de:	2b00      	cmp	r3, #0
 80157e0:	d01c      	beq.n	801581c <can2_charger_config_tx_callback+0x58>
		charger_config->msg_set_current_limit = charger.charger_current_limit;
 80157e2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80157e6:	6879      	ldr	r1, [r7, #4]
 80157e8:	e9c1 2300 	strd	r2, r3, [r1]
		charger_config->msg_set_voltage_limit = charger.charger_voltage_limit;
 80157ec:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80157f0:	6879      	ldr	r1, [r7, #4]
 80157f2:	e9c1 2308 	strd	r2, r3, [r1, #32]
		charger_config->msg_set_power_limit = charger.charger_current_limit
 80157f6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
				* charger.charger_voltage_limit;
 80157fa:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80157fe:	f7ea feed 	bl	80005dc <__aeabi_dmul>
 8015802:	4602      	mov	r2, r0
 8015804:	460b      	mov	r3, r1
		charger_config->msg_set_power_limit = charger.charger_current_limit
 8015806:	6879      	ldr	r1, [r7, #4]
 8015808:	e9c1 2304 	strd	r2, r3, [r1, #16]
		charger_config->msg_set_time_out = 60;
 801580c:	687b      	ldr	r3, [r7, #4]
 801580e:	223c      	movs	r2, #60	; 0x3c
 8015810:	761a      	strb	r2, [r3, #24]
		charger_config->msg_set_enabled = charger.enable_charger;
 8015812:	7e3a      	ldrb	r2, [r7, #24]
 8015814:	687b      	ldr	r3, [r7, #4]
 8015816:	721a      	strb	r2, [r3, #8]
		return 1;
 8015818:	2301      	movs	r3, #1
 801581a:	e7ff      	b.n	801581c <can2_charger_config_tx_callback+0x58>
	}
}
 801581c:	4618      	mov	r0, r3
 801581e:	3720      	adds	r7, #32
 8015820:	46bd      	mov	sp, r7
 8015822:	bd80      	pop	{r7, pc}
 8015824:	2001b748 	.word	0x2001b748

08015828 <can1_ams_status_1_tx_callback>:

uint8_t can1_ams_status_1_tx_callback(ams_status_1_t *ams_status_1) {
 8015828:	b580      	push	{r7, lr}
 801582a:	b0a6      	sub	sp, #152	; 0x98
 801582c:	af00      	add	r7, sp, #0
 801582e:	6078      	str	r0, [r7, #4]
	charger_t charger;
	GPIO_t GPIO;
	pPID_t PID;
	CSE_t CSE;

	if (xQueuePeek(cell_voltages_queue, &cell_voltages, 0)
 8015830:	4b7a      	ldr	r3, [pc, #488]	; (8015a1c <can1_ams_status_1_tx_callback+0x1f4>)
 8015832:	681b      	ldr	r3, [r3, #0]
 8015834:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8015838:	2200      	movs	r2, #0
 801583a:	4618      	mov	r0, r3
 801583c:	f015 f864 	bl	802a908 <xQueuePeek>
 8015840:	4603      	mov	r3, r0
 8015842:	2b00      	cmp	r3, #0
 8015844:	f000 80e5 	beq.w	8015a12 <can1_ams_status_1_tx_callback+0x1ea>
			&& xQueuePeek(cell_temperatures_queue, &cell_temperatures, 0)
 8015848:	4b75      	ldr	r3, [pc, #468]	; (8015a20 <can1_ams_status_1_tx_callback+0x1f8>)
 801584a:	681b      	ldr	r3, [r3, #0]
 801584c:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 8015850:	2200      	movs	r2, #0
 8015852:	4618      	mov	r0, r3
 8015854:	f015 f858 	bl	802a908 <xQueuePeek>
 8015858:	4603      	mov	r3, r0
 801585a:	2b00      	cmp	r3, #0
 801585c:	f000 80d9 	beq.w	8015a12 <can1_ams_status_1_tx_callback+0x1ea>
			&& xQueuePeek(temperatures_queue, &temperatures, 0)
 8015860:	4b70      	ldr	r3, [pc, #448]	; (8015a24 <can1_ams_status_1_tx_callback+0x1fc>)
 8015862:	681b      	ldr	r3, [r3, #0]
 8015864:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8015868:	2200      	movs	r2, #0
 801586a:	4618      	mov	r0, r3
 801586c:	f015 f84c 	bl	802a908 <xQueuePeek>
 8015870:	4603      	mov	r3, r0
 8015872:	2b00      	cmp	r3, #0
 8015874:	f000 80cd 	beq.w	8015a12 <can1_ams_status_1_tx_callback+0x1ea>
			&& xQueuePeek(charger_queue, &charger, 0)
 8015878:	4b6b      	ldr	r3, [pc, #428]	; (8015a28 <can1_ams_status_1_tx_callback+0x200>)
 801587a:	681b      	ldr	r3, [r3, #0]
 801587c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8015880:	2200      	movs	r2, #0
 8015882:	4618      	mov	r0, r3
 8015884:	f015 f840 	bl	802a908 <xQueuePeek>
 8015888:	4603      	mov	r3, r0
 801588a:	2b00      	cmp	r3, #0
 801588c:	f000 80c1 	beq.w	8015a12 <can1_ams_status_1_tx_callback+0x1ea>
			&& xQueuePeek(GPIO_queue, &GPIO, 0)
 8015890:	4b66      	ldr	r3, [pc, #408]	; (8015a2c <can1_ams_status_1_tx_callback+0x204>)
 8015892:	681b      	ldr	r3, [r3, #0]
 8015894:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8015898:	2200      	movs	r2, #0
 801589a:	4618      	mov	r0, r3
 801589c:	f015 f834 	bl	802a908 <xQueuePeek>
 80158a0:	4603      	mov	r3, r0
 80158a2:	2b00      	cmp	r3, #0
 80158a4:	f000 80b5 	beq.w	8015a12 <can1_ams_status_1_tx_callback+0x1ea>
			&& xQueuePeek(PID_queue, &PID, 0)
 80158a8:	4b61      	ldr	r3, [pc, #388]	; (8015a30 <can1_ams_status_1_tx_callback+0x208>)
 80158aa:	681b      	ldr	r3, [r3, #0]
 80158ac:	f107 0118 	add.w	r1, r7, #24
 80158b0:	2200      	movs	r2, #0
 80158b2:	4618      	mov	r0, r3
 80158b4:	f015 f828 	bl	802a908 <xQueuePeek>
 80158b8:	4603      	mov	r3, r0
 80158ba:	2b00      	cmp	r3, #0
 80158bc:	f000 80a9 	beq.w	8015a12 <can1_ams_status_1_tx_callback+0x1ea>
			&& xQueuePeek(CSE_queue, &CSE, 0)) {
 80158c0:	4b5c      	ldr	r3, [pc, #368]	; (8015a34 <can1_ams_status_1_tx_callback+0x20c>)
 80158c2:	681b      	ldr	r3, [r3, #0]
 80158c4:	f107 0108 	add.w	r1, r7, #8
 80158c8:	2200      	movs	r2, #0
 80158ca:	4618      	mov	r0, r3
 80158cc:	f015 f81c 	bl	802a908 <xQueuePeek>
 80158d0:	4603      	mov	r3, r0
 80158d2:	2b00      	cmp	r3, #0
 80158d4:	f000 809d 	beq.w	8015a12 <can1_ams_status_1_tx_callback+0x1ea>
		maximum_cell_temperature = cell_temperatures[0];
 80158d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80158da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80158de:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
		minimum_cell_temperature = cell_temperatures[0];
 80158e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80158e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80158e8:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
		maximum_cell_voltage = cell_voltages[0];
 80158ec:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80158ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80158f2:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
		minimum_cell_voltage = cell_voltages[0];
 80158f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80158f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80158fc:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
		for (int i = 0; i < 126; i++) {
 8015900:	2300      	movs	r3, #0
 8015902:	677b      	str	r3, [r7, #116]	; 0x74
 8015904:	e03e      	b.n	8015984 <can1_ams_status_1_tx_callback+0x15c>
			if (maximum_cell_temperature < cell_temperatures[0]) {
 8015906:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8015908:	e9d3 2300 	ldrd	r2, r3, [r3]
 801590c:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8015910:	f7eb f8d6 	bl	8000ac0 <__aeabi_dcmplt>
 8015914:	4603      	mov	r3, r0
 8015916:	2b00      	cmp	r3, #0
 8015918:	d004      	beq.n	8015924 <can1_ams_status_1_tx_callback+0xfc>
				maximum_cell_temperature = cell_temperatures[0];
 801591a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801591c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015920:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
			}
			if (minimum_cell_temperature > cell_temperatures[0]) {
 8015924:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8015926:	e9d3 2300 	ldrd	r2, r3, [r3]
 801592a:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 801592e:	f7eb f8e5 	bl	8000afc <__aeabi_dcmpgt>
 8015932:	4603      	mov	r3, r0
 8015934:	2b00      	cmp	r3, #0
 8015936:	d004      	beq.n	8015942 <can1_ams_status_1_tx_callback+0x11a>
				minimum_cell_temperature = cell_temperatures[0];
 8015938:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801593a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801593e:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
			}
			if (maximum_cell_voltage < cell_voltages[0]) {
 8015942:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8015944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015948:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 801594c:	f7eb f8b8 	bl	8000ac0 <__aeabi_dcmplt>
 8015950:	4603      	mov	r3, r0
 8015952:	2b00      	cmp	r3, #0
 8015954:	d004      	beq.n	8015960 <can1_ams_status_1_tx_callback+0x138>
				maximum_cell_voltage = cell_voltages[0];
 8015956:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8015958:	e9d3 2300 	ldrd	r2, r3, [r3]
 801595c:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
			}
			if (minimum_cell_voltage > cell_voltages[0]) {
 8015960:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8015962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015966:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 801596a:	f7eb f8c7 	bl	8000afc <__aeabi_dcmpgt>
 801596e:	4603      	mov	r3, r0
 8015970:	2b00      	cmp	r3, #0
 8015972:	d004      	beq.n	801597e <can1_ams_status_1_tx_callback+0x156>
				minimum_cell_voltage = cell_voltages[0];
 8015974:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8015976:	e9d3 2300 	ldrd	r2, r3, [r3]
 801597a:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
		for (int i = 0; i < 126; i++) {
 801597e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8015980:	3301      	adds	r3, #1
 8015982:	677b      	str	r3, [r7, #116]	; 0x74
 8015984:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8015986:	2b7d      	cmp	r3, #125	; 0x7d
 8015988:	ddbd      	ble.n	8015906 <can1_ams_status_1_tx_callback+0xde>
			}

		}

		ams_status_1->air1_closed = GPIO.AIR_minus_closed;
 801598a:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 801598e:	687b      	ldr	r3, [r7, #4]
 8015990:	701a      	strb	r2, [r3, #0]
		ams_status_1->air2_closed = GPIO.AIR_plus_closed;
 8015992:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 8015996:	687b      	ldr	r3, [r7, #4]
 8015998:	705a      	strb	r2, [r3, #1]
		ams_status_1->ams_error = GPIO.AMS_error_latched;
 801599a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 801599e:	687b      	ldr	r3, [r7, #4]
 80159a0:	709a      	strb	r2, [r3, #2]
		ams_status_1->imd_error = GPIO.IMD_error_latched;
 80159a2:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80159a6:	687b      	ldr	r3, [r7, #4]
 80159a8:	741a      	strb	r2, [r3, #16]
		ams_status_1->charging_status = charger.enable_charger;
 80159aa:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
 80159ae:	687b      	ldr	r3, [r7, #4]
 80159b0:	70da      	strb	r2, [r3, #3]
		ams_status_1->fan_speed = PID.duty_cycle;
 80159b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80159b6:	6879      	ldr	r1, [r7, #4]
 80159b8:	e9c1 2302 	strd	r2, r3, [r1, #8]
		ams_status_1->max_cell_temperature = maximum_cell_temperature;
 80159bc:	6879      	ldr	r1, [r7, #4]
 80159be:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80159c2:	e9c1 2306 	strd	r2, r3, [r1, #24]
		ams_status_1->max_cell_voltage = maximum_cell_voltage;
 80159c6:	6879      	ldr	r1, [r7, #4]
 80159c8:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80159cc:	e9c1 2308 	strd	r2, r3, [r1, #32]
		ams_status_1->min_cell_temperature = minimum_cell_temperature;
 80159d0:	6879      	ldr	r1, [r7, #4]
 80159d2:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80159d6:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		ams_status_1->min_cell_voltage = minimum_cell_voltage;
 80159da:	6879      	ldr	r1, [r7, #4]
 80159dc:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80159e0:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		ams_status_1->pre_charge_status = 1;
 80159e4:	687b      	ldr	r3, [r7, #4]
 80159e6:	2201      	movs	r2, #1
 80159e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		ams_status_1->sc_closed = GPIO.SC_probe;
 80159ec:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80159f0:	687b      	ldr	r3, [r7, #4]
 80159f2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		ams_status_1->state_of_charge = CSE.SOC * 100;
 80159f6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80159fa:	f04f 0200 	mov.w	r2, #0
 80159fe:	4b0e      	ldr	r3, [pc, #56]	; (8015a38 <can1_ams_status_1_tx_callback+0x210>)
 8015a00:	f7ea fdec 	bl	80005dc <__aeabi_dmul>
 8015a04:	4602      	mov	r2, r0
 8015a06:	460b      	mov	r3, r1
 8015a08:	6879      	ldr	r1, [r7, #4]
 8015a0a:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

		return 1;
 8015a0e:	2301      	movs	r3, #1
 8015a10:	e000      	b.n	8015a14 <can1_ams_status_1_tx_callback+0x1ec>
	} else {
		return 0;
 8015a12:	2300      	movs	r3, #0
	}

}
 8015a14:	4618      	mov	r0, r3
 8015a16:	3798      	adds	r7, #152	; 0x98
 8015a18:	46bd      	mov	sp, r7
 8015a1a:	bd80      	pop	{r7, pc}
 8015a1c:	2001b720 	.word	0x2001b720
 8015a20:	2001b73c 	.word	0x2001b73c
 8015a24:	2001b72c 	.word	0x2001b72c
 8015a28:	2001b748 	.word	0x2001b748
 8015a2c:	2001b74c 	.word	0x2001b74c
 8015a30:	2001b744 	.word	0x2001b744
 8015a34:	2001b758 	.word	0x2001b758
 8015a38:	40590000 	.word	0x40590000

08015a3c <can1_ams_temperatures_tx_callback>:

uint8_t can1_ams_temperatures_tx_callback(ams_temperatures_t *ams_temperatures) {
 8015a3c:	b580      	push	{r7, lr}
 8015a3e:	b082      	sub	sp, #8
 8015a40:	af00      	add	r7, sp, #0
 8015a42:	6078      	str	r0, [r7, #4]
	return xQueuePeek(temperatures_queue, &ams_temperatures->aux_1_temperature,
 8015a44:	4b06      	ldr	r3, [pc, #24]	; (8015a60 <can1_ams_temperatures_tx_callback+0x24>)
 8015a46:	681b      	ldr	r3, [r3, #0]
 8015a48:	6879      	ldr	r1, [r7, #4]
 8015a4a:	2200      	movs	r2, #0
 8015a4c:	4618      	mov	r0, r3
 8015a4e:	f014 ff5b 	bl	802a908 <xQueuePeek>
 8015a52:	4603      	mov	r3, r0
 8015a54:	b2db      	uxtb	r3, r3
			0);
}
 8015a56:	4618      	mov	r0, r3
 8015a58:	3708      	adds	r7, #8
 8015a5a:	46bd      	mov	sp, r7
 8015a5c:	bd80      	pop	{r7, pc}
 8015a5e:	bf00      	nop
 8015a60:	2001b72c 	.word	0x2001b72c

08015a64 <can1_ams_cell_voltages_tx_callback>:

uint8_t can1_ams_cell_voltages_tx_callback(
		ams_cell_voltages_t *ams_cell_voltages) {
 8015a64:	b580      	push	{r7, lr}
 8015a66:	b082      	sub	sp, #8
 8015a68:	af00      	add	r7, sp, #0
 8015a6a:	6078      	str	r0, [r7, #4]
	return xQueuePeek(cell_voltages_queue, &ams_cell_voltages->v1s1, 0);
 8015a6c:	4b06      	ldr	r3, [pc, #24]	; (8015a88 <can1_ams_cell_voltages_tx_callback+0x24>)
 8015a6e:	681b      	ldr	r3, [r3, #0]
 8015a70:	6879      	ldr	r1, [r7, #4]
 8015a72:	2200      	movs	r2, #0
 8015a74:	4618      	mov	r0, r3
 8015a76:	f014 ff47 	bl	802a908 <xQueuePeek>
 8015a7a:	4603      	mov	r3, r0
 8015a7c:	b2db      	uxtb	r3, r3
}
 8015a7e:	4618      	mov	r0, r3
 8015a80:	3708      	adds	r7, #8
 8015a82:	46bd      	mov	sp, r7
 8015a84:	bd80      	pop	{r7, pc}
 8015a86:	bf00      	nop
 8015a88:	2001b720 	.word	0x2001b720

08015a8c <can1_ams_cell_temperatures_tx_callback>:

uint8_t can1_ams_cell_temperatures_tx_callback(
		ams_cell_temperatures_t *ams_cell_temperatures) {
 8015a8c:	b580      	push	{r7, lr}
 8015a8e:	b082      	sub	sp, #8
 8015a90:	af00      	add	r7, sp, #0
 8015a92:	6078      	str	r0, [r7, #4]
	return xQueuePeek(cell_temperatures_queue, &ams_cell_temperatures->t1s1, 0);
 8015a94:	4b06      	ldr	r3, [pc, #24]	; (8015ab0 <can1_ams_cell_temperatures_tx_callback+0x24>)
 8015a96:	681b      	ldr	r3, [r3, #0]
 8015a98:	6879      	ldr	r1, [r7, #4]
 8015a9a:	2200      	movs	r2, #0
 8015a9c:	4618      	mov	r0, r3
 8015a9e:	f014 ff33 	bl	802a908 <xQueuePeek>
 8015aa2:	4603      	mov	r3, r0
 8015aa4:	b2db      	uxtb	r3, r3
}
 8015aa6:	4618      	mov	r0, r3
 8015aa8:	3708      	adds	r7, #8
 8015aaa:	46bd      	mov	sp, r7
 8015aac:	bd80      	pop	{r7, pc}
 8015aae:	bf00      	nop
 8015ab0:	2001b73c 	.word	0x2001b73c

08015ab4 <can2_ivt_msg_result_i_tx_callback>:
#include "canlib_data.h"
#include "canlib_callbacks.h"
#include "SIM0.h"


uint8_t can2_ivt_msg_result_i_tx_callback(ivt_msg_result_i_t* ivt_msg_result_i){
 8015ab4:	b480      	push	{r7}
 8015ab6:	b083      	sub	sp, #12
 8015ab8:	af00      	add	r7, sp, #0
 8015aba:	6078      	str	r0, [r7, #4]
	ivt_msg_result_i->i_ts = SIM0_Y.current;
 8015abc:	4b06      	ldr	r3, [pc, #24]	; (8015ad8 <can2_ivt_msg_result_i_tx_callback+0x24>)
 8015abe:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8015ac2:	6879      	ldr	r1, [r7, #4]
 8015ac4:	e9c1 2300 	strd	r2, r3, [r1]
	return 1;
 8015ac8:	2301      	movs	r3, #1
}
 8015aca:	4618      	mov	r0, r3
 8015acc:	370c      	adds	r7, #12
 8015ace:	46bd      	mov	sp, r7
 8015ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ad4:	4770      	bx	lr
 8015ad6:	bf00      	nop
 8015ad8:	2001daf8 	.word	0x2001daf8

08015adc <can2_ivt_msg_result_u1_tx_callback>:

uint8_t can2_ivt_msg_result_u1_tx_callback(ivt_msg_result_u1_t* ivt_msg_result_u1) {
 8015adc:	b480      	push	{r7}
 8015ade:	b083      	sub	sp, #12
 8015ae0:	af00      	add	r7, sp, #0
 8015ae2:	6078      	str	r0, [r7, #4]
	ivt_msg_result_u1->u_cells = SIM0_Y.accumulator_voltage;
 8015ae4:	4b06      	ldr	r3, [pc, #24]	; (8015b00 <can2_ivt_msg_result_u1_tx_callback+0x24>)
 8015ae6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8015aea:	6879      	ldr	r1, [r7, #4]
 8015aec:	e9c1 2300 	strd	r2, r3, [r1]
	return 1;
 8015af0:	2301      	movs	r3, #1
}
 8015af2:	4618      	mov	r0, r3
 8015af4:	370c      	adds	r7, #12
 8015af6:	46bd      	mov	sp, r7
 8015af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015afc:	4770      	bx	lr
 8015afe:	bf00      	nop
 8015b00:	2001daf8 	.word	0x2001daf8

08015b04 <can2_ivt_msg_result_u3_tx_callback>:

uint8_t can2_ivt_msg_result_u3_tx_callback(ivt_msg_result_u3_t* ivt_msg_result_u3) {
 8015b04:	b480      	push	{r7}
 8015b06:	b083      	sub	sp, #12
 8015b08:	af00      	add	r7, sp, #0
 8015b0a:	6078      	str	r0, [r7, #4]
	ivt_msg_result_u3->u_vehicle = SIM0_Y.vehicle_voltage;
 8015b0c:	4b06      	ldr	r3, [pc, #24]	; (8015b28 <can2_ivt_msg_result_u3_tx_callback+0x24>)
 8015b0e:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8015b12:	6879      	ldr	r1, [r7, #4]
 8015b14:	e9c1 2300 	strd	r2, r3, [r1]
	return 1;
 8015b18:	2301      	movs	r3, #1
}
 8015b1a:	4618      	mov	r0, r3
 8015b1c:	370c      	adds	r7, #12
 8015b1e:	46bd      	mov	sp, r7
 8015b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b24:	4770      	bx	lr
 8015b26:	bf00      	nop
 8015b28:	2001daf8 	.word	0x2001daf8

08015b2c <can1_dbu_status_1_tx_callback>:
uint8_t can2_cc_status_tx_callback(cc_status_t* cc_status) {
	cc_status->enable_ams_charging = 0;
	return 1;
}

uint8_t can1_dbu_status_1_tx_callback(dbu_status_1_t* dbu_status_1) {
 8015b2c:	b480      	push	{r7}
 8015b2e:	b083      	sub	sp, #12
 8015b30:	af00      	add	r7, sp, #0
 8015b32:	6078      	str	r0, [r7, #4]
	dbu_status_1->activate_ts_button = 0;
 8015b34:	687b      	ldr	r3, [r7, #4]
 8015b36:	2200      	movs	r2, #0
 8015b38:	701a      	strb	r2, [r3, #0]
	return 1;
 8015b3a:	2301      	movs	r3, #1
}
 8015b3c:	4618      	mov	r0, r3
 8015b3e:	370c      	adds	r7, #12
 8015b40:	46bd      	mov	sp, r7
 8015b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b46:	4770      	bx	lr

08015b48 <can2_charger_config_rx_callback>:

void can2_charger_config_rx_callback(charger_config_t *charger_config) {
 8015b48:	b580      	push	{r7, lr}
 8015b4a:	b082      	sub	sp, #8
 8015b4c:	af00      	add	r7, sp, #0
 8015b4e:	6078      	str	r0, [r7, #4]
	SIM0_U.CurrentLimit = charger_config->msg_set_current_limit;
 8015b50:	687b      	ldr	r3, [r7, #4]
 8015b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b56:	490b      	ldr	r1, [pc, #44]	; (8015b84 <can2_charger_config_rx_callback+0x3c>)
 8015b58:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
	SIM0_U.VoltageLimit = charger_config->msg_set_voltage_limit;
 8015b5c:	687b      	ldr	r3, [r7, #4]
 8015b5e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015b62:	4908      	ldr	r1, [pc, #32]	; (8015b84 <can2_charger_config_rx_callback+0x3c>)
 8015b64:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	SIM0_U.EnableCharge = charger_config->msg_set_enabled;
 8015b68:	687b      	ldr	r3, [r7, #4]
 8015b6a:	7a1b      	ldrb	r3, [r3, #8]
 8015b6c:	4618      	mov	r0, r3
 8015b6e:	f7ea fcbb 	bl	80004e8 <__aeabi_ui2d>
 8015b72:	4602      	mov	r2, r0
 8015b74:	460b      	mov	r3, r1
 8015b76:	4903      	ldr	r1, [pc, #12]	; (8015b84 <can2_charger_config_rx_callback+0x3c>)
 8015b78:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
}
 8015b7c:	bf00      	nop
 8015b7e:	3708      	adds	r7, #8
 8015b80:	46bd      	mov	sp, r7
 8015b82:	bd80      	pop	{r7, pc}
 8015b84:	2001e8f0 	.word	0x2001e8f0

08015b88 <swap>:
#define _abc(a,b,c) _abcd(a,b,c,0)_abcd(a,b,c,1)_abcd(a,b,c,2)_abcd(a,b,c,3)_abcd(a,b,c,4)_abcd(a,b,c,5)_abcd(a,b,c,6)
#define _ab(a,b) _abc(a,b,0)_abc(a,b,1)_abc(a,b,2)
#define _a(a) _ab(a,0)_ab(a,1)_ab(a,2)
		_a(0)_a(1) };

void swap(uint8_t g) {
 8015b88:	b480      	push	{r7}
 8015b8a:	b085      	sub	sp, #20
 8015b8c:	af00      	add	r7, sp, #0
 8015b8e:	4603      	mov	r3, r0
 8015b90:	71fb      	strb	r3, [r7, #7]
	uint8_t _I = sorted_indices[g];
 8015b92:	79fb      	ldrb	r3, [r7, #7]
 8015b94:	4a0a      	ldr	r2, [pc, #40]	; (8015bc0 <swap+0x38>)
 8015b96:	5cd3      	ldrb	r3, [r2, r3]
 8015b98:	73fb      	strb	r3, [r7, #15]
	sorted_indices[g] = sorted_indices[g - 1];
 8015b9a:	79fb      	ldrb	r3, [r7, #7]
 8015b9c:	1e5a      	subs	r2, r3, #1
 8015b9e:	79fb      	ldrb	r3, [r7, #7]
 8015ba0:	4907      	ldr	r1, [pc, #28]	; (8015bc0 <swap+0x38>)
 8015ba2:	5c89      	ldrb	r1, [r1, r2]
 8015ba4:	4a06      	ldr	r2, [pc, #24]	; (8015bc0 <swap+0x38>)
 8015ba6:	54d1      	strb	r1, [r2, r3]
	sorted_indices[g - 1] = _I;
 8015ba8:	79fb      	ldrb	r3, [r7, #7]
 8015baa:	3b01      	subs	r3, #1
 8015bac:	4904      	ldr	r1, [pc, #16]	; (8015bc0 <swap+0x38>)
 8015bae:	7bfa      	ldrb	r2, [r7, #15]
 8015bb0:	54ca      	strb	r2, [r1, r3]
}
 8015bb2:	bf00      	nop
 8015bb4:	3714      	adds	r7, #20
 8015bb6:	46bd      	mov	sp, r7
 8015bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bbc:	4770      	bx	lr
 8015bbe:	bf00      	nop
 8015bc0:	20000004 	.word	0x20000004

08015bc4 <compare>:

uint8_t compare(uint8_t g) {
 8015bc4:	b590      	push	{r4, r7, lr}
 8015bc6:	b083      	sub	sp, #12
 8015bc8:	af00      	add	r7, sp, #0
 8015bca:	4603      	mov	r3, r0
 8015bcc:	71fb      	strb	r3, [r7, #7]
	return cell_voltages[sorted_indices[g]] < cell_voltages[sorted_indices[g - 1]];
 8015bce:	4b10      	ldr	r3, [pc, #64]	; (8015c10 <compare+0x4c>)
 8015bd0:	681a      	ldr	r2, [r3, #0]
 8015bd2:	79fb      	ldrb	r3, [r7, #7]
 8015bd4:	490f      	ldr	r1, [pc, #60]	; (8015c14 <compare+0x50>)
 8015bd6:	5ccb      	ldrb	r3, [r1, r3]
 8015bd8:	00db      	lsls	r3, r3, #3
 8015bda:	4413      	add	r3, r2
 8015bdc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8015be0:	4b0b      	ldr	r3, [pc, #44]	; (8015c10 <compare+0x4c>)
 8015be2:	681a      	ldr	r2, [r3, #0]
 8015be4:	79fb      	ldrb	r3, [r7, #7]
 8015be6:	3b01      	subs	r3, #1
 8015be8:	4c0a      	ldr	r4, [pc, #40]	; (8015c14 <compare+0x50>)
 8015bea:	5ce3      	ldrb	r3, [r4, r3]
 8015bec:	00db      	lsls	r3, r3, #3
 8015bee:	4413      	add	r3, r2
 8015bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015bf4:	2401      	movs	r4, #1
 8015bf6:	f7ea ff63 	bl	8000ac0 <__aeabi_dcmplt>
 8015bfa:	4603      	mov	r3, r0
 8015bfc:	2b00      	cmp	r3, #0
 8015bfe:	d101      	bne.n	8015c04 <compare+0x40>
 8015c00:	2300      	movs	r3, #0
 8015c02:	461c      	mov	r4, r3
 8015c04:	b2e3      	uxtb	r3, r4
}
 8015c06:	4618      	mov	r0, r3
 8015c08:	370c      	adds	r7, #12
 8015c0a:	46bd      	mov	sp, r7
 8015c0c:	bd90      	pop	{r4, r7, pc}
 8015c0e:	bf00      	nop
 8015c10:	2001c05c 	.word	0x2001c05c
 8015c14:	20000004 	.word	0x20000004

08015c18 <gnome_sort>:

void gnome_sort() {
 8015c18:	b580      	push	{r7, lr}
 8015c1a:	b082      	sub	sp, #8
 8015c1c:	af00      	add	r7, sp, #0
	uint8_t gnome = 0;
 8015c1e:	2300      	movs	r3, #0
 8015c20:	71fb      	strb	r3, [r7, #7]
	while (gnome < 126) {
 8015c22:	e014      	b.n	8015c4e <gnome_sort+0x36>
		if ((gnome == 0) || compare(gnome)) {
 8015c24:	79fb      	ldrb	r3, [r7, #7]
 8015c26:	2b00      	cmp	r3, #0
 8015c28:	d006      	beq.n	8015c38 <gnome_sort+0x20>
 8015c2a:	79fb      	ldrb	r3, [r7, #7]
 8015c2c:	4618      	mov	r0, r3
 8015c2e:	f7ff ffc9 	bl	8015bc4 <compare>
 8015c32:	4603      	mov	r3, r0
 8015c34:	2b00      	cmp	r3, #0
 8015c36:	d003      	beq.n	8015c40 <gnome_sort+0x28>
			gnome++;
 8015c38:	79fb      	ldrb	r3, [r7, #7]
 8015c3a:	3301      	adds	r3, #1
 8015c3c:	71fb      	strb	r3, [r7, #7]
 8015c3e:	e006      	b.n	8015c4e <gnome_sort+0x36>
		} else {
			swap(gnome);
 8015c40:	79fb      	ldrb	r3, [r7, #7]
 8015c42:	4618      	mov	r0, r3
 8015c44:	f7ff ffa0 	bl	8015b88 <swap>
			gnome--;
 8015c48:	79fb      	ldrb	r3, [r7, #7]
 8015c4a:	3b01      	subs	r3, #1
 8015c4c:	71fb      	strb	r3, [r7, #7]
	while (gnome < 126) {
 8015c4e:	79fb      	ldrb	r3, [r7, #7]
 8015c50:	2b7d      	cmp	r3, #125	; 0x7d
 8015c52:	d9e7      	bls.n	8015c24 <gnome_sort+0xc>
		}
	}
}
 8015c54:	bf00      	nop
 8015c56:	bf00      	nop
 8015c58:	3708      	adds	r7, #8
 8015c5a:	46bd      	mov	sp, r7
 8015c5c:	bd80      	pop	{r7, pc}
	...

08015c60 <do_cell_balancing>:

uint8_t do_cell_balancing() {
 8015c60:	b580      	push	{r7, lr}
 8015c62:	b082      	sub	sp, #8
 8015c64:	af00      	add	r7, sp, #0
	if (xQueuePeek(cell_voltages_queue, &cell_voltages, 0)) {
 8015c66:	4b19      	ldr	r3, [pc, #100]	; (8015ccc <do_cell_balancing+0x6c>)
 8015c68:	681b      	ldr	r3, [r3, #0]
 8015c6a:	2200      	movs	r2, #0
 8015c6c:	4918      	ldr	r1, [pc, #96]	; (8015cd0 <do_cell_balancing+0x70>)
 8015c6e:	4618      	mov	r0, r3
 8015c70:	f014 fe4a 	bl	802a908 <xQueuePeek>
 8015c74:	4603      	mov	r3, r0
 8015c76:	2b00      	cmp	r3, #0
 8015c78:	d023      	beq.n	8015cc2 <do_cell_balancing+0x62>
		gnome_sort();
 8015c7a:	f7ff ffcd 	bl	8015c18 <gnome_sort>
		for (int i = 0; i < 126; i++) {
 8015c7e:	2300      	movs	r3, #0
 8015c80:	607b      	str	r3, [r7, #4]
 8015c82:	e009      	b.n	8015c98 <do_cell_balancing+0x38>
			set_balance_ext(0, i, NULL);
 8015c84:	687b      	ldr	r3, [r7, #4]
 8015c86:	b2db      	uxtb	r3, r3
 8015c88:	2200      	movs	r2, #0
 8015c8a:	4619      	mov	r1, r3
 8015c8c:	2000      	movs	r0, #0
 8015c8e:	f001 fd45 	bl	801771c <set_balance_ext>
		for (int i = 0; i < 126; i++) {
 8015c92:	687b      	ldr	r3, [r7, #4]
 8015c94:	3301      	adds	r3, #1
 8015c96:	607b      	str	r3, [r7, #4]
 8015c98:	687b      	ldr	r3, [r7, #4]
 8015c9a:	2b7d      	cmp	r3, #125	; 0x7d
 8015c9c:	ddf2      	ble.n	8015c84 <do_cell_balancing+0x24>
		}
		for (int i = 0; i < 41; i++) {
 8015c9e:	2300      	movs	r3, #0
 8015ca0:	603b      	str	r3, [r7, #0]
 8015ca2:	e00b      	b.n	8015cbc <do_cell_balancing+0x5c>
			set_balance_ext(1, sorted_indices[i], NULL);
 8015ca4:	4a0b      	ldr	r2, [pc, #44]	; (8015cd4 <do_cell_balancing+0x74>)
 8015ca6:	683b      	ldr	r3, [r7, #0]
 8015ca8:	4413      	add	r3, r2
 8015caa:	781b      	ldrb	r3, [r3, #0]
 8015cac:	2200      	movs	r2, #0
 8015cae:	4619      	mov	r1, r3
 8015cb0:	2001      	movs	r0, #1
 8015cb2:	f001 fd33 	bl	801771c <set_balance_ext>
		for (int i = 0; i < 41; i++) {
 8015cb6:	683b      	ldr	r3, [r7, #0]
 8015cb8:	3301      	adds	r3, #1
 8015cba:	603b      	str	r3, [r7, #0]
 8015cbc:	683b      	ldr	r3, [r7, #0]
 8015cbe:	2b28      	cmp	r3, #40	; 0x28
 8015cc0:	ddf0      	ble.n	8015ca4 <do_cell_balancing+0x44>

		}
	}
	return 1;
 8015cc2:	2301      	movs	r3, #1
}
 8015cc4:	4618      	mov	r0, r3
 8015cc6:	3708      	adds	r7, #8
 8015cc8:	46bd      	mov	sp, r7
 8015cca:	bd80      	pop	{r7, pc}
 8015ccc:	2001b720 	.word	0x2001b720
 8015cd0:	2001c05c 	.word	0x2001c05c
 8015cd4:	20000004 	.word	0x20000004

08015cd8 <end_cell_balancing>:

uint8_t end_cell_balancing() {
 8015cd8:	b580      	push	{r7, lr}
 8015cda:	b082      	sub	sp, #8
 8015cdc:	af00      	add	r7, sp, #0
	for (int i = 0; i < 126; i++) {
 8015cde:	2300      	movs	r3, #0
 8015ce0:	607b      	str	r3, [r7, #4]
 8015ce2:	e009      	b.n	8015cf8 <end_cell_balancing+0x20>
		set_balance_ext(0, i, NULL);
 8015ce4:	687b      	ldr	r3, [r7, #4]
 8015ce6:	b2db      	uxtb	r3, r3
 8015ce8:	2200      	movs	r2, #0
 8015cea:	4619      	mov	r1, r3
 8015cec:	2000      	movs	r0, #0
 8015cee:	f001 fd15 	bl	801771c <set_balance_ext>
	for (int i = 0; i < 126; i++) {
 8015cf2:	687b      	ldr	r3, [r7, #4]
 8015cf4:	3301      	adds	r3, #1
 8015cf6:	607b      	str	r3, [r7, #4]
 8015cf8:	687b      	ldr	r3, [r7, #4]
 8015cfa:	2b7d      	cmp	r3, #125	; 0x7d
 8015cfc:	ddf2      	ble.n	8015ce4 <end_cell_balancing+0xc>
	}
	return 1;
 8015cfe:	2301      	movs	r3, #1
}
 8015d00:	4618      	mov	r0, r3
 8015d02:	3708      	adds	r7, #8
 8015d04:	46bd      	mov	sp, r7
 8015d06:	bd80      	pop	{r7, pc}

08015d08 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8015d08:	b580      	push	{r7, lr}
 8015d0a:	b082      	sub	sp, #8
 8015d0c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8015d0e:	2300      	movs	r3, #0
 8015d10:	607b      	str	r3, [r7, #4]
 8015d12:	4b0c      	ldr	r3, [pc, #48]	; (8015d44 <MX_DMA_Init+0x3c>)
 8015d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015d16:	4a0b      	ldr	r2, [pc, #44]	; (8015d44 <MX_DMA_Init+0x3c>)
 8015d18:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8015d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8015d1e:	4b09      	ldr	r3, [pc, #36]	; (8015d44 <MX_DMA_Init+0x3c>)
 8015d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015d22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8015d26:	607b      	str	r3, [r7, #4]
 8015d28:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8015d2a:	2200      	movs	r2, #0
 8015d2c:	2105      	movs	r1, #5
 8015d2e:	2038      	movs	r0, #56	; 0x38
 8015d30:	f010 f9ac 	bl	802608c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8015d34:	2038      	movs	r0, #56	; 0x38
 8015d36:	f010 f9c5 	bl	80260c4 <HAL_NVIC_EnableIRQ>

}
 8015d3a:	bf00      	nop
 8015d3c:	3708      	adds	r7, #8
 8015d3e:	46bd      	mov	sp, r7
 8015d40:	bd80      	pop	{r7, pc}
 8015d42:	bf00      	nop
 8015d44:	40023800 	.word	0x40023800

08015d48 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8015d48:	b580      	push	{r7, lr}
 8015d4a:	b08a      	sub	sp, #40	; 0x28
 8015d4c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8015d4e:	f107 0314 	add.w	r3, r7, #20
 8015d52:	2200      	movs	r2, #0
 8015d54:	601a      	str	r2, [r3, #0]
 8015d56:	605a      	str	r2, [r3, #4]
 8015d58:	609a      	str	r2, [r3, #8]
 8015d5a:	60da      	str	r2, [r3, #12]
 8015d5c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8015d5e:	2300      	movs	r3, #0
 8015d60:	613b      	str	r3, [r7, #16]
 8015d62:	4b5c      	ldr	r3, [pc, #368]	; (8015ed4 <MX_GPIO_Init+0x18c>)
 8015d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015d66:	4a5b      	ldr	r2, [pc, #364]	; (8015ed4 <MX_GPIO_Init+0x18c>)
 8015d68:	f043 0310 	orr.w	r3, r3, #16
 8015d6c:	6313      	str	r3, [r2, #48]	; 0x30
 8015d6e:	4b59      	ldr	r3, [pc, #356]	; (8015ed4 <MX_GPIO_Init+0x18c>)
 8015d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015d72:	f003 0310 	and.w	r3, r3, #16
 8015d76:	613b      	str	r3, [r7, #16]
 8015d78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8015d7a:	2300      	movs	r3, #0
 8015d7c:	60fb      	str	r3, [r7, #12]
 8015d7e:	4b55      	ldr	r3, [pc, #340]	; (8015ed4 <MX_GPIO_Init+0x18c>)
 8015d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015d82:	4a54      	ldr	r2, [pc, #336]	; (8015ed4 <MX_GPIO_Init+0x18c>)
 8015d84:	f043 0304 	orr.w	r3, r3, #4
 8015d88:	6313      	str	r3, [r2, #48]	; 0x30
 8015d8a:	4b52      	ldr	r3, [pc, #328]	; (8015ed4 <MX_GPIO_Init+0x18c>)
 8015d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015d8e:	f003 0304 	and.w	r3, r3, #4
 8015d92:	60fb      	str	r3, [r7, #12]
 8015d94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8015d96:	2300      	movs	r3, #0
 8015d98:	60bb      	str	r3, [r7, #8]
 8015d9a:	4b4e      	ldr	r3, [pc, #312]	; (8015ed4 <MX_GPIO_Init+0x18c>)
 8015d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015d9e:	4a4d      	ldr	r2, [pc, #308]	; (8015ed4 <MX_GPIO_Init+0x18c>)
 8015da0:	f043 0301 	orr.w	r3, r3, #1
 8015da4:	6313      	str	r3, [r2, #48]	; 0x30
 8015da6:	4b4b      	ldr	r3, [pc, #300]	; (8015ed4 <MX_GPIO_Init+0x18c>)
 8015da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015daa:	f003 0301 	and.w	r3, r3, #1
 8015dae:	60bb      	str	r3, [r7, #8]
 8015db0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8015db2:	2300      	movs	r3, #0
 8015db4:	607b      	str	r3, [r7, #4]
 8015db6:	4b47      	ldr	r3, [pc, #284]	; (8015ed4 <MX_GPIO_Init+0x18c>)
 8015db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015dba:	4a46      	ldr	r2, [pc, #280]	; (8015ed4 <MX_GPIO_Init+0x18c>)
 8015dbc:	f043 0302 	orr.w	r3, r3, #2
 8015dc0:	6313      	str	r3, [r2, #48]	; 0x30
 8015dc2:	4b44      	ldr	r3, [pc, #272]	; (8015ed4 <MX_GPIO_Init+0x18c>)
 8015dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015dc6:	f003 0302 	and.w	r3, r3, #2
 8015dca:	607b      	str	r3, [r7, #4]
 8015dcc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, enable_AIR_plus_Pin|enable_AIR_minus_Pin|enable_precharge_Pin, GPIO_PIN_RESET);
 8015dce:	2200      	movs	r2, #0
 8015dd0:	210e      	movs	r1, #14
 8015dd2:	4841      	ldr	r0, [pc, #260]	; (8015ed8 <MX_GPIO_Init+0x190>)
 8015dd4:	f010 fe90 	bl	8026af8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, WARNING_LED_Pin|HEARTBEAT_LED_Pin|OK_LED_Pin, GPIO_PIN_RESET);
 8015dd8:	2200      	movs	r2, #0
 8015dda:	21e0      	movs	r1, #224	; 0xe0
 8015ddc:	483f      	ldr	r0, [pc, #252]	; (8015edc <MX_GPIO_Init+0x194>)
 8015dde:	f010 fe8b 	bl	8026af8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LTC_CS_Pin|error_LED_Pin|AMS_error_Pin|IMD_error_Pin, GPIO_PIN_RESET);
 8015de2:	2200      	movs	r2, #0
 8015de4:	f44f 712c 	mov.w	r1, #688	; 0x2b0
 8015de8:	483d      	ldr	r0, [pc, #244]	; (8015ee0 <MX_GPIO_Init+0x198>)
 8015dea:	f010 fe85 	bl	8026af8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = enable_AIR_plus_Pin|enable_AIR_minus_Pin|enable_precharge_Pin;
 8015dee:	230e      	movs	r3, #14
 8015df0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8015df2:	2301      	movs	r3, #1
 8015df4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015df6:	2300      	movs	r3, #0
 8015df8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015dfa:	2300      	movs	r3, #0
 8015dfc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8015dfe:	f107 0314 	add.w	r3, r7, #20
 8015e02:	4619      	mov	r1, r3
 8015e04:	4834      	ldr	r0, [pc, #208]	; (8015ed8 <MX_GPIO_Init+0x190>)
 8015e06:	f010 fcdb 	bl	80267c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = AIR_plus_closed_Pin|AIR_minus_closed_Pin|precharge_closed_Pin;
 8015e0a:	2370      	movs	r3, #112	; 0x70
 8015e0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8015e0e:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8015e12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015e14:	2300      	movs	r3, #0
 8015e16:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8015e18:	f107 0314 	add.w	r3, r7, #20
 8015e1c:	4619      	mov	r1, r3
 8015e1e:	482e      	ldr	r0, [pc, #184]	; (8015ed8 <MX_GPIO_Init+0x190>)
 8015e20:	f010 fcce 	bl	80267c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = WARNING_LED_Pin|HEARTBEAT_LED_Pin|OK_LED_Pin;
 8015e24:	23e0      	movs	r3, #224	; 0xe0
 8015e26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8015e28:	2301      	movs	r3, #1
 8015e2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015e2c:	2300      	movs	r3, #0
 8015e2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015e30:	2300      	movs	r3, #0
 8015e32:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8015e34:	f107 0314 	add.w	r3, r7, #20
 8015e38:	4619      	mov	r1, r3
 8015e3a:	4828      	ldr	r0, [pc, #160]	; (8015edc <MX_GPIO_Init+0x194>)
 8015e3c:	f010 fcc0 	bl	80267c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LTC_CS_Pin|error_LED_Pin|AMS_error_Pin|IMD_error_Pin;
 8015e40:	f44f 732c 	mov.w	r3, #688	; 0x2b0
 8015e44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8015e46:	2301      	movs	r3, #1
 8015e48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015e4a:	2300      	movs	r3, #0
 8015e4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015e4e:	2300      	movs	r3, #0
 8015e50:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8015e52:	f107 0314 	add.w	r3, r7, #20
 8015e56:	4619      	mov	r1, r3
 8015e58:	4821      	ldr	r0, [pc, #132]	; (8015ee0 <MX_GPIO_Init+0x198>)
 8015e5a:	f010 fcb1 	bl	80267c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SC_probe_Pin;
 8015e5e:	2302      	movs	r3, #2
 8015e60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8015e62:	2300      	movs	r3, #0
 8015e64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015e66:	2300      	movs	r3, #0
 8015e68:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SC_probe_GPIO_Port, &GPIO_InitStruct);
 8015e6a:	f107 0314 	add.w	r3, r7, #20
 8015e6e:	4619      	mov	r1, r3
 8015e70:	481c      	ldr	r0, [pc, #112]	; (8015ee4 <MX_GPIO_Init+0x19c>)
 8015e72:	f010 fca5 	bl	80267c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IMD_ok_Pin;
 8015e76:	2304      	movs	r3, #4
 8015e78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8015e7a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8015e7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015e80:	2300      	movs	r3, #0
 8015e82:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMD_ok_GPIO_Port, &GPIO_InitStruct);
 8015e84:	f107 0314 	add.w	r3, r7, #20
 8015e88:	4619      	mov	r1, r3
 8015e8a:	4816      	ldr	r0, [pc, #88]	; (8015ee4 <MX_GPIO_Init+0x19c>)
 8015e8c:	f010 fc98 	bl	80267c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = AMS_error_latched_Pin|IMD_error_latched_Pin;
 8015e90:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8015e94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8015e96:	2300      	movs	r3, #0
 8015e98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015e9a:	2300      	movs	r3, #0
 8015e9c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8015e9e:	f107 0314 	add.w	r3, r7, #20
 8015ea2:	4619      	mov	r1, r3
 8015ea4:	480e      	ldr	r0, [pc, #56]	; (8015ee0 <MX_GPIO_Init+0x198>)
 8015ea6:	f010 fc8b 	bl	80267c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8015eaa:	2200      	movs	r2, #0
 8015eac:	2105      	movs	r1, #5
 8015eae:	200a      	movs	r0, #10
 8015eb0:	f010 f8ec 	bl	802608c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8015eb4:	200a      	movs	r0, #10
 8015eb6:	f010 f905 	bl	80260c4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8015eba:	2200      	movs	r2, #0
 8015ebc:	2105      	movs	r1, #5
 8015ebe:	2017      	movs	r0, #23
 8015ec0:	f010 f8e4 	bl	802608c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8015ec4:	2017      	movs	r0, #23
 8015ec6:	f010 f8fd 	bl	80260c4 <HAL_NVIC_EnableIRQ>

}
 8015eca:	bf00      	nop
 8015ecc:	3728      	adds	r7, #40	; 0x28
 8015ece:	46bd      	mov	sp, r7
 8015ed0:	bd80      	pop	{r7, pc}
 8015ed2:	bf00      	nop
 8015ed4:	40023800 	.word	0x40023800
 8015ed8:	40021000 	.word	0x40021000
 8015edc:	40020000 	.word	0x40020000
 8015ee0:	40020800 	.word	0x40020800
 8015ee4:	40020400 	.word	0x40020400

08015ee8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */

/* RELAY MONITORING */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8015ee8:	b580      	push	{r7, lr}
 8015eea:	b082      	sub	sp, #8
 8015eec:	af00      	add	r7, sp, #0
 8015eee:	4603      	mov	r3, r0
 8015ef0:	80fb      	strh	r3, [r7, #6]
#ifdef SIMULATION
	switch (GPIO_Pin) {
 8015ef2:	88fb      	ldrh	r3, [r7, #6]
 8015ef4:	2b40      	cmp	r3, #64	; 0x40
 8015ef6:	d014      	beq.n	8015f22 <HAL_GPIO_EXTI_Callback+0x3a>
 8015ef8:	2b40      	cmp	r3, #64	; 0x40
 8015efa:	dc56      	bgt.n	8015faa <HAL_GPIO_EXTI_Callback+0xc2>
 8015efc:	2b20      	cmp	r3, #32
 8015efe:	d025      	beq.n	8015f4c <HAL_GPIO_EXTI_Callback+0x64>
 8015f00:	2b20      	cmp	r3, #32
 8015f02:	dc52      	bgt.n	8015faa <HAL_GPIO_EXTI_Callback+0xc2>
 8015f04:	2b04      	cmp	r3, #4
 8015f06:	d002      	beq.n	8015f0e <HAL_GPIO_EXTI_Callback+0x26>
 8015f08:	2b10      	cmp	r3, #16
 8015f0a:	d035      	beq.n	8015f78 <HAL_GPIO_EXTI_Callback+0x90>
			__raise_ams_error(ERROR_AIR_PLUS);
		}
		break;
	}
#endif
}
 8015f0c:	e04d      	b.n	8015faa <HAL_GPIO_EXTI_Callback+0xc2>
		_GPIO.IMD_ok = get_imd_ok_ext();
 8015f0e:	f001 fbfd 	bl	801770c <get_imd_ok_ext>
 8015f12:	4603      	mov	r3, r0
 8015f14:	b2da      	uxtb	r2, r3
 8015f16:	4b27      	ldr	r3, [pc, #156]	; (8015fb4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8015f18:	70da      	strb	r2, [r3, #3]
		__raise_imd_error(ERROR_IMD);
 8015f1a:	2002      	movs	r0, #2
 8015f1c:	f000 fafe 	bl	801651c <__raise_imd_error>
		break;
 8015f20:	e043      	b.n	8015faa <HAL_GPIO_EXTI_Callback+0xc2>
		_GPIO.precharge_closed = get_precharge_ext();
 8015f22:	f001 fb83 	bl	801762c <get_precharge_ext>
 8015f26:	4603      	mov	r3, r0
 8015f28:	b2da      	uxtb	r2, r3
 8015f2a:	4b22      	ldr	r3, [pc, #136]	; (8015fb4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8015f2c:	711a      	strb	r2, [r3, #4]
		_GPIO.enable_AIR_minus = get_set_precharge_ext();
 8015f2e:	f001 fb8d 	bl	801764c <get_set_precharge_ext>
 8015f32:	4603      	mov	r3, r0
 8015f34:	b2da      	uxtb	r2, r3
 8015f36:	4b1f      	ldr	r3, [pc, #124]	; (8015fb4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8015f38:	721a      	strb	r2, [r3, #8]
		if (_GPIO.precharge_closed != _GPIO.enable_precharge) {
 8015f3a:	4b1e      	ldr	r3, [pc, #120]	; (8015fb4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8015f3c:	791a      	ldrb	r2, [r3, #4]
 8015f3e:	4b1d      	ldr	r3, [pc, #116]	; (8015fb4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8015f40:	79db      	ldrb	r3, [r3, #7]
 8015f42:	429a      	cmp	r2, r3
 8015f44:	d002      	beq.n	8015f4c <HAL_GPIO_EXTI_Callback+0x64>
			__raise_ams_error(ERROR_PRECHARGE);
 8015f46:	202b      	movs	r0, #43	; 0x2b
 8015f48:	f000 fac6 	bl	80164d8 <__raise_ams_error>
		_GPIO.AIR_minus_closed = get_air_minus_ext();
 8015f4c:	f001 fb3a 	bl	80175c4 <get_air_minus_ext>
 8015f50:	4603      	mov	r3, r0
 8015f52:	b2da      	uxtb	r2, r3
 8015f54:	4b17      	ldr	r3, [pc, #92]	; (8015fb4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8015f56:	715a      	strb	r2, [r3, #5]
		_GPIO.enable_AIR_minus = get_set_air_minus_ext();
 8015f58:	f001 fb44 	bl	80175e4 <get_set_air_minus_ext>
 8015f5c:	4603      	mov	r3, r0
 8015f5e:	b2da      	uxtb	r2, r3
 8015f60:	4b14      	ldr	r3, [pc, #80]	; (8015fb4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8015f62:	721a      	strb	r2, [r3, #8]
		if (_GPIO.AIR_minus_closed != _GPIO.enable_AIR_minus) {
 8015f64:	4b13      	ldr	r3, [pc, #76]	; (8015fb4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8015f66:	795a      	ldrb	r2, [r3, #5]
 8015f68:	4b12      	ldr	r3, [pc, #72]	; (8015fb4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8015f6a:	7a1b      	ldrb	r3, [r3, #8]
 8015f6c:	429a      	cmp	r2, r3
 8015f6e:	d019      	beq.n	8015fa4 <HAL_GPIO_EXTI_Callback+0xbc>
			__raise_ams_error(ERROR_AIR_MINUS);
 8015f70:	2029      	movs	r0, #41	; 0x29
 8015f72:	f000 fab1 	bl	80164d8 <__raise_ams_error>
		break;
 8015f76:	e015      	b.n	8015fa4 <HAL_GPIO_EXTI_Callback+0xbc>
		_GPIO.AIR_plus_closed = get_air_plus_ext();
 8015f78:	f001 faf0 	bl	801755c <get_air_plus_ext>
 8015f7c:	4603      	mov	r3, r0
 8015f7e:	b2da      	uxtb	r2, r3
 8015f80:	4b0c      	ldr	r3, [pc, #48]	; (8015fb4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8015f82:	719a      	strb	r2, [r3, #6]
		_GPIO.enable_AIR_plus = get_set_air_plus_ext();
 8015f84:	f001 fafa 	bl	801757c <get_set_air_plus_ext>
 8015f88:	4603      	mov	r3, r0
 8015f8a:	b2da      	uxtb	r2, r3
 8015f8c:	4b09      	ldr	r3, [pc, #36]	; (8015fb4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8015f8e:	725a      	strb	r2, [r3, #9]
		if (_GPIO.AIR_plus_closed != _GPIO.enable_AIR_plus) {
 8015f90:	4b08      	ldr	r3, [pc, #32]	; (8015fb4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8015f92:	799a      	ldrb	r2, [r3, #6]
 8015f94:	4b07      	ldr	r3, [pc, #28]	; (8015fb4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8015f96:	7a5b      	ldrb	r3, [r3, #9]
 8015f98:	429a      	cmp	r2, r3
 8015f9a:	d005      	beq.n	8015fa8 <HAL_GPIO_EXTI_Callback+0xc0>
			__raise_ams_error(ERROR_AIR_PLUS);
 8015f9c:	202a      	movs	r0, #42	; 0x2a
 8015f9e:	f000 fa9b 	bl	80164d8 <__raise_ams_error>
		break;
 8015fa2:	e001      	b.n	8015fa8 <HAL_GPIO_EXTI_Callback+0xc0>
		break;
 8015fa4:	bf00      	nop
 8015fa6:	e000      	b.n	8015faa <HAL_GPIO_EXTI_Callback+0xc2>
		break;
 8015fa8:	bf00      	nop
}
 8015faa:	bf00      	nop
 8015fac:	3708      	adds	r7, #8
 8015fae:	46bd      	mov	sp, r7
 8015fb0:	bd80      	pop	{r7, pc}
 8015fb2:	bf00      	nop
 8015fb4:	2001b714 	.word	0x2001b714

08015fb8 <main>:
		sizeof(ams_state_t), };

const queue_info error_queue_info = { .element_count = 1, .element_size =
		sizeof(error_t), };

int main() {
 8015fb8:	b580      	push	{r7, lr}
 8015fba:	af00      	add	r7, sp, #0
	/* INSTRUMENTATE */
	SEGGER_SYSVIEW_Conf();
 8015fbc:	f7fe fdea 	bl	8014b94 <SEGGER_SYSVIEW_Conf>

	/* RESET PERIPHERALS, ETC. */
	HAL_Init();
 8015fc0:	f00e fb1a 	bl	80245f8 <HAL_Init>

	/* CONFIGURE SYSTEM CLOCK */
	SystemClock_Config();
 8015fc4:	f000 f99a 	bl	80162fc <SystemClock_Config>

	/* INITIALZE PERIPHERALS */
	MX_GPIO_Init();
 8015fc8:	f7ff febe 	bl	8015d48 <MX_GPIO_Init>
	MX_SPI2_Init();
 8015fcc:	f001 fbc2 	bl	8017754 <MX_SPI2_Init>
	MX_CAN1_Init();
 8015fd0:	f7ff fa0e 	bl	80153f0 <MX_CAN1_Init>
	MX_CAN2_Init();
 8015fd4:	f7ff fa42 	bl	801545c <MX_CAN2_Init>
	MX_TIM1_Init();
 8015fd8:	f001 fd88 	bl	8017aec <MX_TIM1_Init>
	MX_DMA_Init();
 8015fdc:	f7ff fe94 	bl	8015d08 <MX_DMA_Init>
	MX_TIM3_Init();
 8015fe0:	f001 fec0 	bl	8017d64 <MX_TIM3_Init>
	MX_TIM2_Init();
 8015fe4:	f001 fe22 	bl	8017c2c <MX_TIM2_Init>
	MX_ADC1_Init();
 8015fe8:	f7fe ff0e 	bl	8014e08 <MX_ADC1_Init>

	initialize_CAN(&hcan1, &hcan2);
 8015fec:	498e      	ldr	r1, [pc, #568]	; (8016228 <main+0x270>)
 8015fee:	488f      	ldr	r0, [pc, #572]	; (801622c <main+0x274>)
 8015ff0:	f7fd ff9c 	bl	8013f2c <initialize_CAN>
	initialize_LTC(&hspi2);
 8015ff4:	488e      	ldr	r0, [pc, #568]	; (8016230 <main+0x278>)
 8015ff6:	f7fe fa55 	bl	80144a4 <initialize_LTC>

	/* Initialize kernel */
	osKernelInitialize();
 8015ffa:	f013 fe39 	bl	8029c70 <osKernelInitialize>

	/* INITIALIZE QUEUES */

	GPIO_queue = xQueueCreate(GPIO_queue_info.element_count,
 8015ffe:	2301      	movs	r3, #1
 8016000:	220a      	movs	r2, #10
 8016002:	4611      	mov	r1, r2
 8016004:	2200      	movs	r2, #0
 8016006:	4618      	mov	r0, r3
 8016008:	f014 f934 	bl	802a274 <xQueueGenericCreate>
 801600c:	4603      	mov	r3, r0
 801600e:	4a89      	ldr	r2, [pc, #548]	; (8016234 <main+0x27c>)
 8016010:	6013      	str	r3, [r2, #0]
			GPIO_queue_info.element_size);

	IMD_queue = xQueueCreate(IMD_queue_info.element_count,
 8016012:	2301      	movs	r3, #1
 8016014:	2210      	movs	r2, #16
 8016016:	4611      	mov	r1, r2
 8016018:	2200      	movs	r2, #0
 801601a:	4618      	mov	r0, r3
 801601c:	f014 f92a 	bl	802a274 <xQueueGenericCreate>
 8016020:	4603      	mov	r3, r0
 8016022:	4a85      	ldr	r2, [pc, #532]	; (8016238 <main+0x280>)
 8016024:	6013      	str	r3, [r2, #0]
			IMD_queue_info.element_size);

	CSE_queue = xQueueCreate(CSE_queue_info.element_count,
 8016026:	2301      	movs	r3, #1
 8016028:	2210      	movs	r2, #16
 801602a:	4611      	mov	r1, r2
 801602c:	2200      	movs	r2, #0
 801602e:	4618      	mov	r0, r3
 8016030:	f014 f920 	bl	802a274 <xQueueGenericCreate>
 8016034:	4603      	mov	r3, r0
 8016036:	4a81      	ldr	r2, [pc, #516]	; (801623c <main+0x284>)
 8016038:	6013      	str	r3, [r2, #0]
			CSE_queue_info.element_size);

	temperatures_queue = xQueueCreate(temperatures_queue_info.element_count,
 801603a:	2301      	movs	r3, #1
 801603c:	2220      	movs	r2, #32
 801603e:	4611      	mov	r1, r2
 8016040:	2200      	movs	r2, #0
 8016042:	4618      	mov	r0, r3
 8016044:	f014 f916 	bl	802a274 <xQueueGenericCreate>
 8016048:	4603      	mov	r3, r0
 801604a:	4a7d      	ldr	r2, [pc, #500]	; (8016240 <main+0x288>)
 801604c:	6013      	str	r3, [r2, #0]
			temperatures_queue_info.element_size);

	PID_queue = xQueueCreate(PID_queue_info.element_count,
 801604e:	2301      	movs	r3, #1
 8016050:	2208      	movs	r2, #8
 8016052:	4611      	mov	r1, r2
 8016054:	2200      	movs	r2, #0
 8016056:	4618      	mov	r0, r3
 8016058:	f014 f90c 	bl	802a274 <xQueueGenericCreate>
 801605c:	4603      	mov	r3, r0
 801605e:	4a79      	ldr	r2, [pc, #484]	; (8016244 <main+0x28c>)
 8016060:	6013      	str	r3, [r2, #0]
			PID_queue_info.element_size);

	charger_queue = xQueueCreate(charger_queue_info.element_count,
 8016062:	2301      	movs	r3, #1
 8016064:	2218      	movs	r2, #24
 8016066:	4611      	mov	r1, r2
 8016068:	2200      	movs	r2, #0
 801606a:	4618      	mov	r0, r3
 801606c:	f014 f902 	bl	802a274 <xQueueGenericCreate>
 8016070:	4603      	mov	r3, r0
 8016072:	4a75      	ldr	r2, [pc, #468]	; (8016248 <main+0x290>)
 8016074:	6013      	str	r3, [r2, #0]
			charger_queue_info.element_size);

	accumulator_voltage_queue = xQueueCreate(
 8016076:	2301      	movs	r3, #1
 8016078:	2208      	movs	r2, #8
 801607a:	4611      	mov	r1, r2
 801607c:	2200      	movs	r2, #0
 801607e:	4618      	mov	r0, r3
 8016080:	f014 f8f8 	bl	802a274 <xQueueGenericCreate>
 8016084:	4603      	mov	r3, r0
 8016086:	4a71      	ldr	r2, [pc, #452]	; (801624c <main+0x294>)
 8016088:	6013      	str	r3, [r2, #0]
			accumulator_voltage_queue_info.element_count,
			accumulator_voltage_queue_info.element_size);

	vehicle_voltage_queue = xQueueCreate(
 801608a:	2301      	movs	r3, #1
 801608c:	2208      	movs	r2, #8
 801608e:	4611      	mov	r1, r2
 8016090:	2200      	movs	r2, #0
 8016092:	4618      	mov	r0, r3
 8016094:	f014 f8ee 	bl	802a274 <xQueueGenericCreate>
 8016098:	4603      	mov	r3, r0
 801609a:	4a6d      	ldr	r2, [pc, #436]	; (8016250 <main+0x298>)
 801609c:	6013      	str	r3, [r2, #0]
			vehicle_voltage_queue_info.element_count,
			vehicle_voltage_queue_info.element_size);

	accumulator_current_queue = xQueueCreate(
 801609e:	2301      	movs	r3, #1
 80160a0:	2208      	movs	r2, #8
 80160a2:	4611      	mov	r1, r2
 80160a4:	2200      	movs	r2, #0
 80160a6:	4618      	mov	r0, r3
 80160a8:	f014 f8e4 	bl	802a274 <xQueueGenericCreate>
 80160ac:	4603      	mov	r3, r0
 80160ae:	4a69      	ldr	r2, [pc, #420]	; (8016254 <main+0x29c>)
 80160b0:	6013      	str	r3, [r2, #0]
			accumulator_current_queue_info.element_count,
			accumulator_current_queue_info.element_size);

	cell_voltages_queue = xQueueCreate(cell_voltages_queue_info.element_count,
 80160b2:	2301      	movs	r3, #1
 80160b4:	2204      	movs	r2, #4
 80160b6:	4611      	mov	r1, r2
 80160b8:	2200      	movs	r2, #0
 80160ba:	4618      	mov	r0, r3
 80160bc:	f014 f8da 	bl	802a274 <xQueueGenericCreate>
 80160c0:	4603      	mov	r3, r0
 80160c2:	4a65      	ldr	r2, [pc, #404]	; (8016258 <main+0x2a0>)
 80160c4:	6013      	str	r3, [r2, #0]
			cell_voltages_queue_info.element_size);

	cell_temperatures_queue = xQueueCreate(
 80160c6:	2301      	movs	r3, #1
 80160c8:	2204      	movs	r2, #4
 80160ca:	4611      	mov	r1, r2
 80160cc:	2200      	movs	r2, #0
 80160ce:	4618      	mov	r0, r3
 80160d0:	f014 f8d0 	bl	802a274 <xQueueGenericCreate>
 80160d4:	4603      	mov	r3, r0
 80160d6:	4a61      	ldr	r2, [pc, #388]	; (801625c <main+0x2a4>)
 80160d8:	6013      	str	r3, [r2, #0]
			cell_temperatures_queue_info.element_count,
			cell_temperatures_queue_info.element_size);

	start_drive_queue = xQueueCreate(start_drive_queue_info.element_count,
 80160da:	2301      	movs	r3, #1
 80160dc:	2201      	movs	r2, #1
 80160de:	4611      	mov	r1, r2
 80160e0:	2200      	movs	r2, #0
 80160e2:	4618      	mov	r0, r3
 80160e4:	f014 f8c6 	bl	802a274 <xQueueGenericCreate>
 80160e8:	4603      	mov	r3, r0
 80160ea:	4a5d      	ldr	r2, [pc, #372]	; (8016260 <main+0x2a8>)
 80160ec:	6013      	str	r3, [r2, #0]
			start_drive_queue_info.element_size);

	start_charge_queue = xQueueCreate(start_charge_queue_info.element_count,
 80160ee:	2301      	movs	r3, #1
 80160f0:	2201      	movs	r2, #1
 80160f2:	4611      	mov	r1, r2
 80160f4:	2200      	movs	r2, #0
 80160f6:	4618      	mov	r0, r3
 80160f8:	f014 f8bc 	bl	802a274 <xQueueGenericCreate>
 80160fc:	4603      	mov	r3, r0
 80160fe:	4a59      	ldr	r2, [pc, #356]	; (8016264 <main+0x2ac>)
 8016100:	6013      	str	r3, [r2, #0]
			start_charge_queue_info.element_size);

	start_balance_queue = xQueueCreate(start_balance_queue_info.element_count,
 8016102:	2301      	movs	r3, #1
 8016104:	2201      	movs	r2, #1
 8016106:	4611      	mov	r1, r2
 8016108:	2200      	movs	r2, #0
 801610a:	4618      	mov	r0, r3
 801610c:	f014 f8b2 	bl	802a274 <xQueueGenericCreate>
 8016110:	4603      	mov	r3, r0
 8016112:	4a55      	ldr	r2, [pc, #340]	; (8016268 <main+0x2b0>)
 8016114:	6013      	str	r3, [r2, #0]
			start_balance_queue_info.element_size);

	state_queue = xQueueCreate(state_queue_info.element_count,
 8016116:	2301      	movs	r3, #1
 8016118:	2201      	movs	r2, #1
 801611a:	4611      	mov	r1, r2
 801611c:	2200      	movs	r2, #0
 801611e:	4618      	mov	r0, r3
 8016120:	f014 f8a8 	bl	802a274 <xQueueGenericCreate>
 8016124:	4603      	mov	r3, r0
 8016126:	4a51      	ldr	r2, [pc, #324]	; (801626c <main+0x2b4>)
 8016128:	6013      	str	r3, [r2, #0]
			state_queue_info.element_size);

	error_queue = xQueueCreate(error_queue_info.element_count,
 801612a:	2301      	movs	r3, #1
 801612c:	2201      	movs	r2, #1
 801612e:	4611      	mov	r1, r2
 8016130:	2200      	movs	r2, #0
 8016132:	4618      	mov	r0, r3
 8016134:	f014 f89e 	bl	802a274 <xQueueGenericCreate>
 8016138:	4603      	mov	r3, r0
 801613a:	4a4d      	ldr	r2, [pc, #308]	; (8016270 <main+0x2b8>)
 801613c:	6013      	str	r3, [r2, #0]
			error_queue_info.element_size);

	/* INITIALIZE TASKS */

	first_tick = 0.25 * TICK2HZ + osKernelGetTickCount(); // Wait for segger, etc
 801613e:	f013 fde1 	bl	8029d04 <osKernelGetTickCount>
 8016142:	4603      	mov	r3, r0
 8016144:	4618      	mov	r0, r3
 8016146:	f7ea f9cf 	bl	80004e8 <__aeabi_ui2d>
 801614a:	a335      	add	r3, pc, #212	; (adr r3, 8016220 <main+0x268>)
 801614c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016150:	f7ea f88e 	bl	8000270 <__adddf3>
 8016154:	4602      	mov	r2, r0
 8016156:	460b      	mov	r3, r1
 8016158:	4610      	mov	r0, r2
 801615a:	4619      	mov	r1, r3
 801615c:	f7ea fd16 	bl	8000b8c <__aeabi_d2uiz>
 8016160:	4603      	mov	r3, r0
 8016162:	4a44      	ldr	r2, [pc, #272]	; (8016274 <main+0x2bc>)
 8016164:	6013      	str	r3, [r2, #0]

	SM_task_handle = osThreadNew(start_SM_task, NULL, &SM_task_info.attributes);
 8016166:	4a44      	ldr	r2, [pc, #272]	; (8016278 <main+0x2c0>)
 8016168:	2100      	movs	r1, #0
 801616a:	4844      	ldr	r0, [pc, #272]	; (801627c <main+0x2c4>)
 801616c:	f013 fddf 	bl	8029d2e <osThreadNew>
 8016170:	4603      	mov	r3, r0
 8016172:	4a43      	ldr	r2, [pc, #268]	; (8016280 <main+0x2c8>)
 8016174:	6013      	str	r3, [r2, #0]

#ifdef SIMULATION
	SIM_task_handle = osThreadNew(start_SIM_task, NULL,
 8016176:	4a43      	ldr	r2, [pc, #268]	; (8016284 <main+0x2cc>)
 8016178:	2100      	movs	r1, #0
 801617a:	4843      	ldr	r0, [pc, #268]	; (8016288 <main+0x2d0>)
 801617c:	f013 fdd7 	bl	8029d2e <osThreadNew>
 8016180:	4603      	mov	r3, r0
 8016182:	4a42      	ldr	r2, [pc, #264]	; (801628c <main+0x2d4>)
 8016184:	6013      	str	r3, [r2, #0]
			&SIM_task_info.attributes);
#endif

	CSE_task_handle = osThreadNew(start_CSE_task, NULL,
 8016186:	4a42      	ldr	r2, [pc, #264]	; (8016290 <main+0x2d8>)
 8016188:	2100      	movs	r1, #0
 801618a:	4842      	ldr	r0, [pc, #264]	; (8016294 <main+0x2dc>)
 801618c:	f013 fdcf 	bl	8029d2e <osThreadNew>
 8016190:	4603      	mov	r3, r0
 8016192:	4a41      	ldr	r2, [pc, #260]	; (8016298 <main+0x2e0>)
 8016194:	6013      	str	r3, [r2, #0]
			&CSE_task_info.attributes);

	IMD_task_handle = osThreadNew(start_IMD_task, NULL,
 8016196:	4a41      	ldr	r2, [pc, #260]	; (801629c <main+0x2e4>)
 8016198:	2100      	movs	r1, #0
 801619a:	4841      	ldr	r0, [pc, #260]	; (80162a0 <main+0x2e8>)
 801619c:	f013 fdc7 	bl	8029d2e <osThreadNew>
 80161a0:	4603      	mov	r3, r0
 80161a2:	4a40      	ldr	r2, [pc, #256]	; (80162a4 <main+0x2ec>)
 80161a4:	6013      	str	r3, [r2, #0]
			&IMD_task_info.attributes);

	GPIO_task_handle = osThreadNew(start_GPIO_task, NULL,
 80161a6:	4a40      	ldr	r2, [pc, #256]	; (80162a8 <main+0x2f0>)
 80161a8:	2100      	movs	r1, #0
 80161aa:	4840      	ldr	r0, [pc, #256]	; (80162ac <main+0x2f4>)
 80161ac:	f013 fdbf 	bl	8029d2e <osThreadNew>
 80161b0:	4603      	mov	r3, r0
 80161b2:	4a3f      	ldr	r2, [pc, #252]	; (80162b0 <main+0x2f8>)
 80161b4:	6013      	str	r3, [r2, #0]
			&GPIO_task_info.attributes);

	ADC_task_handle = osThreadNew(start_ADC_task, NULL,
 80161b6:	4a3f      	ldr	r2, [pc, #252]	; (80162b4 <main+0x2fc>)
 80161b8:	2100      	movs	r1, #0
 80161ba:	483f      	ldr	r0, [pc, #252]	; (80162b8 <main+0x300>)
 80161bc:	f013 fdb7 	bl	8029d2e <osThreadNew>
 80161c0:	4603      	mov	r3, r0
 80161c2:	4a3e      	ldr	r2, [pc, #248]	; (80162bc <main+0x304>)
 80161c4:	6013      	str	r3, [r2, #0]
			&ADC_task_info.attributes);

	COOL_task_handle = osThreadNew(start_COOL_task, NULL,
 80161c6:	4a3e      	ldr	r2, [pc, #248]	; (80162c0 <main+0x308>)
 80161c8:	2100      	movs	r1, #0
 80161ca:	483e      	ldr	r0, [pc, #248]	; (80162c4 <main+0x30c>)
 80161cc:	f013 fdaf 	bl	8029d2e <osThreadNew>
 80161d0:	4603      	mov	r3, r0
 80161d2:	4a3d      	ldr	r2, [pc, #244]	; (80162c8 <main+0x310>)
 80161d4:	6013      	str	r3, [r2, #0]
			&COOL_task_info.attributes);

	CAN_task_handle = osThreadNew(start_CAN_task, NULL,
 80161d6:	4a3d      	ldr	r2, [pc, #244]	; (80162cc <main+0x314>)
 80161d8:	2100      	movs	r1, #0
 80161da:	483d      	ldr	r0, [pc, #244]	; (80162d0 <main+0x318>)
 80161dc:	f013 fda7 	bl	8029d2e <osThreadNew>
 80161e0:	4603      	mov	r3, r0
 80161e2:	4a3c      	ldr	r2, [pc, #240]	; (80162d4 <main+0x31c>)
 80161e4:	6013      	str	r3, [r2, #0]
			&CAN_task_info.attributes);

	COM_task_handle = osThreadNew(start_COM_task, NULL,
 80161e6:	4a3c      	ldr	r2, [pc, #240]	; (80162d8 <main+0x320>)
 80161e8:	2100      	movs	r1, #0
 80161ea:	483c      	ldr	r0, [pc, #240]	; (80162dc <main+0x324>)
 80161ec:	f013 fd9f 	bl	8029d2e <osThreadNew>
 80161f0:	4603      	mov	r3, r0
 80161f2:	4a3b      	ldr	r2, [pc, #236]	; (80162e0 <main+0x328>)
 80161f4:	6013      	str	r3, [r2, #0]
			&COM_task_info.attributes);

	IWDG_task_handle = osThreadNew(start_IWDG_task, NULL,
 80161f6:	4a3b      	ldr	r2, [pc, #236]	; (80162e4 <main+0x32c>)
 80161f8:	2100      	movs	r1, #0
 80161fa:	483b      	ldr	r0, [pc, #236]	; (80162e8 <main+0x330>)
 80161fc:	f013 fd97 	bl	8029d2e <osThreadNew>
 8016200:	4603      	mov	r3, r0
 8016202:	4a3a      	ldr	r2, [pc, #232]	; (80162ec <main+0x334>)
 8016204:	6013      	str	r3, [r2, #0]
			&IWDG_task_info.attributes);

	event_handler_task_handle = osThreadNew(start_event_handler_task, NULL,
 8016206:	4a3a      	ldr	r2, [pc, #232]	; (80162f0 <main+0x338>)
 8016208:	2100      	movs	r1, #0
 801620a:	483a      	ldr	r0, [pc, #232]	; (80162f4 <main+0x33c>)
 801620c:	f013 fd8f 	bl	8029d2e <osThreadNew>
 8016210:	4603      	mov	r3, r0
 8016212:	4a39      	ldr	r2, [pc, #228]	; (80162f8 <main+0x340>)
 8016214:	6013      	str	r3, [r2, #0]
			&event_handler_task_info.attributes);

	/* Launch RTOS ! */
	osKernelStart();
 8016216:	f013 fd4f 	bl	8029cb8 <osKernelStart>

	for (;;)
 801621a:	e7fe      	b.n	801621a <main+0x262>
 801621c:	f3af 8000 	nop.w
 8016220:	aaaaaaab 	.word	0xaaaaaaab
 8016224:	406a0aaa 	.word	0x406a0aaa
 8016228:	2001bfa8 	.word	0x2001bfa8
 801622c:	2001bfd0 	.word	0x2001bfd0
 8016230:	2001c09c 	.word	0x2001c09c
 8016234:	2001b74c 	.word	0x2001b74c
 8016238:	2001b734 	.word	0x2001b734
 801623c:	2001b758 	.word	0x2001b758
 8016240:	2001b72c 	.word	0x2001b72c
 8016244:	2001b744 	.word	0x2001b744
 8016248:	2001b748 	.word	0x2001b748
 801624c:	2001b750 	.word	0x2001b750
 8016250:	2001b740 	.word	0x2001b740
 8016254:	2001b75c 	.word	0x2001b75c
 8016258:	2001b720 	.word	0x2001b720
 801625c:	2001b73c 	.word	0x2001b73c
 8016260:	2001b724 	.word	0x2001b724
 8016264:	2001b738 	.word	0x2001b738
 8016268:	2001b754 	.word	0x2001b754
 801626c:	2001b728 	.word	0x2001b728
 8016270:	2001b730 	.word	0x2001b730
 8016274:	2001c090 	.word	0x2001c090
 8016278:	0802f714 	.word	0x0802f714
 801627c:	08016561 	.word	0x08016561
 8016280:	2001c078 	.word	0x2001c078
 8016284:	0802f744 	.word	0x0802f744
 8016288:	08017349 	.word	0x08017349
 801628c:	2001c07c 	.word	0x2001c07c
 8016290:	0802f7a4 	.word	0x0802f7a4
 8016294:	08016e79 	.word	0x08016e79
 8016298:	2001c084 	.word	0x2001c084
 801629c:	0802f894 	.word	0x0802f894
 80162a0:	080168f1 	.word	0x080168f1
 80162a4:	2001c098 	.word	0x2001c098
 80162a8:	0802f864 	.word	0x0802f864
 80162ac:	080169c9 	.word	0x080169c9
 80162b0:	2001c074 	.word	0x2001c074
 80162b4:	0802f834 	.word	0x0802f834
 80162b8:	08016aa9 	.word	0x08016aa9
 80162bc:	2001c088 	.word	0x2001c088
 80162c0:	0802f774 	.word	0x0802f774
 80162c4:	08017011 	.word	0x08017011
 80162c8:	2001c080 	.word	0x2001c080
 80162cc:	0802f7d4 	.word	0x0802f7d4
 80162d0:	08016d91 	.word	0x08016d91
 80162d4:	2001c08c 	.word	0x2001c08c
 80162d8:	0802f804 	.word	0x0802f804
 80162dc:	08016b89 	.word	0x08016b89
 80162e0:	2001c070 	.word	0x2001c070
 80162e4:	0802f8f4 	.word	0x0802f8f4
 80162e8:	08017299 	.word	0x08017299
 80162ec:	2001c094 	.word	0x2001c094
 80162f0:	0802f8c4 	.word	0x0802f8c4
 80162f4:	080171a9 	.word	0x080171a9
 80162f8:	2001c06c 	.word	0x2001c06c

080162fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80162fc:	b580      	push	{r7, lr}
 80162fe:	b094      	sub	sp, #80	; 0x50
 8016300:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8016302:	f107 0320 	add.w	r3, r7, #32
 8016306:	2230      	movs	r2, #48	; 0x30
 8016308:	2100      	movs	r1, #0
 801630a:	4618      	mov	r0, r3
 801630c:	f018 f950 	bl	802e5b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8016310:	f107 030c 	add.w	r3, r7, #12
 8016314:	2200      	movs	r2, #0
 8016316:	601a      	str	r2, [r3, #0]
 8016318:	605a      	str	r2, [r3, #4]
 801631a:	609a      	str	r2, [r3, #8]
 801631c:	60da      	str	r2, [r3, #12]
 801631e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8016320:	2300      	movs	r3, #0
 8016322:	60bb      	str	r3, [r7, #8]
 8016324:	4b29      	ldr	r3, [pc, #164]	; (80163cc <SystemClock_Config+0xd0>)
 8016326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016328:	4a28      	ldr	r2, [pc, #160]	; (80163cc <SystemClock_Config+0xd0>)
 801632a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801632e:	6413      	str	r3, [r2, #64]	; 0x40
 8016330:	4b26      	ldr	r3, [pc, #152]	; (80163cc <SystemClock_Config+0xd0>)
 8016332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016334:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8016338:	60bb      	str	r3, [r7, #8]
 801633a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 801633c:	2300      	movs	r3, #0
 801633e:	607b      	str	r3, [r7, #4]
 8016340:	4b23      	ldr	r3, [pc, #140]	; (80163d0 <SystemClock_Config+0xd4>)
 8016342:	681b      	ldr	r3, [r3, #0]
 8016344:	4a22      	ldr	r2, [pc, #136]	; (80163d0 <SystemClock_Config+0xd4>)
 8016346:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801634a:	6013      	str	r3, [r2, #0]
 801634c:	4b20      	ldr	r3, [pc, #128]	; (80163d0 <SystemClock_Config+0xd4>)
 801634e:	681b      	ldr	r3, [r3, #0]
 8016350:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8016354:	607b      	str	r3, [r7, #4]
 8016356:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8016358:	230a      	movs	r3, #10
 801635a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 801635c:	2301      	movs	r3, #1
 801635e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8016360:	2310      	movs	r3, #16
 8016362:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8016364:	2301      	movs	r3, #1
 8016366:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8016368:	2302      	movs	r3, #2
 801636a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 801636c:	2300      	movs	r3, #0
 801636e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8016370:	2308      	movs	r3, #8
 8016372:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 160;
 8016374:	23a0      	movs	r3, #160	; 0xa0
 8016376:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8016378:	2302      	movs	r3, #2
 801637a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 801637c:	2304      	movs	r3, #4
 801637e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8016380:	f107 0320 	add.w	r3, r7, #32
 8016384:	4618      	mov	r0, r3
 8016386:	f010 fbf9 	bl	8026b7c <HAL_RCC_OscConfig>
 801638a:	4603      	mov	r3, r0
 801638c:	2b00      	cmp	r3, #0
 801638e:	d001      	beq.n	8016394 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8016390:	f001 f8ca 	bl	8017528 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8016394:	230f      	movs	r3, #15
 8016396:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8016398:	2302      	movs	r3, #2
 801639a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 801639c:	2300      	movs	r3, #0
 801639e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 80163a0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80163a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80163a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80163aa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80163ac:	f107 030c 	add.w	r3, r7, #12
 80163b0:	2105      	movs	r1, #5
 80163b2:	4618      	mov	r0, r3
 80163b4:	f010 fe5a 	bl	802706c <HAL_RCC_ClockConfig>
 80163b8:	4603      	mov	r3, r0
 80163ba:	2b00      	cmp	r3, #0
 80163bc:	d001      	beq.n	80163c2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80163be:	f001 f8b3 	bl	8017528 <Error_Handler>
  }
}
 80163c2:	bf00      	nop
 80163c4:	3750      	adds	r7, #80	; 0x50
 80163c6:	46bd      	mov	sp, r7
 80163c8:	bd80      	pop	{r7, pc}
 80163ca:	bf00      	nop
 80163cc:	40023800 	.word	0x40023800
 80163d0:	40007000 	.word	0x40007000

080163d4 <__wait_for_data>:
#define WAIT_FOR_DRIVE					0x0020
#define WAIT_FOR_CHARGE					0x0040
#define WAIT_FOR_BALANCE				0x0080
#define WAIT_FOR_ALL 					0xFFFF

void __wait_for_data(uint16_t FLAGS) {
 80163d4:	b580      	push	{r7, lr}
 80163d6:	b088      	sub	sp, #32
 80163d8:	af00      	add	r7, sp, #0
 80163da:	4603      	mov	r3, r0
 80163dc:	80fb      	strh	r3, [r7, #6]
	uint8_t NOT_OK = 1;
 80163de:	2301      	movs	r3, #1
 80163e0:	77fb      	strb	r3, [r7, #31]

	double _d;
	double *_dptr;
	uint8_t _u8;
	while (NOT_OK) {
 80163e2:	e067      	b.n	80164b4 <__wait_for_data+0xe0>
		osDelay(0.500 * TICK2HZ);
 80163e4:	f44f 70d0 	mov.w	r0, #416	; 0x1a0
 80163e8:	f013 fd33 	bl	8029e52 <osDelay>
		NOT_OK &= !((FLAGS | WAIT_FOR_CELL_VOLTAGES)
				&& xQueuePeek(cell_voltages_queue, &_dptr, 0));
 80163ec:	4b35      	ldr	r3, [pc, #212]	; (80164c4 <__wait_for_data+0xf0>)
 80163ee:	681b      	ldr	r3, [r3, #0]
 80163f0:	f107 010c 	add.w	r1, r7, #12
 80163f4:	2200      	movs	r2, #0
 80163f6:	4618      	mov	r0, r3
 80163f8:	f014 fa86 	bl	802a908 <xQueuePeek>
 80163fc:	4603      	mov	r3, r0
		NOT_OK &= !((FLAGS | WAIT_FOR_CELL_VOLTAGES)
 80163fe:	2b00      	cmp	r3, #0
 8016400:	bf0c      	ite	eq
 8016402:	2301      	moveq	r3, #1
 8016404:	2300      	movne	r3, #0
 8016406:	b2db      	uxtb	r3, r3
 8016408:	b25a      	sxtb	r2, r3
 801640a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801640e:	4013      	ands	r3, r2
 8016410:	b25b      	sxtb	r3, r3
 8016412:	77fb      	strb	r3, [r7, #31]
		NOT_OK &= !((FLAGS | WAIT_FOR_CELL_TEMPERATURES)
				&& xQueuePeek(cell_temperatures_queue, &_dptr, 0));
 8016414:	4b2c      	ldr	r3, [pc, #176]	; (80164c8 <__wait_for_data+0xf4>)
 8016416:	681b      	ldr	r3, [r3, #0]
 8016418:	f107 010c 	add.w	r1, r7, #12
 801641c:	2200      	movs	r2, #0
 801641e:	4618      	mov	r0, r3
 8016420:	f014 fa72 	bl	802a908 <xQueuePeek>
 8016424:	4603      	mov	r3, r0
		NOT_OK &= !((FLAGS | WAIT_FOR_CELL_TEMPERATURES)
 8016426:	2b00      	cmp	r3, #0
 8016428:	bf0c      	ite	eq
 801642a:	2301      	moveq	r3, #1
 801642c:	2300      	movne	r3, #0
 801642e:	b2db      	uxtb	r3, r3
 8016430:	b25a      	sxtb	r2, r3
 8016432:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8016436:	4013      	ands	r3, r2
 8016438:	b25b      	sxtb	r3, r3
 801643a:	77fb      	strb	r3, [r7, #31]
		NOT_OK &= !((FLAGS | WAIT_FOR_ACCUMULATOR_CURRENT)
				&& xQueuePeek(accumulator_current_queue, &_d, 0));
 801643c:	4b23      	ldr	r3, [pc, #140]	; (80164cc <__wait_for_data+0xf8>)
 801643e:	681b      	ldr	r3, [r3, #0]
 8016440:	f107 0110 	add.w	r1, r7, #16
 8016444:	2200      	movs	r2, #0
 8016446:	4618      	mov	r0, r3
 8016448:	f014 fa5e 	bl	802a908 <xQueuePeek>
 801644c:	4603      	mov	r3, r0
		NOT_OK &= !((FLAGS | WAIT_FOR_ACCUMULATOR_CURRENT)
 801644e:	2b00      	cmp	r3, #0
 8016450:	bf0c      	ite	eq
 8016452:	2301      	moveq	r3, #1
 8016454:	2300      	movne	r3, #0
 8016456:	b2db      	uxtb	r3, r3
 8016458:	b25a      	sxtb	r2, r3
 801645a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801645e:	4013      	ands	r3, r2
 8016460:	b25b      	sxtb	r3, r3
 8016462:	77fb      	strb	r3, [r7, #31]
		NOT_OK &= !((FLAGS | WAIT_FOR_ACCUMULATOR_VOLTAGE)
				&& xQueuePeek(accumulator_voltage_queue, &_d, 0));
 8016464:	4b1a      	ldr	r3, [pc, #104]	; (80164d0 <__wait_for_data+0xfc>)
 8016466:	681b      	ldr	r3, [r3, #0]
 8016468:	f107 0110 	add.w	r1, r7, #16
 801646c:	2200      	movs	r2, #0
 801646e:	4618      	mov	r0, r3
 8016470:	f014 fa4a 	bl	802a908 <xQueuePeek>
 8016474:	4603      	mov	r3, r0
		NOT_OK &= !((FLAGS | WAIT_FOR_ACCUMULATOR_VOLTAGE)
 8016476:	2b00      	cmp	r3, #0
 8016478:	bf0c      	ite	eq
 801647a:	2301      	moveq	r3, #1
 801647c:	2300      	movne	r3, #0
 801647e:	b2db      	uxtb	r3, r3
 8016480:	b25a      	sxtb	r2, r3
 8016482:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8016486:	4013      	ands	r3, r2
 8016488:	b25b      	sxtb	r3, r3
 801648a:	77fb      	strb	r3, [r7, #31]
		NOT_OK &= !((FLAGS | WAIT_FOR_VEHICLE_VOLTAGE)
				&& xQueuePeek(vehicle_voltage_queue, &_d, 0));
 801648c:	4b11      	ldr	r3, [pc, #68]	; (80164d4 <__wait_for_data+0x100>)
 801648e:	681b      	ldr	r3, [r3, #0]
 8016490:	f107 0110 	add.w	r1, r7, #16
 8016494:	2200      	movs	r2, #0
 8016496:	4618      	mov	r0, r3
 8016498:	f014 fa36 	bl	802a908 <xQueuePeek>
 801649c:	4603      	mov	r3, r0
		NOT_OK &= !((FLAGS | WAIT_FOR_VEHICLE_VOLTAGE)
 801649e:	2b00      	cmp	r3, #0
 80164a0:	bf0c      	ite	eq
 80164a2:	2301      	moveq	r3, #1
 80164a4:	2300      	movne	r3, #0
 80164a6:	b2db      	uxtb	r3, r3
 80164a8:	b25a      	sxtb	r2, r3
 80164aa:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80164ae:	4013      	ands	r3, r2
 80164b0:	b25b      	sxtb	r3, r3
 80164b2:	77fb      	strb	r3, [r7, #31]
	while (NOT_OK) {
 80164b4:	7ffb      	ldrb	r3, [r7, #31]
 80164b6:	2b00      	cmp	r3, #0
 80164b8:	d194      	bne.n	80163e4 <__wait_for_data+0x10>
	}
}
 80164ba:	bf00      	nop
 80164bc:	bf00      	nop
 80164be:	3720      	adds	r7, #32
 80164c0:	46bd      	mov	sp, r7
 80164c2:	bd80      	pop	{r7, pc}
 80164c4:	2001b720 	.word	0x2001b720
 80164c8:	2001b73c 	.word	0x2001b73c
 80164cc:	2001b75c 	.word	0x2001b75c
 80164d0:	2001b750 	.word	0x2001b750
 80164d4:	2001b740 	.word	0x2001b740

080164d8 <__raise_ams_error>:

void __raise_ams_error(error_t error) {
 80164d8:	b580      	push	{r7, lr}
 80164da:	b082      	sub	sp, #8
 80164dc:	af00      	add	r7, sp, #0
 80164de:	4603      	mov	r3, r0
 80164e0:	71fb      	strb	r3, [r7, #7]
	set_ams_error_ext(1);
 80164e2:	2001      	movs	r0, #1
 80164e4:	f001 f8c2 	bl	801766c <set_ams_error_ext>
	__error = error;
 80164e8:	79fa      	ldrb	r2, [r7, #7]
 80164ea:	4b09      	ldr	r3, [pc, #36]	; (8016510 <__raise_ams_error+0x38>)
 80164ec:	701a      	strb	r2, [r3, #0]
#ifdef STREAM_DATA
	SEGGER_SYSVIEW_PrintfHost("error %i", error);
 80164ee:	79fb      	ldrb	r3, [r7, #7]
 80164f0:	4619      	mov	r1, r3
 80164f2:	4808      	ldr	r0, [pc, #32]	; (8016514 <__raise_ams_error+0x3c>)
 80164f4:	f017 ff86 	bl	802e404 <SEGGER_SYSVIEW_PrintfHost>
#endif
	xQueueOverwrite(error_queue, &error);
 80164f8:	4b07      	ldr	r3, [pc, #28]	; (8016518 <__raise_ams_error+0x40>)
 80164fa:	6818      	ldr	r0, [r3, #0]
 80164fc:	1df9      	adds	r1, r7, #7
 80164fe:	2302      	movs	r3, #2
 8016500:	2200      	movs	r2, #0
 8016502:	f013 ff1b 	bl	802a33c <xQueueGenericSend>
}
 8016506:	bf00      	nop
 8016508:	3708      	adds	r7, #8
 801650a:	46bd      	mov	sp, r7
 801650c:	bd80      	pop	{r7, pc}
 801650e:	bf00      	nop
 8016510:	2001b710 	.word	0x2001b710
 8016514:	0802f2bc 	.word	0x0802f2bc
 8016518:	2001b730 	.word	0x2001b730

0801651c <__raise_imd_error>:

void __raise_imd_error(error_t error) {
 801651c:	b580      	push	{r7, lr}
 801651e:	b082      	sub	sp, #8
 8016520:	af00      	add	r7, sp, #0
 8016522:	4603      	mov	r3, r0
 8016524:	71fb      	strb	r3, [r7, #7]
	set_imd_error_ext(1);
 8016526:	2001      	movs	r0, #1
 8016528:	f001 f8c0 	bl	80176ac <set_imd_error_ext>
	__error = error;
 801652c:	79fa      	ldrb	r2, [r7, #7]
 801652e:	4b09      	ldr	r3, [pc, #36]	; (8016554 <__raise_imd_error+0x38>)
 8016530:	701a      	strb	r2, [r3, #0]
#ifdef STREAM_DATA
	SEGGER_SYSVIEW_PrintfHost("error %i", error);
 8016532:	79fb      	ldrb	r3, [r7, #7]
 8016534:	4619      	mov	r1, r3
 8016536:	4808      	ldr	r0, [pc, #32]	; (8016558 <__raise_imd_error+0x3c>)
 8016538:	f017 ff64 	bl	802e404 <SEGGER_SYSVIEW_PrintfHost>
#endif
	xQueueOverwrite(error_queue, &error);
 801653c:	4b07      	ldr	r3, [pc, #28]	; (801655c <__raise_imd_error+0x40>)
 801653e:	6818      	ldr	r0, [r3, #0]
 8016540:	1df9      	adds	r1, r7, #7
 8016542:	2302      	movs	r3, #2
 8016544:	2200      	movs	r2, #0
 8016546:	f013 fef9 	bl	802a33c <xQueueGenericSend>
}
 801654a:	bf00      	nop
 801654c:	3708      	adds	r7, #8
 801654e:	46bd      	mov	sp, r7
 8016550:	bd80      	pop	{r7, pc}
 8016552:	bf00      	nop
 8016554:	2001b710 	.word	0x2001b710
 8016558:	0802f2bc 	.word	0x0802f2bc
 801655c:	2001b730 	.word	0x2001b730

08016560 <start_SM_task>:

/* ENTER TASKS */
void start_SM_task(void *argument) {
 8016560:	b5b0      	push	{r4, r5, r7, lr}
 8016562:	b09a      	sub	sp, #104	; 0x68
 8016564:	af00      	add	r7, sp, #0
 8016566:	6078      	str	r0, [r7, #4]
	SEGGER_SYSVIEW_Start();
 8016568:	f017 fab6 	bl	802dad8 <SEGGER_SYSVIEW_Start>

	/* Set up task-specific timing parameters */
	uint32_t next_tick = first_tick;
 801656c:	4bac      	ldr	r3, [pc, #688]	; (8016820 <start_SM_task+0x2c0>)
 801656e:	681b      	ldr	r3, [r3, #0]
 8016570:	667b      	str	r3, [r7, #100]	; 0x64
	uint32_t tick_increment = TICK2HZ * SM_task_info.periodicity;
 8016572:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8016576:	4618      	mov	r0, r3
 8016578:	f7e9 ffd8 	bl	800052c <__aeabi_f2d>
 801657c:	a3a6      	add	r3, pc, #664	; (adr r3, 8016818 <start_SM_task+0x2b8>)
 801657e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016582:	f7ea f82b 	bl	80005dc <__aeabi_dmul>
 8016586:	4602      	mov	r2, r0
 8016588:	460b      	mov	r3, r1
 801658a:	4610      	mov	r0, r2
 801658c:	4619      	mov	r1, r3
 801658e:	f7ea fafd 	bl	8000b8c <__aeabi_d2uiz>
 8016592:	4603      	mov	r3, r0
 8016594:	637b      	str	r3, [r7, #52]	; 0x34

	/* Make task-specific structures */
	charger_t charger;
	ams_inputs.Ts = SM_task_info.periodicity;
 8016596:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 801659a:	4ba2      	ldr	r3, [pc, #648]	; (8016824 <start_SM_task+0x2c4>)
 801659c:	64da      	str	r2, [r3, #76]	; 0x4c
	double mean;
	double variance;
	double maximum;

	/* Wait until offset */
	next_tick += TICK2HZ * SM_task_info.offset;
 801659e:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80165a0:	f7e9 ffa2 	bl	80004e8 <__aeabi_ui2d>
 80165a4:	4604      	mov	r4, r0
 80165a6:	460d      	mov	r5, r1
 80165a8:	f04f 0300 	mov.w	r3, #0
 80165ac:	4618      	mov	r0, r3
 80165ae:	f7e9 ffbd 	bl	800052c <__aeabi_f2d>
 80165b2:	a399      	add	r3, pc, #612	; (adr r3, 8016818 <start_SM_task+0x2b8>)
 80165b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165b8:	f7ea f810 	bl	80005dc <__aeabi_dmul>
 80165bc:	4602      	mov	r2, r0
 80165be:	460b      	mov	r3, r1
 80165c0:	4620      	mov	r0, r4
 80165c2:	4629      	mov	r1, r5
 80165c4:	f7e9 fe54 	bl	8000270 <__adddf3>
 80165c8:	4602      	mov	r2, r0
 80165ca:	460b      	mov	r3, r1
 80165cc:	4610      	mov	r0, r2
 80165ce:	4619      	mov	r1, r3
 80165d0:	f7ea fadc 	bl	8000b8c <__aeabi_d2uiz>
 80165d4:	4603      	mov	r3, r0
 80165d6:	667b      	str	r3, [r7, #100]	; 0x64
	osDelayUntil(next_tick);
 80165d8:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80165da:	f013 fc55 	bl	8029e88 <osDelayUntil>

	__wait_for_data(WAIT_FOR_ALL);
 80165de:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80165e2:	f7ff fef7 	bl	80163d4 <__wait_for_data>

	for (;;) {
		/* Enter periodic behaviour */
		/* Receive every piece of data which is required to propagate the state machine */
		if (0x1 && xQueuePeek(cell_voltages_queue, &cell_voltages, 0)
 80165e6:	4b90      	ldr	r3, [pc, #576]	; (8016828 <start_SM_task+0x2c8>)
 80165e8:	681b      	ldr	r3, [r3, #0]
 80165ea:	f107 010c 	add.w	r1, r7, #12
 80165ee:	2200      	movs	r2, #0
 80165f0:	4618      	mov	r0, r3
 80165f2:	f014 f989 	bl	802a908 <xQueuePeek>
 80165f6:	4603      	mov	r3, r0
 80165f8:	2b00      	cmp	r3, #0
 80165fa:	f000 8133 	beq.w	8016864 <start_SM_task+0x304>
				&& xQueuePeek(accumulator_current_queue,
 80165fe:	4b8b      	ldr	r3, [pc, #556]	; (801682c <start_SM_task+0x2cc>)
 8016600:	681b      	ldr	r3, [r3, #0]
 8016602:	2200      	movs	r2, #0
 8016604:	498a      	ldr	r1, [pc, #552]	; (8016830 <start_SM_task+0x2d0>)
 8016606:	4618      	mov	r0, r3
 8016608:	f014 f97e 	bl	802a908 <xQueuePeek>
 801660c:	4603      	mov	r3, r0
 801660e:	2b00      	cmp	r3, #0
 8016610:	f000 8128 	beq.w	8016864 <start_SM_task+0x304>
						&ams_inputs.accumulator_current, 0)
				&& xQueuePeek(accumulator_voltage_queue,
 8016614:	4b87      	ldr	r3, [pc, #540]	; (8016834 <start_SM_task+0x2d4>)
 8016616:	681b      	ldr	r3, [r3, #0]
 8016618:	2200      	movs	r2, #0
 801661a:	4987      	ldr	r1, [pc, #540]	; (8016838 <start_SM_task+0x2d8>)
 801661c:	4618      	mov	r0, r3
 801661e:	f014 f973 	bl	802a908 <xQueuePeek>
 8016622:	4603      	mov	r3, r0
 8016624:	2b00      	cmp	r3, #0
 8016626:	f000 811d 	beq.w	8016864 <start_SM_task+0x304>
						&ams_inputs.accumulator_voltage, 0)
				&& xQueuePeek(vehicle_voltage_queue,
 801662a:	4b84      	ldr	r3, [pc, #528]	; (801683c <start_SM_task+0x2dc>)
 801662c:	681b      	ldr	r3, [r3, #0]
 801662e:	2200      	movs	r2, #0
 8016630:	4983      	ldr	r1, [pc, #524]	; (8016840 <start_SM_task+0x2e0>)
 8016632:	4618      	mov	r0, r3
 8016634:	f014 f968 	bl	802a908 <xQueuePeek>
 8016638:	4603      	mov	r3, r0
 801663a:	2b00      	cmp	r3, #0
 801663c:	f000 8112 	beq.w	8016864 <start_SM_task+0x304>
						&ams_inputs.vehicle_voltage, 0)) {

			/* Calculate mean, maximum and variance of cell voltages */
			{
				mean = 0;
 8016640:	f04f 0200 	mov.w	r2, #0
 8016644:	f04f 0300 	mov.w	r3, #0
 8016648:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
				variance = 0;
 801664c:	f04f 0200 	mov.w	r2, #0
 8016650:	f04f 0300 	mov.w	r3, #0
 8016654:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
				maximum = cell_voltages[0];
 8016658:	68fb      	ldr	r3, [r7, #12]
 801665a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801665e:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
				minimum = cell_voltages[0];
 8016662:	68fb      	ldr	r3, [r7, #12]
 8016664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016668:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
				for (int i = 0; i < 126; i++) {
 801666c:	2300      	movs	r3, #0
 801666e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8016670:	e03a      	b.n	80166e8 <start_SM_task+0x188>
					mean += cell_voltages[i];
 8016672:	68fa      	ldr	r2, [r7, #12]
 8016674:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016676:	00db      	lsls	r3, r3, #3
 8016678:	4413      	add	r3, r2
 801667a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801667e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8016682:	f7e9 fdf5 	bl	8000270 <__adddf3>
 8016686:	4602      	mov	r2, r0
 8016688:	460b      	mov	r3, r1
 801668a:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
					if (cell_voltages[i] > maximum) {
 801668e:	68fa      	ldr	r2, [r7, #12]
 8016690:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016692:	00db      	lsls	r3, r3, #3
 8016694:	4413      	add	r3, r2
 8016696:	e9d3 2300 	ldrd	r2, r3, [r3]
 801669a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 801669e:	f7ea fa0f 	bl	8000ac0 <__aeabi_dcmplt>
 80166a2:	4603      	mov	r3, r0
 80166a4:	2b00      	cmp	r3, #0
 80166a6:	d007      	beq.n	80166b8 <start_SM_task+0x158>
						maximum = cell_voltages[i];
 80166a8:	68fa      	ldr	r2, [r7, #12]
 80166aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80166ac:	00db      	lsls	r3, r3, #3
 80166ae:	4413      	add	r3, r2
 80166b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80166b4:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
					}
					if (cell_voltages[i] < minimum) {
 80166b8:	68fa      	ldr	r2, [r7, #12]
 80166ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80166bc:	00db      	lsls	r3, r3, #3
 80166be:	4413      	add	r3, r2
 80166c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80166c4:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80166c8:	f7ea fa18 	bl	8000afc <__aeabi_dcmpgt>
 80166cc:	4603      	mov	r3, r0
 80166ce:	2b00      	cmp	r3, #0
 80166d0:	d007      	beq.n	80166e2 <start_SM_task+0x182>
						minimum = cell_voltages[i];
 80166d2:	68fa      	ldr	r2, [r7, #12]
 80166d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80166d6:	00db      	lsls	r3, r3, #3
 80166d8:	4413      	add	r3, r2
 80166da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80166de:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
				for (int i = 0; i < 126; i++) {
 80166e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80166e4:	3301      	adds	r3, #1
 80166e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80166e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80166ea:	2b7d      	cmp	r3, #125	; 0x7d
 80166ec:	ddc1      	ble.n	8016672 <start_SM_task+0x112>
					}
				}
				mean /= 126;
 80166ee:	f04f 0200 	mov.w	r2, #0
 80166f2:	4b54      	ldr	r3, [pc, #336]	; (8016844 <start_SM_task+0x2e4>)
 80166f4:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80166f8:	f7ea f89a 	bl	8000830 <__aeabi_ddiv>
 80166fc:	4602      	mov	r2, r0
 80166fe:	460b      	mov	r3, r1
 8016700:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
				for (int i = 0; i < 126; i++) {
 8016704:	2300      	movs	r3, #0
 8016706:	63bb      	str	r3, [r7, #56]	; 0x38
 8016708:	e020      	b.n	801674c <start_SM_task+0x1ec>
					double svar = cell_voltages[i] - mean;
 801670a:	68fa      	ldr	r2, [r7, #12]
 801670c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801670e:	00db      	lsls	r3, r3, #3
 8016710:	4413      	add	r3, r2
 8016712:	e9d3 0100 	ldrd	r0, r1, [r3]
 8016716:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 801671a:	f7e9 fda7 	bl	800026c <__aeabi_dsub>
 801671e:	4602      	mov	r2, r0
 8016720:	460b      	mov	r3, r1
 8016722:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
					variance += svar * svar;
 8016726:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 801672a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 801672e:	f7e9 ff55 	bl	80005dc <__aeabi_dmul>
 8016732:	4602      	mov	r2, r0
 8016734:	460b      	mov	r3, r1
 8016736:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 801673a:	f7e9 fd99 	bl	8000270 <__adddf3>
 801673e:	4602      	mov	r2, r0
 8016740:	460b      	mov	r3, r1
 8016742:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
				for (int i = 0; i < 126; i++) {
 8016746:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016748:	3301      	adds	r3, #1
 801674a:	63bb      	str	r3, [r7, #56]	; 0x38
 801674c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801674e:	2b7d      	cmp	r3, #125	; 0x7d
 8016750:	dddb      	ble.n	801670a <start_SM_task+0x1aa>
				}
			}

			/* Set the rest of the state machine inputs */
			ams_inputs.cell_voltages_variance = variance;
 8016752:	4934      	ldr	r1, [pc, #208]	; (8016824 <start_SM_task+0x2c4>)
 8016754:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8016758:	e9c1 2306 	strd	r2, r3, [r1, #24]
			ams_inputs.maximum_cell_voltage = maximum;
 801675c:	4931      	ldr	r1, [pc, #196]	; (8016824 <start_SM_task+0x2c4>)
 801675e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8016762:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
			ams_inputs.minimum_cell_voltage = minimum;
 8016766:	492f      	ldr	r1, [pc, #188]	; (8016824 <start_SM_task+0x2c4>)
 8016768:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 801676c:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
			ams_inputs.charger_is_awake = 1;
 8016770:	4b2c      	ldr	r3, [pc, #176]	; (8016824 <start_SM_task+0x2c4>)
 8016772:	2201      	movs	r2, #1
 8016774:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			ams_inputs.ams_error = get_ams_error_latched_ext();
 8016778:	f000 ff8c 	bl	8017694 <get_ams_error_latched_ext>
 801677c:	4603      	mov	r3, r0
 801677e:	461a      	mov	r2, r3
 8016780:	4b28      	ldr	r3, [pc, #160]	; (8016824 <start_SM_task+0x2c4>)
 8016782:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			ams_inputs.imd_error = get_imd_error_latched_ext();
 8016786:	f000 ffa5 	bl	80176d4 <get_imd_error_latched_ext>
 801678a:	4603      	mov	r3, r0
 801678c:	461a      	mov	r2, r3
 801678e:	4b25      	ldr	r3, [pc, #148]	; (8016824 <start_SM_task+0x2c4>)
 8016790:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
			ams_inputs.air_minus_closed = get_air_minus_ext();
 8016794:	f000 ff16 	bl	80175c4 <get_air_minus_ext>
 8016798:	4603      	mov	r3, r0
 801679a:	461a      	mov	r2, r3
 801679c:	4b21      	ldr	r3, [pc, #132]	; (8016824 <start_SM_task+0x2c4>)
 801679e:	f883 2020 	strb.w	r2, [r3, #32]
			ams_inputs.air_plus_closed = get_air_plus_ext();
 80167a2:	f000 fedb 	bl	801755c <get_air_plus_ext>
 80167a6:	4603      	mov	r3, r0
 80167a8:	461a      	mov	r2, r3
 80167aa:	4b1e      	ldr	r3, [pc, #120]	; (8016824 <start_SM_task+0x2c4>)
 80167ac:	741a      	strb	r2, [r3, #16]
			ams_inputs.precharge_closed = get_precharge_ext();
 80167ae:	f000 ff3d 	bl	801762c <get_precharge_ext>
 80167b2:	4603      	mov	r3, r0
 80167b4:	461a      	mov	r2, r3
 80167b6:	4b1b      	ldr	r3, [pc, #108]	; (8016824 <start_SM_task+0x2c4>)
 80167b8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
			ams_inputs.SC = get_sc_probe_ext();
 80167bc:	f000 ff96 	bl	80176ec <get_sc_probe_ext>
 80167c0:	4603      	mov	r3, r0
 80167c2:	461a      	mov	r2, r3
 80167c4:	4b17      	ldr	r3, [pc, #92]	; (8016824 <start_SM_task+0x2c4>)
 80167c6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

			/* Try to get the trigger signals */
			if (!xQueueReceive(start_drive_queue, &ams_inputs.drive, 0)) {
 80167ca:	4b1f      	ldr	r3, [pc, #124]	; (8016848 <start_SM_task+0x2e8>)
 80167cc:	681b      	ldr	r3, [r3, #0]
 80167ce:	2200      	movs	r2, #0
 80167d0:	491e      	ldr	r1, [pc, #120]	; (801684c <start_SM_task+0x2ec>)
 80167d2:	4618      	mov	r0, r3
 80167d4:	f013 ff88 	bl	802a6e8 <xQueueReceive>
				//ams_inputs.drive = 0;
			}
			if (!xQueueReceive(start_charge_queue, &ams_inputs.charge, 0)) {
 80167d8:	4b1d      	ldr	r3, [pc, #116]	; (8016850 <start_SM_task+0x2f0>)
 80167da:	681b      	ldr	r3, [r3, #0]
 80167dc:	2200      	movs	r2, #0
 80167de:	491d      	ldr	r1, [pc, #116]	; (8016854 <start_SM_task+0x2f4>)
 80167e0:	4618      	mov	r0, r3
 80167e2:	f013 ff81 	bl	802a6e8 <xQueueReceive>
				//ams_inputs.charge = 0;
			}
			if (!xQueueReceive(start_balance_queue, &ams_inputs.balance, 0)) {
 80167e6:	4b1c      	ldr	r3, [pc, #112]	; (8016858 <start_SM_task+0x2f8>)
 80167e8:	681b      	ldr	r3, [r3, #0]
 80167ea:	2200      	movs	r2, #0
 80167ec:	490d      	ldr	r1, [pc, #52]	; (8016824 <start_SM_task+0x2c4>)
 80167ee:	4618      	mov	r0, r3
 80167f0:	f013 ff7a 	bl	802a6e8 <xQueueReceive>
				//ams_inputs.balance = 0;
			}

			ams_state_t state = ams_function(); // _step
 80167f4:	f00d fe04 	bl	8024400 <ams_function>
 80167f8:	4603      	mov	r3, r0
 80167fa:	72fb      	strb	r3, [r7, #11]

#ifdef STREAM_DATA
			SEGGER_SYSVIEW_PrintfHost("state %i", state);
 80167fc:	7afb      	ldrb	r3, [r7, #11]
 80167fe:	4619      	mov	r1, r3
 8016800:	4816      	ldr	r0, [pc, #88]	; (801685c <start_SM_task+0x2fc>)
 8016802:	f017 fdff 	bl	802e404 <SEGGER_SYSVIEW_PrintfHost>
#endif
			xQueueOverwrite(state_queue, &state);
 8016806:	4b16      	ldr	r3, [pc, #88]	; (8016860 <start_SM_task+0x300>)
 8016808:	6818      	ldr	r0, [r3, #0]
 801680a:	f107 010b 	add.w	r1, r7, #11
 801680e:	2302      	movs	r3, #2
 8016810:	2200      	movs	r2, #0
 8016812:	f013 fd93 	bl	802a33c <xQueueGenericSend>
						&ams_inputs.vehicle_voltage, 0)) {
 8016816:	e028      	b.n	801686a <start_SM_task+0x30a>
 8016818:	aaaaaaab 	.word	0xaaaaaaab
 801681c:	408a0aaa 	.word	0x408a0aaa
 8016820:	2001c090 	.word	0x2001c090
 8016824:	2001bff8 	.word	0x2001bff8
 8016828:	2001b720 	.word	0x2001b720
 801682c:	2001b75c 	.word	0x2001b75c
 8016830:	2001c000 	.word	0x2001c000
 8016834:	2001b750 	.word	0x2001b750
 8016838:	2001c030 	.word	0x2001c030
 801683c:	2001b740 	.word	0x2001b740
 8016840:	2001c038 	.word	0x2001c038
 8016844:	405f8000 	.word	0x405f8000
 8016848:	2001b724 	.word	0x2001b724
 801684c:	2001c01b 	.word	0x2001c01b
 8016850:	2001b738 	.word	0x2001b738
 8016854:	2001c049 	.word	0x2001c049
 8016858:	2001b754 	.word	0x2001b754
 801685c:	0802f2c8 	.word	0x0802f2c8
 8016860:	2001b728 	.word	0x2001b728
		} else {
			__raise_ams_error(ERROR_AMS);
 8016864:	2003      	movs	r0, #3
 8016866:	f7ff fe37 	bl	80164d8 <__raise_ams_error>
		}

		/* If any error was produced by the state machine (1xx), then raise them */
		if (ams_outputs.error) {
 801686a:	4b1f      	ldr	r3, [pc, #124]	; (80168e8 <start_SM_task+0x388>)
 801686c:	799b      	ldrb	r3, [r3, #6]
 801686e:	2b00      	cmp	r3, #0
 8016870:	d004      	beq.n	801687c <start_SM_task+0x31c>
			__raise_ams_error((error_t) ams_outputs.error);
 8016872:	4b1d      	ldr	r3, [pc, #116]	; (80168e8 <start_SM_task+0x388>)
 8016874:	799b      	ldrb	r3, [r3, #6]
 8016876:	4618      	mov	r0, r3
 8016878:	f7ff fe2e 	bl	80164d8 <__raise_ams_error>
		}

		charger.charger_current_limit = 6.6 * 2; 		// 2 * C
 801687c:	a316      	add	r3, pc, #88	; (adr r3, 80168d8 <start_SM_task+0x378>)
 801687e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016882:	e9c7 2304 	strd	r2, r3, [r7, #16]
		charger.charger_voltage_limit = 4.15 * 126;	// sought cell voltage times count of cells
 8016886:	a316      	add	r3, pc, #88	; (adr r3, 80168e0 <start_SM_task+0x380>)
 8016888:	e9d3 2300 	ldrd	r2, r3, [r3]
 801688c:	e9c7 2306 	strd	r2, r3, [r7, #24]
		charger.enable_charger = ams_outputs.enable_charger;
 8016890:	4b15      	ldr	r3, [pc, #84]	; (80168e8 <start_SM_task+0x388>)
 8016892:	781b      	ldrb	r3, [r3, #0]
 8016894:	f887 3020 	strb.w	r3, [r7, #32]

		xQueueOverwrite(charger_queue, &charger);
 8016898:	4b14      	ldr	r3, [pc, #80]	; (80168ec <start_SM_task+0x38c>)
 801689a:	6818      	ldr	r0, [r3, #0]
 801689c:	f107 0110 	add.w	r1, r7, #16
 80168a0:	2302      	movs	r3, #2
 80168a2:	2200      	movs	r2, #0
 80168a4:	f013 fd4a 	bl	802a33c <xQueueGenericSend>

		set_air_minus_ext(ams_outputs.close_air_minus);
 80168a8:	4b0f      	ldr	r3, [pc, #60]	; (80168e8 <start_SM_task+0x388>)
 80168aa:	795b      	ldrb	r3, [r3, #5]
 80168ac:	4618      	mov	r0, r3
 80168ae:	f000 fe75 	bl	801759c <set_air_minus_ext>
		set_air_plus_ext(ams_outputs.close_air_plus);
 80168b2:	4b0d      	ldr	r3, [pc, #52]	; (80168e8 <start_SM_task+0x388>)
 80168b4:	791b      	ldrb	r3, [r3, #4]
 80168b6:	4618      	mov	r0, r3
 80168b8:	f000 fe3c 	bl	8017534 <set_air_plus_ext>
		set_precharge_ext(ams_outputs.close_precharge);
 80168bc:	4b0a      	ldr	r3, [pc, #40]	; (80168e8 <start_SM_task+0x388>)
 80168be:	79db      	ldrb	r3, [r3, #7]
 80168c0:	4618      	mov	r0, r3
 80168c2:	f000 fe9f 	bl	8017604 <set_precharge_ext>

		/* Wait until next period */
		next_tick += tick_increment;
 80168c6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80168c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80168ca:	4413      	add	r3, r2
 80168cc:	667b      	str	r3, [r7, #100]	; 0x64
		osDelayUntil(next_tick);
 80168ce:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80168d0:	f013 fada 	bl	8029e88 <osDelayUntil>
		if (0x1 && xQueuePeek(cell_voltages_queue, &cell_voltages, 0)
 80168d4:	e687      	b.n	80165e6 <start_SM_task+0x86>
 80168d6:	bf00      	nop
 80168d8:	66666666 	.word	0x66666666
 80168dc:	402a6666 	.word	0x402a6666
 80168e0:	33333334 	.word	0x33333334
 80168e4:	40805733 	.word	0x40805733
 80168e8:	2001c050 	.word	0x2001c050
 80168ec:	2001b748 	.word	0x2001b748

080168f0 <start_IMD_task>:
	}
}

void start_IMD_task(void *argument) {
 80168f0:	b5b0      	push	{r4, r5, r7, lr}
 80168f2:	b08a      	sub	sp, #40	; 0x28
 80168f4:	af00      	add	r7, sp, #0
 80168f6:	6078      	str	r0, [r7, #4]
	/* Set up task-specific timing parameters */
	uint32_t next_tick = first_tick;
 80168f8:	4b2f      	ldr	r3, [pc, #188]	; (80169b8 <start_IMD_task+0xc8>)
 80168fa:	681b      	ldr	r3, [r3, #0]
 80168fc:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t tick_increment = TICK2HZ * IMD_task_info.periodicity;
 80168fe:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8016902:	4618      	mov	r0, r3
 8016904:	f7e9 fe12 	bl	800052c <__aeabi_f2d>
 8016908:	a329      	add	r3, pc, #164	; (adr r3, 80169b0 <start_IMD_task+0xc0>)
 801690a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801690e:	f7e9 fe65 	bl	80005dc <__aeabi_dmul>
 8016912:	4602      	mov	r2, r0
 8016914:	460b      	mov	r3, r1
 8016916:	4610      	mov	r0, r2
 8016918:	4619      	mov	r1, r3
 801691a:	f7ea f937 	bl	8000b8c <__aeabi_d2uiz>
 801691e:	4603      	mov	r3, r0
 8016920:	623b      	str	r3, [r7, #32]

	/* Make task-specific structures */
	IMD_t IMD;
	initialize_IMD(&htim2);
 8016922:	4826      	ldr	r0, [pc, #152]	; (80169bc <start_IMD_task+0xcc>)
 8016924:	f7fd fd6a 	bl	80143fc <initialize_IMD>

	/* Wait until offset */
	next_tick += TICK2HZ * IMD_task_info.offset;
 8016928:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801692a:	f7e9 fddd 	bl	80004e8 <__aeabi_ui2d>
 801692e:	4604      	mov	r4, r0
 8016930:	460d      	mov	r5, r1
 8016932:	f04f 0300 	mov.w	r3, #0
 8016936:	4618      	mov	r0, r3
 8016938:	f7e9 fdf8 	bl	800052c <__aeabi_f2d>
 801693c:	a31c      	add	r3, pc, #112	; (adr r3, 80169b0 <start_IMD_task+0xc0>)
 801693e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016942:	f7e9 fe4b 	bl	80005dc <__aeabi_dmul>
 8016946:	4602      	mov	r2, r0
 8016948:	460b      	mov	r3, r1
 801694a:	4620      	mov	r0, r4
 801694c:	4629      	mov	r1, r5
 801694e:	f7e9 fc8f 	bl	8000270 <__adddf3>
 8016952:	4602      	mov	r2, r0
 8016954:	460b      	mov	r3, r1
 8016956:	4610      	mov	r0, r2
 8016958:	4619      	mov	r1, r3
 801695a:	f7ea f917 	bl	8000b8c <__aeabi_d2uiz>
 801695e:	4603      	mov	r3, r0
 8016960:	627b      	str	r3, [r7, #36]	; 0x24
	osDelayUntil(next_tick);
 8016962:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016964:	f013 fa90 	bl	8029e88 <osDelayUntil>

	for (;;) {
		/* Enter periodic behaviour */

		if (xQueuePeek(IMD_queue, &IMD, 0)) {
 8016968:	4b15      	ldr	r3, [pc, #84]	; (80169c0 <start_IMD_task+0xd0>)
 801696a:	681b      	ldr	r3, [r3, #0]
 801696c:	f107 0108 	add.w	r1, r7, #8
 8016970:	2200      	movs	r2, #0
 8016972:	4618      	mov	r0, r3
 8016974:	f013 ffc8 	bl	802a908 <xQueuePeek>
 8016978:	4603      	mov	r3, r0
 801697a:	2b00      	cmp	r3, #0
 801697c:	d00e      	beq.n	801699c <start_IMD_task+0xac>
			uint8_t frequency_range = (uint8_t) (IMD.frequency / 10);
 801697e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8016982:	f04f 0200 	mov.w	r2, #0
 8016986:	4b0f      	ldr	r3, [pc, #60]	; (80169c4 <start_IMD_task+0xd4>)
 8016988:	f7e9 ff52 	bl	8000830 <__aeabi_ddiv>
 801698c:	4602      	mov	r2, r0
 801698e:	460b      	mov	r3, r1
 8016990:	4610      	mov	r0, r2
 8016992:	4619      	mov	r1, r3
 8016994:	f7ea f8fa 	bl	8000b8c <__aeabi_d2uiz>
 8016998:	4603      	mov	r3, r0
 801699a:	77fb      	strb	r3, [r7, #31]

		}

		/* Wait until next period */
		next_tick += tick_increment;
 801699c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801699e:	6a3b      	ldr	r3, [r7, #32]
 80169a0:	4413      	add	r3, r2
 80169a2:	627b      	str	r3, [r7, #36]	; 0x24
		osDelayUntil(next_tick);
 80169a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80169a6:	f013 fa6f 	bl	8029e88 <osDelayUntil>
		if (xQueuePeek(IMD_queue, &IMD, 0)) {
 80169aa:	e7dd      	b.n	8016968 <start_IMD_task+0x78>
 80169ac:	f3af 8000 	nop.w
 80169b0:	aaaaaaab 	.word	0xaaaaaaab
 80169b4:	408a0aaa 	.word	0x408a0aaa
 80169b8:	2001c090 	.word	0x2001c090
 80169bc:	2001c1cc 	.word	0x2001c1cc
 80169c0:	2001b734 	.word	0x2001b734
 80169c4:	40240000 	.word	0x40240000

080169c8 <start_GPIO_task>:
	}
}

void start_GPIO_task(void *argument) {
 80169c8:	b5b0      	push	{r4, r5, r7, lr}
 80169ca:	b088      	sub	sp, #32
 80169cc:	af00      	add	r7, sp, #0
 80169ce:	6078      	str	r0, [r7, #4]
	/* Set up task-specific timing parameters */
	uint32_t next_tick = first_tick;
 80169d0:	4b33      	ldr	r3, [pc, #204]	; (8016aa0 <start_GPIO_task+0xd8>)
 80169d2:	681b      	ldr	r3, [r3, #0]
 80169d4:	61fb      	str	r3, [r7, #28]
	uint32_t tick_increment = TICK2HZ * GPIO_task_info.periodicity;
 80169d6:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80169da:	4618      	mov	r0, r3
 80169dc:	f7e9 fda6 	bl	800052c <__aeabi_f2d>
 80169e0:	a32d      	add	r3, pc, #180	; (adr r3, 8016a98 <start_GPIO_task+0xd0>)
 80169e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80169e6:	f7e9 fdf9 	bl	80005dc <__aeabi_dmul>
 80169ea:	4602      	mov	r2, r0
 80169ec:	460b      	mov	r3, r1
 80169ee:	4610      	mov	r0, r2
 80169f0:	4619      	mov	r1, r3
 80169f2:	f7ea f8cb 	bl	8000b8c <__aeabi_d2uiz>
 80169f6:	4603      	mov	r3, r0
 80169f8:	61bb      	str	r3, [r7, #24]

	/* Make task-specific structures */
	GPIO_t GPIO;

	/* Wait until offset */
	next_tick += TICK2HZ * GPIO_task_info.offset;
 80169fa:	69f8      	ldr	r0, [r7, #28]
 80169fc:	f7e9 fd74 	bl	80004e8 <__aeabi_ui2d>
 8016a00:	4604      	mov	r4, r0
 8016a02:	460d      	mov	r5, r1
 8016a04:	f04f 0300 	mov.w	r3, #0
 8016a08:	4618      	mov	r0, r3
 8016a0a:	f7e9 fd8f 	bl	800052c <__aeabi_f2d>
 8016a0e:	a322      	add	r3, pc, #136	; (adr r3, 8016a98 <start_GPIO_task+0xd0>)
 8016a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a14:	f7e9 fde2 	bl	80005dc <__aeabi_dmul>
 8016a18:	4602      	mov	r2, r0
 8016a1a:	460b      	mov	r3, r1
 8016a1c:	4620      	mov	r0, r4
 8016a1e:	4629      	mov	r1, r5
 8016a20:	f7e9 fc26 	bl	8000270 <__adddf3>
 8016a24:	4602      	mov	r2, r0
 8016a26:	460b      	mov	r3, r1
 8016a28:	4610      	mov	r0, r2
 8016a2a:	4619      	mov	r1, r3
 8016a2c:	f7ea f8ae 	bl	8000b8c <__aeabi_d2uiz>
 8016a30:	4603      	mov	r3, r0
 8016a32:	61fb      	str	r3, [r7, #28]
	osDelayUntil(next_tick);
 8016a34:	69f8      	ldr	r0, [r7, #28]
 8016a36:	f013 fa27 	bl	8029e88 <osDelayUntil>

	for (;;) {
		/* Enter periodic behaviour */
		GPIO.AMS_error_latched = get_ams_error_latched_ext();
 8016a3a:	f000 fe2b 	bl	8017694 <get_ams_error_latched_ext>
 8016a3e:	4603      	mov	r3, r0
 8016a40:	733b      	strb	r3, [r7, #12]
		GPIO.IMD_error_latched = get_imd_error_latched_ext();
 8016a42:	f000 fe47 	bl	80176d4 <get_imd_error_latched_ext>
 8016a46:	4603      	mov	r3, r0
 8016a48:	737b      	strb	r3, [r7, #13]
		GPIO.SC_probe = get_sc_probe_ext();
 8016a4a:	f000 fe4f 	bl	80176ec <get_sc_probe_ext>
 8016a4e:	4603      	mov	r3, r0
 8016a50:	73bb      	strb	r3, [r7, #14]
		GPIO.IMD_ok = get_imd_ok_ext();
 8016a52:	f000 fe5b 	bl	801770c <get_imd_ok_ext>
 8016a56:	4603      	mov	r3, r0
 8016a58:	73fb      	strb	r3, [r7, #15]
		GPIO.AIR_plus_closed = get_air_plus_ext();
 8016a5a:	f000 fd7f 	bl	801755c <get_air_plus_ext>
 8016a5e:	4603      	mov	r3, r0
 8016a60:	74bb      	strb	r3, [r7, #18]
		GPIO.AIR_minus_closed = get_air_minus_ext();
 8016a62:	f000 fdaf 	bl	80175c4 <get_air_minus_ext>
 8016a66:	4603      	mov	r3, r0
 8016a68:	747b      	strb	r3, [r7, #17]
		GPIO.precharge_closed = get_precharge_ext();
 8016a6a:	f000 fddf 	bl	801762c <get_precharge_ext>
 8016a6e:	4603      	mov	r3, r0
 8016a70:	743b      	strb	r3, [r7, #16]

		xQueueOverwrite(GPIO_queue, &GPIO);
 8016a72:	4b0c      	ldr	r3, [pc, #48]	; (8016aa4 <start_GPIO_task+0xdc>)
 8016a74:	6818      	ldr	r0, [r3, #0]
 8016a76:	f107 010c 	add.w	r1, r7, #12
 8016a7a:	2302      	movs	r3, #2
 8016a7c:	2200      	movs	r2, #0
 8016a7e:	f013 fc5d 	bl	802a33c <xQueueGenericSend>

		/* Wait until next period */
		next_tick += tick_increment;
 8016a82:	69fa      	ldr	r2, [r7, #28]
 8016a84:	69bb      	ldr	r3, [r7, #24]
 8016a86:	4413      	add	r3, r2
 8016a88:	61fb      	str	r3, [r7, #28]
		osDelayUntil(next_tick);
 8016a8a:	69f8      	ldr	r0, [r7, #28]
 8016a8c:	f013 f9fc 	bl	8029e88 <osDelayUntil>
		GPIO.AMS_error_latched = get_ams_error_latched_ext();
 8016a90:	e7d3      	b.n	8016a3a <start_GPIO_task+0x72>
 8016a92:	bf00      	nop
 8016a94:	f3af 8000 	nop.w
 8016a98:	aaaaaaab 	.word	0xaaaaaaab
 8016a9c:	408a0aaa 	.word	0x408a0aaa
 8016aa0:	2001c090 	.word	0x2001c090
 8016aa4:	2001b74c 	.word	0x2001b74c

08016aa8 <start_ADC_task>:
	}
}

void start_ADC_task(void *argument) {
 8016aa8:	b5b0      	push	{r4, r5, r7, lr}
 8016aaa:	b0ac      	sub	sp, #176	; 0xb0
 8016aac:	af00      	add	r7, sp, #0
 8016aae:	6078      	str	r0, [r7, #4]
	/* Set up task-specific timing parameters */
	uint32_t next_tick = first_tick;
 8016ab0:	4b31      	ldr	r3, [pc, #196]	; (8016b78 <start_ADC_task+0xd0>)
 8016ab2:	681b      	ldr	r3, [r3, #0]
 8016ab4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	uint32_t tick_increment = TICK2HZ * ADC_task_info.periodicity;
 8016ab8:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8016abc:	4618      	mov	r0, r3
 8016abe:	f7e9 fd35 	bl	800052c <__aeabi_f2d>
 8016ac2:	a32b      	add	r3, pc, #172	; (adr r3, 8016b70 <start_ADC_task+0xc8>)
 8016ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ac8:	f7e9 fd88 	bl	80005dc <__aeabi_dmul>
 8016acc:	4602      	mov	r2, r0
 8016ace:	460b      	mov	r3, r1
 8016ad0:	4610      	mov	r0, r2
 8016ad2:	4619      	mov	r1, r3
 8016ad4:	f7ea f85a 	bl	8000b8c <__aeabi_d2uiz>
 8016ad8:	4603      	mov	r3, r0
 8016ada:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

	/* Make task-specific structures */
	uint16_t adc_readings[4 * 16];
	ADC_initialize(&htim3);
 8016ade:	4827      	ldr	r0, [pc, #156]	; (8016b7c <start_ADC_task+0xd4>)
 8016ae0:	f7fe fc46 	bl	8015370 <ADC_initialize>
	temperatures_t temperatures;

	/* Wait until offset */
	next_tick += TICK2HZ * ADC_task_info.offset;
 8016ae4:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8016ae8:	f7e9 fcfe 	bl	80004e8 <__aeabi_ui2d>
 8016aec:	4604      	mov	r4, r0
 8016aee:	460d      	mov	r5, r1
 8016af0:	f04f 0300 	mov.w	r3, #0
 8016af4:	4618      	mov	r0, r3
 8016af6:	f7e9 fd19 	bl	800052c <__aeabi_f2d>
 8016afa:	a31d      	add	r3, pc, #116	; (adr r3, 8016b70 <start_ADC_task+0xc8>)
 8016afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b00:	f7e9 fd6c 	bl	80005dc <__aeabi_dmul>
 8016b04:	4602      	mov	r2, r0
 8016b06:	460b      	mov	r3, r1
 8016b08:	4620      	mov	r0, r4
 8016b0a:	4629      	mov	r1, r5
 8016b0c:	f7e9 fbb0 	bl	8000270 <__adddf3>
 8016b10:	4602      	mov	r2, r0
 8016b12:	460b      	mov	r3, r1
 8016b14:	4610      	mov	r0, r2
 8016b16:	4619      	mov	r1, r3
 8016b18:	f7ea f838 	bl	8000b8c <__aeabi_d2uiz>
 8016b1c:	4603      	mov	r3, r0
 8016b1e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	osDelayUntil(next_tick);
 8016b22:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8016b26:	f013 f9af 	bl	8029e88 <osDelayUntil>

	for (;;) {
		/* Enter periodic behaviour */
		ADC_step((uint32_t*) &adc_readings, sizeof((uint32_t*) adc_readings));
 8016b2a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8016b2e:	2104      	movs	r1, #4
 8016b30:	4618      	mov	r0, r3
 8016b32:	f7fe fc31 	bl	8015398 <ADC_step>
		interpret_ADC_buffer(&temperatures, adc_readings, 16);
 8016b36:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8016b3a:	f107 0308 	add.w	r3, r7, #8
 8016b3e:	2210      	movs	r2, #16
 8016b40:	4618      	mov	r0, r3
 8016b42:	f7fe fa5d 	bl	8015000 <interpret_ADC_buffer>

		xQueueOverwrite(temperatures_queue, &temperatures);
 8016b46:	4b0e      	ldr	r3, [pc, #56]	; (8016b80 <start_ADC_task+0xd8>)
 8016b48:	6818      	ldr	r0, [r3, #0]
 8016b4a:	f107 0108 	add.w	r1, r7, #8
 8016b4e:	2302      	movs	r3, #2
 8016b50:	2200      	movs	r2, #0
 8016b52:	f013 fbf3 	bl	802a33c <xQueueGenericSend>

		/* Wait until next period */
		next_tick += tick_increment;
 8016b56:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8016b5a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8016b5e:	4413      	add	r3, r2
 8016b60:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		osDelayUntil(next_tick);
 8016b64:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8016b68:	f013 f98e 	bl	8029e88 <osDelayUntil>
		ADC_step((uint32_t*) &adc_readings, sizeof((uint32_t*) adc_readings));
 8016b6c:	e7dd      	b.n	8016b2a <start_ADC_task+0x82>
 8016b6e:	bf00      	nop
 8016b70:	aaaaaaab 	.word	0xaaaaaaab
 8016b74:	408a0aaa 	.word	0x408a0aaa
 8016b78:	2001c090 	.word	0x2001c090
 8016b7c:	2001c13c 	.word	0x2001c13c
 8016b80:	2001b72c 	.word	0x2001b72c
 8016b84:	00000000 	.word	0x00000000

08016b88 <start_COM_task>:
	}
}

void start_COM_task(void *argument) {
 8016b88:	b5b0      	push	{r4, r5, r7, lr}
 8016b8a:	b090      	sub	sp, #64	; 0x40
 8016b8c:	af00      	add	r7, sp, #0
 8016b8e:	6078      	str	r0, [r7, #4]
	/* Set up task-specific timing parameters */
	uint32_t next_tick = first_tick;
 8016b90:	4b79      	ldr	r3, [pc, #484]	; (8016d78 <start_COM_task+0x1f0>)
 8016b92:	681b      	ldr	r3, [r3, #0]
 8016b94:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t tick_increment = TICK2HZ * COM_task_info.periodicity;
 8016b96:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8016b9a:	4618      	mov	r0, r3
 8016b9c:	f7e9 fcc6 	bl	800052c <__aeabi_f2d>
 8016ba0:	a373      	add	r3, pc, #460	; (adr r3, 8016d70 <start_COM_task+0x1e8>)
 8016ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ba6:	f7e9 fd19 	bl	80005dc <__aeabi_dmul>
 8016baa:	4602      	mov	r2, r0
 8016bac:	460b      	mov	r3, r1
 8016bae:	4610      	mov	r0, r2
 8016bb0:	4619      	mov	r1, r3
 8016bb2:	f7e9 ffeb 	bl	8000b8c <__aeabi_d2uiz>
 8016bb6:	4603      	mov	r3, r0
 8016bb8:	63bb      	str	r3, [r7, #56]	; 0x38
	error_t cell_temperatures_error;
	error_t accumulator_current_error;
	uint8_t cell_data_valid;
	uint8_t accumulator_current_valid;
#ifdef STREAM_DATA
	uint8_t __k = 0;
 8016bba:	2300      	movs	r3, #0
 8016bbc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
#endif

	const float voltage_time_constraint = 0.5;
 8016bc0:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8016bc4:	633b      	str	r3, [r7, #48]	; 0x30
	const float temperature_time_constraint = 1.0;
 8016bc6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8016bca:	62fb      	str	r3, [r7, #44]	; 0x2c
	const float current_time_constraint = 0.5;
 8016bcc:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8016bd0:	62bb      	str	r3, [r7, #40]	; 0x28

	uint16_t voltage_sample_constraint = 1
			+ (voltage_time_constraint / COM_task_info.periodicity);
 8016bd2:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8016bd6:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8016bda:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8016bde:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8016be2:	ee77 7a87 	vadd.f32	s15, s15, s14
	uint16_t voltage_sample_constraint = 1
 8016be6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8016bea:	ee17 3a90 	vmov	r3, s15
 8016bee:	84fb      	strh	r3, [r7, #38]	; 0x26

	uint16_t temperature_sample_constraint = 1
			+ (temperature_time_constraint / COM_task_info.periodicity);
 8016bf0:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8016bf4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8016bf8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8016bfc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8016c00:	ee77 7a87 	vadd.f32	s15, s15, s14
	uint16_t temperature_sample_constraint = 1
 8016c04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8016c08:	ee17 3a90 	vmov	r3, s15
 8016c0c:	84bb      	strh	r3, [r7, #36]	; 0x24

	uint16_t current_sample_constraint = 1
			+ (current_time_constraint / COM_task_info.periodicity);
 8016c0e:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8016c12:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8016c16:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8016c1a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8016c1e:	ee77 7a87 	vadd.f32	s15, s15, s14
	uint16_t current_sample_constraint = 1
 8016c22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8016c26:	ee17 3a90 	vmov	r3, s15
 8016c2a:	847b      	strh	r3, [r7, #34]	; 0x22

	/* Wait until offset */
	next_tick += TICK2HZ * COM_task_info.offset;
 8016c2c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8016c2e:	f7e9 fc5b 	bl	80004e8 <__aeabi_ui2d>
 8016c32:	4604      	mov	r4, r0
 8016c34:	460d      	mov	r5, r1
 8016c36:	f04f 0300 	mov.w	r3, #0
 8016c3a:	4618      	mov	r0, r3
 8016c3c:	f7e9 fc76 	bl	800052c <__aeabi_f2d>
 8016c40:	a34b      	add	r3, pc, #300	; (adr r3, 8016d70 <start_COM_task+0x1e8>)
 8016c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c46:	f7e9 fcc9 	bl	80005dc <__aeabi_dmul>
 8016c4a:	4602      	mov	r2, r0
 8016c4c:	460b      	mov	r3, r1
 8016c4e:	4620      	mov	r0, r4
 8016c50:	4629      	mov	r1, r5
 8016c52:	f7e9 fb0d 	bl	8000270 <__adddf3>
 8016c56:	4602      	mov	r2, r0
 8016c58:	460b      	mov	r3, r1
 8016c5a:	4610      	mov	r0, r2
 8016c5c:	4619      	mov	r1, r3
 8016c5e:	f7e9 ff95 	bl	8000b8c <__aeabi_d2uiz>
 8016c62:	4603      	mov	r3, r0
 8016c64:	63fb      	str	r3, [r7, #60]	; 0x3c
	osDelayUntil(next_tick);
 8016c66:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8016c68:	f013 f90e 	bl	8029e88 <osDelayUntil>

	__wait_for_data(WAIT_FOR_ACCUMULATOR_CURRENT);
 8016c6c:	2008      	movs	r0, #8
 8016c6e:	f7ff fbb1 	bl	80163d4 <__wait_for_data>

	for (;;) {
		/* Enter periodic behaviour */

		/* Get new data (indirectly) form CAN */
		can2_ivt_msg_result_i_receive();
 8016c72:	f7fc fec3 	bl	80139fc <can2_ivt_msg_result_i_receive>
		accumulator_current_valid = xQueuePeek(accumulator_current_queue,
 8016c76:	4b41      	ldr	r3, [pc, #260]	; (8016d7c <start_COM_task+0x1f4>)
 8016c78:	681b      	ldr	r3, [r3, #0]
 8016c7a:	f107 0108 	add.w	r1, r7, #8
 8016c7e:	2200      	movs	r2, #0
 8016c80:	4618      	mov	r0, r3
 8016c82:	f013 fe41 	bl	802a908 <xQueuePeek>
 8016c86:	4603      	mov	r3, r0
 8016c88:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
				&accumulator_current, 0);
		/* Get new data over isoSPI */
		cell_data_valid = LTC_acquire_data(1);
 8016c8c:	2001      	movs	r0, #1
 8016c8e:	f7fd fd05 	bl	801469c <LTC_acquire_data>
 8016c92:	4603      	mov	r3, r0
 8016c94:	f887 3020 	strb.w	r3, [r7, #32]

		/* Get data from the program */
#ifdef SIMULATION
		cell_voltages = SIM0_Y.cell_voltages;
 8016c98:	4b39      	ldr	r3, [pc, #228]	; (8016d80 <start_COM_task+0x1f8>)
 8016c9a:	61bb      	str	r3, [r7, #24]
		cell_temperatures = SIM0_Y.cell_temperatures;
 8016c9c:	4b39      	ldr	r3, [pc, #228]	; (8016d84 <start_COM_task+0x1fc>)
 8016c9e:	617b      	str	r3, [r7, #20]
		cell_data_valid = 1;
 8016ca0:	2301      	movs	r3, #1
 8016ca2:	f887 3020 	strb.w	r3, [r7, #32]
		 __k = (__k + 7) % 126;
		 #endif
		 */

		/* If new cell data is available, supply the system with it */
		if (cell_data_valid) {
 8016ca6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8016caa:	2b00      	cmp	r3, #0
 8016cac:	d010      	beq.n	8016cd0 <start_COM_task+0x148>
			xQueueOverwrite(cell_voltages_queue, &cell_voltages);
 8016cae:	4b36      	ldr	r3, [pc, #216]	; (8016d88 <start_COM_task+0x200>)
 8016cb0:	6818      	ldr	r0, [r3, #0]
 8016cb2:	f107 0118 	add.w	r1, r7, #24
 8016cb6:	2302      	movs	r3, #2
 8016cb8:	2200      	movs	r2, #0
 8016cba:	f013 fb3f 	bl	802a33c <xQueueGenericSend>
			xQueueOverwrite(cell_temperatures_queue, &cell_temperatures);
 8016cbe:	4b33      	ldr	r3, [pc, #204]	; (8016d8c <start_COM_task+0x204>)
 8016cc0:	6818      	ldr	r0, [r3, #0]
 8016cc2:	f107 0114 	add.w	r1, r7, #20
 8016cc6:	2302      	movs	r3, #2
 8016cc8:	2200      	movs	r2, #0
 8016cca:	f013 fb37 	bl	802a33c <xQueueGenericSend>
 8016cce:	e002      	b.n	8016cd6 <start_COM_task+0x14e>
		} else {
			__raise_ams_error(ERROR_NO_LTC_DATA);
 8016cd0:	200a      	movs	r0, #10
 8016cd2:	f7ff fc01 	bl	80164d8 <__raise_ams_error>
		}

		/* Raise an error if cell voltage time constraints are not met,
		 * or if there is no data being received */
		cell_voltages_error = COM_voltages_ok(cell_voltages,
 8016cd6:	69bb      	ldr	r3, [r7, #24]
 8016cd8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8016cda:	4611      	mov	r1, r2
 8016cdc:	4618      	mov	r0, r3
 8016cde:	f7fd f993 	bl	8014008 <COM_voltages_ok>
 8016ce2:	4603      	mov	r3, r0
 8016ce4:	77fb      	strb	r3, [r7, #31]
				voltage_sample_constraint);

		if (cell_voltages_error) {
 8016ce6:	7ffb      	ldrb	r3, [r7, #31]
 8016ce8:	2b00      	cmp	r3, #0
 8016cea:	d003      	beq.n	8016cf4 <start_COM_task+0x16c>
			__raise_ams_error(cell_voltages_error);
 8016cec:	7ffb      	ldrb	r3, [r7, #31]
 8016cee:	4618      	mov	r0, r3
 8016cf0:	f7ff fbf2 	bl	80164d8 <__raise_ams_error>
		}

		/* Raise an error if cell temperature time constraints are not met,
		 * or if there is no data being received */
		cell_temperatures_error = COM_temperatures_ok(cell_temperatures,
 8016cf4:	697a      	ldr	r2, [r7, #20]
 8016cf6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8016cf8:	2b00      	cmp	r3, #0
 8016cfa:	bf0c      	ite	eq
 8016cfc:	2301      	moveq	r3, #1
 8016cfe:	2300      	movne	r3, #0
 8016d00:	b2db      	uxtb	r3, r3
 8016d02:	b29b      	uxth	r3, r3
 8016d04:	4619      	mov	r1, r3
 8016d06:	4610      	mov	r0, r2
 8016d08:	f7fd f9ea 	bl	80140e0 <COM_temperatures_ok>
 8016d0c:	4603      	mov	r3, r0
 8016d0e:	77bb      	strb	r3, [r7, #30]
				!temperature_sample_constraint);

		if (cell_temperatures_error) {
 8016d10:	7fbb      	ldrb	r3, [r7, #30]
 8016d12:	2b00      	cmp	r3, #0
 8016d14:	d003      	beq.n	8016d1e <start_COM_task+0x196>
			__raise_ams_error(cell_temperatures_error);
 8016d16:	7fbb      	ldrb	r3, [r7, #30]
 8016d18:	4618      	mov	r0, r3
 8016d1a:	f7ff fbdd 	bl	80164d8 <__raise_ams_error>
		}

		/* If no new accumulator current was gathered, raise an error */
		if (!accumulator_current_valid) {
 8016d1e:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8016d22:	2b00      	cmp	r3, #0
 8016d24:	d102      	bne.n	8016d2c <start_COM_task+0x1a4>
			__raise_ams_error(ERROR_NO_CURRENT_DATA);
 8016d26:	200b      	movs	r0, #11
 8016d28:	f7ff fbd6 	bl	80164d8 <__raise_ams_error>
		}

		/* Raise an error if accumulator current time constraints are not met,
		 * or if there is no data being received */
		accumulator_current_error = COM_current_ok(&accumulator_current,
 8016d2c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8016d2e:	f107 0308 	add.w	r3, r7, #8
 8016d32:	4611      	mov	r1, r2
 8016d34:	4618      	mov	r0, r3
 8016d36:	f7fd fa3f 	bl	80141b8 <COM_current_ok>
 8016d3a:	4603      	mov	r3, r0
 8016d3c:	777b      	strb	r3, [r7, #29]
				current_sample_constraint);

		if (accumulator_current_error) {
 8016d3e:	7f7b      	ldrb	r3, [r7, #29]
 8016d40:	2b00      	cmp	r3, #0
 8016d42:	d008      	beq.n	8016d56 <start_COM_task+0x1ce>
			__raise_ams_error(accumulator_current_error);
 8016d44:	7f7b      	ldrb	r3, [r7, #29]
 8016d46:	4618      	mov	r0, r3
 8016d48:	f7ff fbc6 	bl	80164d8 <__raise_ams_error>
		}
		/* Wait until next period */
		while (next_tick < osKernelGetTickCount()) {
 8016d4c:	e003      	b.n	8016d56 <start_COM_task+0x1ce>
			next_tick += tick_increment;
 8016d4e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8016d50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016d52:	4413      	add	r3, r2
 8016d54:	63fb      	str	r3, [r7, #60]	; 0x3c
		while (next_tick < osKernelGetTickCount()) {
 8016d56:	f012 ffd5 	bl	8029d04 <osKernelGetTickCount>
 8016d5a:	4602      	mov	r2, r0
 8016d5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016d5e:	4293      	cmp	r3, r2
 8016d60:	d3f5      	bcc.n	8016d4e <start_COM_task+0x1c6>
		}
		osDelayUntil(next_tick);
 8016d62:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8016d64:	f013 f890 	bl	8029e88 <osDelayUntil>
		can2_ivt_msg_result_i_receive();
 8016d68:	e783      	b.n	8016c72 <start_COM_task+0xea>
 8016d6a:	bf00      	nop
 8016d6c:	f3af 8000 	nop.w
 8016d70:	aaaaaaab 	.word	0xaaaaaaab
 8016d74:	408a0aaa 	.word	0x408a0aaa
 8016d78:	2001c090 	.word	0x2001c090
 8016d7c:	2001b75c 	.word	0x2001b75c
 8016d80:	2001db38 	.word	0x2001db38
 8016d84:	2001e708 	.word	0x2001e708
 8016d88:	2001b720 	.word	0x2001b720
 8016d8c:	2001b73c 	.word	0x2001b73c

08016d90 <start_CAN_task>:
	}
}

void start_CAN_task(void *argument) {
 8016d90:	b5b0      	push	{r4, r5, r7, lr}
 8016d92:	b086      	sub	sp, #24
 8016d94:	af00      	add	r7, sp, #0
 8016d96:	6078      	str	r0, [r7, #4]
	/* Set up task-specific timing parameters */
	uint32_t next_tick = first_tick;
 8016d98:	4b35      	ldr	r3, [pc, #212]	; (8016e70 <start_CAN_task+0xe0>)
 8016d9a:	681b      	ldr	r3, [r3, #0]
 8016d9c:	617b      	str	r3, [r7, #20]
	uint32_t tick_increment = TICK2HZ * CAN_task_info.periodicity;
 8016d9e:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8016da2:	4618      	mov	r0, r3
 8016da4:	f7e9 fbc2 	bl	800052c <__aeabi_f2d>
 8016da8:	a32f      	add	r3, pc, #188	; (adr r3, 8016e68 <start_CAN_task+0xd8>)
 8016daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016dae:	f7e9 fc15 	bl	80005dc <__aeabi_dmul>
 8016db2:	4602      	mov	r2, r0
 8016db4:	460b      	mov	r3, r1
 8016db6:	4610      	mov	r0, r2
 8016db8:	4619      	mov	r1, r3
 8016dba:	f7e9 fee7 	bl	8000b8c <__aeabi_d2uiz>
 8016dbe:	4603      	mov	r3, r0
 8016dc0:	613b      	str	r3, [r7, #16]

	/* Make task-specific structures */
	uint32_t k = 0;
 8016dc2:	2300      	movs	r3, #0
 8016dc4:	60fb      	str	r3, [r7, #12]

	/* Wait until offset */
	next_tick += TICK2HZ * CAN_task_info.offset;
 8016dc6:	6978      	ldr	r0, [r7, #20]
 8016dc8:	f7e9 fb8e 	bl	80004e8 <__aeabi_ui2d>
 8016dcc:	4604      	mov	r4, r0
 8016dce:	460d      	mov	r5, r1
 8016dd0:	f04f 0300 	mov.w	r3, #0
 8016dd4:	4618      	mov	r0, r3
 8016dd6:	f7e9 fba9 	bl	800052c <__aeabi_f2d>
 8016dda:	a323      	add	r3, pc, #140	; (adr r3, 8016e68 <start_CAN_task+0xd8>)
 8016ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016de0:	f7e9 fbfc 	bl	80005dc <__aeabi_dmul>
 8016de4:	4602      	mov	r2, r0
 8016de6:	460b      	mov	r3, r1
 8016de8:	4620      	mov	r0, r4
 8016dea:	4629      	mov	r1, r5
 8016dec:	f7e9 fa40 	bl	8000270 <__adddf3>
 8016df0:	4602      	mov	r2, r0
 8016df2:	460b      	mov	r3, r1
 8016df4:	4610      	mov	r0, r2
 8016df6:	4619      	mov	r1, r3
 8016df8:	f7e9 fec8 	bl	8000b8c <__aeabi_d2uiz>
 8016dfc:	4603      	mov	r3, r0
 8016dfe:	617b      	str	r3, [r7, #20]
	osDelayUntil(next_tick);
 8016e00:	6978      	ldr	r0, [r7, #20]
 8016e02:	f013 f841 	bl	8029e88 <osDelayUntil>

	for (;;) {
		/* Enter periodic behaviour */
		if (!(k % 2)) {
 8016e06:	68fb      	ldr	r3, [r7, #12]
 8016e08:	f003 0301 	and.w	r3, r3, #1
 8016e0c:	2b00      	cmp	r3, #0
 8016e0e:	d103      	bne.n	8016e18 <start_CAN_task+0x88>
			can1_ams_cell_temperatures_transmit();
 8016e10:	f7fa fbd2 	bl	80115b8 <can1_ams_cell_temperatures_transmit>
			can1_ams_status_1_transmit();
 8016e14:	f7f8 ffe8 	bl	800fde8 <can1_ams_status_1_transmit>
		}
		if (!(k % 3)) {
 8016e18:	68f9      	ldr	r1, [r7, #12]
 8016e1a:	4b16      	ldr	r3, [pc, #88]	; (8016e74 <start_CAN_task+0xe4>)
 8016e1c:	fba3 2301 	umull	r2, r3, r3, r1
 8016e20:	085a      	lsrs	r2, r3, #1
 8016e22:	4613      	mov	r3, r2
 8016e24:	005b      	lsls	r3, r3, #1
 8016e26:	4413      	add	r3, r2
 8016e28:	1aca      	subs	r2, r1, r3
 8016e2a:	2a00      	cmp	r2, #0
 8016e2c:	d101      	bne.n	8016e32 <start_CAN_task+0xa2>
			can2_charger_config_transmit();
 8016e2e:	f7fb f99b 	bl	8012168 <can2_charger_config_transmit>
		}
		if (!(k % 4)) {
 8016e32:	68fb      	ldr	r3, [r7, #12]
 8016e34:	f003 0303 	and.w	r3, r3, #3
 8016e38:	2b00      	cmp	r3, #0
 8016e3a:	d108      	bne.n	8016e4e <start_CAN_task+0xbe>
			can1_ams_temperatures_transmit();
 8016e3c:	f7f9 f924 	bl	8010088 <can1_ams_temperatures_transmit>
			can1_ams_cell_voltages_transmit();
 8016e40:	f7f9 f990 	bl	8010164 <can1_ams_cell_voltages_transmit>
		}
		/* Wait until next period */
		while (next_tick < osKernelGetTickCount()) {
 8016e44:	e003      	b.n	8016e4e <start_CAN_task+0xbe>
			next_tick += tick_increment;
 8016e46:	697a      	ldr	r2, [r7, #20]
 8016e48:	693b      	ldr	r3, [r7, #16]
 8016e4a:	4413      	add	r3, r2
 8016e4c:	617b      	str	r3, [r7, #20]
		while (next_tick < osKernelGetTickCount()) {
 8016e4e:	f012 ff59 	bl	8029d04 <osKernelGetTickCount>
 8016e52:	4602      	mov	r2, r0
 8016e54:	697b      	ldr	r3, [r7, #20]
 8016e56:	4293      	cmp	r3, r2
 8016e58:	d3f5      	bcc.n	8016e46 <start_CAN_task+0xb6>
		}
		osDelayUntil(next_tick);
 8016e5a:	6978      	ldr	r0, [r7, #20]
 8016e5c:	f013 f814 	bl	8029e88 <osDelayUntil>
		if (!(k % 2)) {
 8016e60:	e7d1      	b.n	8016e06 <start_CAN_task+0x76>
 8016e62:	bf00      	nop
 8016e64:	f3af 8000 	nop.w
 8016e68:	aaaaaaab 	.word	0xaaaaaaab
 8016e6c:	408a0aaa 	.word	0x408a0aaa
 8016e70:	2001c090 	.word	0x2001c090
 8016e74:	aaaaaaab 	.word	0xaaaaaaab

08016e78 <start_CSE_task>:
	}
}

void start_CSE_task(void *argument) {
 8016e78:	b5b0      	push	{r4, r5, r7, lr}
 8016e7a:	b090      	sub	sp, #64	; 0x40
 8016e7c:	af00      	add	r7, sp, #0
 8016e7e:	6078      	str	r0, [r7, #4]
	/* Set up task-specific timing parameters */
	uint32_t next_tick = first_tick;
 8016e80:	4b5b      	ldr	r3, [pc, #364]	; (8016ff0 <start_CSE_task+0x178>)
 8016e82:	681b      	ldr	r3, [r3, #0]
 8016e84:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t tick_increment = TICK2HZ * CSE_task_info.periodicity;
 8016e86:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8016e8a:	4618      	mov	r0, r3
 8016e8c:	f7e9 fb4e 	bl	800052c <__aeabi_f2d>
 8016e90:	a353      	add	r3, pc, #332	; (adr r3, 8016fe0 <start_CSE_task+0x168>)
 8016e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016e96:	f7e9 fba1 	bl	80005dc <__aeabi_dmul>
 8016e9a:	4602      	mov	r2, r0
 8016e9c:	460b      	mov	r3, r1
 8016e9e:	4610      	mov	r0, r2
 8016ea0:	4619      	mov	r1, r3
 8016ea2:	f7e9 fe73 	bl	8000b8c <__aeabi_d2uiz>
 8016ea6:	4603      	mov	r3, r0
 8016ea8:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Make task-specific structures */
	CSE_initialize();
 8016eaa:	f002 ffe1 	bl	8019e70 <CSE_initialize>
	double *cell_voltages;
	double accumulator_current;
	double mean_cell_voltage;

	/* Wait until offset */
	next_tick += TICK2HZ * CSE_task_info.offset;
 8016eae:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8016eb0:	f7e9 fb1a 	bl	80004e8 <__aeabi_ui2d>
 8016eb4:	4604      	mov	r4, r0
 8016eb6:	460d      	mov	r5, r1
 8016eb8:	f04f 0300 	mov.w	r3, #0
 8016ebc:	4618      	mov	r0, r3
 8016ebe:	f7e9 fb35 	bl	800052c <__aeabi_f2d>
 8016ec2:	a347      	add	r3, pc, #284	; (adr r3, 8016fe0 <start_CSE_task+0x168>)
 8016ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ec8:	f7e9 fb88 	bl	80005dc <__aeabi_dmul>
 8016ecc:	4602      	mov	r2, r0
 8016ece:	460b      	mov	r3, r1
 8016ed0:	4620      	mov	r0, r4
 8016ed2:	4629      	mov	r1, r5
 8016ed4:	f7e9 f9cc 	bl	8000270 <__adddf3>
 8016ed8:	4602      	mov	r2, r0
 8016eda:	460b      	mov	r3, r1
 8016edc:	4610      	mov	r0, r2
 8016ede:	4619      	mov	r1, r3
 8016ee0:	f7e9 fe54 	bl	8000b8c <__aeabi_d2uiz>
 8016ee4:	4603      	mov	r3, r0
 8016ee6:	63fb      	str	r3, [r7, #60]	; 0x3c
	osDelayUntil(next_tick);
 8016ee8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8016eea:	f012 ffcd 	bl	8029e88 <osDelayUntil>

	__wait_for_data(WAIT_FOR_ALL);
 8016eee:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8016ef2:	f7ff fa6f 	bl	80163d4 <__wait_for_data>

	for (;;) {
		/* Enter periodic behaviour */

		/* Collect cell voltages and accumulator current -- then calcualte SOC/SOH */
		if (xQueuePeek(accumulator_current_queue, &accumulator_current, 0)
 8016ef6:	4b3f      	ldr	r3, [pc, #252]	; (8016ff4 <start_CSE_task+0x17c>)
 8016ef8:	681b      	ldr	r3, [r3, #0]
 8016efa:	f107 0108 	add.w	r1, r7, #8
 8016efe:	2200      	movs	r2, #0
 8016f00:	4618      	mov	r0, r3
 8016f02:	f013 fd01 	bl	802a908 <xQueuePeek>
 8016f06:	4603      	mov	r3, r0
 8016f08:	2b00      	cmp	r3, #0
 8016f0a:	d05c      	beq.n	8016fc6 <start_CSE_task+0x14e>
				&& xQueuePeek(cell_voltages_queue, &cell_voltages, 0)) {
 8016f0c:	4b3a      	ldr	r3, [pc, #232]	; (8016ff8 <start_CSE_task+0x180>)
 8016f0e:	681b      	ldr	r3, [r3, #0]
 8016f10:	f107 0114 	add.w	r1, r7, #20
 8016f14:	2200      	movs	r2, #0
 8016f16:	4618      	mov	r0, r3
 8016f18:	f013 fcf6 	bl	802a908 <xQueuePeek>
 8016f1c:	4603      	mov	r3, r0
 8016f1e:	2b00      	cmp	r3, #0
 8016f20:	d051      	beq.n	8016fc6 <start_CSE_task+0x14e>
			/*
			 * Calculate the mean cell voltage -- if the periodicity is high enough
			 * one might calculate them all individually at some point (and/or do them interleaving)
			 */
			mean_cell_voltage = 0;
 8016f22:	f04f 0200 	mov.w	r2, #0
 8016f26:	f04f 0300 	mov.w	r3, #0
 8016f2a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
			for (int i = 0; i < 126; i++) {
 8016f2e:	2300      	movs	r3, #0
 8016f30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8016f32:	e010      	b.n	8016f56 <start_CSE_task+0xde>
				mean_cell_voltage += cell_voltages[i];
 8016f34:	697a      	ldr	r2, [r7, #20]
 8016f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016f38:	00db      	lsls	r3, r3, #3
 8016f3a:	4413      	add	r3, r2
 8016f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016f40:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8016f44:	f7e9 f994 	bl	8000270 <__adddf3>
 8016f48:	4602      	mov	r2, r0
 8016f4a:	460b      	mov	r3, r1
 8016f4c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
			for (int i = 0; i < 126; i++) {
 8016f50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016f52:	3301      	adds	r3, #1
 8016f54:	62fb      	str	r3, [r7, #44]	; 0x2c
 8016f56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016f58:	2b7d      	cmp	r3, #125	; 0x7d
 8016f5a:	ddeb      	ble.n	8016f34 <start_CSE_task+0xbc>
			}
			mean_cell_voltage /= 126;
 8016f5c:	f04f 0200 	mov.w	r2, #0
 8016f60:	4b26      	ldr	r3, [pc, #152]	; (8016ffc <start_CSE_task+0x184>)
 8016f62:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8016f66:	f7e9 fc63 	bl	8000830 <__aeabi_ddiv>
 8016f6a:	4602      	mov	r2, r0
 8016f6c:	460b      	mov	r3, r1
 8016f6e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

			CSE_U.current = accumulator_current;
 8016f72:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8016f76:	4922      	ldr	r1, [pc, #136]	; (8017000 <start_CSE_task+0x188>)
 8016f78:	e9c1 2300 	strd	r2, r3, [r1]
			CSE_U.y = mean_cell_voltage;
 8016f7c:	4920      	ldr	r1, [pc, #128]	; (8017000 <start_CSE_task+0x188>)
 8016f7e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8016f82:	e9c1 2302 	strd	r2, r3, [r1, #8]

			CSE_step();
 8016f86:	f001 fc6f 	bl	8018868 <CSE_step>

			CSE.SOC = CSE_Y.soc;
 8016f8a:	4b1e      	ldr	r3, [pc, #120]	; (8017004 <start_CSE_task+0x18c>)
 8016f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016f90:	e9c7 2306 	strd	r2, r3, [r7, #24]
			CSE.SOH = CSE_Y.capacity / (6.6 * 3600);
 8016f94:	4b1b      	ldr	r3, [pc, #108]	; (8017004 <start_CSE_task+0x18c>)
 8016f96:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8016f9a:	a313      	add	r3, pc, #76	; (adr r3, 8016fe8 <start_CSE_task+0x170>)
 8016f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016fa0:	f7e9 fc46 	bl	8000830 <__aeabi_ddiv>
 8016fa4:	4602      	mov	r2, r0
 8016fa6:	460b      	mov	r3, r1
 8016fa8:	e9c7 2308 	strd	r2, r3, [r7, #32]
			xQueueOverwrite(CSE_queue, &CSE);
 8016fac:	4b16      	ldr	r3, [pc, #88]	; (8017008 <start_CSE_task+0x190>)
 8016fae:	6818      	ldr	r0, [r3, #0]
 8016fb0:	f107 0118 	add.w	r1, r7, #24
 8016fb4:	2302      	movs	r3, #2
 8016fb6:	2200      	movs	r2, #0
 8016fb8:	f013 f9c0 	bl	802a33c <xQueueGenericSend>

		}

		/* Wait until next period */
		while (next_tick < osKernelGetTickCount()) {
 8016fbc:	e003      	b.n	8016fc6 <start_CSE_task+0x14e>
			next_tick += tick_increment;
 8016fbe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8016fc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016fc2:	4413      	add	r3, r2
 8016fc4:	63fb      	str	r3, [r7, #60]	; 0x3c
		while (next_tick < osKernelGetTickCount()) {
 8016fc6:	f012 fe9d 	bl	8029d04 <osKernelGetTickCount>
 8016fca:	4602      	mov	r2, r0
 8016fcc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016fce:	4293      	cmp	r3, r2
 8016fd0:	d3f5      	bcc.n	8016fbe <start_CSE_task+0x146>
		}
		osDelayUntil(next_tick);
 8016fd2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8016fd4:	f012 ff58 	bl	8029e88 <osDelayUntil>
		if (xQueuePeek(accumulator_current_queue, &accumulator_current, 0)
 8016fd8:	e78d      	b.n	8016ef6 <start_CSE_task+0x7e>
 8016fda:	bf00      	nop
 8016fdc:	f3af 8000 	nop.w
 8016fe0:	aaaaaaab 	.word	0xaaaaaaab
 8016fe4:	408a0aaa 	.word	0x408a0aaa
 8016fe8:	00000000 	.word	0x00000000
 8016fec:	40d73400 	.word	0x40d73400
 8016ff0:	2001c090 	.word	0x2001c090
 8016ff4:	2001b75c 	.word	0x2001b75c
 8016ff8:	2001b720 	.word	0x2001b720
 8016ffc:	405f8000 	.word	0x405f8000
 8017000:	2001c228 	.word	0x2001c228
 8017004:	2001c218 	.word	0x2001c218
 8017008:	2001b758 	.word	0x2001b758
 801700c:	00000000 	.word	0x00000000

08017010 <start_COOL_task>:
	}
}

void start_COOL_task(void *argument) {
 8017010:	b5b0      	push	{r4, r5, r7, lr}
 8017012:	b09c      	sub	sp, #112	; 0x70
 8017014:	af00      	add	r7, sp, #0
 8017016:	6078      	str	r0, [r7, #4]
	/* Set up task-specific timing parameters */
	uint32_t next_tick = first_tick;
 8017018:	4b5b      	ldr	r3, [pc, #364]	; (8017188 <start_COOL_task+0x178>)
 801701a:	681b      	ldr	r3, [r3, #0]
 801701c:	66fb      	str	r3, [r7, #108]	; 0x6c
	uint32_t tick_increment = TICK2HZ * COOL_task_info.periodicity;
 801701e:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8017022:	4618      	mov	r0, r3
 8017024:	f7e9 fa82 	bl	800052c <__aeabi_f2d>
 8017028:	a355      	add	r3, pc, #340	; (adr r3, 8017180 <start_COOL_task+0x170>)
 801702a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801702e:	f7e9 fad5 	bl	80005dc <__aeabi_dmul>
 8017032:	4602      	mov	r2, r0
 8017034:	460b      	mov	r3, r1
 8017036:	4610      	mov	r0, r2
 8017038:	4619      	mov	r1, r3
 801703a:	f7e9 fda7 	bl	8000b8c <__aeabi_d2uiz>
 801703e:	4603      	mov	r3, r0
 8017040:	65bb      	str	r3, [r7, #88]	; 0x58

	/* Make task-specific structures */
	PID_t PID;
	pPID_t pPID;

	PID_initialize(&PID, // *ptr
 8017042:	f107 031c 	add.w	r3, r7, #28
 8017046:	eddf 2a51 	vldr	s5, [pc, #324]	; 801718c <start_COOL_task+0x17c>
 801704a:	eeb3 2a04 	vmov.f32	s4, #52	; 0x41a00000  20.0
 801704e:	eddf 1a50 	vldr	s3, [pc, #320]	; 8017190 <start_COOL_task+0x180>
 8017052:	ed9f 1a4f 	vldr	s2, [pc, #316]	; 8017190 <start_COOL_task+0x180>
 8017056:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 801705a:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 801705e:	4618      	mov	r0, r3
 8017060:	f7fd fd45 	bl	8014aee <PID_initialize>
			0,			// Integral gain
			0,			// Differential gain
			20,			// Lower PID output bound
			100			// Upper PID output bound
			);
	FAN_initialize(&htim1);
 8017064:	484b      	ldr	r0, [pc, #300]	; (8017194 <start_COOL_task+0x184>)
 8017066:	f7fd f8f9 	bl	801425c <FAN_initialize>

	double *cell_temperatures;
	double max_cell_temperature;

	/* Wait until offset */
	next_tick += TICK2HZ * COOL_task_info.offset;
 801706a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 801706c:	f7e9 fa3c 	bl	80004e8 <__aeabi_ui2d>
 8017070:	4604      	mov	r4, r0
 8017072:	460d      	mov	r5, r1
 8017074:	f04f 0300 	mov.w	r3, #0
 8017078:	4618      	mov	r0, r3
 801707a:	f7e9 fa57 	bl	800052c <__aeabi_f2d>
 801707e:	a340      	add	r3, pc, #256	; (adr r3, 8017180 <start_COOL_task+0x170>)
 8017080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017084:	f7e9 faaa 	bl	80005dc <__aeabi_dmul>
 8017088:	4602      	mov	r2, r0
 801708a:	460b      	mov	r3, r1
 801708c:	4620      	mov	r0, r4
 801708e:	4629      	mov	r1, r5
 8017090:	f7e9 f8ee 	bl	8000270 <__adddf3>
 8017094:	4602      	mov	r2, r0
 8017096:	460b      	mov	r3, r1
 8017098:	4610      	mov	r0, r2
 801709a:	4619      	mov	r1, r3
 801709c:	f7e9 fd76 	bl	8000b8c <__aeabi_d2uiz>
 80170a0:	4603      	mov	r3, r0
 80170a2:	66fb      	str	r3, [r7, #108]	; 0x6c
	osDelayUntil(next_tick);
 80170a4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80170a6:	f012 feef 	bl	8029e88 <osDelayUntil>

	__wait_for_data(WAIT_FOR_CELL_TEMPERATURES);
 80170aa:	2002      	movs	r0, #2
 80170ac:	f7ff f992 	bl	80163d4 <__wait_for_data>

	for (;;) {
		/* Enter periodic behaviour */

		/* If the cell temperatures are received one may input them into the PID */
		if (xQueuePeek(cell_temperatures_queue, &cell_temperatures, 0)) {
 80170b0:	4b39      	ldr	r3, [pc, #228]	; (8017198 <start_COOL_task+0x188>)
 80170b2:	681b      	ldr	r3, [r3, #0]
 80170b4:	f107 010c 	add.w	r1, r7, #12
 80170b8:	2200      	movs	r2, #0
 80170ba:	4618      	mov	r0, r3
 80170bc:	f013 fc24 	bl	802a908 <xQueuePeek>
 80170c0:	4603      	mov	r3, r0
 80170c2:	2b00      	cmp	r3, #0
 80170c4:	d04f      	beq.n	8017166 <start_COOL_task+0x156>
			/* Calculate the maximum cell temperature */
			max_cell_temperature = 0;
 80170c6:	f04f 0200 	mov.w	r2, #0
 80170ca:	f04f 0300 	mov.w	r3, #0
 80170ce:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
			for (int i = 0; i < 126; i++) {
 80170d2:	2300      	movs	r3, #0
 80170d4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80170d6:	e010      	b.n	80170fa <start_COOL_task+0xea>
				max_cell_temperature += cell_temperatures[i];
 80170d8:	68fa      	ldr	r2, [r7, #12]
 80170da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80170dc:	00db      	lsls	r3, r3, #3
 80170de:	4413      	add	r3, r2
 80170e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80170e4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80170e8:	f7e9 f8c2 	bl	8000270 <__adddf3>
 80170ec:	4602      	mov	r2, r0
 80170ee:	460b      	mov	r3, r1
 80170f0:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
			for (int i = 0; i < 126; i++) {
 80170f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80170f6:	3301      	adds	r3, #1
 80170f8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80170fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80170fc:	2b7d      	cmp	r3, #125	; 0x7d
 80170fe:	ddeb      	ble.n	80170d8 <start_COOL_task+0xc8>
			}
			max_cell_temperature /= 126;
 8017100:	f04f 0200 	mov.w	r2, #0
 8017104:	4b25      	ldr	r3, [pc, #148]	; (801719c <start_COOL_task+0x18c>)
 8017106:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 801710a:	f7e9 fb91 	bl	8000830 <__aeabi_ddiv>
 801710e:	4602      	mov	r2, r0
 8017110:	460b      	mov	r3, r1
 8017112:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60

			/* Progress the PID and set the fan duty cycle accordingly */
			PID_progress(&PID, max_cell_temperature);
 8017116:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 801711a:	f7e9 fd57 	bl	8000bcc <__aeabi_d2f>
 801711e:	4602      	mov	r2, r0
 8017120:	f107 031c 	add.w	r3, r7, #28
 8017124:	ee00 2a10 	vmov	s0, r2
 8017128:	4618      	mov	r0, r3
 801712a:	f7fd fc71 	bl	8014a10 <PID_progress>
			FAN_duty_cycle(&htim1, PID.output);
 801712e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8017132:	eeb0 0a67 	vmov.f32	s0, s15
 8017136:	4817      	ldr	r0, [pc, #92]	; (8017194 <start_COOL_task+0x184>)
 8017138:	f7fd f8ba 	bl	80142b0 <FAN_duty_cycle>

			pPID.duty_cycle = PID.output;
 801713c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801713e:	4618      	mov	r0, r3
 8017140:	f7e9 f9f4 	bl	800052c <__aeabi_f2d>
 8017144:	4602      	mov	r2, r0
 8017146:	460b      	mov	r3, r1
 8017148:	e9c7 2304 	strd	r2, r3, [r7, #16]
			xQueueOverwrite(PID_queue, &pPID);
 801714c:	4b14      	ldr	r3, [pc, #80]	; (80171a0 <start_COOL_task+0x190>)
 801714e:	6818      	ldr	r0, [r3, #0]
 8017150:	f107 0110 	add.w	r1, r7, #16
 8017154:	2302      	movs	r3, #2
 8017156:	2200      	movs	r2, #0
 8017158:	f013 f8f0 	bl	802a33c <xQueueGenericSend>
		}

		/* Wait until next period */
		while (next_tick < osKernelGetTickCount()) {
 801715c:	e003      	b.n	8017166 <start_COOL_task+0x156>
			next_tick += tick_increment;
 801715e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8017160:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8017162:	4413      	add	r3, r2
 8017164:	66fb      	str	r3, [r7, #108]	; 0x6c
		while (next_tick < osKernelGetTickCount()) {
 8017166:	f012 fdcd 	bl	8029d04 <osKernelGetTickCount>
 801716a:	4602      	mov	r2, r0
 801716c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801716e:	4293      	cmp	r3, r2
 8017170:	d3f5      	bcc.n	801715e <start_COOL_task+0x14e>
		}
		osDelayUntil(next_tick);
 8017172:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8017174:	f012 fe88 	bl	8029e88 <osDelayUntil>
		if (xQueuePeek(cell_temperatures_queue, &cell_temperatures, 0)) {
 8017178:	e79a      	b.n	80170b0 <start_COOL_task+0xa0>
 801717a:	bf00      	nop
 801717c:	f3af 8000 	nop.w
 8017180:	aaaaaaab 	.word	0xaaaaaaab
 8017184:	408a0aaa 	.word	0x408a0aaa
 8017188:	2001c090 	.word	0x2001c090
 801718c:	42c80000 	.word	0x42c80000
 8017190:	00000000 	.word	0x00000000
 8017194:	2001c184 	.word	0x2001c184
 8017198:	2001b73c 	.word	0x2001b73c
 801719c:	405f8000 	.word	0x405f8000
 80171a0:	2001b744 	.word	0x2001b744
 80171a4:	00000000 	.word	0x00000000

080171a8 <start_event_handler_task>:
	}
}

void start_event_handler_task(void *argument) {
 80171a8:	b5b0      	push	{r4, r5, r7, lr}
 80171aa:	b086      	sub	sp, #24
 80171ac:	af00      	add	r7, sp, #0
 80171ae:	6078      	str	r0, [r7, #4]
	/* Set up task-specific timing parameters */
	uint32_t next_tick = first_tick;
 80171b0:	4b35      	ldr	r3, [pc, #212]	; (8017288 <start_event_handler_task+0xe0>)
 80171b2:	681b      	ldr	r3, [r3, #0]
 80171b4:	617b      	str	r3, [r7, #20]
	uint32_t tick_increment = TICK2HZ * IWDG_task_info.periodicity;
 80171b6:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80171ba:	4618      	mov	r0, r3
 80171bc:	f7e9 f9b6 	bl	800052c <__aeabi_f2d>
 80171c0:	a32f      	add	r3, pc, #188	; (adr r3, 8017280 <start_event_handler_task+0xd8>)
 80171c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80171c6:	f7e9 fa09 	bl	80005dc <__aeabi_dmul>
 80171ca:	4602      	mov	r2, r0
 80171cc:	460b      	mov	r3, r1
 80171ce:	4610      	mov	r0, r2
 80171d0:	4619      	mov	r1, r3
 80171d2:	f7e9 fcdb 	bl	8000b8c <__aeabi_d2uiz>
 80171d6:	4603      	mov	r3, r0
 80171d8:	613b      	str	r3, [r7, #16]

	/* Make task-specific structures */
	error_t error;

	/* Wait until offset */
	next_tick += TICK2HZ * IWDG_task_info.offset;
 80171da:	6978      	ldr	r0, [r7, #20]
 80171dc:	f7e9 f984 	bl	80004e8 <__aeabi_ui2d>
 80171e0:	4604      	mov	r4, r0
 80171e2:	460d      	mov	r5, r1
 80171e4:	f04f 0300 	mov.w	r3, #0
 80171e8:	4618      	mov	r0, r3
 80171ea:	f7e9 f99f 	bl	800052c <__aeabi_f2d>
 80171ee:	a324      	add	r3, pc, #144	; (adr r3, 8017280 <start_event_handler_task+0xd8>)
 80171f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80171f4:	f7e9 f9f2 	bl	80005dc <__aeabi_dmul>
 80171f8:	4602      	mov	r2, r0
 80171fa:	460b      	mov	r3, r1
 80171fc:	4620      	mov	r0, r4
 80171fe:	4629      	mov	r1, r5
 8017200:	f7e9 f836 	bl	8000270 <__adddf3>
 8017204:	4602      	mov	r2, r0
 8017206:	460b      	mov	r3, r1
 8017208:	4610      	mov	r0, r2
 801720a:	4619      	mov	r1, r3
 801720c:	f7e9 fcbe 	bl	8000b8c <__aeabi_d2uiz>
 8017210:	4603      	mov	r3, r0
 8017212:	617b      	str	r3, [r7, #20]
	osDelayUntil(next_tick);
 8017214:	6978      	ldr	r0, [r7, #20]
 8017216:	f012 fe37 	bl	8029e88 <osDelayUntil>

	__wait_for_data(WAIT_FOR_ALL);
 801721a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801721e:	f7ff f8d9 	bl	80163d4 <__wait_for_data>

	for (;;) {
		/* Enter periodic behaviour */
		if (xQueueReceive(error_queue, &error, 0)) {
 8017222:	4b1a      	ldr	r3, [pc, #104]	; (801728c <start_event_handler_task+0xe4>)
 8017224:	681b      	ldr	r3, [r3, #0]
 8017226:	f107 010f 	add.w	r1, r7, #15
 801722a:	2200      	movs	r2, #0
 801722c:	4618      	mov	r0, r3
 801722e:	f013 fa5b 	bl	802a6e8 <xQueueReceive>
 8017232:	4603      	mov	r3, r0
 8017234:	2b00      	cmp	r3, #0
 8017236:	d00a      	beq.n	801724e <start_event_handler_task+0xa6>
			switch (error) {
 8017238:	7bfb      	ldrb	r3, [r7, #15]
 801723a:	2b02      	cmp	r3, #2
 801723c:	d103      	bne.n	8017246 <start_event_handler_task+0x9e>
			case ERROR_IMD:
				set_imd_error_ext(1);
 801723e:	2001      	movs	r0, #1
 8017240:	f000 fa34 	bl	80176ac <set_imd_error_ext>
				break;
 8017244:	e00c      	b.n	8017260 <start_event_handler_task+0xb8>
			default:
				set_ams_error_ext(1);
 8017246:	2001      	movs	r0, #1
 8017248:	f000 fa10 	bl	801766c <set_ams_error_ext>
				break;
 801724c:	e008      	b.n	8017260 <start_event_handler_task+0xb8>
			}
		} else {
			set_ams_error_ext(0);
 801724e:	2000      	movs	r0, #0
 8017250:	f000 fa0c 	bl	801766c <set_ams_error_ext>
			set_imd_error_ext(0);
 8017254:	2000      	movs	r0, #0
 8017256:	f000 fa29 	bl	80176ac <set_imd_error_ext>
			__error = 0;
 801725a:	4b0d      	ldr	r3, [pc, #52]	; (8017290 <start_event_handler_task+0xe8>)
 801725c:	2200      	movs	r2, #0
 801725e:	701a      	strb	r2, [r3, #0]
		}

		/* Wait until next period */
		while (next_tick < osKernelGetTickCount()) {
 8017260:	e003      	b.n	801726a <start_event_handler_task+0xc2>
			next_tick += tick_increment;
 8017262:	697a      	ldr	r2, [r7, #20]
 8017264:	693b      	ldr	r3, [r7, #16]
 8017266:	4413      	add	r3, r2
 8017268:	617b      	str	r3, [r7, #20]
		while (next_tick < osKernelGetTickCount()) {
 801726a:	f012 fd4b 	bl	8029d04 <osKernelGetTickCount>
 801726e:	4602      	mov	r2, r0
 8017270:	697b      	ldr	r3, [r7, #20]
 8017272:	4293      	cmp	r3, r2
 8017274:	d3f5      	bcc.n	8017262 <start_event_handler_task+0xba>
		}
		osDelayUntil(next_tick);
 8017276:	6978      	ldr	r0, [r7, #20]
 8017278:	f012 fe06 	bl	8029e88 <osDelayUntil>
		if (xQueueReceive(error_queue, &error, 0)) {
 801727c:	e7d1      	b.n	8017222 <start_event_handler_task+0x7a>
 801727e:	bf00      	nop
 8017280:	aaaaaaab 	.word	0xaaaaaaab
 8017284:	408a0aaa 	.word	0x408a0aaa
 8017288:	2001c090 	.word	0x2001c090
 801728c:	2001b730 	.word	0x2001b730
 8017290:	2001b710 	.word	0x2001b710
 8017294:	00000000 	.word	0x00000000

08017298 <start_IWDG_task>:
	}
}

void start_IWDG_task(void *argument) {
 8017298:	b5b0      	push	{r4, r5, r7, lr}
 801729a:	b084      	sub	sp, #16
 801729c:	af00      	add	r7, sp, #0
 801729e:	6078      	str	r0, [r7, #4]
	/* Set up task-specific timing parameters */
	uint32_t next_tick = first_tick;
 80172a0:	4b27      	ldr	r3, [pc, #156]	; (8017340 <start_IWDG_task+0xa8>)
 80172a2:	681b      	ldr	r3, [r3, #0]
 80172a4:	60fb      	str	r3, [r7, #12]
	uint32_t tick_increment = TICK2HZ * IWDG_task_info.periodicity;
 80172a6:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80172aa:	4618      	mov	r0, r3
 80172ac:	f7e9 f93e 	bl	800052c <__aeabi_f2d>
 80172b0:	a321      	add	r3, pc, #132	; (adr r3, 8017338 <start_IWDG_task+0xa0>)
 80172b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80172b6:	f7e9 f991 	bl	80005dc <__aeabi_dmul>
 80172ba:	4602      	mov	r2, r0
 80172bc:	460b      	mov	r3, r1
 80172be:	4610      	mov	r0, r2
 80172c0:	4619      	mov	r1, r3
 80172c2:	f7e9 fc63 	bl	8000b8c <__aeabi_d2uiz>
 80172c6:	4603      	mov	r3, r0
 80172c8:	60bb      	str	r3, [r7, #8]

	/* Make task-specific structures */

	/* Wait until offset */
	next_tick += TICK2HZ * IWDG_task_info.offset;
 80172ca:	68f8      	ldr	r0, [r7, #12]
 80172cc:	f7e9 f90c 	bl	80004e8 <__aeabi_ui2d>
 80172d0:	4604      	mov	r4, r0
 80172d2:	460d      	mov	r5, r1
 80172d4:	f04f 0300 	mov.w	r3, #0
 80172d8:	4618      	mov	r0, r3
 80172da:	f7e9 f927 	bl	800052c <__aeabi_f2d>
 80172de:	a316      	add	r3, pc, #88	; (adr r3, 8017338 <start_IWDG_task+0xa0>)
 80172e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80172e4:	f7e9 f97a 	bl	80005dc <__aeabi_dmul>
 80172e8:	4602      	mov	r2, r0
 80172ea:	460b      	mov	r3, r1
 80172ec:	4620      	mov	r0, r4
 80172ee:	4629      	mov	r1, r5
 80172f0:	f7e8 ffbe 	bl	8000270 <__adddf3>
 80172f4:	4602      	mov	r2, r0
 80172f6:	460b      	mov	r3, r1
 80172f8:	4610      	mov	r0, r2
 80172fa:	4619      	mov	r1, r3
 80172fc:	f7e9 fc46 	bl	8000b8c <__aeabi_d2uiz>
 8017300:	4603      	mov	r3, r0
 8017302:	60fb      	str	r3, [r7, #12]
	osDelayUntil(next_tick);
 8017304:	68f8      	ldr	r0, [r7, #12]
 8017306:	f012 fdbf 	bl	8029e88 <osDelayUntil>

	__wait_for_data(WAIT_FOR_ALL);
 801730a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801730e:	f7ff f861 	bl	80163d4 <__wait_for_data>

	//initialize_IWDG(&hiwdg, IWDG_task_info.periodicity);

	for (;;) {
		/* Enter periodic behaviour */
		HAL_IWDG_Refresh(&hiwdg);
 8017312:	480c      	ldr	r0, [pc, #48]	; (8017344 <start_IWDG_task+0xac>)
 8017314:	f00f fc22 	bl	8026b5c <HAL_IWDG_Refresh>

		/* Wait until next period */
		while (next_tick < osKernelGetTickCount()) {
 8017318:	e003      	b.n	8017322 <start_IWDG_task+0x8a>
			next_tick += tick_increment;
 801731a:	68fa      	ldr	r2, [r7, #12]
 801731c:	68bb      	ldr	r3, [r7, #8]
 801731e:	4413      	add	r3, r2
 8017320:	60fb      	str	r3, [r7, #12]
		while (next_tick < osKernelGetTickCount()) {
 8017322:	f012 fcef 	bl	8029d04 <osKernelGetTickCount>
 8017326:	4602      	mov	r2, r0
 8017328:	68fb      	ldr	r3, [r7, #12]
 801732a:	4293      	cmp	r3, r2
 801732c:	d3f5      	bcc.n	801731a <start_IWDG_task+0x82>
		}
		osDelayUntil(next_tick);
 801732e:	68f8      	ldr	r0, [r7, #12]
 8017330:	f012 fdaa 	bl	8029e88 <osDelayUntil>
		HAL_IWDG_Refresh(&hiwdg);
 8017334:	e7ed      	b.n	8017312 <start_IWDG_task+0x7a>
 8017336:	bf00      	nop
 8017338:	aaaaaaab 	.word	0xaaaaaaab
 801733c:	408a0aaa 	.word	0x408a0aaa
 8017340:	2001c090 	.word	0x2001c090
 8017344:	2001c060 	.word	0x2001c060

08017348 <start_SIM_task>:
	}
}

void start_SIM_task(void *argument) {
 8017348:	b5b0      	push	{r4, r5, r7, lr}
 801734a:	b08c      	sub	sp, #48	; 0x30
 801734c:	af00      	add	r7, sp, #0
 801734e:	6078      	str	r0, [r7, #4]
	/* Set up task-specific timing parameters */
	uint32_t next_tick = first_tick;
 8017350:	4b67      	ldr	r3, [pc, #412]	; (80174f0 <start_SIM_task+0x1a8>)
 8017352:	681b      	ldr	r3, [r3, #0]
 8017354:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t tick_increment = TICK2HZ * SIM_task_info.periodicity;
 8017356:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 801735a:	4618      	mov	r0, r3
 801735c:	f7e9 f8e6 	bl	800052c <__aeabi_f2d>
 8017360:	a361      	add	r3, pc, #388	; (adr r3, 80174e8 <start_SIM_task+0x1a0>)
 8017362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017366:	f7e9 f939 	bl	80005dc <__aeabi_dmul>
 801736a:	4602      	mov	r2, r0
 801736c:	460b      	mov	r3, r1
 801736e:	4610      	mov	r0, r2
 8017370:	4619      	mov	r1, r3
 8017372:	f7e9 fc0b 	bl	8000b8c <__aeabi_d2uiz>
 8017376:	4603      	mov	r3, r0
 8017378:	627b      	str	r3, [r7, #36]	; 0x24

	/* Make task-specific structures */
	SIM0_initialize();
 801737a:	f003 feb1 	bl	801b0e0 <SIM0_initialize>
	charger_t charger;
	uint16_t k = 0;
 801737e:	2300      	movs	r3, #0
 8017380:	857b      	strh	r3, [r7, #42]	; 0x2a

	uint8_t SC = 1;
 8017382:	2301      	movs	r3, #1
 8017384:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint8_t start_drive = 1;
 8017388:	2301      	movs	r3, #1
 801738a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	uint8_t start_charge = 0;
 801738e:	2300      	movs	r3, #0
 8017390:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	uint8_t start_balance = 0;
 8017394:	2300      	movs	r3, #0
 8017396:	f887 3020 	strb.w	r3, [r7, #32]

	SIM0_P.Ts = SIM_task_info.periodicity;
 801739a:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 801739e:	4618      	mov	r0, r3
 80173a0:	f7e9 f8c4 	bl	800052c <__aeabi_f2d>
 80173a4:	4602      	mov	r2, r0
 80173a6:	460b      	mov	r3, r1
 80173a8:	4952      	ldr	r1, [pc, #328]	; (80174f4 <start_SIM_task+0x1ac>)
 80173aa:	e9c1 233c 	strd	r2, r3, [r1, #240]	; 0xf0
	SIM0_U.SC = SC;
 80173ae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80173b2:	4618      	mov	r0, r3
 80173b4:	f7e9 f898 	bl	80004e8 <__aeabi_ui2d>
 80173b8:	4602      	mov	r2, r0
 80173ba:	460b      	mov	r3, r1
 80173bc:	494e      	ldr	r1, [pc, #312]	; (80174f8 <start_SIM_task+0x1b0>)
 80173be:	e9c1 2308 	strd	r2, r3, [r1, #32]
	SIM0_U.drive = start_drive ^ start_balance;
 80173c2:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80173c6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80173ca:	4053      	eors	r3, r2
 80173cc:	b2db      	uxtb	r3, r3
 80173ce:	4618      	mov	r0, r3
 80173d0:	f7e9 f89a 	bl	8000508 <__aeabi_i2d>
 80173d4:	4602      	mov	r2, r0
 80173d6:	460b      	mov	r3, r1
 80173d8:	4947      	ldr	r1, [pc, #284]	; (80174f8 <start_SIM_task+0x1b0>)
 80173da:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	SIM0_U.charge = start_charge ^ start_balance;
 80173de:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80173e2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80173e6:	4053      	eors	r3, r2
 80173e8:	b2db      	uxtb	r3, r3
 80173ea:	4618      	mov	r0, r3
 80173ec:	f7e9 f88c 	bl	8000508 <__aeabi_i2d>
 80173f0:	4602      	mov	r2, r0
 80173f2:	460b      	mov	r3, r1
 80173f4:	4940      	ldr	r1, [pc, #256]	; (80174f8 <start_SIM_task+0x1b0>)
 80173f6:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	SIM0_U.drive_current = -10;
 80173fa:	4b3f      	ldr	r3, [pc, #252]	; (80174f8 <start_SIM_task+0x1b0>)
 80173fc:	f503 618b 	add.w	r1, r3, #1112	; 0x458
 8017400:	f04f 0200 	mov.w	r2, #0
 8017404:	4b3d      	ldr	r3, [pc, #244]	; (80174fc <start_SIM_task+0x1b4>)
 8017406:	e9c1 2300 	strd	r2, r3, [r1]

	/* Wait until offset */
	next_tick += TICK2HZ * SIM_task_info.offset;
 801740a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801740c:	f7e9 f86c 	bl	80004e8 <__aeabi_ui2d>
 8017410:	4604      	mov	r4, r0
 8017412:	460d      	mov	r5, r1
 8017414:	f04f 0300 	mov.w	r3, #0
 8017418:	4618      	mov	r0, r3
 801741a:	f7e9 f887 	bl	800052c <__aeabi_f2d>
 801741e:	a332      	add	r3, pc, #200	; (adr r3, 80174e8 <start_SIM_task+0x1a0>)
 8017420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017424:	f7e9 f8da 	bl	80005dc <__aeabi_dmul>
 8017428:	4602      	mov	r2, r0
 801742a:	460b      	mov	r3, r1
 801742c:	4620      	mov	r0, r4
 801742e:	4629      	mov	r1, r5
 8017430:	f7e8 ff1e 	bl	8000270 <__adddf3>
 8017434:	4602      	mov	r2, r0
 8017436:	460b      	mov	r3, r1
 8017438:	4610      	mov	r0, r2
 801743a:	4619      	mov	r1, r3
 801743c:	f7e9 fba6 	bl	8000b8c <__aeabi_d2uiz>
 8017440:	4603      	mov	r3, r0
 8017442:	62fb      	str	r3, [r7, #44]	; 0x2c
	osDelayUntil(next_tick);
 8017444:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8017446:	f012 fd1f 	bl	8029e88 <osDelayUntil>

	for (;;) {
		/* Enter periodic behaviour */
		xQueuePeek(charger_queue, &charger, 0);
 801744a:	4b2d      	ldr	r3, [pc, #180]	; (8017500 <start_SIM_task+0x1b8>)
 801744c:	681b      	ldr	r3, [r3, #0]
 801744e:	f107 0108 	add.w	r1, r7, #8
 8017452:	2200      	movs	r2, #0
 8017454:	4618      	mov	r0, r3
 8017456:	f013 fa57 	bl	802a908 <xQueuePeek>
		SIM0_U.CurrentLimit = charger.charger_current_limit;
 801745a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 801745e:	4926      	ldr	r1, [pc, #152]	; (80174f8 <start_SIM_task+0x1b0>)
 8017460:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
		SIM0_U.VoltageLimit = charger.charger_voltage_limit;
 8017464:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8017468:	4923      	ldr	r1, [pc, #140]	; (80174f8 <start_SIM_task+0x1b0>)
 801746a:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
		SIM0_U.EnableCharge = charger.enable_charger;
 801746e:	7e3b      	ldrb	r3, [r7, #24]
 8017470:	4618      	mov	r0, r3
 8017472:	f7e9 f839 	bl	80004e8 <__aeabi_ui2d>
 8017476:	4602      	mov	r2, r0
 8017478:	460b      	mov	r3, r1
 801747a:	491f      	ldr	r1, [pc, #124]	; (80174f8 <start_SIM_task+0x1b0>)
 801747c:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50

		SIM0_step();
 8017480:	f002 fd1a 	bl	8019eb8 <SIM0_step>

		if ((k % 4) == 0) {
 8017484:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8017486:	f003 0303 	and.w	r3, r3, #3
 801748a:	b29b      	uxth	r3, r3
 801748c:	2b00      	cmp	r3, #0
 801748e:	d101      	bne.n	8017494 <start_SIM_task+0x14c>
			can1_dbu_status_1_transmit();
 8017490:	f7f8 fd94 	bl	800ffbc <can1_dbu_status_1_transmit>
		}
		if ((k % 4) == 1) {
 8017494:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8017496:	f003 0303 	and.w	r3, r3, #3
 801749a:	b29b      	uxth	r3, r3
 801749c:	2b01      	cmp	r3, #1
 801749e:	d101      	bne.n	80174a4 <start_SIM_task+0x15c>
			can2_ivt_msg_result_i_transmit();
 80174a0:	f7fa fd7e 	bl	8011fa0 <can2_ivt_msg_result_i_transmit>

		}
		if ((k % 4) == 2) {
 80174a4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80174a6:	f003 0303 	and.w	r3, r3, #3
 80174aa:	b29b      	uxth	r3, r3
 80174ac:	2b02      	cmp	r3, #2
 80174ae:	d101      	bne.n	80174b4 <start_SIM_task+0x16c>
			can2_ivt_msg_result_u1_transmit();
 80174b0:	f7fa fdc2 	bl	8012038 <can2_ivt_msg_result_u1_transmit>

		}
		if ((k % 4) == 3) {
 80174b4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80174b6:	f003 0303 	and.w	r3, r3, #3
 80174ba:	b29b      	uxth	r3, r3
 80174bc:	2b03      	cmp	r3, #3
 80174be:	d101      	bne.n	80174c4 <start_SIM_task+0x17c>
			can2_ivt_msg_result_u3_transmit();
 80174c0:	f7fa fe06 	bl	80120d0 <can2_ivt_msg_result_u3_transmit>

		}
		k++;
 80174c4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80174c6:	3301      	adds	r3, #1
 80174c8:	857b      	strh	r3, [r7, #42]	; 0x2a

		/* Wait until next period */
		while (next_tick < osKernelGetTickCount()) {
 80174ca:	e003      	b.n	80174d4 <start_SIM_task+0x18c>
			next_tick += tick_increment;
 80174cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80174ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80174d0:	4413      	add	r3, r2
 80174d2:	62fb      	str	r3, [r7, #44]	; 0x2c
		while (next_tick < osKernelGetTickCount()) {
 80174d4:	f012 fc16 	bl	8029d04 <osKernelGetTickCount>
 80174d8:	4602      	mov	r2, r0
 80174da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80174dc:	4293      	cmp	r3, r2
 80174de:	d3f5      	bcc.n	80174cc <start_SIM_task+0x184>
		}
		osDelayUntil(next_tick);
 80174e0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80174e2:	f012 fcd1 	bl	8029e88 <osDelayUntil>
		xQueuePeek(charger_queue, &charger, 0);
 80174e6:	e7b0      	b.n	801744a <start_SIM_task+0x102>
 80174e8:	aaaaaaab 	.word	0xaaaaaaab
 80174ec:	408a0aaa 	.word	0x408a0aaa
 80174f0:	2001c090 	.word	0x2001c090
 80174f4:	20000360 	.word	0x20000360
 80174f8:	2001e8f0 	.word	0x2001e8f0
 80174fc:	c0240000 	.word	0xc0240000
 8017500:	2001b748 	.word	0x2001b748

08017504 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8017504:	b580      	push	{r7, lr}
 8017506:	b082      	sub	sp, #8
 8017508:	af00      	add	r7, sp, #0
 801750a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 801750c:	687b      	ldr	r3, [r7, #4]
 801750e:	681b      	ldr	r3, [r3, #0]
 8017510:	4a04      	ldr	r2, [pc, #16]	; (8017524 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8017512:	4293      	cmp	r3, r2
 8017514:	d101      	bne.n	801751a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8017516:	f00d f891 	bl	802463c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 801751a:	bf00      	nop
 801751c:	3708      	adds	r7, #8
 801751e:	46bd      	mov	sp, r7
 8017520:	bd80      	pop	{r7, pc}
 8017522:	bf00      	nop
 8017524:	40000c00 	.word	0x40000c00

08017528 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8017528:	b480      	push	{r7}
 801752a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 801752c:	b672      	cpsid	i
}
 801752e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8017530:	e7fe      	b.n	8017530 <Error_Handler+0x8>
	...

08017534 <set_air_plus_ext>:
#include "main.h"

#include "canlib_callbacks.h"
#include "SIM0.h"

void set_air_plus_ext(uint8_t closed) {
 8017534:	b580      	push	{r7, lr}
 8017536:	b082      	sub	sp, #8
 8017538:	af00      	add	r7, sp, #0
 801753a:	4603      	mov	r3, r0
 801753c:	71fb      	strb	r3, [r7, #7]
#ifdef SIMULATION
	SIM0_U.EnableAirPlus = closed;
 801753e:	79fb      	ldrb	r3, [r7, #7]
 8017540:	4618      	mov	r0, r3
 8017542:	f7e8 ffd1 	bl	80004e8 <__aeabi_ui2d>
 8017546:	4602      	mov	r2, r0
 8017548:	460b      	mov	r3, r1
 801754a:	4903      	ldr	r1, [pc, #12]	; (8017558 <set_air_plus_ext+0x24>)
 801754c:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
#else
	HAL_GPIO_WritePin(enable_AIR_plus_GPIO_Port, enable_AIR_plus_Pin, closed);
#endif
}
 8017550:	bf00      	nop
 8017552:	3708      	adds	r7, #8
 8017554:	46bd      	mov	sp, r7
 8017556:	bd80      	pop	{r7, pc}
 8017558:	2001e8f0 	.word	0x2001e8f0

0801755c <get_air_plus_ext>:

uint8_t get_air_plus_ext() {
 801755c:	b580      	push	{r7, lr}
 801755e:	af00      	add	r7, sp, #0
#ifdef SIMULATION
	return SIM0_Y.AIR_plus_closed;
 8017560:	4b05      	ldr	r3, [pc, #20]	; (8017578 <get_air_plus_ext+0x1c>)
 8017562:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8017566:	4610      	mov	r0, r2
 8017568:	4619      	mov	r1, r3
 801756a:	f7e9 fb0f 	bl	8000b8c <__aeabi_d2uiz>
 801756e:	4603      	mov	r3, r0
 8017570:	b2db      	uxtb	r3, r3
#else
	return HAL_GPIO_ReadPin(AIR_plus_closed_GPIO_Port, AIR_plus_closed_Pin);
#endif
}
 8017572:	4618      	mov	r0, r3
 8017574:	bd80      	pop	{r7, pc}
 8017576:	bf00      	nop
 8017578:	2001daf8 	.word	0x2001daf8

0801757c <get_set_air_plus_ext>:

uint8_t get_set_air_plus_ext() {
 801757c:	b580      	push	{r7, lr}
 801757e:	af00      	add	r7, sp, #0
#ifdef SIMULATION
	return SIM0_U.EnableAirPlus;
 8017580:	4b05      	ldr	r3, [pc, #20]	; (8017598 <get_set_air_plus_ext+0x1c>)
 8017582:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8017586:	4610      	mov	r0, r2
 8017588:	4619      	mov	r1, r3
 801758a:	f7e9 faff 	bl	8000b8c <__aeabi_d2uiz>
 801758e:	4603      	mov	r3, r0
 8017590:	b2db      	uxtb	r3, r3
#else
	return HAL_GPIO_ReadPin(enable_AIR_plus_GPIO_Port, enable_AIR_plus_Pin);
#endif
}
 8017592:	4618      	mov	r0, r3
 8017594:	bd80      	pop	{r7, pc}
 8017596:	bf00      	nop
 8017598:	2001e8f0 	.word	0x2001e8f0

0801759c <set_air_minus_ext>:

void set_air_minus_ext(uint8_t closed) {
 801759c:	b580      	push	{r7, lr}
 801759e:	b082      	sub	sp, #8
 80175a0:	af00      	add	r7, sp, #0
 80175a2:	4603      	mov	r3, r0
 80175a4:	71fb      	strb	r3, [r7, #7]
#ifdef SIMULATION
	SIM0_U.EnableAirMinus = closed;
 80175a6:	79fb      	ldrb	r3, [r7, #7]
 80175a8:	4618      	mov	r0, r3
 80175aa:	f7e8 ff9d 	bl	80004e8 <__aeabi_ui2d>
 80175ae:	4602      	mov	r2, r0
 80175b0:	460b      	mov	r3, r1
 80175b2:	4903      	ldr	r1, [pc, #12]	; (80175c0 <set_air_minus_ext+0x24>)
 80175b4:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
#else
	HAL_GPIO_WritePin(enable_AIR_minus_GPIO_Port, enable_AIR_minus_Pin, closed);
#endif
}
 80175b8:	bf00      	nop
 80175ba:	3708      	adds	r7, #8
 80175bc:	46bd      	mov	sp, r7
 80175be:	bd80      	pop	{r7, pc}
 80175c0:	2001e8f0 	.word	0x2001e8f0

080175c4 <get_air_minus_ext>:

uint8_t get_air_minus_ext() {
 80175c4:	b580      	push	{r7, lr}
 80175c6:	af00      	add	r7, sp, #0
#ifdef SIMULATION
	return SIM0_Y.AIR_minus_closed;
 80175c8:	4b05      	ldr	r3, [pc, #20]	; (80175e0 <get_air_minus_ext+0x1c>)
 80175ca:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80175ce:	4610      	mov	r0, r2
 80175d0:	4619      	mov	r1, r3
 80175d2:	f7e9 fadb 	bl	8000b8c <__aeabi_d2uiz>
 80175d6:	4603      	mov	r3, r0
 80175d8:	b2db      	uxtb	r3, r3
#else
	return HAL_GPIO_ReadPin(AIR_minus_closed_GPIO_Port, AIR_minus_closed_Pin);
#endif
}
 80175da:	4618      	mov	r0, r3
 80175dc:	bd80      	pop	{r7, pc}
 80175de:	bf00      	nop
 80175e0:	2001daf8 	.word	0x2001daf8

080175e4 <get_set_air_minus_ext>:

uint8_t get_set_air_minus_ext() {
 80175e4:	b580      	push	{r7, lr}
 80175e6:	af00      	add	r7, sp, #0
#ifdef SIMULATION
	return SIM0_U.EnableAirMinus;
 80175e8:	4b05      	ldr	r3, [pc, #20]	; (8017600 <get_set_air_minus_ext+0x1c>)
 80175ea:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80175ee:	4610      	mov	r0, r2
 80175f0:	4619      	mov	r1, r3
 80175f2:	f7e9 facb 	bl	8000b8c <__aeabi_d2uiz>
 80175f6:	4603      	mov	r3, r0
 80175f8:	b2db      	uxtb	r3, r3
#else
	return HAL_GPIO_ReadPin(enable_AIR_minus_GPIO_Port, enable_AIR_minus_Pin);
#endif
}
 80175fa:	4618      	mov	r0, r3
 80175fc:	bd80      	pop	{r7, pc}
 80175fe:	bf00      	nop
 8017600:	2001e8f0 	.word	0x2001e8f0

08017604 <set_precharge_ext>:

void set_precharge_ext(uint8_t closed) {
 8017604:	b580      	push	{r7, lr}
 8017606:	b082      	sub	sp, #8
 8017608:	af00      	add	r7, sp, #0
 801760a:	4603      	mov	r3, r0
 801760c:	71fb      	strb	r3, [r7, #7]
#ifdef SIMULATION
	SIM0_U.EnablePrecharge = closed;
 801760e:	79fb      	ldrb	r3, [r7, #7]
 8017610:	4618      	mov	r0, r3
 8017612:	f7e8 ff69 	bl	80004e8 <__aeabi_ui2d>
 8017616:	4602      	mov	r2, r0
 8017618:	460b      	mov	r3, r1
 801761a:	4903      	ldr	r1, [pc, #12]	; (8017628 <set_precharge_ext+0x24>)
 801761c:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
#else
	HAL_GPIO_WritePin(enable_precharge_GPIO_Port, enable_precharge_Pin, closed);
#endif
}
 8017620:	bf00      	nop
 8017622:	3708      	adds	r7, #8
 8017624:	46bd      	mov	sp, r7
 8017626:	bd80      	pop	{r7, pc}
 8017628:	2001e8f0 	.word	0x2001e8f0

0801762c <get_precharge_ext>:

uint8_t get_precharge_ext() {
 801762c:	b580      	push	{r7, lr}
 801762e:	af00      	add	r7, sp, #0
#ifdef SIMULATION
	return SIM0_Y.precharge_closed;
 8017630:	4b05      	ldr	r3, [pc, #20]	; (8017648 <get_precharge_ext+0x1c>)
 8017632:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8017636:	4610      	mov	r0, r2
 8017638:	4619      	mov	r1, r3
 801763a:	f7e9 faa7 	bl	8000b8c <__aeabi_d2uiz>
 801763e:	4603      	mov	r3, r0
 8017640:	b2db      	uxtb	r3, r3
#else
	return HAL_GPIO_ReadPin(precharge_closed_GPIO_Port, precharge_closed_Pin);
#endif

}
 8017642:	4618      	mov	r0, r3
 8017644:	bd80      	pop	{r7, pc}
 8017646:	bf00      	nop
 8017648:	2001daf8 	.word	0x2001daf8

0801764c <get_set_precharge_ext>:

uint8_t get_set_precharge_ext() {
 801764c:	b580      	push	{r7, lr}
 801764e:	af00      	add	r7, sp, #0
#ifdef SIMULATION
	return SIM0_U.EnablePrecharge;
 8017650:	4b05      	ldr	r3, [pc, #20]	; (8017668 <get_set_precharge_ext+0x1c>)
 8017652:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8017656:	4610      	mov	r0, r2
 8017658:	4619      	mov	r1, r3
 801765a:	f7e9 fa97 	bl	8000b8c <__aeabi_d2uiz>
 801765e:	4603      	mov	r3, r0
 8017660:	b2db      	uxtb	r3, r3
#else
	return HAL_GPIO_ReadPin(enable_precharge_GPIO_Port, enable_precharge_Pin);
#endif
}
 8017662:	4618      	mov	r0, r3
 8017664:	bd80      	pop	{r7, pc}
 8017666:	bf00      	nop
 8017668:	2001e8f0 	.word	0x2001e8f0

0801766c <set_ams_error_ext>:

void set_ams_error_ext(uint8_t raise_error) {
 801766c:	b580      	push	{r7, lr}
 801766e:	b082      	sub	sp, #8
 8017670:	af00      	add	r7, sp, #0
 8017672:	4603      	mov	r3, r0
 8017674:	71fb      	strb	r3, [r7, #7]
#ifdef SIMULATION
	SIM0_U.AMS_error = raise_error;
 8017676:	79fb      	ldrb	r3, [r7, #7]
 8017678:	4618      	mov	r0, r3
 801767a:	f7e8 ff35 	bl	80004e8 <__aeabi_ui2d>
 801767e:	4602      	mov	r2, r0
 8017680:	460b      	mov	r3, r1
 8017682:	4903      	ldr	r1, [pc, #12]	; (8017690 <set_ams_error_ext+0x24>)
 8017684:	e9c1 2300 	strd	r2, r3, [r1]
#else
	HAL_GPIO_WritePin(AMS_error_GPIO_Port, AMS_error_Pin, raise_error);
#endif
}
 8017688:	bf00      	nop
 801768a:	3708      	adds	r7, #8
 801768c:	46bd      	mov	sp, r7
 801768e:	bd80      	pop	{r7, pc}
 8017690:	2001e8f0 	.word	0x2001e8f0

08017694 <get_ams_error_latched_ext>:

uint8_t get_ams_error_latched_ext() {
 8017694:	b480      	push	{r7}
 8017696:	af00      	add	r7, sp, #0
#ifdef SIMULATION
	return SIM0_Y.AMS_error_latched;
 8017698:	4b03      	ldr	r3, [pc, #12]	; (80176a8 <get_ams_error_latched_ext+0x14>)
 801769a:	781b      	ldrb	r3, [r3, #0]
#else
	return HAL_GPIO_ReadPin(AMS_error_latched_GPIO_Port, AMS_error_latched_Pin);
#endif
}
 801769c:	4618      	mov	r0, r3
 801769e:	46bd      	mov	sp, r7
 80176a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176a4:	4770      	bx	lr
 80176a6:	bf00      	nop
 80176a8:	2001daf8 	.word	0x2001daf8

080176ac <set_imd_error_ext>:

void set_imd_error_ext(uint8_t raise_error) {
 80176ac:	b580      	push	{r7, lr}
 80176ae:	b082      	sub	sp, #8
 80176b0:	af00      	add	r7, sp, #0
 80176b2:	4603      	mov	r3, r0
 80176b4:	71fb      	strb	r3, [r7, #7]
#ifdef SIMULATION
	SIM0_U.IMD_error = raise_error;
 80176b6:	79fb      	ldrb	r3, [r7, #7]
 80176b8:	4618      	mov	r0, r3
 80176ba:	f7e8 ff15 	bl	80004e8 <__aeabi_ui2d>
 80176be:	4602      	mov	r2, r0
 80176c0:	460b      	mov	r3, r1
 80176c2:	4903      	ldr	r1, [pc, #12]	; (80176d0 <set_imd_error_ext+0x24>)
 80176c4:	e9c1 2304 	strd	r2, r3, [r1, #16]
#else
	return HAL_GPIO_ReadPin(IMD_error_GPIO_Port, IMD_error_Pin);
#endif
}
 80176c8:	bf00      	nop
 80176ca:	3708      	adds	r7, #8
 80176cc:	46bd      	mov	sp, r7
 80176ce:	bd80      	pop	{r7, pc}
 80176d0:	2001e8f0 	.word	0x2001e8f0

080176d4 <get_imd_error_latched_ext>:

uint8_t get_imd_error_latched_ext() {
 80176d4:	b480      	push	{r7}
 80176d6:	af00      	add	r7, sp, #0
#ifdef SIMULATION
	return SIM0_Y.IMD_error_latched;
 80176d8:	4b03      	ldr	r3, [pc, #12]	; (80176e8 <get_imd_error_latched_ext+0x14>)
 80176da:	785b      	ldrb	r3, [r3, #1]
#else
	return HAL_GPIO_ReadPin(IMD_error_latched_GPIO_Port, IMD_error_latched_Pin);
#endif
}
 80176dc:	4618      	mov	r0, r3
 80176de:	46bd      	mov	sp, r7
 80176e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176e4:	4770      	bx	lr
 80176e6:	bf00      	nop
 80176e8:	2001daf8 	.word	0x2001daf8

080176ec <get_sc_probe_ext>:

uint8_t get_sc_probe_ext() {
 80176ec:	b580      	push	{r7, lr}
 80176ee:	af00      	add	r7, sp, #0
#ifdef SIMULATION
	return SIM0_Y.SC_probe;
 80176f0:	4b05      	ldr	r3, [pc, #20]	; (8017708 <get_sc_probe_ext+0x1c>)
 80176f2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80176f6:	4610      	mov	r0, r2
 80176f8:	4619      	mov	r1, r3
 80176fa:	f7e9 fa47 	bl	8000b8c <__aeabi_d2uiz>
 80176fe:	4603      	mov	r3, r0
 8017700:	b2db      	uxtb	r3, r3
#else
	return HAL_GPIO_ReadPin(SC_probe_GPIO_Port, SC_probe_Pin);
#endif
}
 8017702:	4618      	mov	r0, r3
 8017704:	bd80      	pop	{r7, pc}
 8017706:	bf00      	nop
 8017708:	2001daf8 	.word	0x2001daf8

0801770c <get_imd_ok_ext>:

uint8_t get_imd_ok_ext() {
 801770c:	b480      	push	{r7}
 801770e:	af00      	add	r7, sp, #0
#ifdef SIMULATION
	return 1;
 8017710:	2301      	movs	r3, #1
#else
	return HAL_GPIO_ReadPin(IMD_ok_GPIO_Port, IMD_ok_Pin);
#endif
}
 8017712:	4618      	mov	r0, r3
 8017714:	46bd      	mov	sp, r7
 8017716:	f85d 7b04 	ldr.w	r7, [sp], #4
 801771a:	4770      	bx	lr

0801771c <set_balance_ext>:


void set_balance_ext(uint8_t closed, uint8_t index, void *settings) {
 801771c:	b590      	push	{r4, r7, lr}
 801771e:	b083      	sub	sp, #12
 8017720:	af00      	add	r7, sp, #0
 8017722:	4603      	mov	r3, r0
 8017724:	603a      	str	r2, [r7, #0]
 8017726:	71fb      	strb	r3, [r7, #7]
 8017728:	460b      	mov	r3, r1
 801772a:	71bb      	strb	r3, [r7, #6]
#ifdef SIMULATION
	SIM0_U.BalanceOut[index] = closed;
 801772c:	79bc      	ldrb	r4, [r7, #6]
 801772e:	79fb      	ldrb	r3, [r7, #7]
 8017730:	4618      	mov	r0, r3
 8017732:	f7e8 fed9 	bl	80004e8 <__aeabi_ui2d>
 8017736:	4602      	mov	r2, r0
 8017738:	460b      	mov	r3, r1
 801773a:	4805      	ldr	r0, [pc, #20]	; (8017750 <set_balance_ext+0x34>)
 801773c:	f104 010d 	add.w	r1, r4, #13
 8017740:	00c9      	lsls	r1, r1, #3
 8017742:	4401      	add	r1, r0
 8017744:	e9c1 2300 	strd	r2, r3, [r1]
#else

#endif

}
 8017748:	bf00      	nop
 801774a:	370c      	adds	r7, #12
 801774c:	46bd      	mov	sp, r7
 801774e:	bd90      	pop	{r4, r7, pc}
 8017750:	2001e8f0 	.word	0x2001e8f0

08017754 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8017754:	b580      	push	{r7, lr}
 8017756:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8017758:	4b17      	ldr	r3, [pc, #92]	; (80177b8 <MX_SPI2_Init+0x64>)
 801775a:	4a18      	ldr	r2, [pc, #96]	; (80177bc <MX_SPI2_Init+0x68>)
 801775c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 801775e:	4b16      	ldr	r3, [pc, #88]	; (80177b8 <MX_SPI2_Init+0x64>)
 8017760:	f44f 7282 	mov.w	r2, #260	; 0x104
 8017764:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8017766:	4b14      	ldr	r3, [pc, #80]	; (80177b8 <MX_SPI2_Init+0x64>)
 8017768:	2200      	movs	r2, #0
 801776a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 801776c:	4b12      	ldr	r3, [pc, #72]	; (80177b8 <MX_SPI2_Init+0x64>)
 801776e:	2200      	movs	r2, #0
 8017770:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8017772:	4b11      	ldr	r3, [pc, #68]	; (80177b8 <MX_SPI2_Init+0x64>)
 8017774:	2200      	movs	r2, #0
 8017776:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8017778:	4b0f      	ldr	r3, [pc, #60]	; (80177b8 <MX_SPI2_Init+0x64>)
 801777a:	2200      	movs	r2, #0
 801777c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 801777e:	4b0e      	ldr	r3, [pc, #56]	; (80177b8 <MX_SPI2_Init+0x64>)
 8017780:	f44f 7200 	mov.w	r2, #512	; 0x200
 8017784:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8017786:	4b0c      	ldr	r3, [pc, #48]	; (80177b8 <MX_SPI2_Init+0x64>)
 8017788:	2220      	movs	r2, #32
 801778a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 801778c:	4b0a      	ldr	r3, [pc, #40]	; (80177b8 <MX_SPI2_Init+0x64>)
 801778e:	2200      	movs	r2, #0
 8017790:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8017792:	4b09      	ldr	r3, [pc, #36]	; (80177b8 <MX_SPI2_Init+0x64>)
 8017794:	2200      	movs	r2, #0
 8017796:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8017798:	4b07      	ldr	r3, [pc, #28]	; (80177b8 <MX_SPI2_Init+0x64>)
 801779a:	2200      	movs	r2, #0
 801779c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 801779e:	4b06      	ldr	r3, [pc, #24]	; (80177b8 <MX_SPI2_Init+0x64>)
 80177a0:	220a      	movs	r2, #10
 80177a2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80177a4:	4804      	ldr	r0, [pc, #16]	; (80177b8 <MX_SPI2_Init+0x64>)
 80177a6:	f00f fe4f 	bl	8027448 <HAL_SPI_Init>
 80177aa:	4603      	mov	r3, r0
 80177ac:	2b00      	cmp	r3, #0
 80177ae:	d001      	beq.n	80177b4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80177b0:	f7ff feba 	bl	8017528 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80177b4:	bf00      	nop
 80177b6:	bd80      	pop	{r7, pc}
 80177b8:	2001c09c 	.word	0x2001c09c
 80177bc:	40003800 	.word	0x40003800

080177c0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80177c0:	b580      	push	{r7, lr}
 80177c2:	b08a      	sub	sp, #40	; 0x28
 80177c4:	af00      	add	r7, sp, #0
 80177c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80177c8:	f107 0314 	add.w	r3, r7, #20
 80177cc:	2200      	movs	r2, #0
 80177ce:	601a      	str	r2, [r3, #0]
 80177d0:	605a      	str	r2, [r3, #4]
 80177d2:	609a      	str	r2, [r3, #8]
 80177d4:	60da      	str	r2, [r3, #12]
 80177d6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80177d8:	687b      	ldr	r3, [r7, #4]
 80177da:	681b      	ldr	r3, [r3, #0]
 80177dc:	4a28      	ldr	r2, [pc, #160]	; (8017880 <HAL_SPI_MspInit+0xc0>)
 80177de:	4293      	cmp	r3, r2
 80177e0:	d14a      	bne.n	8017878 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80177e2:	2300      	movs	r3, #0
 80177e4:	613b      	str	r3, [r7, #16]
 80177e6:	4b27      	ldr	r3, [pc, #156]	; (8017884 <HAL_SPI_MspInit+0xc4>)
 80177e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80177ea:	4a26      	ldr	r2, [pc, #152]	; (8017884 <HAL_SPI_MspInit+0xc4>)
 80177ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80177f0:	6413      	str	r3, [r2, #64]	; 0x40
 80177f2:	4b24      	ldr	r3, [pc, #144]	; (8017884 <HAL_SPI_MspInit+0xc4>)
 80177f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80177f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80177fa:	613b      	str	r3, [r7, #16]
 80177fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80177fe:	2300      	movs	r3, #0
 8017800:	60fb      	str	r3, [r7, #12]
 8017802:	4b20      	ldr	r3, [pc, #128]	; (8017884 <HAL_SPI_MspInit+0xc4>)
 8017804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017806:	4a1f      	ldr	r2, [pc, #124]	; (8017884 <HAL_SPI_MspInit+0xc4>)
 8017808:	f043 0304 	orr.w	r3, r3, #4
 801780c:	6313      	str	r3, [r2, #48]	; 0x30
 801780e:	4b1d      	ldr	r3, [pc, #116]	; (8017884 <HAL_SPI_MspInit+0xc4>)
 8017810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017812:	f003 0304 	and.w	r3, r3, #4
 8017816:	60fb      	str	r3, [r7, #12]
 8017818:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 801781a:	2300      	movs	r3, #0
 801781c:	60bb      	str	r3, [r7, #8]
 801781e:	4b19      	ldr	r3, [pc, #100]	; (8017884 <HAL_SPI_MspInit+0xc4>)
 8017820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017822:	4a18      	ldr	r2, [pc, #96]	; (8017884 <HAL_SPI_MspInit+0xc4>)
 8017824:	f043 0302 	orr.w	r3, r3, #2
 8017828:	6313      	str	r3, [r2, #48]	; 0x30
 801782a:	4b16      	ldr	r3, [pc, #88]	; (8017884 <HAL_SPI_MspInit+0xc4>)
 801782c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801782e:	f003 0302 	and.w	r3, r3, #2
 8017832:	60bb      	str	r3, [r7, #8]
 8017834:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8017836:	230c      	movs	r3, #12
 8017838:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801783a:	2302      	movs	r3, #2
 801783c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801783e:	2300      	movs	r3, #0
 8017840:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8017842:	2303      	movs	r3, #3
 8017844:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8017846:	2305      	movs	r3, #5
 8017848:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 801784a:	f107 0314 	add.w	r3, r7, #20
 801784e:	4619      	mov	r1, r3
 8017850:	480d      	ldr	r0, [pc, #52]	; (8017888 <HAL_SPI_MspInit+0xc8>)
 8017852:	f00e ffb5 	bl	80267c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8017856:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801785a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801785c:	2302      	movs	r3, #2
 801785e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017860:	2300      	movs	r3, #0
 8017862:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8017864:	2303      	movs	r3, #3
 8017866:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8017868:	2305      	movs	r3, #5
 801786a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801786c:	f107 0314 	add.w	r3, r7, #20
 8017870:	4619      	mov	r1, r3
 8017872:	4806      	ldr	r0, [pc, #24]	; (801788c <HAL_SPI_MspInit+0xcc>)
 8017874:	f00e ffa4 	bl	80267c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8017878:	bf00      	nop
 801787a:	3728      	adds	r7, #40	; 0x28
 801787c:	46bd      	mov	sp, r7
 801787e:	bd80      	pop	{r7, pc}
 8017880:	40003800 	.word	0x40003800
 8017884:	40023800 	.word	0x40023800
 8017888:	40020800 	.word	0x40020800
 801788c:	40020400 	.word	0x40020400

08017890 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8017890:	b580      	push	{r7, lr}
 8017892:	b082      	sub	sp, #8
 8017894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8017896:	2300      	movs	r3, #0
 8017898:	607b      	str	r3, [r7, #4]
 801789a:	4b12      	ldr	r3, [pc, #72]	; (80178e4 <HAL_MspInit+0x54>)
 801789c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801789e:	4a11      	ldr	r2, [pc, #68]	; (80178e4 <HAL_MspInit+0x54>)
 80178a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80178a4:	6453      	str	r3, [r2, #68]	; 0x44
 80178a6:	4b0f      	ldr	r3, [pc, #60]	; (80178e4 <HAL_MspInit+0x54>)
 80178a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80178aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80178ae:	607b      	str	r3, [r7, #4]
 80178b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80178b2:	2300      	movs	r3, #0
 80178b4:	603b      	str	r3, [r7, #0]
 80178b6:	4b0b      	ldr	r3, [pc, #44]	; (80178e4 <HAL_MspInit+0x54>)
 80178b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80178ba:	4a0a      	ldr	r2, [pc, #40]	; (80178e4 <HAL_MspInit+0x54>)
 80178bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80178c0:	6413      	str	r3, [r2, #64]	; 0x40
 80178c2:	4b08      	ldr	r3, [pc, #32]	; (80178e4 <HAL_MspInit+0x54>)
 80178c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80178c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80178ca:	603b      	str	r3, [r7, #0]
 80178cc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80178ce:	2200      	movs	r2, #0
 80178d0:	210f      	movs	r1, #15
 80178d2:	f06f 0001 	mvn.w	r0, #1
 80178d6:	f00e fbd9 	bl	802608c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80178da:	bf00      	nop
 80178dc:	3708      	adds	r7, #8
 80178de:	46bd      	mov	sp, r7
 80178e0:	bd80      	pop	{r7, pc}
 80178e2:	bf00      	nop
 80178e4:	40023800 	.word	0x40023800

080178e8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80178e8:	b580      	push	{r7, lr}
 80178ea:	b08c      	sub	sp, #48	; 0x30
 80178ec:	af00      	add	r7, sp, #0
 80178ee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80178f0:	2300      	movs	r3, #0
 80178f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80178f4:	2300      	movs	r3, #0
 80178f6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM5 IRQ priority */
  HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority ,0);
 80178f8:	2200      	movs	r2, #0
 80178fa:	6879      	ldr	r1, [r7, #4]
 80178fc:	2032      	movs	r0, #50	; 0x32
 80178fe:	f00e fbc5 	bl	802608c <HAL_NVIC_SetPriority>

  /* Enable the TIM5 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8017902:	2032      	movs	r0, #50	; 0x32
 8017904:	f00e fbde 	bl	80260c4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8017908:	2300      	movs	r3, #0
 801790a:	60fb      	str	r3, [r7, #12]
 801790c:	4b1f      	ldr	r3, [pc, #124]	; (801798c <HAL_InitTick+0xa4>)
 801790e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017910:	4a1e      	ldr	r2, [pc, #120]	; (801798c <HAL_InitTick+0xa4>)
 8017912:	f043 0308 	orr.w	r3, r3, #8
 8017916:	6413      	str	r3, [r2, #64]	; 0x40
 8017918:	4b1c      	ldr	r3, [pc, #112]	; (801798c <HAL_InitTick+0xa4>)
 801791a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801791c:	f003 0308 	and.w	r3, r3, #8
 8017920:	60fb      	str	r3, [r7, #12]
 8017922:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8017924:	f107 0210 	add.w	r2, r7, #16
 8017928:	f107 0314 	add.w	r3, r7, #20
 801792c:	4611      	mov	r1, r2
 801792e:	4618      	mov	r0, r3
 8017930:	f00f fd58 	bl	80273e4 <HAL_RCC_GetClockConfig>

  /* Compute TIM5 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8017934:	f00f fd42 	bl	80273bc <HAL_RCC_GetPCLK1Freq>
 8017938:	4603      	mov	r3, r0
 801793a:	005b      	lsls	r3, r3, #1
 801793c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 801793e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017940:	4a13      	ldr	r2, [pc, #76]	; (8017990 <HAL_InitTick+0xa8>)
 8017942:	fba2 2303 	umull	r2, r3, r2, r3
 8017946:	0c9b      	lsrs	r3, r3, #18
 8017948:	3b01      	subs	r3, #1
 801794a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 801794c:	4b11      	ldr	r3, [pc, #68]	; (8017994 <HAL_InitTick+0xac>)
 801794e:	4a12      	ldr	r2, [pc, #72]	; (8017998 <HAL_InitTick+0xb0>)
 8017950:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8017952:	4b10      	ldr	r3, [pc, #64]	; (8017994 <HAL_InitTick+0xac>)
 8017954:	f240 32e7 	movw	r2, #999	; 0x3e7
 8017958:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 801795a:	4a0e      	ldr	r2, [pc, #56]	; (8017994 <HAL_InitTick+0xac>)
 801795c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801795e:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8017960:	4b0c      	ldr	r3, [pc, #48]	; (8017994 <HAL_InitTick+0xac>)
 8017962:	2200      	movs	r2, #0
 8017964:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8017966:	4b0b      	ldr	r3, [pc, #44]	; (8017994 <HAL_InitTick+0xac>)
 8017968:	2200      	movs	r2, #0
 801796a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim5) == HAL_OK)
 801796c:	4809      	ldr	r0, [pc, #36]	; (8017994 <HAL_InitTick+0xac>)
 801796e:	f010 fb13 	bl	8027f98 <HAL_TIM_Base_Init>
 8017972:	4603      	mov	r3, r0
 8017974:	2b00      	cmp	r3, #0
 8017976:	d104      	bne.n	8017982 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim5);
 8017978:	4806      	ldr	r0, [pc, #24]	; (8017994 <HAL_InitTick+0xac>)
 801797a:	f010 fbc5 	bl	8028108 <HAL_TIM_Base_Start_IT>
 801797e:	4603      	mov	r3, r0
 8017980:	e000      	b.n	8017984 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8017982:	2301      	movs	r3, #1
}
 8017984:	4618      	mov	r0, r3
 8017986:	3730      	adds	r7, #48	; 0x30
 8017988:	46bd      	mov	sp, r7
 801798a:	bd80      	pop	{r7, pc}
 801798c:	40023800 	.word	0x40023800
 8017990:	431bde83 	.word	0x431bde83
 8017994:	2001c0f4 	.word	0x2001c0f4
 8017998:	40000c00 	.word	0x40000c00

0801799c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 801799c:	b480      	push	{r7}
 801799e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80179a0:	e7fe      	b.n	80179a0 <NMI_Handler+0x4>

080179a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80179a2:	b480      	push	{r7}
 80179a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80179a6:	e7fe      	b.n	80179a6 <HardFault_Handler+0x4>

080179a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80179a8:	b480      	push	{r7}
 80179aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80179ac:	e7fe      	b.n	80179ac <MemManage_Handler+0x4>

080179ae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80179ae:	b480      	push	{r7}
 80179b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80179b2:	e7fe      	b.n	80179b2 <BusFault_Handler+0x4>

080179b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80179b4:	b480      	push	{r7}
 80179b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80179b8:	e7fe      	b.n	80179b8 <UsageFault_Handler+0x4>

080179ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80179ba:	b480      	push	{r7}
 80179bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80179be:	bf00      	nop
 80179c0:	46bd      	mov	sp, r7
 80179c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80179c6:	4770      	bx	lr

080179c8 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80179c8:	b580      	push	{r7, lr}
 80179ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(AIR_plus_closed_Pin);
 80179cc:	2010      	movs	r0, #16
 80179ce:	f00f f8ad 	bl	8026b2c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80179d2:	bf00      	nop
 80179d4:	bd80      	pop	{r7, pc}
	...

080179d8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80179d8:	b580      	push	{r7, lr}
 80179da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80179dc:	4802      	ldr	r0, [pc, #8]	; (80179e8 <ADC_IRQHandler+0x10>)
 80179de:	f00c feb4 	bl	802474a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80179e2:	bf00      	nop
 80179e4:	bd80      	pop	{r7, pc}
 80179e6:	bf00      	nop
 80179e8:	2001bf00 	.word	0x2001bf00

080179ec <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 80179ec:	b580      	push	{r7, lr}
 80179ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80179f0:	4802      	ldr	r0, [pc, #8]	; (80179fc <CAN1_TX_IRQHandler+0x10>)
 80179f2:	f00e f86d 	bl	8025ad0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 80179f6:	bf00      	nop
 80179f8:	bd80      	pop	{r7, pc}
 80179fa:	bf00      	nop
 80179fc:	2001bfd0 	.word	0x2001bfd0

08017a00 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8017a00:	b580      	push	{r7, lr}
 8017a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8017a04:	4802      	ldr	r0, [pc, #8]	; (8017a10 <CAN1_RX0_IRQHandler+0x10>)
 8017a06:	f00e f863 	bl	8025ad0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8017a0a:	bf00      	nop
 8017a0c:	bd80      	pop	{r7, pc}
 8017a0e:	bf00      	nop
 8017a10:	2001bfd0 	.word	0x2001bfd0

08017a14 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8017a14:	b580      	push	{r7, lr}
 8017a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8017a18:	4802      	ldr	r0, [pc, #8]	; (8017a24 <CAN1_RX1_IRQHandler+0x10>)
 8017a1a:	f00e f859 	bl	8025ad0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8017a1e:	bf00      	nop
 8017a20:	bd80      	pop	{r7, pc}
 8017a22:	bf00      	nop
 8017a24:	2001bfd0 	.word	0x2001bfd0

08017a28 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8017a28:	b580      	push	{r7, lr}
 8017a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(AIR_minus_closed_Pin);
 8017a2c:	2020      	movs	r0, #32
 8017a2e:	f00f f87d 	bl	8026b2c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(precharge_closed_Pin);
 8017a32:	2040      	movs	r0, #64	; 0x40
 8017a34:	f00f f87a 	bl	8026b2c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8017a38:	bf00      	nop
 8017a3a:	bd80      	pop	{r7, pc}

08017a3c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8017a3c:	b580      	push	{r7, lr}
 8017a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8017a40:	4802      	ldr	r0, [pc, #8]	; (8017a4c <TIM2_IRQHandler+0x10>)
 8017a42:	f010 ff51 	bl	80288e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8017a46:	bf00      	nop
 8017a48:	bd80      	pop	{r7, pc}
 8017a4a:	bf00      	nop
 8017a4c:	2001c1cc 	.word	0x2001c1cc

08017a50 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8017a50:	b580      	push	{r7, lr}
 8017a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8017a54:	4802      	ldr	r0, [pc, #8]	; (8017a60 <TIM3_IRQHandler+0x10>)
 8017a56:	f010 ff47 	bl	80288e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8017a5a:	bf00      	nop
 8017a5c:	bd80      	pop	{r7, pc}
 8017a5e:	bf00      	nop
 8017a60:	2001c13c 	.word	0x2001c13c

08017a64 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8017a64:	b580      	push	{r7, lr}
 8017a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8017a68:	4802      	ldr	r0, [pc, #8]	; (8017a74 <TIM5_IRQHandler+0x10>)
 8017a6a:	f010 ff3d 	bl	80288e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8017a6e:	bf00      	nop
 8017a70:	bd80      	pop	{r7, pc}
 8017a72:	bf00      	nop
 8017a74:	2001c0f4 	.word	0x2001c0f4

08017a78 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8017a78:	b580      	push	{r7, lr}
 8017a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8017a7c:	4802      	ldr	r0, [pc, #8]	; (8017a88 <DMA2_Stream0_IRQHandler+0x10>)
 8017a7e:	f00e fc35 	bl	80262ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8017a82:	bf00      	nop
 8017a84:	bd80      	pop	{r7, pc}
 8017a86:	bf00      	nop
 8017a88:	2001bf48 	.word	0x2001bf48

08017a8c <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 8017a8c:	b580      	push	{r7, lr}
 8017a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8017a90:	4802      	ldr	r0, [pc, #8]	; (8017a9c <CAN2_TX_IRQHandler+0x10>)
 8017a92:	f00e f81d 	bl	8025ad0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 8017a96:	bf00      	nop
 8017a98:	bd80      	pop	{r7, pc}
 8017a9a:	bf00      	nop
 8017a9c:	2001bfa8 	.word	0x2001bfa8

08017aa0 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8017aa0:	b580      	push	{r7, lr}
 8017aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8017aa4:	4802      	ldr	r0, [pc, #8]	; (8017ab0 <CAN2_RX0_IRQHandler+0x10>)
 8017aa6:	f00e f813 	bl	8025ad0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8017aaa:	bf00      	nop
 8017aac:	bd80      	pop	{r7, pc}
 8017aae:	bf00      	nop
 8017ab0:	2001bfa8 	.word	0x2001bfa8

08017ab4 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 8017ab4:	b580      	push	{r7, lr}
 8017ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8017ab8:	4802      	ldr	r0, [pc, #8]	; (8017ac4 <CAN2_RX1_IRQHandler+0x10>)
 8017aba:	f00e f809 	bl	8025ad0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 8017abe:	bf00      	nop
 8017ac0:	bd80      	pop	{r7, pc}
 8017ac2:	bf00      	nop
 8017ac4:	2001bfa8 	.word	0x2001bfa8

08017ac8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8017ac8:	b480      	push	{r7}
 8017aca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8017acc:	4b06      	ldr	r3, [pc, #24]	; (8017ae8 <SystemInit+0x20>)
 8017ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8017ad2:	4a05      	ldr	r2, [pc, #20]	; (8017ae8 <SystemInit+0x20>)
 8017ad4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8017ad8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8017adc:	bf00      	nop
 8017ade:	46bd      	mov	sp, r7
 8017ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ae4:	4770      	bx	lr
 8017ae6:	bf00      	nop
 8017ae8:	e000ed00 	.word	0xe000ed00

08017aec <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8017aec:	b580      	push	{r7, lr}
 8017aee:	b096      	sub	sp, #88	; 0x58
 8017af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8017af2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8017af6:	2200      	movs	r2, #0
 8017af8:	601a      	str	r2, [r3, #0]
 8017afa:	605a      	str	r2, [r3, #4]
 8017afc:	609a      	str	r2, [r3, #8]
 8017afe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8017b00:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8017b04:	2200      	movs	r2, #0
 8017b06:	601a      	str	r2, [r3, #0]
 8017b08:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8017b0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8017b0e:	2200      	movs	r2, #0
 8017b10:	601a      	str	r2, [r3, #0]
 8017b12:	605a      	str	r2, [r3, #4]
 8017b14:	609a      	str	r2, [r3, #8]
 8017b16:	60da      	str	r2, [r3, #12]
 8017b18:	611a      	str	r2, [r3, #16]
 8017b1a:	615a      	str	r2, [r3, #20]
 8017b1c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8017b1e:	1d3b      	adds	r3, r7, #4
 8017b20:	2220      	movs	r2, #32
 8017b22:	2100      	movs	r1, #0
 8017b24:	4618      	mov	r0, r3
 8017b26:	f016 fd43 	bl	802e5b0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8017b2a:	4b3e      	ldr	r3, [pc, #248]	; (8017c24 <MX_TIM1_Init+0x138>)
 8017b2c:	4a3e      	ldr	r2, [pc, #248]	; (8017c28 <MX_TIM1_Init+0x13c>)
 8017b2e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8017b30:	4b3c      	ldr	r3, [pc, #240]	; (8017c24 <MX_TIM1_Init+0x138>)
 8017b32:	2200      	movs	r2, #0
 8017b34:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8017b36:	4b3b      	ldr	r3, [pc, #236]	; (8017c24 <MX_TIM1_Init+0x138>)
 8017b38:	2200      	movs	r2, #0
 8017b3a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8017b3c:	4b39      	ldr	r3, [pc, #228]	; (8017c24 <MX_TIM1_Init+0x138>)
 8017b3e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017b42:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8017b44:	4b37      	ldr	r3, [pc, #220]	; (8017c24 <MX_TIM1_Init+0x138>)
 8017b46:	2200      	movs	r2, #0
 8017b48:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8017b4a:	4b36      	ldr	r3, [pc, #216]	; (8017c24 <MX_TIM1_Init+0x138>)
 8017b4c:	2200      	movs	r2, #0
 8017b4e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8017b50:	4b34      	ldr	r3, [pc, #208]	; (8017c24 <MX_TIM1_Init+0x138>)
 8017b52:	2200      	movs	r2, #0
 8017b54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8017b56:	4833      	ldr	r0, [pc, #204]	; (8017c24 <MX_TIM1_Init+0x138>)
 8017b58:	f010 fa1e 	bl	8027f98 <HAL_TIM_Base_Init>
 8017b5c:	4603      	mov	r3, r0
 8017b5e:	2b00      	cmp	r3, #0
 8017b60:	d001      	beq.n	8017b66 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8017b62:	f7ff fce1 	bl	8017528 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8017b66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8017b6a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8017b6c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8017b70:	4619      	mov	r1, r3
 8017b72:	482c      	ldr	r0, [pc, #176]	; (8017c24 <MX_TIM1_Init+0x138>)
 8017b74:	f011 f91e 	bl	8028db4 <HAL_TIM_ConfigClockSource>
 8017b78:	4603      	mov	r3, r0
 8017b7a:	2b00      	cmp	r3, #0
 8017b7c:	d001      	beq.n	8017b82 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8017b7e:	f7ff fcd3 	bl	8017528 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8017b82:	4828      	ldr	r0, [pc, #160]	; (8017c24 <MX_TIM1_Init+0x138>)
 8017b84:	f010 fb30 	bl	80281e8 <HAL_TIM_PWM_Init>
 8017b88:	4603      	mov	r3, r0
 8017b8a:	2b00      	cmp	r3, #0
 8017b8c:	d001      	beq.n	8017b92 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8017b8e:	f7ff fccb 	bl	8017528 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8017b92:	2300      	movs	r3, #0
 8017b94:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8017b96:	2300      	movs	r3, #0
 8017b98:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8017b9a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8017b9e:	4619      	mov	r1, r3
 8017ba0:	4820      	ldr	r0, [pc, #128]	; (8017c24 <MX_TIM1_Init+0x138>)
 8017ba2:	f011 ff3f 	bl	8029a24 <HAL_TIMEx_MasterConfigSynchronization>
 8017ba6:	4603      	mov	r3, r0
 8017ba8:	2b00      	cmp	r3, #0
 8017baa:	d001      	beq.n	8017bb0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8017bac:	f7ff fcbc 	bl	8017528 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8017bb0:	2360      	movs	r3, #96	; 0x60
 8017bb2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8017bb4:	2300      	movs	r3, #0
 8017bb6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8017bb8:	2300      	movs	r3, #0
 8017bba:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8017bbc:	2300      	movs	r3, #0
 8017bbe:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8017bc0:	2300      	movs	r3, #0
 8017bc2:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8017bc4:	2300      	movs	r3, #0
 8017bc6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8017bc8:	2300      	movs	r3, #0
 8017bca:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8017bcc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8017bd0:	2208      	movs	r2, #8
 8017bd2:	4619      	mov	r1, r3
 8017bd4:	4813      	ldr	r0, [pc, #76]	; (8017c24 <MX_TIM1_Init+0x138>)
 8017bd6:	f011 f82b 	bl	8028c30 <HAL_TIM_PWM_ConfigChannel>
 8017bda:	4603      	mov	r3, r0
 8017bdc:	2b00      	cmp	r3, #0
 8017bde:	d001      	beq.n	8017be4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8017be0:	f7ff fca2 	bl	8017528 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8017be4:	2300      	movs	r3, #0
 8017be6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8017be8:	2300      	movs	r3, #0
 8017bea:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8017bec:	2300      	movs	r3, #0
 8017bee:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8017bf0:	2300      	movs	r3, #0
 8017bf2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8017bf4:	2300      	movs	r3, #0
 8017bf6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8017bf8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8017bfc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8017bfe:	2300      	movs	r3, #0
 8017c00:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8017c02:	1d3b      	adds	r3, r7, #4
 8017c04:	4619      	mov	r1, r3
 8017c06:	4807      	ldr	r0, [pc, #28]	; (8017c24 <MX_TIM1_Init+0x138>)
 8017c08:	f011 ff88 	bl	8029b1c <HAL_TIMEx_ConfigBreakDeadTime>
 8017c0c:	4603      	mov	r3, r0
 8017c0e:	2b00      	cmp	r3, #0
 8017c10:	d001      	beq.n	8017c16 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8017c12:	f7ff fc89 	bl	8017528 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8017c16:	4803      	ldr	r0, [pc, #12]	; (8017c24 <MX_TIM1_Init+0x138>)
 8017c18:	f000 f974 	bl	8017f04 <HAL_TIM_MspPostInit>

}
 8017c1c:	bf00      	nop
 8017c1e:	3758      	adds	r7, #88	; 0x58
 8017c20:	46bd      	mov	sp, r7
 8017c22:	bd80      	pop	{r7, pc}
 8017c24:	2001c184 	.word	0x2001c184
 8017c28:	40010000 	.word	0x40010000

08017c2c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8017c2c:	b580      	push	{r7, lr}
 8017c2e:	b090      	sub	sp, #64	; 0x40
 8017c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8017c32:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8017c36:	2200      	movs	r2, #0
 8017c38:	601a      	str	r2, [r3, #0]
 8017c3a:	605a      	str	r2, [r3, #4]
 8017c3c:	609a      	str	r2, [r3, #8]
 8017c3e:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8017c40:	f107 031c 	add.w	r3, r7, #28
 8017c44:	2200      	movs	r2, #0
 8017c46:	601a      	str	r2, [r3, #0]
 8017c48:	605a      	str	r2, [r3, #4]
 8017c4a:	609a      	str	r2, [r3, #8]
 8017c4c:	60da      	str	r2, [r3, #12]
 8017c4e:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8017c50:	f107 030c 	add.w	r3, r7, #12
 8017c54:	2200      	movs	r2, #0
 8017c56:	601a      	str	r2, [r3, #0]
 8017c58:	605a      	str	r2, [r3, #4]
 8017c5a:	609a      	str	r2, [r3, #8]
 8017c5c:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8017c5e:	1d3b      	adds	r3, r7, #4
 8017c60:	2200      	movs	r2, #0
 8017c62:	601a      	str	r2, [r3, #0]
 8017c64:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8017c66:	4b3e      	ldr	r3, [pc, #248]	; (8017d60 <MX_TIM2_Init+0x134>)
 8017c68:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8017c6c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8017c6e:	4b3c      	ldr	r3, [pc, #240]	; (8017d60 <MX_TIM2_Init+0x134>)
 8017c70:	2200      	movs	r2, #0
 8017c72:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8017c74:	4b3a      	ldr	r3, [pc, #232]	; (8017d60 <MX_TIM2_Init+0x134>)
 8017c76:	2200      	movs	r2, #0
 8017c78:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8017c7a:	4b39      	ldr	r3, [pc, #228]	; (8017d60 <MX_TIM2_Init+0x134>)
 8017c7c:	f04f 32ff 	mov.w	r2, #4294967295
 8017c80:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8017c82:	4b37      	ldr	r3, [pc, #220]	; (8017d60 <MX_TIM2_Init+0x134>)
 8017c84:	2200      	movs	r2, #0
 8017c86:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8017c88:	4b35      	ldr	r3, [pc, #212]	; (8017d60 <MX_TIM2_Init+0x134>)
 8017c8a:	2200      	movs	r2, #0
 8017c8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8017c8e:	4834      	ldr	r0, [pc, #208]	; (8017d60 <MX_TIM2_Init+0x134>)
 8017c90:	f010 f982 	bl	8027f98 <HAL_TIM_Base_Init>
 8017c94:	4603      	mov	r3, r0
 8017c96:	2b00      	cmp	r3, #0
 8017c98:	d001      	beq.n	8017c9e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8017c9a:	f7ff fc45 	bl	8017528 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8017c9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8017ca2:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8017ca4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8017ca8:	4619      	mov	r1, r3
 8017caa:	482d      	ldr	r0, [pc, #180]	; (8017d60 <MX_TIM2_Init+0x134>)
 8017cac:	f011 f882 	bl	8028db4 <HAL_TIM_ConfigClockSource>
 8017cb0:	4603      	mov	r3, r0
 8017cb2:	2b00      	cmp	r3, #0
 8017cb4:	d001      	beq.n	8017cba <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8017cb6:	f7ff fc37 	bl	8017528 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8017cba:	4829      	ldr	r0, [pc, #164]	; (8017d60 <MX_TIM2_Init+0x134>)
 8017cbc:	f010 fbb6 	bl	802842c <HAL_TIM_IC_Init>
 8017cc0:	4603      	mov	r3, r0
 8017cc2:	2b00      	cmp	r3, #0
 8017cc4:	d001      	beq.n	8017cca <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8017cc6:	f7ff fc2f 	bl	8017528 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8017cca:	2304      	movs	r3, #4
 8017ccc:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8017cce:	2350      	movs	r3, #80	; 0x50
 8017cd0:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8017cd2:	2300      	movs	r3, #0
 8017cd4:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8017cd6:	2300      	movs	r3, #0
 8017cd8:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8017cda:	2300      	movs	r3, #0
 8017cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8017cde:	f107 031c 	add.w	r3, r7, #28
 8017ce2:	4619      	mov	r1, r3
 8017ce4:	481e      	ldr	r0, [pc, #120]	; (8017d60 <MX_TIM2_Init+0x134>)
 8017ce6:	f011 f92c 	bl	8028f42 <HAL_TIM_SlaveConfigSynchro>
 8017cea:	4603      	mov	r3, r0
 8017cec:	2b00      	cmp	r3, #0
 8017cee:	d001      	beq.n	8017cf4 <MX_TIM2_Init+0xc8>
  {
    Error_Handler();
 8017cf0:	f7ff fc1a 	bl	8017528 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8017cf4:	2300      	movs	r3, #0
 8017cf6:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8017cf8:	2301      	movs	r3, #1
 8017cfa:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8017cfc:	2300      	movs	r3, #0
 8017cfe:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8017d00:	2300      	movs	r3, #0
 8017d02:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8017d04:	f107 030c 	add.w	r3, r7, #12
 8017d08:	2200      	movs	r2, #0
 8017d0a:	4619      	mov	r1, r3
 8017d0c:	4814      	ldr	r0, [pc, #80]	; (8017d60 <MX_TIM2_Init+0x134>)
 8017d0e:	f010 fef3 	bl	8028af8 <HAL_TIM_IC_ConfigChannel>
 8017d12:	4603      	mov	r3, r0
 8017d14:	2b00      	cmp	r3, #0
 8017d16:	d001      	beq.n	8017d1c <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8017d18:	f7ff fc06 	bl	8017528 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8017d1c:	2302      	movs	r3, #2
 8017d1e:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8017d20:	2302      	movs	r3, #2
 8017d22:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8017d24:	f107 030c 	add.w	r3, r7, #12
 8017d28:	2204      	movs	r2, #4
 8017d2a:	4619      	mov	r1, r3
 8017d2c:	480c      	ldr	r0, [pc, #48]	; (8017d60 <MX_TIM2_Init+0x134>)
 8017d2e:	f010 fee3 	bl	8028af8 <HAL_TIM_IC_ConfigChannel>
 8017d32:	4603      	mov	r3, r0
 8017d34:	2b00      	cmp	r3, #0
 8017d36:	d001      	beq.n	8017d3c <MX_TIM2_Init+0x110>
  {
    Error_Handler();
 8017d38:	f7ff fbf6 	bl	8017528 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8017d3c:	2300      	movs	r3, #0
 8017d3e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8017d40:	2300      	movs	r3, #0
 8017d42:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8017d44:	1d3b      	adds	r3, r7, #4
 8017d46:	4619      	mov	r1, r3
 8017d48:	4805      	ldr	r0, [pc, #20]	; (8017d60 <MX_TIM2_Init+0x134>)
 8017d4a:	f011 fe6b 	bl	8029a24 <HAL_TIMEx_MasterConfigSynchronization>
 8017d4e:	4603      	mov	r3, r0
 8017d50:	2b00      	cmp	r3, #0
 8017d52:	d001      	beq.n	8017d58 <MX_TIM2_Init+0x12c>
  {
    Error_Handler();
 8017d54:	f7ff fbe8 	bl	8017528 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8017d58:	bf00      	nop
 8017d5a:	3740      	adds	r7, #64	; 0x40
 8017d5c:	46bd      	mov	sp, r7
 8017d5e:	bd80      	pop	{r7, pc}
 8017d60:	2001c1cc 	.word	0x2001c1cc

08017d64 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8017d64:	b580      	push	{r7, lr}
 8017d66:	b086      	sub	sp, #24
 8017d68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8017d6a:	f107 0308 	add.w	r3, r7, #8
 8017d6e:	2200      	movs	r2, #0
 8017d70:	601a      	str	r2, [r3, #0]
 8017d72:	605a      	str	r2, [r3, #4]
 8017d74:	609a      	str	r2, [r3, #8]
 8017d76:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8017d78:	463b      	mov	r3, r7
 8017d7a:	2200      	movs	r2, #0
 8017d7c:	601a      	str	r2, [r3, #0]
 8017d7e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8017d80:	4b1d      	ldr	r3, [pc, #116]	; (8017df8 <MX_TIM3_Init+0x94>)
 8017d82:	4a1e      	ldr	r2, [pc, #120]	; (8017dfc <MX_TIM3_Init+0x98>)
 8017d84:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8017d86:	4b1c      	ldr	r3, [pc, #112]	; (8017df8 <MX_TIM3_Init+0x94>)
 8017d88:	2200      	movs	r2, #0
 8017d8a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8017d8c:	4b1a      	ldr	r3, [pc, #104]	; (8017df8 <MX_TIM3_Init+0x94>)
 8017d8e:	2200      	movs	r2, #0
 8017d90:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8017d92:	4b19      	ldr	r3, [pc, #100]	; (8017df8 <MX_TIM3_Init+0x94>)
 8017d94:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017d98:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8017d9a:	4b17      	ldr	r3, [pc, #92]	; (8017df8 <MX_TIM3_Init+0x94>)
 8017d9c:	2200      	movs	r2, #0
 8017d9e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8017da0:	4b15      	ldr	r3, [pc, #84]	; (8017df8 <MX_TIM3_Init+0x94>)
 8017da2:	2200      	movs	r2, #0
 8017da4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8017da6:	4814      	ldr	r0, [pc, #80]	; (8017df8 <MX_TIM3_Init+0x94>)
 8017da8:	f010 f8f6 	bl	8027f98 <HAL_TIM_Base_Init>
 8017dac:	4603      	mov	r3, r0
 8017dae:	2b00      	cmp	r3, #0
 8017db0:	d001      	beq.n	8017db6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8017db2:	f7ff fbb9 	bl	8017528 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8017db6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8017dba:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8017dbc:	f107 0308 	add.w	r3, r7, #8
 8017dc0:	4619      	mov	r1, r3
 8017dc2:	480d      	ldr	r0, [pc, #52]	; (8017df8 <MX_TIM3_Init+0x94>)
 8017dc4:	f010 fff6 	bl	8028db4 <HAL_TIM_ConfigClockSource>
 8017dc8:	4603      	mov	r3, r0
 8017dca:	2b00      	cmp	r3, #0
 8017dcc:	d001      	beq.n	8017dd2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8017dce:	f7ff fbab 	bl	8017528 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8017dd2:	2320      	movs	r3, #32
 8017dd4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8017dd6:	2300      	movs	r3, #0
 8017dd8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8017dda:	463b      	mov	r3, r7
 8017ddc:	4619      	mov	r1, r3
 8017dde:	4806      	ldr	r0, [pc, #24]	; (8017df8 <MX_TIM3_Init+0x94>)
 8017de0:	f011 fe20 	bl	8029a24 <HAL_TIMEx_MasterConfigSynchronization>
 8017de4:	4603      	mov	r3, r0
 8017de6:	2b00      	cmp	r3, #0
 8017de8:	d001      	beq.n	8017dee <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8017dea:	f7ff fb9d 	bl	8017528 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8017dee:	bf00      	nop
 8017df0:	3718      	adds	r7, #24
 8017df2:	46bd      	mov	sp, r7
 8017df4:	bd80      	pop	{r7, pc}
 8017df6:	bf00      	nop
 8017df8:	2001c13c 	.word	0x2001c13c
 8017dfc:	40000400 	.word	0x40000400

08017e00 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8017e00:	b580      	push	{r7, lr}
 8017e02:	b08c      	sub	sp, #48	; 0x30
 8017e04:	af00      	add	r7, sp, #0
 8017e06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017e08:	f107 031c 	add.w	r3, r7, #28
 8017e0c:	2200      	movs	r2, #0
 8017e0e:	601a      	str	r2, [r3, #0]
 8017e10:	605a      	str	r2, [r3, #4]
 8017e12:	609a      	str	r2, [r3, #8]
 8017e14:	60da      	str	r2, [r3, #12]
 8017e16:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8017e18:	687b      	ldr	r3, [r7, #4]
 8017e1a:	681b      	ldr	r3, [r3, #0]
 8017e1c:	4a35      	ldr	r2, [pc, #212]	; (8017ef4 <HAL_TIM_Base_MspInit+0xf4>)
 8017e1e:	4293      	cmp	r3, r2
 8017e20:	d10e      	bne.n	8017e40 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8017e22:	2300      	movs	r3, #0
 8017e24:	61bb      	str	r3, [r7, #24]
 8017e26:	4b34      	ldr	r3, [pc, #208]	; (8017ef8 <HAL_TIM_Base_MspInit+0xf8>)
 8017e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8017e2a:	4a33      	ldr	r2, [pc, #204]	; (8017ef8 <HAL_TIM_Base_MspInit+0xf8>)
 8017e2c:	f043 0301 	orr.w	r3, r3, #1
 8017e30:	6453      	str	r3, [r2, #68]	; 0x44
 8017e32:	4b31      	ldr	r3, [pc, #196]	; (8017ef8 <HAL_TIM_Base_MspInit+0xf8>)
 8017e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8017e36:	f003 0301 	and.w	r3, r3, #1
 8017e3a:	61bb      	str	r3, [r7, #24]
 8017e3c:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8017e3e:	e055      	b.n	8017eec <HAL_TIM_Base_MspInit+0xec>
  else if(tim_baseHandle->Instance==TIM2)
 8017e40:	687b      	ldr	r3, [r7, #4]
 8017e42:	681b      	ldr	r3, [r3, #0]
 8017e44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8017e48:	d135      	bne.n	8017eb6 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8017e4a:	2300      	movs	r3, #0
 8017e4c:	617b      	str	r3, [r7, #20]
 8017e4e:	4b2a      	ldr	r3, [pc, #168]	; (8017ef8 <HAL_TIM_Base_MspInit+0xf8>)
 8017e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017e52:	4a29      	ldr	r2, [pc, #164]	; (8017ef8 <HAL_TIM_Base_MspInit+0xf8>)
 8017e54:	f043 0301 	orr.w	r3, r3, #1
 8017e58:	6413      	str	r3, [r2, #64]	; 0x40
 8017e5a:	4b27      	ldr	r3, [pc, #156]	; (8017ef8 <HAL_TIM_Base_MspInit+0xf8>)
 8017e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017e5e:	f003 0301 	and.w	r3, r3, #1
 8017e62:	617b      	str	r3, [r7, #20]
 8017e64:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8017e66:	2300      	movs	r3, #0
 8017e68:	613b      	str	r3, [r7, #16]
 8017e6a:	4b23      	ldr	r3, [pc, #140]	; (8017ef8 <HAL_TIM_Base_MspInit+0xf8>)
 8017e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017e6e:	4a22      	ldr	r2, [pc, #136]	; (8017ef8 <HAL_TIM_Base_MspInit+0xf8>)
 8017e70:	f043 0301 	orr.w	r3, r3, #1
 8017e74:	6313      	str	r3, [r2, #48]	; 0x30
 8017e76:	4b20      	ldr	r3, [pc, #128]	; (8017ef8 <HAL_TIM_Base_MspInit+0xf8>)
 8017e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017e7a:	f003 0301 	and.w	r3, r3, #1
 8017e7e:	613b      	str	r3, [r7, #16]
 8017e80:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = IMD_data_Pin;
 8017e82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8017e86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017e88:	2302      	movs	r3, #2
 8017e8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017e8c:	2300      	movs	r3, #0
 8017e8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8017e90:	2300      	movs	r3, #0
 8017e92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8017e94:	2301      	movs	r3, #1
 8017e96:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(IMD_data_GPIO_Port, &GPIO_InitStruct);
 8017e98:	f107 031c 	add.w	r3, r7, #28
 8017e9c:	4619      	mov	r1, r3
 8017e9e:	4817      	ldr	r0, [pc, #92]	; (8017efc <HAL_TIM_Base_MspInit+0xfc>)
 8017ea0:	f00e fc8e 	bl	80267c0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8017ea4:	2200      	movs	r2, #0
 8017ea6:	2105      	movs	r1, #5
 8017ea8:	201c      	movs	r0, #28
 8017eaa:	f00e f8ef 	bl	802608c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8017eae:	201c      	movs	r0, #28
 8017eb0:	f00e f908 	bl	80260c4 <HAL_NVIC_EnableIRQ>
}
 8017eb4:	e01a      	b.n	8017eec <HAL_TIM_Base_MspInit+0xec>
  else if(tim_baseHandle->Instance==TIM3)
 8017eb6:	687b      	ldr	r3, [r7, #4]
 8017eb8:	681b      	ldr	r3, [r3, #0]
 8017eba:	4a11      	ldr	r2, [pc, #68]	; (8017f00 <HAL_TIM_Base_MspInit+0x100>)
 8017ebc:	4293      	cmp	r3, r2
 8017ebe:	d115      	bne.n	8017eec <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8017ec0:	2300      	movs	r3, #0
 8017ec2:	60fb      	str	r3, [r7, #12]
 8017ec4:	4b0c      	ldr	r3, [pc, #48]	; (8017ef8 <HAL_TIM_Base_MspInit+0xf8>)
 8017ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017ec8:	4a0b      	ldr	r2, [pc, #44]	; (8017ef8 <HAL_TIM_Base_MspInit+0xf8>)
 8017eca:	f043 0302 	orr.w	r3, r3, #2
 8017ece:	6413      	str	r3, [r2, #64]	; 0x40
 8017ed0:	4b09      	ldr	r3, [pc, #36]	; (8017ef8 <HAL_TIM_Base_MspInit+0xf8>)
 8017ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017ed4:	f003 0302 	and.w	r3, r3, #2
 8017ed8:	60fb      	str	r3, [r7, #12]
 8017eda:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8017edc:	2200      	movs	r2, #0
 8017ede:	2105      	movs	r1, #5
 8017ee0:	201d      	movs	r0, #29
 8017ee2:	f00e f8d3 	bl	802608c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8017ee6:	201d      	movs	r0, #29
 8017ee8:	f00e f8ec 	bl	80260c4 <HAL_NVIC_EnableIRQ>
}
 8017eec:	bf00      	nop
 8017eee:	3730      	adds	r7, #48	; 0x30
 8017ef0:	46bd      	mov	sp, r7
 8017ef2:	bd80      	pop	{r7, pc}
 8017ef4:	40010000 	.word	0x40010000
 8017ef8:	40023800 	.word	0x40023800
 8017efc:	40020000 	.word	0x40020000
 8017f00:	40000400 	.word	0x40000400

08017f04 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8017f04:	b580      	push	{r7, lr}
 8017f06:	b088      	sub	sp, #32
 8017f08:	af00      	add	r7, sp, #0
 8017f0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017f0c:	f107 030c 	add.w	r3, r7, #12
 8017f10:	2200      	movs	r2, #0
 8017f12:	601a      	str	r2, [r3, #0]
 8017f14:	605a      	str	r2, [r3, #4]
 8017f16:	609a      	str	r2, [r3, #8]
 8017f18:	60da      	str	r2, [r3, #12]
 8017f1a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8017f1c:	687b      	ldr	r3, [r7, #4]
 8017f1e:	681b      	ldr	r3, [r3, #0]
 8017f20:	4a12      	ldr	r2, [pc, #72]	; (8017f6c <HAL_TIM_MspPostInit+0x68>)
 8017f22:	4293      	cmp	r3, r2
 8017f24:	d11e      	bne.n	8017f64 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8017f26:	2300      	movs	r3, #0
 8017f28:	60bb      	str	r3, [r7, #8]
 8017f2a:	4b11      	ldr	r3, [pc, #68]	; (8017f70 <HAL_TIM_MspPostInit+0x6c>)
 8017f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017f2e:	4a10      	ldr	r2, [pc, #64]	; (8017f70 <HAL_TIM_MspPostInit+0x6c>)
 8017f30:	f043 0310 	orr.w	r3, r3, #16
 8017f34:	6313      	str	r3, [r2, #48]	; 0x30
 8017f36:	4b0e      	ldr	r3, [pc, #56]	; (8017f70 <HAL_TIM_MspPostInit+0x6c>)
 8017f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017f3a:	f003 0310 	and.w	r3, r3, #16
 8017f3e:	60bb      	str	r3, [r7, #8]
 8017f40:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = fan_PWM_Pin;
 8017f42:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8017f46:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017f48:	2302      	movs	r3, #2
 8017f4a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017f4c:	2300      	movs	r3, #0
 8017f4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8017f50:	2300      	movs	r3, #0
 8017f52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8017f54:	2301      	movs	r3, #1
 8017f56:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(fan_PWM_GPIO_Port, &GPIO_InitStruct);
 8017f58:	f107 030c 	add.w	r3, r7, #12
 8017f5c:	4619      	mov	r1, r3
 8017f5e:	4805      	ldr	r0, [pc, #20]	; (8017f74 <HAL_TIM_MspPostInit+0x70>)
 8017f60:	f00e fc2e 	bl	80267c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8017f64:	bf00      	nop
 8017f66:	3720      	adds	r7, #32
 8017f68:	46bd      	mov	sp, r7
 8017f6a:	bd80      	pop	{r7, pc}
 8017f6c:	40010000 	.word	0x40010000
 8017f70:	40023800 	.word	0x40023800
 8017f74:	40021000 	.word	0x40021000

08017f78 <CSE_S_x>:
RT_MODEL_CSE_T *const CSE_M = &CSE_M_;
static void UKFCorrectorAdditive_getPredict(real_T Rs, const real_T X1[3], const
  real_T S[9], real_T alpha, real_T beta, real_T kappa, real_T *Ymean, real_T
  Pxy[3], real_T *Sy);
void CSE_S_x(const real_T rtu_x[3], real_T rty_x_next[3])
{
 8017f78:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8017f7c:	b086      	sub	sp, #24
 8017f7e:	af00      	add	r7, sp, #0
 8017f80:	6078      	str	r0, [r7, #4]
 8017f82:	6039      	str	r1, [r7, #0]
  real_T rtb_Divide;
  real_T tmp;
  rtb_Divide = rtu_x[1] / rtu_x[2];
 8017f84:	687b      	ldr	r3, [r7, #4]
 8017f86:	3308      	adds	r3, #8
 8017f88:	e9d3 0100 	ldrd	r0, r1, [r3]
 8017f8c:	687b      	ldr	r3, [r7, #4]
 8017f8e:	3310      	adds	r3, #16
 8017f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017f94:	f7e8 fc4c 	bl	8000830 <__aeabi_ddiv>
 8017f98:	4602      	mov	r2, r0
 8017f9a:	460b      	mov	r3, r1
 8017f9c:	e9c7 2304 	strd	r2, r3, [r7, #16]
  tmp = exp(-CSE_P.Ts / look1_binlxpw(rtb_Divide, CSE_P.soc, CSE_P.tau, 12U));
 8017fa0:	4b3e      	ldr	r3, [pc, #248]	; (801809c <CSE_S_x+0x124>)
 8017fa2:	e9d3 2334 	ldrd	r2, r3, [r3, #208]	; 0xd0
 8017fa6:	4614      	mov	r4, r2
 8017fa8:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8017fac:	220c      	movs	r2, #12
 8017fae:	493c      	ldr	r1, [pc, #240]	; (80180a0 <CSE_S_x+0x128>)
 8017fb0:	483c      	ldr	r0, [pc, #240]	; (80180a4 <CSE_S_x+0x12c>)
 8017fb2:	ed97 0b04 	vldr	d0, [r7, #16]
 8017fb6:	f005 fb4f 	bl	801d658 <look1_binlxpw>
 8017fba:	ec53 2b10 	vmov	r2, r3, d0
 8017fbe:	4620      	mov	r0, r4
 8017fc0:	4629      	mov	r1, r5
 8017fc2:	f7e8 fc35 	bl	8000830 <__aeabi_ddiv>
 8017fc6:	4602      	mov	r2, r0
 8017fc8:	460b      	mov	r3, r1
 8017fca:	ec43 2b17 	vmov	d7, r2, r3
 8017fce:	eeb0 0a47 	vmov.f32	s0, s14
 8017fd2:	eef0 0a67 	vmov.f32	s1, s15
 8017fd6:	f016 fc0b 	bl	802e7f0 <exp>
 8017fda:	ed87 0b02 	vstr	d0, [r7, #8]
  rty_x_next[0] = (1.0 - tmp) * CSE_U.current * look1_binlxpw(rtb_Divide,
 8017fde:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8017fe2:	f04f 0000 	mov.w	r0, #0
 8017fe6:	4930      	ldr	r1, [pc, #192]	; (80180a8 <CSE_S_x+0x130>)
 8017fe8:	f7e8 f940 	bl	800026c <__aeabi_dsub>
 8017fec:	4602      	mov	r2, r0
 8017fee:	460b      	mov	r3, r1
 8017ff0:	4610      	mov	r0, r2
 8017ff2:	4619      	mov	r1, r3
 8017ff4:	4b2d      	ldr	r3, [pc, #180]	; (80180ac <CSE_S_x+0x134>)
 8017ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017ffa:	f7e8 faef 	bl	80005dc <__aeabi_dmul>
 8017ffe:	4602      	mov	r2, r0
 8018000:	460b      	mov	r3, r1
 8018002:	4614      	mov	r4, r2
 8018004:	461d      	mov	r5, r3
 8018006:	220c      	movs	r2, #12
 8018008:	4924      	ldr	r1, [pc, #144]	; (801809c <CSE_S_x+0x124>)
 801800a:	4826      	ldr	r0, [pc, #152]	; (80180a4 <CSE_S_x+0x12c>)
 801800c:	ed97 0b04 	vldr	d0, [r7, #16]
 8018010:	f005 fb22 	bl	801d658 <look1_binlxpw>
 8018014:	ec53 2b10 	vmov	r2, r3, d0
 8018018:	4620      	mov	r0, r4
 801801a:	4629      	mov	r1, r5
 801801c:	f7e8 fade 	bl	80005dc <__aeabi_dmul>
 8018020:	4602      	mov	r2, r0
 8018022:	460b      	mov	r3, r1
 8018024:	4614      	mov	r4, r2
 8018026:	461d      	mov	r5, r3
    CSE_P.soc, CSE_P.Rp, 12U) + tmp * rtu_x[0];
 8018028:	687b      	ldr	r3, [r7, #4]
 801802a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801802e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8018032:	f7e8 fad3 	bl	80005dc <__aeabi_dmul>
 8018036:	4602      	mov	r2, r0
 8018038:	460b      	mov	r3, r1
 801803a:	4620      	mov	r0, r4
 801803c:	4629      	mov	r1, r5
 801803e:	f7e8 f917 	bl	8000270 <__adddf3>
 8018042:	4602      	mov	r2, r0
 8018044:	460b      	mov	r3, r1
  rty_x_next[0] = (1.0 - tmp) * CSE_U.current * look1_binlxpw(rtb_Divide,
 8018046:	6839      	ldr	r1, [r7, #0]
 8018048:	e9c1 2300 	strd	r2, r3, [r1]
  rty_x_next[1] = CSE_U.current * CSE_P.Ts + rtu_x[1];
 801804c:	4b17      	ldr	r3, [pc, #92]	; (80180ac <CSE_S_x+0x134>)
 801804e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8018052:	4b12      	ldr	r3, [pc, #72]	; (801809c <CSE_S_x+0x124>)
 8018054:	e9d3 2334 	ldrd	r2, r3, [r3, #208]	; 0xd0
 8018058:	f7e8 fac0 	bl	80005dc <__aeabi_dmul>
 801805c:	4602      	mov	r2, r0
 801805e:	460b      	mov	r3, r1
 8018060:	4690      	mov	r8, r2
 8018062:	4699      	mov	r9, r3
 8018064:	687b      	ldr	r3, [r7, #4]
 8018066:	3308      	adds	r3, #8
 8018068:	e9d3 2300 	ldrd	r2, r3, [r3]
 801806c:	6839      	ldr	r1, [r7, #0]
 801806e:	f101 0408 	add.w	r4, r1, #8
 8018072:	4640      	mov	r0, r8
 8018074:	4649      	mov	r1, r9
 8018076:	f7e8 f8fb 	bl	8000270 <__adddf3>
 801807a:	4602      	mov	r2, r0
 801807c:	460b      	mov	r3, r1
 801807e:	e9c4 2300 	strd	r2, r3, [r4]
  rty_x_next[2] = rtu_x[2];
 8018082:	683b      	ldr	r3, [r7, #0]
 8018084:	f103 0110 	add.w	r1, r3, #16
 8018088:	687b      	ldr	r3, [r7, #4]
 801808a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 801808e:	e9c1 2300 	strd	r2, r3, [r1]
}
 8018092:	bf00      	nop
 8018094:	3718      	adds	r7, #24
 8018096:	46bd      	mov	sp, r7
 8018098:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801809c:	20000088 	.word	0x20000088
 80180a0:	20000230 	.word	0x20000230
 80180a4:	200001c8 	.word	0x200001c8
 80180a8:	3ff00000 	.word	0x3ff00000
 80180ac:	2001c228 	.word	0x2001c228

080180b0 <CSE_M_x>:

void CSE_M_x(const real_T rtu_x[3], real_T *rty_y)
{
 80180b0:	b5b0      	push	{r4, r5, r7, lr}
 80180b2:	b084      	sub	sp, #16
 80180b4:	af00      	add	r7, sp, #0
 80180b6:	6078      	str	r0, [r7, #4]
 80180b8:	6039      	str	r1, [r7, #0]
  real_T rtb_Divide;
  rtb_Divide = rtu_x[1] / rtu_x[2];
 80180ba:	687b      	ldr	r3, [r7, #4]
 80180bc:	3308      	adds	r3, #8
 80180be:	e9d3 0100 	ldrd	r0, r1, [r3]
 80180c2:	687b      	ldr	r3, [r7, #4]
 80180c4:	3310      	adds	r3, #16
 80180c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80180ca:	f7e8 fbb1 	bl	8000830 <__aeabi_ddiv>
 80180ce:	4602      	mov	r2, r0
 80180d0:	460b      	mov	r3, r1
 80180d2:	e9c7 2302 	strd	r2, r3, [r7, #8]
  *rty_y = (CSE_U.current * look1_binlxpw(rtb_Divide, CSE_P.soc, CSE_P.Rs, 12U)
 80180d6:	4b19      	ldr	r3, [pc, #100]	; (801813c <CSE_M_x+0x8c>)
 80180d8:	e9d3 4500 	ldrd	r4, r5, [r3]
 80180dc:	220c      	movs	r2, #12
 80180de:	4918      	ldr	r1, [pc, #96]	; (8018140 <CSE_M_x+0x90>)
 80180e0:	4818      	ldr	r0, [pc, #96]	; (8018144 <CSE_M_x+0x94>)
 80180e2:	ed97 0b02 	vldr	d0, [r7, #8]
 80180e6:	f005 fab7 	bl	801d658 <look1_binlxpw>
 80180ea:	ec53 2b10 	vmov	r2, r3, d0
 80180ee:	4620      	mov	r0, r4
 80180f0:	4629      	mov	r1, r5
 80180f2:	f7e8 fa73 	bl	80005dc <__aeabi_dmul>
 80180f6:	4602      	mov	r2, r0
 80180f8:	460b      	mov	r3, r1
 80180fa:	4614      	mov	r4, r2
 80180fc:	461d      	mov	r5, r3
            + look1_binlxpw(rtb_Divide, CSE_P.soc, CSE_P.ocv, 12U)) + rtu_x[0];
 80180fe:	220c      	movs	r2, #12
 8018100:	4911      	ldr	r1, [pc, #68]	; (8018148 <CSE_M_x+0x98>)
 8018102:	4810      	ldr	r0, [pc, #64]	; (8018144 <CSE_M_x+0x94>)
 8018104:	ed97 0b02 	vldr	d0, [r7, #8]
 8018108:	f005 faa6 	bl	801d658 <look1_binlxpw>
 801810c:	ec53 2b10 	vmov	r2, r3, d0
 8018110:	4620      	mov	r0, r4
 8018112:	4629      	mov	r1, r5
 8018114:	f7e8 f8ac 	bl	8000270 <__adddf3>
 8018118:	4602      	mov	r2, r0
 801811a:	460b      	mov	r3, r1
 801811c:	4610      	mov	r0, r2
 801811e:	4619      	mov	r1, r3
 8018120:	687b      	ldr	r3, [r7, #4]
 8018122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018126:	f7e8 f8a3 	bl	8000270 <__adddf3>
 801812a:	4602      	mov	r2, r0
 801812c:	460b      	mov	r3, r1
  *rty_y = (CSE_U.current * look1_binlxpw(rtb_Divide, CSE_P.soc, CSE_P.Rs, 12U)
 801812e:	6839      	ldr	r1, [r7, #0]
 8018130:	e9c1 2300 	strd	r2, r3, [r1]
}
 8018134:	bf00      	nop
 8018136:	3710      	adds	r7, #16
 8018138:	46bd      	mov	sp, r7
 801813a:	bdb0      	pop	{r4, r5, r7, pc}
 801813c:	2001c228 	.word	0x2001c228
 8018140:	200000f0 	.word	0x200000f0
 8018144:	200001c8 	.word	0x200001c8
 8018148:	20000160 	.word	0x20000160

0801814c <UKFCorrectorAdditive_getPredict>:

static void UKFCorrectorAdditive_getPredict(real_T Rs, const real_T X1[3], const
  real_T S[9], real_T alpha, real_T beta, real_T kappa, real_T *Ymean, real_T
  Pxy[3], real_T *Sy)
{
 801814c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018150:	ed2d 8b02 	vpush	{d8}
 8018154:	b0e1      	sub	sp, #388	; 0x184
 8018156:	af04      	add	r7, sp, #16
 8018158:	f107 0438 	add.w	r4, r7, #56	; 0x38
 801815c:	ed84 0b00 	vstr	d0, [r4]
 8018160:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8018164:	6020      	str	r0, [r4, #0]
 8018166:	f107 0030 	add.w	r0, r7, #48	; 0x30
 801816a:	6001      	str	r1, [r0, #0]
 801816c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8018170:	ed81 1b00 	vstr	d1, [r1]
 8018174:	f107 0120 	add.w	r1, r7, #32
 8018178:	ed81 2b00 	vstr	d2, [r1]
 801817c:	f107 0118 	add.w	r1, r7, #24
 8018180:	ed81 3b00 	vstr	d3, [r1]
 8018184:	f107 0114 	add.w	r1, r7, #20
 8018188:	600a      	str	r2, [r1, #0]
 801818a:	f107 0210 	add.w	r2, r7, #16
 801818e:	6013      	str	r3, [r2, #0]
  real_T Wmean[2];
  real_T tempY;
  real_T tempY_tmp;
  int32_T knt;
  int32_T knt_0;
  tempY_tmp = alpha * alpha;
 8018190:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8018194:	e9d1 2300 	ldrd	r2, r3, [r1]
 8018198:	e9d1 0100 	ldrd	r0, r1, [r1]
 801819c:	f7e8 fa1e 	bl	80005dc <__aeabi_dmul>
 80181a0:	4602      	mov	r2, r0
 80181a2:	460b      	mov	r3, r1
 80181a4:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80181a8:	e9c1 2300 	strd	r2, r3, [r1]
  tempY = (kappa + 3.0) * tempY_tmp;
 80181ac:	f107 0118 	add.w	r1, r7, #24
 80181b0:	f04f 0200 	mov.w	r2, #0
 80181b4:	4b96      	ldr	r3, [pc, #600]	; (8018410 <UKFCorrectorAdditive_getPredict+0x2c4>)
 80181b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80181ba:	f7e8 f859 	bl	8000270 <__adddf3>
 80181be:	4602      	mov	r2, r0
 80181c0:	460b      	mov	r3, r1
 80181c2:	4610      	mov	r0, r2
 80181c4:	4619      	mov	r1, r3
 80181c6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80181ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80181ce:	f7e8 fa05 	bl	80005dc <__aeabi_dmul>
 80181d2:	4602      	mov	r2, r0
 80181d4:	460b      	mov	r3, r1
 80181d6:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80181da:	e9c1 2300 	strd	r2, r3, [r1]
  Wmean[0] = 1.0 - 3.0 / tempY;
 80181de:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80181e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80181e6:	f04f 0000 	mov.w	r0, #0
 80181ea:	4989      	ldr	r1, [pc, #548]	; (8018410 <UKFCorrectorAdditive_getPredict+0x2c4>)
 80181ec:	f7e8 fb20 	bl	8000830 <__aeabi_ddiv>
 80181f0:	4602      	mov	r2, r0
 80181f2:	460b      	mov	r3, r1
 80181f4:	f04f 0000 	mov.w	r0, #0
 80181f8:	4986      	ldr	r1, [pc, #536]	; (8018414 <UKFCorrectorAdditive_getPredict+0x2c8>)
 80181fa:	f7e8 f837 	bl	800026c <__aeabi_dsub>
 80181fe:	4602      	mov	r2, r0
 8018200:	460b      	mov	r3, r1
 8018202:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8018206:	e9c1 2300 	strd	r2, r3, [r1]
  Wmean[1] = 1.0 / (2.0 * tempY);
 801820a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 801820e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8018212:	4602      	mov	r2, r0
 8018214:	460b      	mov	r3, r1
 8018216:	f7e8 f82b 	bl	8000270 <__adddf3>
 801821a:	4602      	mov	r2, r0
 801821c:	460b      	mov	r3, r1
 801821e:	f04f 0000 	mov.w	r0, #0
 8018222:	497c      	ldr	r1, [pc, #496]	; (8018414 <UKFCorrectorAdditive_getPredict+0x2c8>)
 8018224:	f7e8 fb04 	bl	8000830 <__aeabi_ddiv>
 8018228:	4602      	mov	r2, r0
 801822a:	460b      	mov	r3, r1
 801822c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8018230:	e9c1 2302 	strd	r2, r3, [r1, #8]
  Wcov[0] = ((1.0 - tempY_tmp) + beta) + Wmean[0];
 8018234:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8018238:	e9d3 2300 	ldrd	r2, r3, [r3]
 801823c:	f04f 0000 	mov.w	r0, #0
 8018240:	4974      	ldr	r1, [pc, #464]	; (8018414 <UKFCorrectorAdditive_getPredict+0x2c8>)
 8018242:	f7e8 f813 	bl	800026c <__aeabi_dsub>
 8018246:	4602      	mov	r2, r0
 8018248:	460b      	mov	r3, r1
 801824a:	4610      	mov	r0, r2
 801824c:	4619      	mov	r1, r3
 801824e:	f107 0320 	add.w	r3, r7, #32
 8018252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018256:	f7e8 f80b 	bl	8000270 <__adddf3>
 801825a:	4602      	mov	r2, r0
 801825c:	460b      	mov	r3, r1
 801825e:	4610      	mov	r0, r2
 8018260:	4619      	mov	r1, r3
 8018262:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8018266:	e9d3 2300 	ldrd	r2, r3, [r3]
 801826a:	f7e8 f801 	bl	8000270 <__adddf3>
 801826e:	4602      	mov	r2, r0
 8018270:	460b      	mov	r3, r1
 8018272:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8018276:	e9c1 2300 	strd	r2, r3, [r1]
  Wcov[1] = Wmean[1];
 801827a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 801827e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8018282:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8018286:	e9c1 2302 	strd	r2, r3, [r1, #8]
  if (Wmean[0] != 0.0) {
 801828a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 801828e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8018292:	f04f 0200 	mov.w	r2, #0
 8018296:	f04f 0300 	mov.w	r3, #0
 801829a:	f7e8 fc07 	bl	8000aac <__aeabi_dcmpeq>
 801829e:	4603      	mov	r3, r0
 80182a0:	2b00      	cmp	r3, #0
 80182a2:	d154      	bne.n	801834e <UKFCorrectorAdditive_getPredict+0x202>
    real_T Wcov_0;
    *Sy = Wmean[0];
 80182a4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80182a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80182ac:	f8d7 11a0 	ldr.w	r1, [r7, #416]	; 0x1a0
 80182b0:	e9c1 2300 	strd	r2, r3, [r1]
    tempY_tmp = Wmean[0];
 80182b4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80182b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80182bc:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80182c0:	e9c1 2300 	strd	r2, r3, [r1]
    Wmean[0] /= Wmean[0];
 80182c4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80182c8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80182cc:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80182d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80182d4:	f7e8 faac 	bl	8000830 <__aeabi_ddiv>
 80182d8:	4602      	mov	r2, r0
 80182da:	460b      	mov	r3, r1
 80182dc:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80182e0:	e9c1 2300 	strd	r2, r3, [r1]
    Wcov[0] /= *Sy;
 80182e4:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80182e8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80182ec:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80182f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80182f4:	f7e8 fa9c 	bl	8000830 <__aeabi_ddiv>
 80182f8:	4602      	mov	r2, r0
 80182fa:	460b      	mov	r3, r1
 80182fc:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8018300:	e9c1 2300 	strd	r2, r3, [r1]
    Wcov_0 = Wmean[1];
 8018304:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8018308:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 801830c:	e9c7 2358 	strd	r2, r3, [r7, #352]	; 0x160
    Wmean[1] /= tempY_tmp;
 8018310:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8018314:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8018318:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801831c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018320:	f7e8 fa86 	bl	8000830 <__aeabi_ddiv>
 8018324:	4602      	mov	r2, r0
 8018326:	460b      	mov	r3, r1
 8018328:	f107 0150 	add.w	r1, r7, #80	; 0x50
 801832c:	e9c1 2302 	strd	r2, r3, [r1, #8]
    Wcov[1] = Wcov_0 / *Sy;
 8018330:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8018334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018338:	e9d7 0158 	ldrd	r0, r1, [r7, #352]	; 0x160
 801833c:	f7e8 fa78 	bl	8000830 <__aeabi_ddiv>
 8018340:	4602      	mov	r2, r0
 8018342:	460b      	mov	r3, r1
 8018344:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8018348:	e9c1 2302 	strd	r2, r3, [r1, #8]
 801834c:	e006      	b.n	801835c <UKFCorrectorAdditive_getPredict+0x210>
  } else {
    *Sy = 1.0;
 801834e:	f8d7 11a0 	ldr.w	r1, [r7, #416]	; 0x1a0
 8018352:	f04f 0200 	mov.w	r2, #0
 8018356:	4b2f      	ldr	r3, [pc, #188]	; (8018414 <UKFCorrectorAdditive_getPredict+0x2c8>)
 8018358:	e9c1 2300 	strd	r2, r3, [r1]
  }

  tempY = sqrt(tempY);
 801835c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8018360:	ed93 7b00 	vldr	d7, [r3]
 8018364:	eeb0 0a47 	vmov.f32	s0, s14
 8018368:	eef0 0a67 	vmov.f32	s1, s15
 801836c:	f016 fad8 	bl	802e920 <sqrt>
 8018370:	eeb0 7a40 	vmov.f32	s14, s0
 8018374:	eef0 7a60 	vmov.f32	s15, s1
 8018378:	f107 0348 	add.w	r3, r7, #72	; 0x48
 801837c:	ed83 7b00 	vstr	d7, [r3]
  for (knt = 0; knt < 9; knt++) {
 8018380:	2300      	movs	r3, #0
 8018382:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 8018386:	e037      	b.n	80183f8 <UKFCorrectorAdditive_getPredict+0x2ac>
    tempY_tmp = tempY * S[knt];
 8018388:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 801838c:	00db      	lsls	r3, r3, #3
 801838e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8018392:	6812      	ldr	r2, [r2, #0]
 8018394:	4413      	add	r3, r2
 8018396:	e9d3 0100 	ldrd	r0, r1, [r3]
 801839a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 801839e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80183a2:	f7e8 f91b 	bl	80005dc <__aeabi_dmul>
 80183a6:	4602      	mov	r2, r0
 80183a8:	460b      	mov	r3, r1
 80183aa:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80183ae:	e9c1 2300 	strd	r2, r3, [r1]
    X2[knt] = tempY_tmp;
 80183b2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80183b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80183ba:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80183be:	00c9      	lsls	r1, r1, #3
 80183c0:	f507 70b8 	add.w	r0, r7, #368	; 0x170
 80183c4:	4401      	add	r1, r0
 80183c6:	39a0      	subs	r1, #160	; 0xa0
 80183c8:	e9c1 2300 	strd	r2, r3, [r1]
    X2[knt + 9] = -tempY_tmp;
 80183cc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80183d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80183d4:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80183d8:	3109      	adds	r1, #9
 80183da:	4690      	mov	r8, r2
 80183dc:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 80183e0:	00cb      	lsls	r3, r1, #3
 80183e2:	f507 72b8 	add.w	r2, r7, #368	; 0x170
 80183e6:	4413      	add	r3, r2
 80183e8:	3ba0      	subs	r3, #160	; 0xa0
 80183ea:	e9c3 8900 	strd	r8, r9, [r3]
  for (knt = 0; knt < 9; knt++) {
 80183ee:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80183f2:	3301      	adds	r3, #1
 80183f4:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 80183f8:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80183fc:	2b08      	cmp	r3, #8
 80183fe:	ddc3      	ble.n	8018388 <UKFCorrectorAdditive_getPredict+0x23c>
  }

  knt_0 = 0;
 8018400:	2300      	movs	r3, #0
 8018402:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  for (knt = 0; knt < 6; knt++) {
 8018406:	2300      	movs	r3, #0
 8018408:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 801840c:	e065      	b.n	80184da <UKFCorrectorAdditive_getPredict+0x38e>
 801840e:	bf00      	nop
 8018410:	40080000 	.word	0x40080000
 8018414:	3ff00000 	.word	0x3ff00000
    X2[knt_0] += X1[0];
 8018418:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 801841c:	00db      	lsls	r3, r3, #3
 801841e:	f507 72b8 	add.w	r2, r7, #368	; 0x170
 8018422:	4413      	add	r3, r2
 8018424:	3ba0      	subs	r3, #160	; 0xa0
 8018426:	e9d3 0100 	ldrd	r0, r1, [r3]
 801842a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 801842e:	681b      	ldr	r3, [r3, #0]
 8018430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018434:	f7e7 ff1c 	bl	8000270 <__adddf3>
 8018438:	4602      	mov	r2, r0
 801843a:	460b      	mov	r3, r1
 801843c:	f8d7 1168 	ldr.w	r1, [r7, #360]	; 0x168
 8018440:	00c9      	lsls	r1, r1, #3
 8018442:	f507 70b8 	add.w	r0, r7, #368	; 0x170
 8018446:	4401      	add	r1, r0
 8018448:	39a0      	subs	r1, #160	; 0xa0
 801844a:	e9c1 2300 	strd	r2, r3, [r1]
    X2[knt_0 + 1] += X1[1];
 801844e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8018452:	3301      	adds	r3, #1
 8018454:	00db      	lsls	r3, r3, #3
 8018456:	f507 72b8 	add.w	r2, r7, #368	; 0x170
 801845a:	4413      	add	r3, r2
 801845c:	3ba0      	subs	r3, #160	; 0xa0
 801845e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8018462:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8018466:	681b      	ldr	r3, [r3, #0]
 8018468:	3308      	adds	r3, #8
 801846a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801846e:	f8d7 4168 	ldr.w	r4, [r7, #360]	; 0x168
 8018472:	3401      	adds	r4, #1
 8018474:	f7e7 fefc 	bl	8000270 <__adddf3>
 8018478:	4602      	mov	r2, r0
 801847a:	460b      	mov	r3, r1
 801847c:	00e1      	lsls	r1, r4, #3
 801847e:	f507 70b8 	add.w	r0, r7, #368	; 0x170
 8018482:	4401      	add	r1, r0
 8018484:	39a0      	subs	r1, #160	; 0xa0
 8018486:	e9c1 2300 	strd	r2, r3, [r1]
    X2[knt_0 + 2] += X1[2];
 801848a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 801848e:	3302      	adds	r3, #2
 8018490:	00db      	lsls	r3, r3, #3
 8018492:	f507 72b8 	add.w	r2, r7, #368	; 0x170
 8018496:	4413      	add	r3, r2
 8018498:	3ba0      	subs	r3, #160	; 0xa0
 801849a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801849e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80184a2:	681b      	ldr	r3, [r3, #0]
 80184a4:	3310      	adds	r3, #16
 80184a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80184aa:	f8d7 4168 	ldr.w	r4, [r7, #360]	; 0x168
 80184ae:	3402      	adds	r4, #2
 80184b0:	f7e7 fede 	bl	8000270 <__adddf3>
 80184b4:	4602      	mov	r2, r0
 80184b6:	460b      	mov	r3, r1
 80184b8:	00e1      	lsls	r1, r4, #3
 80184ba:	f507 70b8 	add.w	r0, r7, #368	; 0x170
 80184be:	4401      	add	r1, r0
 80184c0:	39a0      	subs	r1, #160	; 0xa0
 80184c2:	e9c1 2300 	strd	r2, r3, [r1]
    knt_0 += 3;
 80184c6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80184ca:	3303      	adds	r3, #3
 80184cc:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  for (knt = 0; knt < 6; knt++) {
 80184d0:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80184d4:	3301      	adds	r3, #1
 80184d6:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 80184da:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80184de:	2b05      	cmp	r3, #5
 80184e0:	dd9a      	ble.n	8018418 <UKFCorrectorAdditive_getPredict+0x2cc>
  }

  knt_0 = 0;
 80184e2:	2300      	movs	r3, #0
 80184e4:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  for (knt = 0; knt < 6; knt++) {
 80184e8:	2300      	movs	r3, #0
 80184ea:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 80184ee:	e018      	b.n	8018522 <UKFCorrectorAdditive_getPredict+0x3d6>
    CSE_M_x(&X2[knt_0], &Y2[knt]);
 80184f0:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 80184f4:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80184f8:	00db      	lsls	r3, r3, #3
 80184fa:	18d0      	adds	r0, r2, r3
 80184fc:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8018500:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8018504:	00db      	lsls	r3, r3, #3
 8018506:	4413      	add	r3, r2
 8018508:	4619      	mov	r1, r3
 801850a:	f7ff fdd1 	bl	80180b0 <CSE_M_x>
    knt_0 += 3;
 801850e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8018512:	3303      	adds	r3, #3
 8018514:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  for (knt = 0; knt < 6; knt++) {
 8018518:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 801851c:	3301      	adds	r3, #1
 801851e:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 8018522:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8018526:	2b05      	cmp	r3, #5
 8018528:	dde2      	ble.n	80184f0 <UKFCorrectorAdditive_getPredict+0x3a4>
  }

  CSE_M_x(X1, &tempY);
 801852a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 801852e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8018532:	4611      	mov	r1, r2
 8018534:	6818      	ldr	r0, [r3, #0]
 8018536:	f7ff fdbb 	bl	80180b0 <CSE_M_x>
  for (knt = 0; knt < 6; knt++) {
 801853a:	2300      	movs	r3, #0
 801853c:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 8018540:	e027      	b.n	8018592 <UKFCorrectorAdditive_getPredict+0x446>
    Y2_0[knt] = (Y2[knt] - tempY) + tempY;
 8018542:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8018546:	00db      	lsls	r3, r3, #3
 8018548:	f507 72b8 	add.w	r2, r7, #368	; 0x170
 801854c:	4413      	add	r3, r2
 801854e:	3bd0      	subs	r3, #208	; 0xd0
 8018550:	e9d3 0100 	ldrd	r0, r1, [r3]
 8018554:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8018558:	e9d3 2300 	ldrd	r2, r3, [r3]
 801855c:	f7e7 fe86 	bl	800026c <__aeabi_dsub>
 8018560:	4602      	mov	r2, r0
 8018562:	460b      	mov	r3, r1
 8018564:	4610      	mov	r0, r2
 8018566:	4619      	mov	r1, r3
 8018568:	f107 0348 	add.w	r3, r7, #72	; 0x48
 801856c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018570:	f7e7 fe7e 	bl	8000270 <__adddf3>
 8018574:	4602      	mov	r2, r0
 8018576:	460b      	mov	r3, r1
 8018578:	f107 0070 	add.w	r0, r7, #112	; 0x70
 801857c:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8018580:	00c9      	lsls	r1, r1, #3
 8018582:	4401      	add	r1, r0
 8018584:	e9c1 2300 	strd	r2, r3, [r1]
  for (knt = 0; knt < 6; knt++) {
 8018588:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 801858c:	3301      	adds	r3, #1
 801858e:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 8018592:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8018596:	2b05      	cmp	r3, #5
 8018598:	ddd3      	ble.n	8018542 <UKFCorrectorAdditive_getPredict+0x3f6>
  }

  UTMeanCovSqrt_C6QfB9Td(Wmean, Wcov, *Sy, tempY, Y2_0, X1, X2, Ymean,
 801859a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 801859e:	ed93 7b00 	vldr	d7, [r3]
 80185a2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80185a6:	ed93 6b00 	vldr	d6, [r3]
 80185aa:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80185ae:	f107 0470 	add.w	r4, r7, #112	; 0x70
 80185b2:	f107 0160 	add.w	r1, r7, #96	; 0x60
 80185b6:	f107 0050 	add.w	r0, r7, #80	; 0x50
 80185ba:	f107 0210 	add.w	r2, r7, #16
 80185be:	6812      	ldr	r2, [r2, #0]
 80185c0:	9203      	str	r2, [sp, #12]
 80185c2:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80185c6:	9202      	str	r2, [sp, #8]
 80185c8:	f107 0214 	add.w	r2, r7, #20
 80185cc:	6812      	ldr	r2, [r2, #0]
 80185ce:	9201      	str	r2, [sp, #4]
 80185d0:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 80185d4:	9200      	str	r2, [sp, #0]
 80185d6:	681b      	ldr	r3, [r3, #0]
 80185d8:	4622      	mov	r2, r4
 80185da:	eeb0 1a46 	vmov.f32	s2, s12
 80185de:	eef0 1a66 	vmov.f32	s3, s13
 80185e2:	eeb0 0a47 	vmov.f32	s0, s14
 80185e6:	eef0 0a67 	vmov.f32	s1, s15
 80185ea:	f004 fbdb 	bl	801cda4 <UTMeanCovSqrt_C6QfB9Td>
    &tempY_tmp, Pxy);
  Wmean[0] = tempY_tmp;
 80185ee:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80185f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80185f6:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80185fa:	e9c1 2300 	strd	r2, r3, [r1]
  Wmean[1] = Rs;
 80185fe:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8018602:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8018606:	e9d3 2300 	ldrd	r2, r3, [r3]
 801860a:	e9c1 2302 	strd	r2, r3, [r1, #8]
  *Sy = tempY_tmp;
 801860e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8018612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018616:	f8d7 11a0 	ldr.w	r1, [r7, #416]	; 0x1a0
 801861a:	e9c1 2300 	strd	r2, r3, [r1]
  tempY = xnrm2_Mnmxg9YT(1, Wmean, 2);
 801861e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8018622:	2202      	movs	r2, #2
 8018624:	4619      	mov	r1, r3
 8018626:	2001      	movs	r0, #1
 8018628:	f009 feec 	bl	8022404 <xnrm2_Mnmxg9YT>
 801862c:	eeb0 7a40 	vmov.f32	s14, s0
 8018630:	eef0 7a60 	vmov.f32	s15, s1
 8018634:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8018638:	ed83 7b00 	vstr	d7, [r3]
  if (tempY != 0.0) {
 801863c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8018640:	e9d3 0100 	ldrd	r0, r1, [r3]
 8018644:	f04f 0200 	mov.w	r2, #0
 8018648:	f04f 0300 	mov.w	r3, #0
 801864c:	f7e8 fa2e 	bl	8000aac <__aeabi_dcmpeq>
 8018650:	4603      	mov	r3, r0
 8018652:	2b00      	cmp	r3, #0
 8018654:	d000      	beq.n	8018658 <UKFCorrectorAdditive_getPredict+0x50c>
      *Sy = tempY;
    } else {
      *Sy = tempY;
    }
  }
}
 8018656:	e0fa      	b.n	801884e <UKFCorrectorAdditive_getPredict+0x702>
    tempY = rt_hypotd_snf(tempY_tmp, tempY);
 8018658:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801865c:	ed93 7b00 	vldr	d7, [r3]
 8018660:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8018664:	ed93 6b00 	vldr	d6, [r3]
 8018668:	eeb0 1a46 	vmov.f32	s2, s12
 801866c:	eef0 1a66 	vmov.f32	s3, s13
 8018670:	eeb0 0a47 	vmov.f32	s0, s14
 8018674:	eef0 0a67 	vmov.f32	s1, s15
 8018678:	f007 fb3a 	bl	801fcf0 <rt_hypotd_snf>
 801867c:	eeb0 7a40 	vmov.f32	s14, s0
 8018680:	eef0 7a60 	vmov.f32	s15, s1
 8018684:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8018688:	ed83 7b00 	vstr	d7, [r3]
    if (tempY_tmp >= 0.0) {
 801868c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8018690:	e9d3 0100 	ldrd	r0, r1, [r3]
 8018694:	f04f 0200 	mov.w	r2, #0
 8018698:	f04f 0300 	mov.w	r3, #0
 801869c:	f7e8 fa24 	bl	8000ae8 <__aeabi_dcmpge>
 80186a0:	4603      	mov	r3, r0
 80186a2:	2b00      	cmp	r3, #0
 80186a4:	d00a      	beq.n	80186bc <UKFCorrectorAdditive_getPredict+0x570>
      tempY = -tempY;
 80186a6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80186aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80186ae:	4615      	mov	r5, r2
 80186b0:	f083 4600 	eor.w	r6, r3, #2147483648	; 0x80000000
 80186b4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80186b8:	e9c3 5600 	strd	r5, r6, [r3]
    if (fabs(tempY) < 1.0020841800044864E-292) {
 80186bc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80186c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80186c4:	60ba      	str	r2, [r7, #8]
 80186c6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80186ca:	60fb      	str	r3, [r7, #12]
 80186cc:	f04f 0200 	mov.w	r2, #0
 80186d0:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 80186d4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80186d8:	f7e8 f9f2 	bl	8000ac0 <__aeabi_dcmplt>
 80186dc:	4603      	mov	r3, r0
 80186de:	2b00      	cmp	r3, #0
 80186e0:	f000 80ad 	beq.w	801883e <UKFCorrectorAdditive_getPredict+0x6f2>
      knt = 0;
 80186e4:	2300      	movs	r3, #0
 80186e6:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
        knt++;
 80186ea:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80186ee:	3301      	adds	r3, #1
 80186f0:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
        Wmean[1] *= 9.9792015476736E+291;
 80186f4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80186f8:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80186fc:	f04f 0200 	mov.w	r2, #0
 8018700:	4b57      	ldr	r3, [pc, #348]	; (8018860 <UKFCorrectorAdditive_getPredict+0x714>)
 8018702:	f7e7 ff6b 	bl	80005dc <__aeabi_dmul>
 8018706:	4602      	mov	r2, r0
 8018708:	460b      	mov	r3, r1
 801870a:	f107 0150 	add.w	r1, r7, #80	; 0x50
 801870e:	e9c1 2302 	strd	r2, r3, [r1, #8]
        tempY *= 9.9792015476736E+291;
 8018712:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8018716:	e9d3 0100 	ldrd	r0, r1, [r3]
 801871a:	f04f 0200 	mov.w	r2, #0
 801871e:	4b50      	ldr	r3, [pc, #320]	; (8018860 <UKFCorrectorAdditive_getPredict+0x714>)
 8018720:	f7e7 ff5c 	bl	80005dc <__aeabi_dmul>
 8018724:	4602      	mov	r2, r0
 8018726:	460b      	mov	r3, r1
 8018728:	f107 0148 	add.w	r1, r7, #72	; 0x48
 801872c:	e9c1 2300 	strd	r2, r3, [r1]
        *Sy *= 9.9792015476736E+291;
 8018730:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8018734:	e9d3 0100 	ldrd	r0, r1, [r3]
 8018738:	f04f 0200 	mov.w	r2, #0
 801873c:	4b48      	ldr	r3, [pc, #288]	; (8018860 <UKFCorrectorAdditive_getPredict+0x714>)
 801873e:	f7e7 ff4d 	bl	80005dc <__aeabi_dmul>
 8018742:	4602      	mov	r2, r0
 8018744:	460b      	mov	r3, r1
 8018746:	f8d7 11a0 	ldr.w	r1, [r7, #416]	; 0x1a0
 801874a:	e9c1 2300 	strd	r2, r3, [r1]
      } while ((fabs(tempY) < 1.0020841800044864E-292) && (knt < 20));
 801874e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8018752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018756:	603a      	str	r2, [r7, #0]
 8018758:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801875c:	607b      	str	r3, [r7, #4]
 801875e:	f04f 0200 	mov.w	r2, #0
 8018762:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 8018766:	e9d7 0100 	ldrd	r0, r1, [r7]
 801876a:	f7e8 f9a9 	bl	8000ac0 <__aeabi_dcmplt>
 801876e:	4603      	mov	r3, r0
 8018770:	2b00      	cmp	r3, #0
 8018772:	d003      	beq.n	801877c <UKFCorrectorAdditive_getPredict+0x630>
 8018774:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8018778:	2b13      	cmp	r3, #19
 801877a:	ddb6      	ble.n	80186ea <UKFCorrectorAdditive_getPredict+0x59e>
      tempY = rt_hypotd_snf(*Sy, xnrm2_Mnmxg9YT(1, Wmean, 2));
 801877c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8018780:	ed93 8b00 	vldr	d8, [r3]
 8018784:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8018788:	2202      	movs	r2, #2
 801878a:	4619      	mov	r1, r3
 801878c:	2001      	movs	r0, #1
 801878e:	f009 fe39 	bl	8022404 <xnrm2_Mnmxg9YT>
 8018792:	eeb0 7a40 	vmov.f32	s14, s0
 8018796:	eef0 7a60 	vmov.f32	s15, s1
 801879a:	eeb0 1a47 	vmov.f32	s2, s14
 801879e:	eef0 1a67 	vmov.f32	s3, s15
 80187a2:	eeb0 0a48 	vmov.f32	s0, s16
 80187a6:	eef0 0a68 	vmov.f32	s1, s17
 80187aa:	f007 faa1 	bl	801fcf0 <rt_hypotd_snf>
 80187ae:	eeb0 7a40 	vmov.f32	s14, s0
 80187b2:	eef0 7a60 	vmov.f32	s15, s1
 80187b6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80187ba:	ed83 7b00 	vstr	d7, [r3]
      if (*Sy >= 0.0) {
 80187be:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80187c2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80187c6:	f04f 0200 	mov.w	r2, #0
 80187ca:	f04f 0300 	mov.w	r3, #0
 80187ce:	f7e8 f98b 	bl	8000ae8 <__aeabi_dcmpge>
 80187d2:	4603      	mov	r3, r0
 80187d4:	2b00      	cmp	r3, #0
 80187d6:	d00a      	beq.n	80187ee <UKFCorrectorAdditive_getPredict+0x6a2>
        tempY = -tempY;
 80187d8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80187dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80187e0:	4692      	mov	sl, r2
 80187e2:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 80187e6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80187ea:	e9c3 ab00 	strd	sl, fp, [r3]
      for (knt_0 = 0; knt_0 < knt; knt_0++) {
 80187ee:	2300      	movs	r3, #0
 80187f0:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 80187f4:	e014      	b.n	8018820 <UKFCorrectorAdditive_getPredict+0x6d4>
        tempY *= 1.0020841800044864E-292;
 80187f6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80187fa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80187fe:	f04f 0200 	mov.w	r2, #0
 8018802:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 8018806:	f7e7 fee9 	bl	80005dc <__aeabi_dmul>
 801880a:	4602      	mov	r2, r0
 801880c:	460b      	mov	r3, r1
 801880e:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8018812:	e9c1 2300 	strd	r2, r3, [r1]
      for (knt_0 = 0; knt_0 < knt; knt_0++) {
 8018816:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 801881a:	3301      	adds	r3, #1
 801881c:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 8018820:	f8d7 2168 	ldr.w	r2, [r7, #360]	; 0x168
 8018824:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8018828:	429a      	cmp	r2, r3
 801882a:	dbe4      	blt.n	80187f6 <UKFCorrectorAdditive_getPredict+0x6aa>
      *Sy = tempY;
 801882c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8018830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018834:	f8d7 11a0 	ldr.w	r1, [r7, #416]	; 0x1a0
 8018838:	e9c1 2300 	strd	r2, r3, [r1]
}
 801883c:	e007      	b.n	801884e <UKFCorrectorAdditive_getPredict+0x702>
      *Sy = tempY;
 801883e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8018842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018846:	f8d7 11a0 	ldr.w	r1, [r7, #416]	; 0x1a0
 801884a:	e9c1 2300 	strd	r2, r3, [r1]
}
 801884e:	bf00      	nop
 8018850:	f507 77ba 	add.w	r7, r7, #372	; 0x174
 8018854:	46bd      	mov	sp, r7
 8018856:	ecbd 8b02 	vpop	{d8}
 801885a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801885e:	bf00      	nop
 8018860:	7c900000 	.word	0x7c900000
 8018864:	00000000 	.word	0x00000000

08018868 <CSE_step>:

void CSE_step(void)
{
 8018868:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801886c:	f5ad 7d43 	sub.w	sp, sp, #780	; 0x30c
 8018870:	af06      	add	r7, sp, #24
  int32_T iAcol_0;
  static const real_T Wmean[2] = { 1.0, -0.1666668333335 };

  static const real_T Wcov[2] = { 0.999996999998, -0.1666668333335 };

  if (CSE_P.Enable1_Value) {
 8018872:	4bb3      	ldr	r3, [pc, #716]	; (8018b40 <CSE_step+0x2d8>)
 8018874:	f893 32d2 	ldrb.w	r3, [r3, #722]	; 0x2d2
 8018878:	2b00      	cmp	r3, #0
 801887a:	f001 803e 	beq.w	80198fa <CSE_step+0x1092>
    boolean_T errorCondition;
    boolean_T guard1 = false;
 801887e:	2300      	movs	r3, #0
 8018880:	f887 32de 	strb.w	r3, [r7, #734]	; 0x2de
    CSE_M_x(CSE_DW.x, &s_0);
 8018884:	f107 0308 	add.w	r3, r7, #8
 8018888:	4619      	mov	r1, r3
 801888a:	48ae      	ldr	r0, [pc, #696]	; (8018b44 <CSE_step+0x2dc>)
 801888c:	f7ff fc10 	bl	80180b0 <CSE_M_x>
    UKFCorrectorAdditive_getPredict(CSE_P.R1_Value, CSE_DW.x, CSE_DW.P, 0.001,
 8018890:	4bab      	ldr	r3, [pc, #684]	; (8018b40 <CSE_step+0x2d8>)
 8018892:	ed93 7b84 	vldr	d7, [r3, #528]	; 0x210
 8018896:	f107 0110 	add.w	r1, r7, #16
 801889a:	f107 0208 	add.w	r2, r7, #8
 801889e:	463b      	mov	r3, r7
 80188a0:	9300      	str	r3, [sp, #0]
 80188a2:	460b      	mov	r3, r1
 80188a4:	ed9f 3ba0 	vldr	d3, [pc, #640]	; 8018b28 <CSE_step+0x2c0>
 80188a8:	ed9f 2ba1 	vldr	d2, [pc, #644]	; 8018b30 <CSE_step+0x2c8>
 80188ac:	ed9f 1ba2 	vldr	d1, [pc, #648]	; 8018b38 <CSE_step+0x2d0>
 80188b0:	49a5      	ldr	r1, [pc, #660]	; (8018b48 <CSE_step+0x2e0>)
 80188b2:	48a4      	ldr	r0, [pc, #656]	; (8018b44 <CSE_step+0x2dc>)
 80188b4:	eeb0 0a47 	vmov.f32	s0, s14
 80188b8:	eef0 0a67 	vmov.f32	s1, s15
 80188bc:	f7ff fc46 	bl	801814c <UKFCorrectorAdditive_getPredict>
      2.0, 0.0, &s_0, tempY, &temp);
    s_0 = CSE_U.y - s_0;
 80188c0:	4ba2      	ldr	r3, [pc, #648]	; (8018b4c <CSE_step+0x2e4>)
 80188c2:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80188c6:	f107 0308 	add.w	r3, r7, #8
 80188ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80188ce:	f7e7 fccd 	bl	800026c <__aeabi_dsub>
 80188d2:	4602      	mov	r2, r0
 80188d4:	460b      	mov	r3, r1
 80188d6:	f107 0108 	add.w	r1, r7, #8
 80188da:	e9c1 2300 	strd	r2, r3, [r1]
    iAcol_0 = 0;
 80188de:	2300      	movs	r3, #0
 80188e0:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
    for (iAcol = 0; iAcol < 3; iAcol++) {
 80188e4:	2300      	movs	r3, #0
 80188e6:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 80188ea:	e04a      	b.n	8018982 <CSE_step+0x11a>
      R[iAcol_0] = CSE_DW.P[iAcol];
 80188ec:	4a96      	ldr	r2, [pc, #600]	; (8018b48 <CSE_step+0x2e0>)
 80188ee:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 80188f2:	00db      	lsls	r3, r3, #3
 80188f4:	4413      	add	r3, r2
 80188f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80188fa:	f507 70a4 	add.w	r0, r7, #328	; 0x148
 80188fe:	f8d7 12e0 	ldr.w	r1, [r7, #736]	; 0x2e0
 8018902:	00c9      	lsls	r1, r1, #3
 8018904:	4401      	add	r1, r0
 8018906:	e9c1 2300 	strd	r2, r3, [r1]
      R[iAcol_0 + 1] = CSE_DW.P[iAcol + 3];
 801890a:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 801890e:	3303      	adds	r3, #3
 8018910:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 8018914:	1c51      	adds	r1, r2, #1
 8018916:	4a8c      	ldr	r2, [pc, #560]	; (8018b48 <CSE_step+0x2e0>)
 8018918:	00db      	lsls	r3, r3, #3
 801891a:	4413      	add	r3, r2
 801891c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018920:	f507 70a4 	add.w	r0, r7, #328	; 0x148
 8018924:	00c9      	lsls	r1, r1, #3
 8018926:	4401      	add	r1, r0
 8018928:	e9c1 2300 	strd	r2, r3, [r1]
      R[iAcol_0 + 2] = CSE_DW.P[iAcol + 6];
 801892c:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8018930:	3306      	adds	r3, #6
 8018932:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 8018936:	1c91      	adds	r1, r2, #2
 8018938:	4a83      	ldr	r2, [pc, #524]	; (8018b48 <CSE_step+0x2e0>)
 801893a:	00db      	lsls	r3, r3, #3
 801893c:	4413      	add	r3, r2
 801893e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018942:	f507 70a4 	add.w	r0, r7, #328	; 0x148
 8018946:	00c9      	lsls	r1, r1, #3
 8018948:	4401      	add	r1, r0
 801894a:	e9c1 2300 	strd	r2, r3, [r1]
      C[iAcol] = tempY[iAcol];
 801894e:	f107 0210 	add.w	r2, r7, #16
 8018952:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8018956:	00db      	lsls	r3, r3, #3
 8018958:	4413      	add	r3, r2
 801895a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801895e:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8018962:	f8d7 12e4 	ldr.w	r1, [r7, #740]	; 0x2e4
 8018966:	00c9      	lsls	r1, r1, #3
 8018968:	4401      	add	r1, r0
 801896a:	e9c1 2300 	strd	r2, r3, [r1]
      iAcol_0 += 3;
 801896e:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8018972:	3303      	adds	r3, #3
 8018974:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
    for (iAcol = 0; iAcol < 3; iAcol++) {
 8018978:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 801897c:	3301      	adds	r3, #1
 801897e:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 8018982:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8018986:	2b02      	cmp	r3, #2
 8018988:	ddb0      	ble.n	80188ec <CSE_step+0x84>
    }

    trisolve_BC1XmAGq(temp, C);
 801898a:	463b      	mov	r3, r7
 801898c:	ed93 7b00 	vldr	d7, [r3]
 8018990:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8018994:	4618      	mov	r0, r3
 8018996:	eeb0 0a47 	vmov.f32	s0, s14
 801899a:	eef0 0a67 	vmov.f32	s1, s15
 801899e:	f009 f8cb 	bl	8021b38 <trisolve_BC1XmAGq>
    K[0] = C[0];
 80189a2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80189a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80189aa:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80189ae:	e9c1 2300 	strd	r2, r3, [r1]
    K[1] = C[1];
 80189b2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80189b6:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80189ba:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80189be:	e9c1 2302 	strd	r2, r3, [r1, #8]
    K[2] = C[2];
 80189c2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80189c6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80189ca:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80189ce:	e9c1 2304 	strd	r2, r3, [r1, #16]
    trisolve_BC1XmAGq(temp, K);
 80189d2:	463b      	mov	r3, r7
 80189d4:	ed93 7b00 	vldr	d7, [r3]
 80189d8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80189dc:	4618      	mov	r0, r3
 80189de:	eeb0 0a47 	vmov.f32	s0, s14
 80189e2:	eef0 0a67 	vmov.f32	s1, s15
 80189e6:	f009 f8a7 	bl	8021b38 <trisolve_BC1XmAGq>
    tempY[0] = K[0] * temp;
 80189ea:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80189ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80189f2:	463b      	mov	r3, r7
 80189f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80189f8:	f7e7 fdf0 	bl	80005dc <__aeabi_dmul>
 80189fc:	4602      	mov	r2, r0
 80189fe:	460b      	mov	r3, r1
 8018a00:	f107 0110 	add.w	r1, r7, #16
 8018a04:	e9c1 2300 	strd	r2, r3, [r1]
    for (iAcol = 0; iAcol < 2; iAcol++) {
 8018a08:	2300      	movs	r3, #0
 8018a0a:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 8018a0e:	e011      	b.n	8018a34 <CSE_step+0x1cc>
      R[iAcol + 1] = 0.0;
 8018a10:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8018a14:	3301      	adds	r3, #1
 8018a16:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8018a1a:	00db      	lsls	r3, r3, #3
 8018a1c:	18d1      	adds	r1, r2, r3
 8018a1e:	f04f 0200 	mov.w	r2, #0
 8018a22:	f04f 0300 	mov.w	r3, #0
 8018a26:	e9c1 2300 	strd	r2, r3, [r1]
    for (iAcol = 0; iAcol < 2; iAcol++) {
 8018a2a:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8018a2e:	3301      	adds	r3, #1
 8018a30:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 8018a34:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8018a38:	2b01      	cmp	r3, #1
 8018a3a:	dde9      	ble.n	8018a10 <CSE_step+0x1a8>
    }

    tempY[1] = K[1] * temp;
 8018a3c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8018a40:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8018a44:	463b      	mov	r3, r7
 8018a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018a4a:	f7e7 fdc7 	bl	80005dc <__aeabi_dmul>
 8018a4e:	4602      	mov	r2, r0
 8018a50:	460b      	mov	r3, r1
 8018a52:	f107 0110 	add.w	r1, r7, #16
 8018a56:	e9c1 2302 	strd	r2, r3, [r1, #8]
    R[5] = 0.0;
 8018a5a:	f507 71a4 	add.w	r1, r7, #328	; 0x148
 8018a5e:	f04f 0200 	mov.w	r2, #0
 8018a62:	f04f 0300 	mov.w	r3, #0
 8018a66:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    tempY[2] = K[2] * temp;
 8018a6a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8018a6e:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8018a72:	463b      	mov	r3, r7
 8018a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018a78:	f7e7 fdb0 	bl	80005dc <__aeabi_dmul>
 8018a7c:	4602      	mov	r2, r0
 8018a7e:	460b      	mov	r3, r1
 8018a80:	f107 0110 	add.w	r1, r7, #16
 8018a84:	e9c1 2304 	strd	r2, r3, [r1, #16]
    errorCondition = (R[0] == 0.0);
 8018a88:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8018a8c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8018a90:	2301      	movs	r3, #1
 8018a92:	461e      	mov	r6, r3
 8018a94:	f04f 0200 	mov.w	r2, #0
 8018a98:	f04f 0300 	mov.w	r3, #0
 8018a9c:	f7e8 f806 	bl	8000aac <__aeabi_dcmpeq>
 8018aa0:	4603      	mov	r3, r0
 8018aa2:	2b00      	cmp	r3, #0
 8018aa4:	d101      	bne.n	8018aaa <CSE_step+0x242>
 8018aa6:	2300      	movs	r3, #0
 8018aa8:	461e      	mov	r6, r3
 8018aaa:	b2f3      	uxtb	r3, r6
 8018aac:	f887 32df 	strb.w	r3, [r7, #735]	; 0x2df
    if (!errorCondition) {
 8018ab0:	f897 32df 	ldrb.w	r3, [r7, #735]	; 0x2df
 8018ab4:	2b00      	cmp	r3, #0
 8018ab6:	d113      	bne.n	8018ae0 <CSE_step+0x278>
      errorCondition = (R[4] == 0.0);
 8018ab8:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8018abc:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8018ac0:	2301      	movs	r3, #1
 8018ac2:	461e      	mov	r6, r3
 8018ac4:	f04f 0200 	mov.w	r2, #0
 8018ac8:	f04f 0300 	mov.w	r3, #0
 8018acc:	f7e7 ffee 	bl	8000aac <__aeabi_dcmpeq>
 8018ad0:	4603      	mov	r3, r0
 8018ad2:	2b00      	cmp	r3, #0
 8018ad4:	d101      	bne.n	8018ada <CSE_step+0x272>
 8018ad6:	2300      	movs	r3, #0
 8018ad8:	461e      	mov	r6, r3
 8018ada:	b2f3      	uxtb	r3, r6
 8018adc:	f887 32df 	strb.w	r3, [r7, #735]	; 0x2df
    }

    if (!errorCondition) {
 8018ae0:	f897 32df 	ldrb.w	r3, [r7, #735]	; 0x2df
 8018ae4:	2b00      	cmp	r3, #0
 8018ae6:	d113      	bne.n	8018b10 <CSE_step+0x2a8>
      errorCondition = (R[8] == 0.0);
 8018ae8:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8018aec:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8018af0:	2301      	movs	r3, #1
 8018af2:	461e      	mov	r6, r3
 8018af4:	f04f 0200 	mov.w	r2, #0
 8018af8:	f04f 0300 	mov.w	r3, #0
 8018afc:	f7e7 ffd6 	bl	8000aac <__aeabi_dcmpeq>
 8018b00:	4603      	mov	r3, r0
 8018b02:	2b00      	cmp	r3, #0
 8018b04:	d101      	bne.n	8018b0a <CSE_step+0x2a2>
 8018b06:	2300      	movs	r3, #0
 8018b08:	461e      	mov	r6, r3
 8018b0a:	b2f3      	uxtb	r3, r6
 8018b0c:	f887 32df 	strb.w	r3, [r7, #735]	; 0x2df
    }

    guard1 = false;
 8018b10:	2300      	movs	r3, #0
 8018b12:	f887 32de 	strb.w	r3, [r7, #734]	; 0x2de
    if (errorCondition) {
 8018b16:	f897 32df 	ldrb.w	r3, [r7, #735]	; 0x2df
 8018b1a:	2b00      	cmp	r3, #0
 8018b1c:	d018      	beq.n	8018b50 <CSE_step+0x2e8>
      guard1 = true;
 8018b1e:	2301      	movs	r3, #1
 8018b20:	f887 32de 	strb.w	r3, [r7, #734]	; 0x2de
 8018b24:	e395      	b.n	8019252 <CSE_step+0x9ea>
 8018b26:	bf00      	nop
	...
 8018b34:	40000000 	.word	0x40000000
 8018b38:	d2f1a9fc 	.word	0xd2f1a9fc
 8018b3c:	3f50624d 	.word	0x3f50624d
 8018b40:	20000088 	.word	0x20000088
 8018b44:	2001c280 	.word	0x2001c280
 8018b48:	2001c238 	.word	0x2001c238
 8018b4c:	2001c228 	.word	0x2001c228
    } else {
      real_T absxk;
      real_T scale;
      real_T t;
      C[2] = tempY[2];
 8018b50:	f107 0310 	add.w	r3, r7, #16
 8018b54:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8018b58:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8018b5c:	e9c1 2304 	strd	r2, r3, [r1, #16]
      C[0] = tempY[0] / R[0];
 8018b60:	f107 0310 	add.w	r3, r7, #16
 8018b64:	e9d3 0100 	ldrd	r0, r1, [r3]
 8018b68:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8018b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b70:	f7e7 fe5e 	bl	8000830 <__aeabi_ddiv>
 8018b74:	4602      	mov	r2, r0
 8018b76:	460b      	mov	r3, r1
 8018b78:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8018b7c:	e9c1 2300 	strd	r2, r3, [r1]
      C[1] = (tempY[1] - C[0] * R[3]) / R[4];
 8018b80:	f107 0310 	add.w	r3, r7, #16
 8018b84:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
 8018b88:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8018b8c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8018b90:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8018b94:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8018b98:	f7e7 fd20 	bl	80005dc <__aeabi_dmul>
 8018b9c:	4602      	mov	r2, r0
 8018b9e:	460b      	mov	r3, r1
 8018ba0:	4640      	mov	r0, r8
 8018ba2:	4649      	mov	r1, r9
 8018ba4:	f7e7 fb62 	bl	800026c <__aeabi_dsub>
 8018ba8:	4602      	mov	r2, r0
 8018baa:	460b      	mov	r3, r1
 8018bac:	4610      	mov	r0, r2
 8018bae:	4619      	mov	r1, r3
 8018bb0:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8018bb4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8018bb8:	f7e7 fe3a 	bl	8000830 <__aeabi_ddiv>
 8018bbc:	4602      	mov	r2, r0
 8018bbe:	460b      	mov	r3, r1
 8018bc0:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8018bc4:	e9c1 2302 	strd	r2, r3, [r1, #8]
      temp = tempY[2];
 8018bc8:	f107 0310 	add.w	r3, r7, #16
 8018bcc:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8018bd0:	4639      	mov	r1, r7
 8018bd2:	e9c1 2300 	strd	r2, r3, [r1]
      for (iAcol_0 = 0; iAcol_0 < 2; iAcol_0++) {
 8018bd6:	2300      	movs	r3, #0
 8018bd8:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
 8018bdc:	e025      	b.n	8018c2a <CSE_step+0x3c2>
        temp -= R[iAcol_0 + 6] * C[iAcol_0];
 8018bde:	463b      	mov	r3, r7
 8018be0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8018be4:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8018be8:	3306      	adds	r3, #6
 8018bea:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8018bee:	00db      	lsls	r3, r3, #3
 8018bf0:	4413      	add	r3, r2
 8018bf2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8018bf6:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8018bfa:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8018bfe:	00db      	lsls	r3, r3, #3
 8018c00:	4413      	add	r3, r2
 8018c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018c06:	f7e7 fce9 	bl	80005dc <__aeabi_dmul>
 8018c0a:	4602      	mov	r2, r0
 8018c0c:	460b      	mov	r3, r1
 8018c0e:	4640      	mov	r0, r8
 8018c10:	4649      	mov	r1, r9
 8018c12:	f7e7 fb2b 	bl	800026c <__aeabi_dsub>
 8018c16:	4602      	mov	r2, r0
 8018c18:	460b      	mov	r3, r1
 8018c1a:	4639      	mov	r1, r7
 8018c1c:	e9c1 2300 	strd	r2, r3, [r1]
      for (iAcol_0 = 0; iAcol_0 < 2; iAcol_0++) {
 8018c20:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8018c24:	3301      	adds	r3, #1
 8018c26:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
 8018c2a:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8018c2e:	2b01      	cmp	r3, #1
 8018c30:	ddd5      	ble.n	8018bde <CSE_step+0x376>
      }

      C[2] = temp / R[8];
 8018c32:	463b      	mov	r3, r7
 8018c34:	e9d3 0100 	ldrd	r0, r1, [r3]
 8018c38:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8018c3c:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8018c40:	f7e7 fdf6 	bl	8000830 <__aeabi_ddiv>
 8018c44:	4602      	mov	r2, r0
 8018c46:	460b      	mov	r3, r1
 8018c48:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8018c4c:	e9c1 2304 	strd	r2, r3, [r1, #16]
      scale = 3.3121686421112381E-170;
 8018c50:	f04f 0200 	mov.w	r2, #0
 8018c54:	f04f 53e6 	mov.w	r3, #482344960	; 0x1cc00000
 8018c58:	e9c7 23b4 	strd	r2, r3, [r7, #720]	; 0x2d0
      absxk = fabs(C[0]);
 8018c5c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8018c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018c64:	4611      	mov	r1, r2
 8018c66:	f8c7 12c0 	str.w	r1, [r7, #704]	; 0x2c0
 8018c6a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8018c6e:	f8c7 32c4 	str.w	r3, [r7, #708]	; 0x2c4
      if (absxk > 3.3121686421112381E-170) {
 8018c72:	f04f 0200 	mov.w	r2, #0
 8018c76:	f04f 53e6 	mov.w	r3, #482344960	; 0x1cc00000
 8018c7a:	e9d7 01b0 	ldrd	r0, r1, [r7, #704]	; 0x2c0
 8018c7e:	f7e7 ff3d 	bl	8000afc <__aeabi_dcmpgt>
 8018c82:	4603      	mov	r3, r0
 8018c84:	2b00      	cmp	r3, #0
 8018c86:	d00a      	beq.n	8018c9e <CSE_step+0x436>
        temp = 1.0;
 8018c88:	4639      	mov	r1, r7
 8018c8a:	f04f 0200 	mov.w	r2, #0
 8018c8e:	4bbf      	ldr	r3, [pc, #764]	; (8018f8c <CSE_step+0x724>)
 8018c90:	e9c1 2300 	strd	r2, r3, [r1]
        scale = absxk;
 8018c94:	e9d7 23b0 	ldrd	r2, r3, [r7, #704]	; 0x2c0
 8018c98:	e9c7 23b4 	strd	r2, r3, [r7, #720]	; 0x2d0
 8018c9c:	e016      	b.n	8018ccc <CSE_step+0x464>
      } else {
        t = absxk / 3.3121686421112381E-170;
 8018c9e:	f04f 0200 	mov.w	r2, #0
 8018ca2:	f04f 53e6 	mov.w	r3, #482344960	; 0x1cc00000
 8018ca6:	e9d7 01b0 	ldrd	r0, r1, [r7, #704]	; 0x2c0
 8018caa:	f7e7 fdc1 	bl	8000830 <__aeabi_ddiv>
 8018cae:	4602      	mov	r2, r0
 8018cb0:	460b      	mov	r3, r1
 8018cb2:	e9c7 23ae 	strd	r2, r3, [r7, #696]	; 0x2b8
        temp = t * t;
 8018cb6:	e9d7 23ae 	ldrd	r2, r3, [r7, #696]	; 0x2b8
 8018cba:	e9d7 01ae 	ldrd	r0, r1, [r7, #696]	; 0x2b8
 8018cbe:	f7e7 fc8d 	bl	80005dc <__aeabi_dmul>
 8018cc2:	4602      	mov	r2, r0
 8018cc4:	460b      	mov	r3, r1
 8018cc6:	4639      	mov	r1, r7
 8018cc8:	e9c1 2300 	strd	r2, r3, [r1]
      }

      absxk = fabs(C[1]);
 8018ccc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8018cd0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8018cd4:	4611      	mov	r1, r2
 8018cd6:	f8c7 12c0 	str.w	r1, [r7, #704]	; 0x2c0
 8018cda:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8018cde:	f8c7 32c4 	str.w	r3, [r7, #708]	; 0x2c4
      if (absxk > scale) {
 8018ce2:	e9d7 23b4 	ldrd	r2, r3, [r7, #720]	; 0x2d0
 8018ce6:	e9d7 01b0 	ldrd	r0, r1, [r7, #704]	; 0x2c0
 8018cea:	f7e7 ff07 	bl	8000afc <__aeabi_dcmpgt>
 8018cee:	4603      	mov	r3, r0
 8018cf0:	2b00      	cmp	r3, #0
 8018cf2:	d02b      	beq.n	8018d4c <CSE_step+0x4e4>
        t = scale / absxk;
 8018cf4:	e9d7 23b0 	ldrd	r2, r3, [r7, #704]	; 0x2c0
 8018cf8:	e9d7 01b4 	ldrd	r0, r1, [r7, #720]	; 0x2d0
 8018cfc:	f7e7 fd98 	bl	8000830 <__aeabi_ddiv>
 8018d00:	4602      	mov	r2, r0
 8018d02:	460b      	mov	r3, r1
 8018d04:	e9c7 23ae 	strd	r2, r3, [r7, #696]	; 0x2b8
        temp = temp * t * t + 1.0;
 8018d08:	463b      	mov	r3, r7
 8018d0a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8018d0e:	e9d7 23ae 	ldrd	r2, r3, [r7, #696]	; 0x2b8
 8018d12:	f7e7 fc63 	bl	80005dc <__aeabi_dmul>
 8018d16:	4602      	mov	r2, r0
 8018d18:	460b      	mov	r3, r1
 8018d1a:	4610      	mov	r0, r2
 8018d1c:	4619      	mov	r1, r3
 8018d1e:	e9d7 23ae 	ldrd	r2, r3, [r7, #696]	; 0x2b8
 8018d22:	f7e7 fc5b 	bl	80005dc <__aeabi_dmul>
 8018d26:	4602      	mov	r2, r0
 8018d28:	460b      	mov	r3, r1
 8018d2a:	4610      	mov	r0, r2
 8018d2c:	4619      	mov	r1, r3
 8018d2e:	f04f 0200 	mov.w	r2, #0
 8018d32:	4b96      	ldr	r3, [pc, #600]	; (8018f8c <CSE_step+0x724>)
 8018d34:	f7e7 fa9c 	bl	8000270 <__adddf3>
 8018d38:	4602      	mov	r2, r0
 8018d3a:	460b      	mov	r3, r1
 8018d3c:	4639      	mov	r1, r7
 8018d3e:	e9c1 2300 	strd	r2, r3, [r1]
        scale = absxk;
 8018d42:	e9d7 23b0 	ldrd	r2, r3, [r7, #704]	; 0x2c0
 8018d46:	e9c7 23b4 	strd	r2, r3, [r7, #720]	; 0x2d0
 8018d4a:	e01d      	b.n	8018d88 <CSE_step+0x520>
      } else {
        t = absxk / scale;
 8018d4c:	e9d7 23b4 	ldrd	r2, r3, [r7, #720]	; 0x2d0
 8018d50:	e9d7 01b0 	ldrd	r0, r1, [r7, #704]	; 0x2c0
 8018d54:	f7e7 fd6c 	bl	8000830 <__aeabi_ddiv>
 8018d58:	4602      	mov	r2, r0
 8018d5a:	460b      	mov	r3, r1
 8018d5c:	e9c7 23ae 	strd	r2, r3, [r7, #696]	; 0x2b8
        temp += t * t;
 8018d60:	e9d7 23ae 	ldrd	r2, r3, [r7, #696]	; 0x2b8
 8018d64:	e9d7 01ae 	ldrd	r0, r1, [r7, #696]	; 0x2b8
 8018d68:	f7e7 fc38 	bl	80005dc <__aeabi_dmul>
 8018d6c:	4602      	mov	r2, r0
 8018d6e:	460b      	mov	r3, r1
 8018d70:	4610      	mov	r0, r2
 8018d72:	4619      	mov	r1, r3
 8018d74:	463b      	mov	r3, r7
 8018d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018d7a:	f7e7 fa79 	bl	8000270 <__adddf3>
 8018d7e:	4602      	mov	r2, r0
 8018d80:	460b      	mov	r3, r1
 8018d82:	4639      	mov	r1, r7
 8018d84:	e9c1 2300 	strd	r2, r3, [r1]
      }

      absxk = fabs(C[2]);
 8018d88:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8018d8c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8018d90:	4611      	mov	r1, r2
 8018d92:	f8c7 12c0 	str.w	r1, [r7, #704]	; 0x2c0
 8018d96:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8018d9a:	f8c7 32c4 	str.w	r3, [r7, #708]	; 0x2c4
      if (absxk > scale) {
 8018d9e:	e9d7 23b4 	ldrd	r2, r3, [r7, #720]	; 0x2d0
 8018da2:	e9d7 01b0 	ldrd	r0, r1, [r7, #704]	; 0x2c0
 8018da6:	f7e7 fea9 	bl	8000afc <__aeabi_dcmpgt>
 8018daa:	4603      	mov	r3, r0
 8018dac:	2b00      	cmp	r3, #0
 8018dae:	d02b      	beq.n	8018e08 <CSE_step+0x5a0>
        t = scale / absxk;
 8018db0:	e9d7 23b0 	ldrd	r2, r3, [r7, #704]	; 0x2c0
 8018db4:	e9d7 01b4 	ldrd	r0, r1, [r7, #720]	; 0x2d0
 8018db8:	f7e7 fd3a 	bl	8000830 <__aeabi_ddiv>
 8018dbc:	4602      	mov	r2, r0
 8018dbe:	460b      	mov	r3, r1
 8018dc0:	e9c7 23ae 	strd	r2, r3, [r7, #696]	; 0x2b8
        temp = temp * t * t + 1.0;
 8018dc4:	463b      	mov	r3, r7
 8018dc6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8018dca:	e9d7 23ae 	ldrd	r2, r3, [r7, #696]	; 0x2b8
 8018dce:	f7e7 fc05 	bl	80005dc <__aeabi_dmul>
 8018dd2:	4602      	mov	r2, r0
 8018dd4:	460b      	mov	r3, r1
 8018dd6:	4610      	mov	r0, r2
 8018dd8:	4619      	mov	r1, r3
 8018dda:	e9d7 23ae 	ldrd	r2, r3, [r7, #696]	; 0x2b8
 8018dde:	f7e7 fbfd 	bl	80005dc <__aeabi_dmul>
 8018de2:	4602      	mov	r2, r0
 8018de4:	460b      	mov	r3, r1
 8018de6:	4610      	mov	r0, r2
 8018de8:	4619      	mov	r1, r3
 8018dea:	f04f 0200 	mov.w	r2, #0
 8018dee:	4b67      	ldr	r3, [pc, #412]	; (8018f8c <CSE_step+0x724>)
 8018df0:	f7e7 fa3e 	bl	8000270 <__adddf3>
 8018df4:	4602      	mov	r2, r0
 8018df6:	460b      	mov	r3, r1
 8018df8:	4639      	mov	r1, r7
 8018dfa:	e9c1 2300 	strd	r2, r3, [r1]
        scale = absxk;
 8018dfe:	e9d7 23b0 	ldrd	r2, r3, [r7, #704]	; 0x2c0
 8018e02:	e9c7 23b4 	strd	r2, r3, [r7, #720]	; 0x2d0
 8018e06:	e01d      	b.n	8018e44 <CSE_step+0x5dc>
      } else {
        t = absxk / scale;
 8018e08:	e9d7 23b4 	ldrd	r2, r3, [r7, #720]	; 0x2d0
 8018e0c:	e9d7 01b0 	ldrd	r0, r1, [r7, #704]	; 0x2c0
 8018e10:	f7e7 fd0e 	bl	8000830 <__aeabi_ddiv>
 8018e14:	4602      	mov	r2, r0
 8018e16:	460b      	mov	r3, r1
 8018e18:	e9c7 23ae 	strd	r2, r3, [r7, #696]	; 0x2b8
        temp += t * t;
 8018e1c:	e9d7 23ae 	ldrd	r2, r3, [r7, #696]	; 0x2b8
 8018e20:	e9d7 01ae 	ldrd	r0, r1, [r7, #696]	; 0x2b8
 8018e24:	f7e7 fbda 	bl	80005dc <__aeabi_dmul>
 8018e28:	4602      	mov	r2, r0
 8018e2a:	460b      	mov	r3, r1
 8018e2c:	4610      	mov	r0, r2
 8018e2e:	4619      	mov	r1, r3
 8018e30:	463b      	mov	r3, r7
 8018e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018e36:	f7e7 fa1b 	bl	8000270 <__adddf3>
 8018e3a:	4602      	mov	r2, r0
 8018e3c:	460b      	mov	r3, r1
 8018e3e:	4639      	mov	r1, r7
 8018e40:	e9c1 2300 	strd	r2, r3, [r1]
      }

      temp = scale * sqrt(temp);
 8018e44:	463b      	mov	r3, r7
 8018e46:	ed93 7b00 	vldr	d7, [r3]
 8018e4a:	eeb0 0a47 	vmov.f32	s0, s14
 8018e4e:	eef0 0a67 	vmov.f32	s1, s15
 8018e52:	f015 fd65 	bl	802e920 <sqrt>
 8018e56:	ec51 0b10 	vmov	r0, r1, d0
 8018e5a:	e9d7 23b4 	ldrd	r2, r3, [r7, #720]	; 0x2d0
 8018e5e:	f7e7 fbbd 	bl	80005dc <__aeabi_dmul>
 8018e62:	4602      	mov	r2, r0
 8018e64:	460b      	mov	r3, r1
 8018e66:	4639      	mov	r1, r7
 8018e68:	e9c1 2300 	strd	r2, r3, [r1]
      if (temp >= 1.0) {
 8018e6c:	463b      	mov	r3, r7
 8018e6e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8018e72:	f04f 0200 	mov.w	r2, #0
 8018e76:	4b45      	ldr	r3, [pc, #276]	; (8018f8c <CSE_step+0x724>)
 8018e78:	f7e7 fe36 	bl	8000ae8 <__aeabi_dcmpge>
 8018e7c:	4603      	mov	r3, r0
 8018e7e:	2b00      	cmp	r3, #0
 8018e80:	d003      	beq.n	8018e8a <CSE_step+0x622>
        guard1 = true;
 8018e82:	2301      	movs	r3, #1
 8018e84:	f887 32de 	strb.w	r3, [r7, #734]	; 0x2de
 8018e88:	e1e3      	b.n	8019252 <CSE_step+0x9ea>
      } else {
        rotate_LZ7ctbe0(sqrt(1.0 - temp * temp), C[2], &tempY[2], &s[2], &temp);
 8018e8a:	463b      	mov	r3, r7
 8018e8c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8018e90:	463b      	mov	r3, r7
 8018e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018e96:	f7e7 fba1 	bl	80005dc <__aeabi_dmul>
 8018e9a:	4602      	mov	r2, r0
 8018e9c:	460b      	mov	r3, r1
 8018e9e:	f04f 0000 	mov.w	r0, #0
 8018ea2:	493a      	ldr	r1, [pc, #232]	; (8018f8c <CSE_step+0x724>)
 8018ea4:	f7e7 f9e2 	bl	800026c <__aeabi_dsub>
 8018ea8:	4602      	mov	r2, r0
 8018eaa:	460b      	mov	r3, r1
 8018eac:	ec43 2b17 	vmov	d7, r2, r3
 8018eb0:	eeb0 0a47 	vmov.f32	s0, s14
 8018eb4:	eef0 0a67 	vmov.f32	s1, s15
 8018eb8:	f015 fd32 	bl	802e920 <sqrt>
 8018ebc:	eeb0 6a40 	vmov.f32	s12, s0
 8018ec0:	eef0 6a60 	vmov.f32	s13, s1
 8018ec4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8018ec8:	ed93 7b04 	vldr	d7, [r3, #16]
 8018ecc:	463a      	mov	r2, r7
 8018ece:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8018ed2:	f103 0110 	add.w	r1, r3, #16
 8018ed6:	f107 0310 	add.w	r3, r7, #16
 8018eda:	3310      	adds	r3, #16
 8018edc:	4618      	mov	r0, r3
 8018ede:	eeb0 1a47 	vmov.f32	s2, s14
 8018ee2:	eef0 1a67 	vmov.f32	s3, s15
 8018ee6:	eeb0 0a46 	vmov.f32	s0, s12
 8018eea:	eef0 0a66 	vmov.f32	s1, s13
 8018eee:	f006 fd75 	bl	801f9dc <rotate_LZ7ctbe0>
        C[2] = 0.0;
 8018ef2:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8018ef6:	f04f 0200 	mov.w	r2, #0
 8018efa:	f04f 0300 	mov.w	r3, #0
 8018efe:	e9c1 2304 	strd	r2, r3, [r1, #16]
        rotate_LZ7ctbe0(temp, C[1], &tempY[1], &s[1], &temp);
 8018f02:	463b      	mov	r3, r7
 8018f04:	ed93 7b00 	vldr	d7, [r3]
 8018f08:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8018f0c:	ed93 6b02 	vldr	d6, [r3, #8]
 8018f10:	463a      	mov	r2, r7
 8018f12:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8018f16:	f103 0108 	add.w	r1, r3, #8
 8018f1a:	f107 0310 	add.w	r3, r7, #16
 8018f1e:	3308      	adds	r3, #8
 8018f20:	4618      	mov	r0, r3
 8018f22:	eeb0 1a46 	vmov.f32	s2, s12
 8018f26:	eef0 1a66 	vmov.f32	s3, s13
 8018f2a:	eeb0 0a47 	vmov.f32	s0, s14
 8018f2e:	eef0 0a67 	vmov.f32	s1, s15
 8018f32:	f006 fd53 	bl	801f9dc <rotate_LZ7ctbe0>
        C[1] = 0.0;
 8018f36:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8018f3a:	f04f 0200 	mov.w	r2, #0
 8018f3e:	f04f 0300 	mov.w	r3, #0
 8018f42:	e9c1 2302 	strd	r2, r3, [r1, #8]
        rotate_LZ7ctbe0(temp, C[0], &tempY[0], &s[0], &temp);
 8018f46:	463b      	mov	r3, r7
 8018f48:	ed93 7b00 	vldr	d7, [r3]
 8018f4c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8018f50:	ed93 6b00 	vldr	d6, [r3]
 8018f54:	463a      	mov	r2, r7
 8018f56:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8018f5a:	f107 0310 	add.w	r3, r7, #16
 8018f5e:	4618      	mov	r0, r3
 8018f60:	eeb0 1a46 	vmov.f32	s2, s12
 8018f64:	eef0 1a66 	vmov.f32	s3, s13
 8018f68:	eeb0 0a47 	vmov.f32	s0, s14
 8018f6c:	eef0 0a67 	vmov.f32	s1, s15
 8018f70:	f006 fd34 	bl	801f9dc <rotate_LZ7ctbe0>
        C[0] = 0.0;
 8018f74:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8018f78:	f04f 0200 	mov.w	r2, #0
 8018f7c:	f04f 0300 	mov.w	r3, #0
 8018f80:	e9c1 2300 	strd	r2, r3, [r1]
        for (iAcol_0 = 0; iAcol_0 + 1 > 0; iAcol_0--) {
 8018f84:	2300      	movs	r3, #0
 8018f86:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
 8018f8a:	e06e      	b.n	801906a <CSE_step+0x802>
 8018f8c:	3ff00000 	.word	0x3ff00000
          temp = s[iAcol_0] * R[iAcol_0];
 8018f90:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8018f94:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8018f98:	00db      	lsls	r3, r3, #3
 8018f9a:	4413      	add	r3, r2
 8018f9c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8018fa0:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8018fa4:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8018fa8:	00db      	lsls	r3, r3, #3
 8018faa:	4413      	add	r3, r2
 8018fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018fb0:	f7e7 fb14 	bl	80005dc <__aeabi_dmul>
 8018fb4:	4602      	mov	r2, r0
 8018fb6:	460b      	mov	r3, r1
 8018fb8:	4639      	mov	r1, r7
 8018fba:	e9c1 2300 	strd	r2, r3, [r1]
          R[iAcol_0] = tempY[iAcol_0] * R[iAcol_0] - s[iAcol_0] * C[0];
 8018fbe:	f107 0210 	add.w	r2, r7, #16
 8018fc2:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8018fc6:	00db      	lsls	r3, r3, #3
 8018fc8:	4413      	add	r3, r2
 8018fca:	e9d3 0100 	ldrd	r0, r1, [r3]
 8018fce:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8018fd2:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8018fd6:	00db      	lsls	r3, r3, #3
 8018fd8:	4413      	add	r3, r2
 8018fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018fde:	f7e7 fafd 	bl	80005dc <__aeabi_dmul>
 8018fe2:	4602      	mov	r2, r0
 8018fe4:	460b      	mov	r3, r1
 8018fe6:	4690      	mov	r8, r2
 8018fe8:	4699      	mov	r9, r3
 8018fea:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8018fee:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8018ff2:	00db      	lsls	r3, r3, #3
 8018ff4:	4413      	add	r3, r2
 8018ff6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8018ffa:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8018ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019002:	f7e7 faeb 	bl	80005dc <__aeabi_dmul>
 8019006:	4602      	mov	r2, r0
 8019008:	460b      	mov	r3, r1
 801900a:	4640      	mov	r0, r8
 801900c:	4649      	mov	r1, r9
 801900e:	f7e7 f92d 	bl	800026c <__aeabi_dsub>
 8019012:	4602      	mov	r2, r0
 8019014:	460b      	mov	r3, r1
 8019016:	f507 70a4 	add.w	r0, r7, #328	; 0x148
 801901a:	f8d7 12e0 	ldr.w	r1, [r7, #736]	; 0x2e0
 801901e:	00c9      	lsls	r1, r1, #3
 8019020:	4401      	add	r1, r0
 8019022:	e9c1 2300 	strd	r2, r3, [r1]
          C[0] = tempY[iAcol_0] * C[0] + temp;
 8019026:	f107 0210 	add.w	r2, r7, #16
 801902a:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 801902e:	00db      	lsls	r3, r3, #3
 8019030:	4413      	add	r3, r2
 8019032:	e9d3 0100 	ldrd	r0, r1, [r3]
 8019036:	f107 0358 	add.w	r3, r7, #88	; 0x58
 801903a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801903e:	f7e7 facd 	bl	80005dc <__aeabi_dmul>
 8019042:	4602      	mov	r2, r0
 8019044:	460b      	mov	r3, r1
 8019046:	4610      	mov	r0, r2
 8019048:	4619      	mov	r1, r3
 801904a:	463b      	mov	r3, r7
 801904c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019050:	f7e7 f90e 	bl	8000270 <__adddf3>
 8019054:	4602      	mov	r2, r0
 8019056:	460b      	mov	r3, r1
 8019058:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801905c:	e9c1 2300 	strd	r2, r3, [r1]
        for (iAcol_0 = 0; iAcol_0 + 1 > 0; iAcol_0--) {
 8019060:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019064:	3b01      	subs	r3, #1
 8019066:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
 801906a:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 801906e:	2b00      	cmp	r3, #0
 8019070:	da8e      	bge.n	8018f90 <CSE_step+0x728>
        }

        for (iAcol_0 = 1; iAcol_0 + 1 > 0; iAcol_0--) {
 8019072:	2301      	movs	r3, #1
 8019074:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
 8019078:	e06f      	b.n	801915a <CSE_step+0x8f2>
          temp = R[iAcol_0 + 3];
 801907a:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 801907e:	3303      	adds	r3, #3
 8019080:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8019084:	00db      	lsls	r3, r3, #3
 8019086:	4413      	add	r3, r2
 8019088:	e9d3 2300 	ldrd	r2, r3, [r3]
 801908c:	4639      	mov	r1, r7
 801908e:	e9c1 2300 	strd	r2, r3, [r1]
          R[iAcol_0 + 3] = temp * tempY[iAcol_0] - s[iAcol_0] * C[1];
 8019092:	f107 0210 	add.w	r2, r7, #16
 8019096:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 801909a:	00db      	lsls	r3, r3, #3
 801909c:	4413      	add	r3, r2
 801909e:	e9d3 0100 	ldrd	r0, r1, [r3]
 80190a2:	463b      	mov	r3, r7
 80190a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80190a8:	f7e7 fa98 	bl	80005dc <__aeabi_dmul>
 80190ac:	4602      	mov	r2, r0
 80190ae:	460b      	mov	r3, r1
 80190b0:	4690      	mov	r8, r2
 80190b2:	4699      	mov	r9, r3
 80190b4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80190b8:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 80190bc:	00db      	lsls	r3, r3, #3
 80190be:	4413      	add	r3, r2
 80190c0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80190c4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80190c8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80190cc:	f7e7 fa86 	bl	80005dc <__aeabi_dmul>
 80190d0:	4602      	mov	r2, r0
 80190d2:	460b      	mov	r3, r1
 80190d4:	4610      	mov	r0, r2
 80190d6:	4619      	mov	r1, r3
 80190d8:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 80190dc:	1cde      	adds	r6, r3, #3
 80190de:	4602      	mov	r2, r0
 80190e0:	460b      	mov	r3, r1
 80190e2:	4640      	mov	r0, r8
 80190e4:	4649      	mov	r1, r9
 80190e6:	f7e7 f8c1 	bl	800026c <__aeabi_dsub>
 80190ea:	4602      	mov	r2, r0
 80190ec:	460b      	mov	r3, r1
 80190ee:	f507 70a4 	add.w	r0, r7, #328	; 0x148
 80190f2:	00f1      	lsls	r1, r6, #3
 80190f4:	4401      	add	r1, r0
 80190f6:	e9c1 2300 	strd	r2, r3, [r1]
          C[1] = tempY[iAcol_0] * C[1] + temp * s[iAcol_0];
 80190fa:	f107 0210 	add.w	r2, r7, #16
 80190fe:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019102:	00db      	lsls	r3, r3, #3
 8019104:	4413      	add	r3, r2
 8019106:	e9d3 0100 	ldrd	r0, r1, [r3]
 801910a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 801910e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8019112:	f7e7 fa63 	bl	80005dc <__aeabi_dmul>
 8019116:	4602      	mov	r2, r0
 8019118:	460b      	mov	r3, r1
 801911a:	4690      	mov	r8, r2
 801911c:	4699      	mov	r9, r3
 801911e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8019122:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019126:	00db      	lsls	r3, r3, #3
 8019128:	4413      	add	r3, r2
 801912a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801912e:	463b      	mov	r3, r7
 8019130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019134:	f7e7 fa52 	bl	80005dc <__aeabi_dmul>
 8019138:	4602      	mov	r2, r0
 801913a:	460b      	mov	r3, r1
 801913c:	4640      	mov	r0, r8
 801913e:	4649      	mov	r1, r9
 8019140:	f7e7 f896 	bl	8000270 <__adddf3>
 8019144:	4602      	mov	r2, r0
 8019146:	460b      	mov	r3, r1
 8019148:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801914c:	e9c1 2302 	strd	r2, r3, [r1, #8]
        for (iAcol_0 = 1; iAcol_0 + 1 > 0; iAcol_0--) {
 8019150:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019154:	3b01      	subs	r3, #1
 8019156:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
 801915a:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 801915e:	2b00      	cmp	r3, #0
 8019160:	da8b      	bge.n	801907a <CSE_step+0x812>
        }

        for (iAcol_0 = 2; iAcol_0 + 1 > 0; iAcol_0--) {
 8019162:	2302      	movs	r3, #2
 8019164:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
 8019168:	e06f      	b.n	801924a <CSE_step+0x9e2>
          temp = R[iAcol_0 + 6];
 801916a:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 801916e:	3306      	adds	r3, #6
 8019170:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8019174:	00db      	lsls	r3, r3, #3
 8019176:	4413      	add	r3, r2
 8019178:	e9d3 2300 	ldrd	r2, r3, [r3]
 801917c:	4639      	mov	r1, r7
 801917e:	e9c1 2300 	strd	r2, r3, [r1]
          R[iAcol_0 + 6] = temp * tempY[iAcol_0] - s[iAcol_0] * C[2];
 8019182:	f107 0210 	add.w	r2, r7, #16
 8019186:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 801918a:	00db      	lsls	r3, r3, #3
 801918c:	4413      	add	r3, r2
 801918e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8019192:	463b      	mov	r3, r7
 8019194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019198:	f7e7 fa20 	bl	80005dc <__aeabi_dmul>
 801919c:	4602      	mov	r2, r0
 801919e:	460b      	mov	r3, r1
 80191a0:	4690      	mov	r8, r2
 80191a2:	4699      	mov	r9, r3
 80191a4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80191a8:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 80191ac:	00db      	lsls	r3, r3, #3
 80191ae:	4413      	add	r3, r2
 80191b0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80191b4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80191b8:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80191bc:	f7e7 fa0e 	bl	80005dc <__aeabi_dmul>
 80191c0:	4602      	mov	r2, r0
 80191c2:	460b      	mov	r3, r1
 80191c4:	4610      	mov	r0, r2
 80191c6:	4619      	mov	r1, r3
 80191c8:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 80191cc:	1d9e      	adds	r6, r3, #6
 80191ce:	4602      	mov	r2, r0
 80191d0:	460b      	mov	r3, r1
 80191d2:	4640      	mov	r0, r8
 80191d4:	4649      	mov	r1, r9
 80191d6:	f7e7 f849 	bl	800026c <__aeabi_dsub>
 80191da:	4602      	mov	r2, r0
 80191dc:	460b      	mov	r3, r1
 80191de:	f507 70a4 	add.w	r0, r7, #328	; 0x148
 80191e2:	00f1      	lsls	r1, r6, #3
 80191e4:	4401      	add	r1, r0
 80191e6:	e9c1 2300 	strd	r2, r3, [r1]
          C[2] = tempY[iAcol_0] * C[2] + temp * s[iAcol_0];
 80191ea:	f107 0210 	add.w	r2, r7, #16
 80191ee:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 80191f2:	00db      	lsls	r3, r3, #3
 80191f4:	4413      	add	r3, r2
 80191f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80191fa:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80191fe:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8019202:	f7e7 f9eb 	bl	80005dc <__aeabi_dmul>
 8019206:	4602      	mov	r2, r0
 8019208:	460b      	mov	r3, r1
 801920a:	4690      	mov	r8, r2
 801920c:	4699      	mov	r9, r3
 801920e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8019212:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019216:	00db      	lsls	r3, r3, #3
 8019218:	4413      	add	r3, r2
 801921a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801921e:	463b      	mov	r3, r7
 8019220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019224:	f7e7 f9da 	bl	80005dc <__aeabi_dmul>
 8019228:	4602      	mov	r2, r0
 801922a:	460b      	mov	r3, r1
 801922c:	4640      	mov	r0, r8
 801922e:	4649      	mov	r1, r9
 8019230:	f7e7 f81e 	bl	8000270 <__adddf3>
 8019234:	4602      	mov	r2, r0
 8019236:	460b      	mov	r3, r1
 8019238:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801923c:	e9c1 2304 	strd	r2, r3, [r1, #16]
        for (iAcol_0 = 2; iAcol_0 + 1 > 0; iAcol_0--) {
 8019240:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019244:	3b01      	subs	r3, #1
 8019246:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
 801924a:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 801924e:	2b00      	cmp	r3, #0
 8019250:	da8b      	bge.n	801916a <CSE_step+0x902>
        }
      }
    }

    if (guard1) {
 8019252:	f897 32de 	ldrb.w	r3, [r7, #734]	; 0x2de
 8019256:	2b00      	cmp	r3, #0
 8019258:	f000 82e1 	beq.w	801981e <CSE_step+0xfb6>
      int32_T R_tmp;
      boolean_T exitg2;
      iAcol_0 = 0;
 801925c:	2300      	movs	r3, #0
 801925e:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
      for (iAcol = 0; iAcol < 3; iAcol++) {
 8019262:	2300      	movs	r3, #0
 8019264:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 8019268:	e0d6      	b.n	8019418 <CSE_step+0xbb0>
        coffset = 0;
 801926a:	2300      	movs	r3, #0
 801926c:	f8c7 32e8 	str.w	r3, [r7, #744]	; 0x2e8
        for (aoffset = 0; aoffset < 3; aoffset++) {
 8019270:	2300      	movs	r3, #0
 8019272:	f8c7 32ec 	str.w	r3, [r7, #748]	; 0x2ec
 8019276:	e0c0      	b.n	80193fa <CSE_step+0xb92>
          R_tmp = coffset + iAcol;
 8019278:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 801927c:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019280:	4413      	add	r3, r2
 8019282:	f8c7 32b4 	str.w	r3, [r7, #692]	; 0x2b4
          R_0[R_tmp] = 0.0;
 8019286:	f507 7280 	add.w	r2, r7, #256	; 0x100
 801928a:	f8d7 32b4 	ldr.w	r3, [r7, #692]	; 0x2b4
 801928e:	00db      	lsls	r3, r3, #3
 8019290:	18d1      	adds	r1, r2, r3
 8019292:	f04f 0200 	mov.w	r2, #0
 8019296:	f04f 0300 	mov.w	r3, #0
 801929a:	e9c1 2300 	strd	r2, r3, [r1]
          R_0[R_tmp] += R[iAcol_0] * R[coffset];
 801929e:	f507 7280 	add.w	r2, r7, #256	; 0x100
 80192a2:	f8d7 32b4 	ldr.w	r3, [r7, #692]	; 0x2b4
 80192a6:	00db      	lsls	r3, r3, #3
 80192a8:	4413      	add	r3, r2
 80192aa:	e9d3 8900 	ldrd	r8, r9, [r3]
 80192ae:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 80192b2:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 80192b6:	00db      	lsls	r3, r3, #3
 80192b8:	4413      	add	r3, r2
 80192ba:	e9d3 0100 	ldrd	r0, r1, [r3]
 80192be:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 80192c2:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 80192c6:	00db      	lsls	r3, r3, #3
 80192c8:	4413      	add	r3, r2
 80192ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80192ce:	f7e7 f985 	bl	80005dc <__aeabi_dmul>
 80192d2:	4602      	mov	r2, r0
 80192d4:	460b      	mov	r3, r1
 80192d6:	4640      	mov	r0, r8
 80192d8:	4649      	mov	r1, r9
 80192da:	f7e6 ffc9 	bl	8000270 <__adddf3>
 80192de:	4602      	mov	r2, r0
 80192e0:	460b      	mov	r3, r1
 80192e2:	f507 7080 	add.w	r0, r7, #256	; 0x100
 80192e6:	f8d7 12b4 	ldr.w	r1, [r7, #692]	; 0x2b4
 80192ea:	00c9      	lsls	r1, r1, #3
 80192ec:	4401      	add	r1, r0
 80192ee:	e9c1 2300 	strd	r2, r3, [r1]
          R_0[R_tmp] += R[iAcol_0 + 1] * R[coffset + 1];
 80192f2:	f507 7280 	add.w	r2, r7, #256	; 0x100
 80192f6:	f8d7 32b4 	ldr.w	r3, [r7, #692]	; 0x2b4
 80192fa:	00db      	lsls	r3, r3, #3
 80192fc:	4413      	add	r3, r2
 80192fe:	e9d3 8900 	ldrd	r8, r9, [r3]
 8019302:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019306:	3301      	adds	r3, #1
 8019308:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 801930c:	00db      	lsls	r3, r3, #3
 801930e:	4413      	add	r3, r2
 8019310:	e9d3 0100 	ldrd	r0, r1, [r3]
 8019314:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 8019318:	3301      	adds	r3, #1
 801931a:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 801931e:	00db      	lsls	r3, r3, #3
 8019320:	4413      	add	r3, r2
 8019322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019326:	f7e7 f959 	bl	80005dc <__aeabi_dmul>
 801932a:	4602      	mov	r2, r0
 801932c:	460b      	mov	r3, r1
 801932e:	4640      	mov	r0, r8
 8019330:	4649      	mov	r1, r9
 8019332:	f7e6 ff9d 	bl	8000270 <__adddf3>
 8019336:	4602      	mov	r2, r0
 8019338:	460b      	mov	r3, r1
 801933a:	f507 7080 	add.w	r0, r7, #256	; 0x100
 801933e:	f8d7 12b4 	ldr.w	r1, [r7, #692]	; 0x2b4
 8019342:	00c9      	lsls	r1, r1, #3
 8019344:	4401      	add	r1, r0
 8019346:	e9c1 2300 	strd	r2, r3, [r1]
          R_0[R_tmp] += R[iAcol_0 + 2] * R[coffset + 2];
 801934a:	f507 7280 	add.w	r2, r7, #256	; 0x100
 801934e:	f8d7 32b4 	ldr.w	r3, [r7, #692]	; 0x2b4
 8019352:	00db      	lsls	r3, r3, #3
 8019354:	4413      	add	r3, r2
 8019356:	e9d3 8900 	ldrd	r8, r9, [r3]
 801935a:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 801935e:	3302      	adds	r3, #2
 8019360:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8019364:	00db      	lsls	r3, r3, #3
 8019366:	4413      	add	r3, r2
 8019368:	e9d3 0100 	ldrd	r0, r1, [r3]
 801936c:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 8019370:	3302      	adds	r3, #2
 8019372:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8019376:	00db      	lsls	r3, r3, #3
 8019378:	4413      	add	r3, r2
 801937a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801937e:	f7e7 f92d 	bl	80005dc <__aeabi_dmul>
 8019382:	4602      	mov	r2, r0
 8019384:	460b      	mov	r3, r1
 8019386:	4640      	mov	r0, r8
 8019388:	4649      	mov	r1, r9
 801938a:	f7e6 ff71 	bl	8000270 <__adddf3>
 801938e:	4602      	mov	r2, r0
 8019390:	460b      	mov	r3, r1
 8019392:	f507 7080 	add.w	r0, r7, #256	; 0x100
 8019396:	f8d7 12b4 	ldr.w	r1, [r7, #692]	; 0x2b4
 801939a:	00c9      	lsls	r1, r1, #3
 801939c:	4401      	add	r1, r0
 801939e:	e9c1 2300 	strd	r2, r3, [r1]
          tempY_0[aoffset + iAcol_0] = tempY[aoffset] * tempY[iAcol];
 80193a2:	f107 0210 	add.w	r2, r7, #16
 80193a6:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 80193aa:	00db      	lsls	r3, r3, #3
 80193ac:	4413      	add	r3, r2
 80193ae:	e9d3 0100 	ldrd	r0, r1, [r3]
 80193b2:	f107 0210 	add.w	r2, r7, #16
 80193b6:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 80193ba:	00db      	lsls	r3, r3, #3
 80193bc:	4413      	add	r3, r2
 80193be:	e9d3 8900 	ldrd	r8, r9, [r3]
 80193c2:	f8d7 62ec 	ldr.w	r6, [r7, #748]	; 0x2ec
 80193c6:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 80193ca:	4433      	add	r3, r6
 80193cc:	461e      	mov	r6, r3
 80193ce:	4642      	mov	r2, r8
 80193d0:	464b      	mov	r3, r9
 80193d2:	f7e7 f903 	bl	80005dc <__aeabi_dmul>
 80193d6:	4602      	mov	r2, r0
 80193d8:	460b      	mov	r3, r1
 80193da:	f107 0070 	add.w	r0, r7, #112	; 0x70
 80193de:	00f1      	lsls	r1, r6, #3
 80193e0:	4401      	add	r1, r0
 80193e2:	e9c1 2300 	strd	r2, r3, [r1]
          coffset += 3;
 80193e6:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 80193ea:	3303      	adds	r3, #3
 80193ec:	f8c7 32e8 	str.w	r3, [r7, #744]	; 0x2e8
        for (aoffset = 0; aoffset < 3; aoffset++) {
 80193f0:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 80193f4:	3301      	adds	r3, #1
 80193f6:	f8c7 32ec 	str.w	r3, [r7, #748]	; 0x2ec
 80193fa:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 80193fe:	2b02      	cmp	r3, #2
 8019400:	f77f af3a 	ble.w	8019278 <CSE_step+0xa10>
        }

        iAcol_0 += 3;
 8019404:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019408:	3303      	adds	r3, #3
 801940a:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
      for (iAcol = 0; iAcol < 3; iAcol++) {
 801940e:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019412:	3301      	adds	r3, #1
 8019414:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 8019418:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 801941c:	2b02      	cmp	r3, #2
 801941e:	f77f af24 	ble.w	801926a <CSE_step+0xa02>
      }

      errorCondition = true;
 8019422:	2301      	movs	r3, #1
 8019424:	f887 32df 	strb.w	r3, [r7, #735]	; 0x2df
      for (iAcol = 0; iAcol < 9; iAcol++) {
 8019428:	2300      	movs	r3, #0
 801942a:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 801942e:	e045      	b.n	80194bc <CSE_step+0xc54>
        temp = R_0[iAcol] - tempY_0[iAcol];
 8019430:	f507 7280 	add.w	r2, r7, #256	; 0x100
 8019434:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019438:	00db      	lsls	r3, r3, #3
 801943a:	4413      	add	r3, r2
 801943c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8019440:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8019444:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019448:	00db      	lsls	r3, r3, #3
 801944a:	4413      	add	r3, r2
 801944c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019450:	f7e6 ff0c 	bl	800026c <__aeabi_dsub>
 8019454:	4602      	mov	r2, r0
 8019456:	460b      	mov	r3, r1
 8019458:	4639      	mov	r1, r7
 801945a:	e9c1 2300 	strd	r2, r3, [r1]
        if (errorCondition && (rtIsInf(temp) || rtIsNaN(temp))) {
 801945e:	f897 32df 	ldrb.w	r3, [r7, #735]	; 0x2df
 8019462:	2b00      	cmp	r3, #0
 8019464:	d01a      	beq.n	801949c <CSE_step+0xc34>
 8019466:	463b      	mov	r3, r7
 8019468:	ed93 7b00 	vldr	d7, [r3]
 801946c:	eeb0 0a47 	vmov.f32	s0, s14
 8019470:	eef0 0a67 	vmov.f32	s1, s15
 8019474:	f006 fd26 	bl	801fec4 <rtIsInf>
 8019478:	4603      	mov	r3, r0
 801947a:	2b00      	cmp	r3, #0
 801947c:	d10b      	bne.n	8019496 <CSE_step+0xc2e>
 801947e:	463b      	mov	r3, r7
 8019480:	ed93 7b00 	vldr	d7, [r3]
 8019484:	eeb0 0a47 	vmov.f32	s0, s14
 8019488:	eef0 0a67 	vmov.f32	s1, s15
 801948c:	f006 fd3e 	bl	801ff0c <rtIsNaN>
 8019490:	4603      	mov	r3, r0
 8019492:	2b00      	cmp	r3, #0
 8019494:	d002      	beq.n	801949c <CSE_step+0xc34>
          errorCondition = false;
 8019496:	2300      	movs	r3, #0
 8019498:	f887 32df 	strb.w	r3, [r7, #735]	; 0x2df
        }

        Ss[iAcol] = temp;
 801949c:	463b      	mov	r3, r7
 801949e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80194a2:	f107 00b8 	add.w	r0, r7, #184	; 0xb8
 80194a6:	f8d7 12e4 	ldr.w	r1, [r7, #740]	; 0x2e4
 80194aa:	00c9      	lsls	r1, r1, #3
 80194ac:	4401      	add	r1, r0
 80194ae:	e9c1 2300 	strd	r2, r3, [r1]
      for (iAcol = 0; iAcol < 9; iAcol++) {
 80194b2:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 80194b6:	3301      	adds	r3, #1
 80194b8:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 80194bc:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 80194c0:	2b08      	cmp	r3, #8
 80194c2:	ddb5      	ble.n	8019430 <CSE_step+0xbc8>
      }

      if (errorCondition) {
 80194c4:	f897 32df 	ldrb.w	r3, [r7, #735]	; 0x2df
 80194c8:	2b00      	cmp	r3, #0
 80194ca:	d00a      	beq.n	80194e2 <CSE_step+0xc7a>
        svd_u3DvUgOe(Ss, tempY_0, s, R_0);
 80194cc:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80194d0:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80194d4:	f107 0170 	add.w	r1, r7, #112	; 0x70
 80194d8:	f107 00b8 	add.w	r0, r7, #184	; 0xb8
 80194dc:	f006 fd68 	bl	801ffb0 <svd_u3DvUgOe>
 80194e0:	e02c      	b.n	801953c <CSE_step+0xcd4>
      } else {
        s[0] = (rtNaN);
 80194e2:	4bd2      	ldr	r3, [pc, #840]	; (801982c <CSE_step+0xfc4>)
 80194e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80194e8:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80194ec:	e9c1 2300 	strd	r2, r3, [r1]
        s[1] = (rtNaN);
 80194f0:	4bce      	ldr	r3, [pc, #824]	; (801982c <CSE_step+0xfc4>)
 80194f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80194f6:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80194fa:	e9c1 2302 	strd	r2, r3, [r1, #8]
        s[2] = (rtNaN);
 80194fe:	4bcb      	ldr	r3, [pc, #812]	; (801982c <CSE_step+0xfc4>)
 8019500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019504:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8019508:	e9c1 2304 	strd	r2, r3, [r1, #16]
        for (iAcol_0 = 0; iAcol_0 < 9; iAcol_0++) {
 801950c:	2300      	movs	r3, #0
 801950e:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
 8019512:	e00f      	b.n	8019534 <CSE_step+0xccc>
          R_0[iAcol_0] = (rtNaN);
 8019514:	4bc5      	ldr	r3, [pc, #788]	; (801982c <CSE_step+0xfc4>)
 8019516:	e9d3 2300 	ldrd	r2, r3, [r3]
 801951a:	f507 7080 	add.w	r0, r7, #256	; 0x100
 801951e:	f8d7 12e0 	ldr.w	r1, [r7, #736]	; 0x2e0
 8019522:	00c9      	lsls	r1, r1, #3
 8019524:	4401      	add	r1, r0
 8019526:	e9c1 2300 	strd	r2, r3, [r1]
        for (iAcol_0 = 0; iAcol_0 < 9; iAcol_0++) {
 801952a:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 801952e:	3301      	adds	r3, #1
 8019530:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
 8019534:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019538:	2b08      	cmp	r3, #8
 801953a:	ddeb      	ble.n	8019514 <CSE_step+0xcac>
        }
      }

      memset(&Ss[0], 0, 9U * sizeof(real_T));
 801953c:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8019540:	2248      	movs	r2, #72	; 0x48
 8019542:	2100      	movs	r1, #0
 8019544:	4618      	mov	r0, r3
 8019546:	f015 f833 	bl	802e5b0 <memset>
      Ss[0] = s[0];
 801954a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 801954e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019552:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8019556:	e9c1 2300 	strd	r2, r3, [r1]
      Ss[4] = s[1];
 801955a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 801955e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8019562:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8019566:	e9c1 2308 	strd	r2, r3, [r1, #32]
      Ss[8] = s[2];
 801956a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 801956e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8019572:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8019576:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
      for (iAcol_0 = 0; iAcol_0 < 9; iAcol_0++) {
 801957a:	2300      	movs	r3, #0
 801957c:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
 8019580:	e01e      	b.n	80195c0 <CSE_step+0xd58>
        Ss[iAcol_0] = sqrt(Ss[iAcol_0]);
 8019582:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8019586:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 801958a:	00db      	lsls	r3, r3, #3
 801958c:	4413      	add	r3, r2
 801958e:	ed93 7b00 	vldr	d7, [r3]
 8019592:	eeb0 0a47 	vmov.f32	s0, s14
 8019596:	eef0 0a67 	vmov.f32	s1, s15
 801959a:	f015 f9c1 	bl	802e920 <sqrt>
 801959e:	eeb0 7a40 	vmov.f32	s14, s0
 80195a2:	eef0 7a60 	vmov.f32	s15, s1
 80195a6:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80195aa:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 80195ae:	00db      	lsls	r3, r3, #3
 80195b0:	4413      	add	r3, r2
 80195b2:	ed83 7b00 	vstr	d7, [r3]
      for (iAcol_0 = 0; iAcol_0 < 9; iAcol_0++) {
 80195b6:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 80195ba:	3301      	adds	r3, #1
 80195bc:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
 80195c0:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 80195c4:	2b08      	cmp	r3, #8
 80195c6:	dddc      	ble.n	8019582 <CSE_step+0xd1a>
      }

      iAcol_0 = 0;
 80195c8:	2300      	movs	r3, #0
 80195ca:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
      for (iAcol = 0; iAcol < 3; iAcol++) {
 80195ce:	2300      	movs	r3, #0
 80195d0:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 80195d4:	e0b4      	b.n	8019740 <CSE_step+0xed8>
        coffset = 0;
 80195d6:	2300      	movs	r3, #0
 80195d8:	f8c7 32e8 	str.w	r3, [r7, #744]	; 0x2e8
        for (aoffset = 0; aoffset < 3; aoffset++) {
 80195dc:	2300      	movs	r3, #0
 80195de:	f8c7 32ec 	str.w	r3, [r7, #748]	; 0x2ec
 80195e2:	e09e      	b.n	8019722 <CSE_step+0xeba>
          R_tmp = coffset + iAcol;
 80195e4:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 80195e8:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 80195ec:	4413      	add	r3, r2
 80195ee:	f8c7 32b4 	str.w	r3, [r7, #692]	; 0x2b4
          R[R_tmp] = 0.0;
 80195f2:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 80195f6:	f8d7 32b4 	ldr.w	r3, [r7, #692]	; 0x2b4
 80195fa:	00db      	lsls	r3, r3, #3
 80195fc:	18d1      	adds	r1, r2, r3
 80195fe:	f04f 0200 	mov.w	r2, #0
 8019602:	f04f 0300 	mov.w	r3, #0
 8019606:	e9c1 2300 	strd	r2, r3, [r1]
          R[R_tmp] += Ss[iAcol_0] * R_0[aoffset];
 801960a:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 801960e:	f8d7 32b4 	ldr.w	r3, [r7, #692]	; 0x2b4
 8019612:	00db      	lsls	r3, r3, #3
 8019614:	4413      	add	r3, r2
 8019616:	e9d3 8900 	ldrd	r8, r9, [r3]
 801961a:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 801961e:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019622:	00db      	lsls	r3, r3, #3
 8019624:	4413      	add	r3, r2
 8019626:	e9d3 0100 	ldrd	r0, r1, [r3]
 801962a:	f507 7280 	add.w	r2, r7, #256	; 0x100
 801962e:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 8019632:	00db      	lsls	r3, r3, #3
 8019634:	4413      	add	r3, r2
 8019636:	e9d3 2300 	ldrd	r2, r3, [r3]
 801963a:	f7e6 ffcf 	bl	80005dc <__aeabi_dmul>
 801963e:	4602      	mov	r2, r0
 8019640:	460b      	mov	r3, r1
 8019642:	4640      	mov	r0, r8
 8019644:	4649      	mov	r1, r9
 8019646:	f7e6 fe13 	bl	8000270 <__adddf3>
 801964a:	4602      	mov	r2, r0
 801964c:	460b      	mov	r3, r1
 801964e:	f507 70a4 	add.w	r0, r7, #328	; 0x148
 8019652:	f8d7 12b4 	ldr.w	r1, [r7, #692]	; 0x2b4
 8019656:	00c9      	lsls	r1, r1, #3
 8019658:	4401      	add	r1, r0
 801965a:	e9c1 2300 	strd	r2, r3, [r1]
          R[R_tmp] += Ss[iAcol_0 + 1] * R_0[aoffset + 3];
 801965e:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8019662:	f8d7 32b4 	ldr.w	r3, [r7, #692]	; 0x2b4
 8019666:	00db      	lsls	r3, r3, #3
 8019668:	4413      	add	r3, r2
 801966a:	e9d3 8900 	ldrd	r8, r9, [r3]
 801966e:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019672:	3301      	adds	r3, #1
 8019674:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8019678:	00db      	lsls	r3, r3, #3
 801967a:	4413      	add	r3, r2
 801967c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8019680:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 8019684:	3303      	adds	r3, #3
 8019686:	f507 7280 	add.w	r2, r7, #256	; 0x100
 801968a:	00db      	lsls	r3, r3, #3
 801968c:	4413      	add	r3, r2
 801968e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019692:	f7e6 ffa3 	bl	80005dc <__aeabi_dmul>
 8019696:	4602      	mov	r2, r0
 8019698:	460b      	mov	r3, r1
 801969a:	4640      	mov	r0, r8
 801969c:	4649      	mov	r1, r9
 801969e:	f7e6 fde7 	bl	8000270 <__adddf3>
 80196a2:	4602      	mov	r2, r0
 80196a4:	460b      	mov	r3, r1
 80196a6:	f507 70a4 	add.w	r0, r7, #328	; 0x148
 80196aa:	f8d7 12b4 	ldr.w	r1, [r7, #692]	; 0x2b4
 80196ae:	00c9      	lsls	r1, r1, #3
 80196b0:	4401      	add	r1, r0
 80196b2:	e9c1 2300 	strd	r2, r3, [r1]
          R[R_tmp] += Ss[iAcol_0 + 2] * R_0[aoffset + 6];
 80196b6:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 80196ba:	f8d7 32b4 	ldr.w	r3, [r7, #692]	; 0x2b4
 80196be:	00db      	lsls	r3, r3, #3
 80196c0:	4413      	add	r3, r2
 80196c2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80196c6:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 80196ca:	3302      	adds	r3, #2
 80196cc:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80196d0:	00db      	lsls	r3, r3, #3
 80196d2:	4413      	add	r3, r2
 80196d4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80196d8:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 80196dc:	3306      	adds	r3, #6
 80196de:	f507 7280 	add.w	r2, r7, #256	; 0x100
 80196e2:	00db      	lsls	r3, r3, #3
 80196e4:	4413      	add	r3, r2
 80196e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80196ea:	f7e6 ff77 	bl	80005dc <__aeabi_dmul>
 80196ee:	4602      	mov	r2, r0
 80196f0:	460b      	mov	r3, r1
 80196f2:	4640      	mov	r0, r8
 80196f4:	4649      	mov	r1, r9
 80196f6:	f7e6 fdbb 	bl	8000270 <__adddf3>
 80196fa:	4602      	mov	r2, r0
 80196fc:	460b      	mov	r3, r1
 80196fe:	f507 70a4 	add.w	r0, r7, #328	; 0x148
 8019702:	f8d7 12b4 	ldr.w	r1, [r7, #692]	; 0x2b4
 8019706:	00c9      	lsls	r1, r1, #3
 8019708:	4401      	add	r1, r0
 801970a:	e9c1 2300 	strd	r2, r3, [r1]
          coffset += 3;
 801970e:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 8019712:	3303      	adds	r3, #3
 8019714:	f8c7 32e8 	str.w	r3, [r7, #744]	; 0x2e8
        for (aoffset = 0; aoffset < 3; aoffset++) {
 8019718:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 801971c:	3301      	adds	r3, #1
 801971e:	f8c7 32ec 	str.w	r3, [r7, #748]	; 0x2ec
 8019722:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 8019726:	2b02      	cmp	r3, #2
 8019728:	f77f af5c 	ble.w	80195e4 <CSE_step+0xd7c>
        }

        iAcol_0 += 3;
 801972c:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019730:	3303      	adds	r3, #3
 8019732:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
      for (iAcol = 0; iAcol < 3; iAcol++) {
 8019736:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 801973a:	3301      	adds	r3, #1
 801973c:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 8019740:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019744:	2b02      	cmp	r3, #2
 8019746:	f77f af46 	ble.w	80195d6 <CSE_step+0xd6e>
      }

      errorCondition = true;
 801974a:	2301      	movs	r3, #1
 801974c:	f887 32df 	strb.w	r3, [r7, #735]	; 0x2df
      iAcol = 0;
 8019750:	2300      	movs	r3, #0
 8019752:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
      exitg2 = false;
 8019756:	2300      	movs	r3, #0
 8019758:	f887 32cf 	strb.w	r3, [r7, #719]	; 0x2cf
      while ((!exitg2) && (iAcol < 3)) {
 801975c:	e042      	b.n	80197e4 <CSE_step+0xf7c>
        int32_T exitg1;
        iAcol_0 = iAcol + 1;
 801975e:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019762:	3301      	adds	r3, #1
 8019764:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
        do {
          exitg1 = 0;
 8019768:	2300      	movs	r3, #0
 801976a:	f8c7 32c8 	str.w	r3, [r7, #712]	; 0x2c8
          if (iAcol_0 + 1 < 4) {
 801976e:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019772:	2b02      	cmp	r3, #2
 8019774:	dc23      	bgt.n	80197be <CSE_step+0xf56>
            if (!(R[3 * iAcol + iAcol_0] == 0.0)) {
 8019776:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801977a:	4613      	mov	r3, r2
 801977c:	005b      	lsls	r3, r3, #1
 801977e:	441a      	add	r2, r3
 8019780:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019784:	4413      	add	r3, r2
 8019786:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 801978a:	00db      	lsls	r3, r3, #3
 801978c:	4413      	add	r3, r2
 801978e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8019792:	f04f 0200 	mov.w	r2, #0
 8019796:	f04f 0300 	mov.w	r3, #0
 801979a:	f7e7 f987 	bl	8000aac <__aeabi_dcmpeq>
 801979e:	4603      	mov	r3, r0
 80197a0:	2b00      	cmp	r3, #0
 80197a2:	d106      	bne.n	80197b2 <CSE_step+0xf4a>
              errorCondition = false;
 80197a4:	2300      	movs	r3, #0
 80197a6:	f887 32df 	strb.w	r3, [r7, #735]	; 0x2df
              exitg1 = 1;
 80197aa:	2301      	movs	r3, #1
 80197ac:	f8c7 32c8 	str.w	r3, [r7, #712]	; 0x2c8
 80197b0:	e00d      	b.n	80197ce <CSE_step+0xf66>
            } else {
              iAcol_0++;
 80197b2:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 80197b6:	3301      	adds	r3, #1
 80197b8:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
 80197bc:	e007      	b.n	80197ce <CSE_step+0xf66>
            }
          } else {
            iAcol++;
 80197be:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 80197c2:	3301      	adds	r3, #1
 80197c4:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
            exitg1 = 2;
 80197c8:	2302      	movs	r3, #2
 80197ca:	f8c7 32c8 	str.w	r3, [r7, #712]	; 0x2c8
          }
        } while (exitg1 == 0);
 80197ce:	f8d7 32c8 	ldr.w	r3, [r7, #712]	; 0x2c8
 80197d2:	2b00      	cmp	r3, #0
 80197d4:	d0c8      	beq.n	8019768 <CSE_step+0xf00>

        if (exitg1 == 1) {
 80197d6:	f8d7 32c8 	ldr.w	r3, [r7, #712]	; 0x2c8
 80197da:	2b01      	cmp	r3, #1
 80197dc:	d102      	bne.n	80197e4 <CSE_step+0xf7c>
          exitg2 = true;
 80197de:	2301      	movs	r3, #1
 80197e0:	f887 32cf 	strb.w	r3, [r7, #719]	; 0x2cf
      while ((!exitg2) && (iAcol < 3)) {
 80197e4:	f897 32cf 	ldrb.w	r3, [r7, #719]	; 0x2cf
 80197e8:	2b00      	cmp	r3, #0
 80197ea:	d103      	bne.n	80197f4 <CSE_step+0xf8c>
 80197ec:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 80197f0:	2b02      	cmp	r3, #2
 80197f2:	ddb4      	ble.n	801975e <CSE_step+0xef6>
        }
      }

      if (!errorCondition) {
 80197f4:	f897 32df 	ldrb.w	r3, [r7, #735]	; 0x2df
 80197f8:	2b00      	cmp	r3, #0
 80197fa:	d110      	bne.n	801981e <CSE_step+0xfb6>
        memcpy(&R_0[0], &R[0], 9U * sizeof(real_T));
 80197fc:	f507 71a4 	add.w	r1, r7, #328	; 0x148
 8019800:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8019804:	2248      	movs	r2, #72	; 0x48
 8019806:	4618      	mov	r0, r3
 8019808:	f014 fec4 	bl	802e594 <memcpy>
        qr_5a2P8Gh6(R_0, tempY_0, R);
 801980c:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8019810:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8019814:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8019818:	4618      	mov	r0, r3
 801981a:	f004 f807 	bl	801d82c <qr_5a2P8Gh6>
      }
    }

    iAcol_0 = 0;
 801981e:	2300      	movs	r3, #0
 8019820:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
    for (iAcol = 0; iAcol < 3; iAcol++) {
 8019824:	2300      	movs	r3, #0
 8019826:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 801982a:	e062      	b.n	80198f2 <CSE_step+0x108a>
 801982c:	2001ed60 	.word	0x2001ed60
      CSE_DW.P[iAcol_0] = R[iAcol];
 8019830:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8019834:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019838:	00db      	lsls	r3, r3, #3
 801983a:	4413      	add	r3, r2
 801983c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019840:	48a5      	ldr	r0, [pc, #660]	; (8019ad8 <CSE_step+0x1270>)
 8019842:	f8d7 12e0 	ldr.w	r1, [r7, #736]	; 0x2e0
 8019846:	00c9      	lsls	r1, r1, #3
 8019848:	4401      	add	r1, r0
 801984a:	e9c1 2300 	strd	r2, r3, [r1]
      CSE_DW.P[iAcol_0 + 1] = R[iAcol + 3];
 801984e:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019852:	3303      	adds	r3, #3
 8019854:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 8019858:	1c51      	adds	r1, r2, #1
 801985a:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 801985e:	00db      	lsls	r3, r3, #3
 8019860:	4413      	add	r3, r2
 8019862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019866:	489c      	ldr	r0, [pc, #624]	; (8019ad8 <CSE_step+0x1270>)
 8019868:	00c9      	lsls	r1, r1, #3
 801986a:	4401      	add	r1, r0
 801986c:	e9c1 2300 	strd	r2, r3, [r1]
      CSE_DW.P[iAcol_0 + 2] = R[iAcol + 6];
 8019870:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019874:	3306      	adds	r3, #6
 8019876:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 801987a:	1c91      	adds	r1, r2, #2
 801987c:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8019880:	00db      	lsls	r3, r3, #3
 8019882:	4413      	add	r3, r2
 8019884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019888:	4893      	ldr	r0, [pc, #588]	; (8019ad8 <CSE_step+0x1270>)
 801988a:	00c9      	lsls	r1, r1, #3
 801988c:	4401      	add	r1, r0
 801988e:	e9c1 2300 	strd	r2, r3, [r1]
      CSE_DW.x[iAcol] += K[iAcol] * s_0;
 8019892:	4a91      	ldr	r2, [pc, #580]	; (8019ad8 <CSE_step+0x1270>)
 8019894:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019898:	3309      	adds	r3, #9
 801989a:	00db      	lsls	r3, r3, #3
 801989c:	4413      	add	r3, r2
 801989e:	e9d3 8900 	ldrd	r8, r9, [r3]
 80198a2:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80198a6:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 80198aa:	00db      	lsls	r3, r3, #3
 80198ac:	4413      	add	r3, r2
 80198ae:	e9d3 0100 	ldrd	r0, r1, [r3]
 80198b2:	f107 0308 	add.w	r3, r7, #8
 80198b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80198ba:	f7e6 fe8f 	bl	80005dc <__aeabi_dmul>
 80198be:	4602      	mov	r2, r0
 80198c0:	460b      	mov	r3, r1
 80198c2:	4640      	mov	r0, r8
 80198c4:	4649      	mov	r1, r9
 80198c6:	f7e6 fcd3 	bl	8000270 <__adddf3>
 80198ca:	4602      	mov	r2, r0
 80198cc:	460b      	mov	r3, r1
 80198ce:	4882      	ldr	r0, [pc, #520]	; (8019ad8 <CSE_step+0x1270>)
 80198d0:	f8d7 12e4 	ldr.w	r1, [r7, #740]	; 0x2e4
 80198d4:	3109      	adds	r1, #9
 80198d6:	00c9      	lsls	r1, r1, #3
 80198d8:	4401      	add	r1, r0
 80198da:	e9c1 2300 	strd	r2, r3, [r1]
      iAcol_0 += 3;
 80198de:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 80198e2:	3303      	adds	r3, #3
 80198e4:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
    for (iAcol = 0; iAcol < 3; iAcol++) {
 80198e8:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 80198ec:	3301      	adds	r3, #1
 80198ee:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 80198f2:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 80198f6:	2b02      	cmp	r3, #2
 80198f8:	dd9a      	ble.n	8019830 <CSE_step+0xfc8>
    }
  }

  CSE_Y.soc = CSE_DW.x[1] / CSE_DW.x[2];
 80198fa:	4b77      	ldr	r3, [pc, #476]	; (8019ad8 <CSE_step+0x1270>)
 80198fc:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8019900:	4b75      	ldr	r3, [pc, #468]	; (8019ad8 <CSE_step+0x1270>)
 8019902:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 8019906:	f7e6 ff93 	bl	8000830 <__aeabi_ddiv>
 801990a:	4602      	mov	r2, r0
 801990c:	460b      	mov	r3, r1
 801990e:	4973      	ldr	r1, [pc, #460]	; (8019adc <CSE_step+0x1274>)
 8019910:	e9c1 2300 	strd	r2, r3, [r1]
  CSE_Y.capacity = CSE_DW.x[2];
 8019914:	4b70      	ldr	r3, [pc, #448]	; (8019ad8 <CSE_step+0x1270>)
 8019916:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 801991a:	4970      	ldr	r1, [pc, #448]	; (8019adc <CSE_step+0x1274>)
 801991c:	e9c1 2302 	strd	r2, r3, [r1, #8]
  CSE_S_x(CSE_DW.x, tempY);
 8019920:	f107 0310 	add.w	r3, r7, #16
 8019924:	4619      	mov	r1, r3
 8019926:	486e      	ldr	r0, [pc, #440]	; (8019ae0 <CSE_step+0x1278>)
 8019928:	f7fe fb26 	bl	8017f78 <CSE_S_x>
  for (iAcol_0 = 0; iAcol_0 < 9; iAcol_0++) {
 801992c:	2300      	movs	r3, #0
 801992e:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
 8019932:	e034      	b.n	801999e <CSE_step+0x1136>
    s_0 = 0.0017320508075688774 * CSE_DW.P[iAcol_0];
 8019934:	4a68      	ldr	r2, [pc, #416]	; (8019ad8 <CSE_step+0x1270>)
 8019936:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 801993a:	00db      	lsls	r3, r3, #3
 801993c:	4413      	add	r3, r2
 801993e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8019942:	a363      	add	r3, pc, #396	; (adr r3, 8019ad0 <CSE_step+0x1268>)
 8019944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019948:	f7e6 fe48 	bl	80005dc <__aeabi_dmul>
 801994c:	4602      	mov	r2, r0
 801994e:	460b      	mov	r3, r1
 8019950:	f107 0108 	add.w	r1, r7, #8
 8019954:	e9c1 2300 	strd	r2, r3, [r1]
    X2state[iAcol_0] = s_0;
 8019958:	f107 0308 	add.w	r3, r7, #8
 801995c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019960:	f8d7 12e0 	ldr.w	r1, [r7, #736]	; 0x2e0
 8019964:	00c9      	lsls	r1, r1, #3
 8019966:	f507 703c 	add.w	r0, r7, #752	; 0x2f0
 801996a:	4401      	add	r1, r0
 801996c:	39d0      	subs	r1, #208	; 0xd0
 801996e:	e9c1 2300 	strd	r2, r3, [r1]
    X2state[iAcol_0 + 9] = -s_0;
 8019972:	f107 0308 	add.w	r3, r7, #8
 8019976:	e9d3 2300 	ldrd	r2, r3, [r3]
 801997a:	f8d7 12e0 	ldr.w	r1, [r7, #736]	; 0x2e0
 801997e:	3109      	adds	r1, #9
 8019980:	4614      	mov	r4, r2
 8019982:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8019986:	00cb      	lsls	r3, r1, #3
 8019988:	f507 723c 	add.w	r2, r7, #752	; 0x2f0
 801998c:	4413      	add	r3, r2
 801998e:	3bd0      	subs	r3, #208	; 0xd0
 8019990:	e9c3 4500 	strd	r4, r5, [r3]
  for (iAcol_0 = 0; iAcol_0 < 9; iAcol_0++) {
 8019994:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019998:	3301      	adds	r3, #1
 801999a:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
 801999e:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 80199a2:	2b08      	cmp	r3, #8
 80199a4:	ddc6      	ble.n	8019934 <CSE_step+0x10cc>
  }

  iAcol_0 = 0;
 80199a6:	2300      	movs	r3, #0
 80199a8:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
  for (iAcol = 0; iAcol < 6; iAcol++) {
 80199ac:	2300      	movs	r3, #0
 80199ae:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 80199b2:	e058      	b.n	8019a66 <CSE_step+0x11fe>
    X2state[iAcol_0] += CSE_DW.x[0];
 80199b4:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 80199b8:	00db      	lsls	r3, r3, #3
 80199ba:	f507 723c 	add.w	r2, r7, #752	; 0x2f0
 80199be:	4413      	add	r3, r2
 80199c0:	3bd0      	subs	r3, #208	; 0xd0
 80199c2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80199c6:	4b44      	ldr	r3, [pc, #272]	; (8019ad8 <CSE_step+0x1270>)
 80199c8:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 80199cc:	f7e6 fc50 	bl	8000270 <__adddf3>
 80199d0:	4602      	mov	r2, r0
 80199d2:	460b      	mov	r3, r1
 80199d4:	f8d7 12e0 	ldr.w	r1, [r7, #736]	; 0x2e0
 80199d8:	00c9      	lsls	r1, r1, #3
 80199da:	f507 703c 	add.w	r0, r7, #752	; 0x2f0
 80199de:	4401      	add	r1, r0
 80199e0:	39d0      	subs	r1, #208	; 0xd0
 80199e2:	e9c1 2300 	strd	r2, r3, [r1]
    X2state[iAcol_0 + 1] += CSE_DW.x[1];
 80199e6:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 80199ea:	3301      	adds	r3, #1
 80199ec:	00db      	lsls	r3, r3, #3
 80199ee:	f507 723c 	add.w	r2, r7, #752	; 0x2f0
 80199f2:	4413      	add	r3, r2
 80199f4:	3bd0      	subs	r3, #208	; 0xd0
 80199f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80199fa:	4b37      	ldr	r3, [pc, #220]	; (8019ad8 <CSE_step+0x1270>)
 80199fc:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8019a00:	f8d7 42e0 	ldr.w	r4, [r7, #736]	; 0x2e0
 8019a04:	3401      	adds	r4, #1
 8019a06:	f7e6 fc33 	bl	8000270 <__adddf3>
 8019a0a:	4602      	mov	r2, r0
 8019a0c:	460b      	mov	r3, r1
 8019a0e:	00e1      	lsls	r1, r4, #3
 8019a10:	f507 703c 	add.w	r0, r7, #752	; 0x2f0
 8019a14:	4401      	add	r1, r0
 8019a16:	39d0      	subs	r1, #208	; 0xd0
 8019a18:	e9c1 2300 	strd	r2, r3, [r1]
    X2state[iAcol_0 + 2] += CSE_DW.x[2];
 8019a1c:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019a20:	3302      	adds	r3, #2
 8019a22:	00db      	lsls	r3, r3, #3
 8019a24:	f507 723c 	add.w	r2, r7, #752	; 0x2f0
 8019a28:	4413      	add	r3, r2
 8019a2a:	3bd0      	subs	r3, #208	; 0xd0
 8019a2c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8019a30:	4b29      	ldr	r3, [pc, #164]	; (8019ad8 <CSE_step+0x1270>)
 8019a32:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 8019a36:	f8d7 42e0 	ldr.w	r4, [r7, #736]	; 0x2e0
 8019a3a:	3402      	adds	r4, #2
 8019a3c:	f7e6 fc18 	bl	8000270 <__adddf3>
 8019a40:	4602      	mov	r2, r0
 8019a42:	460b      	mov	r3, r1
 8019a44:	00e1      	lsls	r1, r4, #3
 8019a46:	f507 703c 	add.w	r0, r7, #752	; 0x2f0
 8019a4a:	4401      	add	r1, r0
 8019a4c:	39d0      	subs	r1, #208	; 0xd0
 8019a4e:	e9c1 2300 	strd	r2, r3, [r1]
    iAcol_0 += 3;
 8019a52:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019a56:	3303      	adds	r3, #3
 8019a58:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
  for (iAcol = 0; iAcol < 6; iAcol++) {
 8019a5c:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019a60:	3301      	adds	r3, #1
 8019a62:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 8019a66:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019a6a:	2b05      	cmp	r3, #5
 8019a6c:	dda2      	ble.n	80199b4 <CSE_step+0x114c>
  }

  iAcol_0 = 0;
 8019a6e:	2300      	movs	r3, #0
 8019a70:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
  for (iAcol = 0; iAcol < 6; iAcol++) {
 8019a74:	2300      	movs	r3, #0
 8019a76:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 8019a7a:	e018      	b.n	8019aae <CSE_step+0x1246>
    CSE_S_x(&X2state[iAcol_0], &Y2[iAcol_0]);
 8019a7c:	f507 7208 	add.w	r2, r7, #544	; 0x220
 8019a80:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019a84:	00db      	lsls	r3, r3, #3
 8019a86:	18d0      	adds	r0, r2, r3
 8019a88:	f507 72c8 	add.w	r2, r7, #400	; 0x190
 8019a8c:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019a90:	00db      	lsls	r3, r3, #3
 8019a92:	4413      	add	r3, r2
 8019a94:	4619      	mov	r1, r3
 8019a96:	f7fe fa6f 	bl	8017f78 <CSE_S_x>
    iAcol_0 += 3;
 8019a9a:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019a9e:	3303      	adds	r3, #3
 8019aa0:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
  for (iAcol = 0; iAcol < 6; iAcol++) {
 8019aa4:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019aa8:	3301      	adds	r3, #1
 8019aaa:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 8019aae:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019ab2:	2b05      	cmp	r3, #5
 8019ab4:	dde2      	ble.n	8019a7c <CSE_step+0x1214>
  }

  CSE_S_x(CSE_DW.x, tempY);
 8019ab6:	f107 0310 	add.w	r3, r7, #16
 8019aba:	4619      	mov	r1, r3
 8019abc:	4808      	ldr	r0, [pc, #32]	; (8019ae0 <CSE_step+0x1278>)
 8019abe:	f7fe fa5b 	bl	8017f78 <CSE_S_x>
  for (iAcol_0 = 0; iAcol_0 < 3; iAcol_0++) {
 8019ac2:	2300      	movs	r3, #0
 8019ac4:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
 8019ac8:	e021      	b.n	8019b0e <CSE_step+0x12a6>
 8019aca:	bf00      	nop
 8019acc:	f3af 8000 	nop.w
 8019ad0:	64b487da 	.word	0x64b487da
 8019ad4:	3f5c60bf 	.word	0x3f5c60bf
 8019ad8:	2001c238 	.word	0x2001c238
 8019adc:	2001c218 	.word	0x2001c218
 8019ae0:	2001c280 	.word	0x2001c280
    C[iAcol_0] = CSE_DW.x[iAcol_0];
 8019ae4:	4ab8      	ldr	r2, [pc, #736]	; (8019dc8 <CSE_step+0x1560>)
 8019ae6:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019aea:	3309      	adds	r3, #9
 8019aec:	00db      	lsls	r3, r3, #3
 8019aee:	4413      	add	r3, r2
 8019af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019af4:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8019af8:	f8d7 12e0 	ldr.w	r1, [r7, #736]	; 0x2e0
 8019afc:	00c9      	lsls	r1, r1, #3
 8019afe:	4401      	add	r1, r0
 8019b00:	e9c1 2300 	strd	r2, r3, [r1]
  for (iAcol_0 = 0; iAcol_0 < 3; iAcol_0++) {
 8019b04:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019b08:	3301      	adds	r3, #1
 8019b0a:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
 8019b0e:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019b12:	2b02      	cmp	r3, #2
 8019b14:	dde6      	ble.n	8019ae4 <CSE_step+0x127c>
  }

  UTMeanCovSqrt_C2vgLQ4W(Wmean, Wcov, -999999.0, tempY, Y2, C, X2state, CSE_DW.x,
 8019b16:	f507 71c8 	add.w	r1, r7, #400	; 0x190
 8019b1a:	f107 0210 	add.w	r2, r7, #16
 8019b1e:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8019b22:	9304      	str	r3, [sp, #16]
 8019b24:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8019b28:	9303      	str	r3, [sp, #12]
 8019b2a:	4ba8      	ldr	r3, [pc, #672]	; (8019dcc <CSE_step+0x1564>)
 8019b2c:	9302      	str	r3, [sp, #8]
 8019b2e:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8019b32:	9301      	str	r3, [sp, #4]
 8019b34:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8019b38:	9300      	str	r3, [sp, #0]
 8019b3a:	460b      	mov	r3, r1
 8019b3c:	ed9f 0ba0 	vldr	d0, [pc, #640]	; 8019dc0 <CSE_step+0x1558>
 8019b40:	49a3      	ldr	r1, [pc, #652]	; (8019dd0 <CSE_step+0x1568>)
 8019b42:	48a4      	ldr	r0, [pc, #656]	; (8019dd4 <CSE_step+0x156c>)
 8019b44:	f001 fc42 	bl	801b3cc <UTMeanCovSqrt_C2vgLQ4W>
    Ss, R);
  memset(&R[0], 0, 9U * sizeof(real_T));
 8019b48:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8019b4c:	2248      	movs	r2, #72	; 0x48
 8019b4e:	2100      	movs	r1, #0
 8019b50:	4618      	mov	r0, r3
 8019b52:	f014 fd2d 	bl	802e5b0 <memset>
  R[0] = 1.0;
 8019b56:	f507 71a4 	add.w	r1, r7, #328	; 0x148
 8019b5a:	f04f 0200 	mov.w	r2, #0
 8019b5e:	4b9e      	ldr	r3, [pc, #632]	; (8019dd8 <CSE_step+0x1570>)
 8019b60:	e9c1 2300 	strd	r2, r3, [r1]
  R[4] = 1.0;
 8019b64:	f507 71a4 	add.w	r1, r7, #328	; 0x148
 8019b68:	f04f 0200 	mov.w	r2, #0
 8019b6c:	4b9a      	ldr	r3, [pc, #616]	; (8019dd8 <CSE_step+0x1570>)
 8019b6e:	e9c1 2308 	strd	r2, r3, [r1, #32]
  R[8] = 1.0;
 8019b72:	f507 71a4 	add.w	r1, r7, #328	; 0x148
 8019b76:	f04f 0200 	mov.w	r2, #0
 8019b7a:	4b97      	ldr	r3, [pc, #604]	; (8019dd8 <CSE_step+0x1570>)
 8019b7c:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
  for (iAcol_0 = 0; iAcol_0 < 3; iAcol_0++) {
 8019b80:	2300      	movs	r3, #0
 8019b82:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
 8019b86:	e07e      	b.n	8019c86 <CSE_step+0x141e>
    coffset = iAcol_0 * 3;
 8019b88:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 8019b8c:	4613      	mov	r3, r2
 8019b8e:	005b      	lsls	r3, r3, #1
 8019b90:	4413      	add	r3, r2
 8019b92:	f8c7 32e8 	str.w	r3, [r7, #744]	; 0x2e8
    for (iAcol = 0; iAcol < 3; iAcol++) {
 8019b96:	2300      	movs	r3, #0
 8019b98:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 8019b9c:	e06a      	b.n	8019c74 <CSE_step+0x140c>
      aoffset = iAcol * 3;
 8019b9e:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 8019ba2:	4613      	mov	r3, r2
 8019ba4:	005b      	lsls	r3, r3, #1
 8019ba6:	4413      	add	r3, r2
 8019ba8:	f8c7 32ec 	str.w	r3, [r7, #748]	; 0x2ec
      R_0[coffset + iAcol] = (Ss[aoffset + 1] * R[iAcol_0 + 3] + Ss[aoffset] *
 8019bac:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 8019bb0:	3301      	adds	r3, #1
 8019bb2:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8019bb6:	00db      	lsls	r3, r3, #3
 8019bb8:	4413      	add	r3, r2
 8019bba:	e9d3 0100 	ldrd	r0, r1, [r3]
 8019bbe:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019bc2:	3303      	adds	r3, #3
 8019bc4:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8019bc8:	00db      	lsls	r3, r3, #3
 8019bca:	4413      	add	r3, r2
 8019bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019bd0:	f7e6 fd04 	bl	80005dc <__aeabi_dmul>
 8019bd4:	4602      	mov	r2, r0
 8019bd6:	460b      	mov	r3, r1
 8019bd8:	4614      	mov	r4, r2
 8019bda:	461d      	mov	r5, r3
 8019bdc:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8019be0:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 8019be4:	00db      	lsls	r3, r3, #3
 8019be6:	4413      	add	r3, r2
 8019be8:	e9d3 0100 	ldrd	r0, r1, [r3]
        R[iAcol_0]) + Ss[aoffset + 2] * R[iAcol_0 + 6];
 8019bec:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8019bf0:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019bf4:	00db      	lsls	r3, r3, #3
 8019bf6:	4413      	add	r3, r2
 8019bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
      R_0[coffset + iAcol] = (Ss[aoffset + 1] * R[iAcol_0 + 3] + Ss[aoffset] *
 8019bfc:	f7e6 fcee 	bl	80005dc <__aeabi_dmul>
 8019c00:	4602      	mov	r2, r0
 8019c02:	460b      	mov	r3, r1
 8019c04:	4620      	mov	r0, r4
 8019c06:	4629      	mov	r1, r5
 8019c08:	f7e6 fb32 	bl	8000270 <__adddf3>
 8019c0c:	4602      	mov	r2, r0
 8019c0e:	460b      	mov	r3, r1
 8019c10:	4690      	mov	r8, r2
 8019c12:	4699      	mov	r9, r3
        R[iAcol_0]) + Ss[aoffset + 2] * R[iAcol_0 + 6];
 8019c14:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 8019c18:	3302      	adds	r3, #2
 8019c1a:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8019c1e:	00db      	lsls	r3, r3, #3
 8019c20:	4413      	add	r3, r2
 8019c22:	e9d3 0100 	ldrd	r0, r1, [r3]
 8019c26:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019c2a:	3306      	adds	r3, #6
 8019c2c:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8019c30:	00db      	lsls	r3, r3, #3
 8019c32:	4413      	add	r3, r2
 8019c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019c38:	f7e6 fcd0 	bl	80005dc <__aeabi_dmul>
 8019c3c:	4602      	mov	r2, r0
 8019c3e:	460b      	mov	r3, r1
 8019c40:	4610      	mov	r0, r2
 8019c42:	4619      	mov	r1, r3
      R_0[coffset + iAcol] = (Ss[aoffset + 1] * R[iAcol_0 + 3] + Ss[aoffset] *
 8019c44:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 8019c48:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019c4c:	18d4      	adds	r4, r2, r3
        R[iAcol_0]) + Ss[aoffset + 2] * R[iAcol_0 + 6];
 8019c4e:	4602      	mov	r2, r0
 8019c50:	460b      	mov	r3, r1
 8019c52:	4640      	mov	r0, r8
 8019c54:	4649      	mov	r1, r9
 8019c56:	f7e6 fb0b 	bl	8000270 <__adddf3>
 8019c5a:	4602      	mov	r2, r0
 8019c5c:	460b      	mov	r3, r1
      R_0[coffset + iAcol] = (Ss[aoffset + 1] * R[iAcol_0 + 3] + Ss[aoffset] *
 8019c5e:	f507 7080 	add.w	r0, r7, #256	; 0x100
 8019c62:	00e1      	lsls	r1, r4, #3
 8019c64:	4401      	add	r1, r0
 8019c66:	e9c1 2300 	strd	r2, r3, [r1]
    for (iAcol = 0; iAcol < 3; iAcol++) {
 8019c6a:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019c6e:	3301      	adds	r3, #1
 8019c70:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 8019c74:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019c78:	2b02      	cmp	r3, #2
 8019c7a:	dd90      	ble.n	8019b9e <CSE_step+0x1336>
  for (iAcol_0 = 0; iAcol_0 < 3; iAcol_0++) {
 8019c7c:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019c80:	3301      	adds	r3, #1
 8019c82:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
 8019c86:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019c8a:	2b02      	cmp	r3, #2
 8019c8c:	f77f af7c 	ble.w	8019b88 <CSE_step+0x1320>
    }
  }

  iAcol_0 = 0;
 8019c90:	2300      	movs	r3, #0
 8019c92:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
  iAcol = 0;
 8019c96:	2300      	movs	r3, #0
 8019c98:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
  for (coffset = 0; coffset < 3; coffset++) {
 8019c9c:	2300      	movs	r3, #0
 8019c9e:	f8c7 32e8 	str.w	r3, [r7, #744]	; 0x2e8
 8019ca2:	e077      	b.n	8019d94 <CSE_step+0x152c>
    Y2[iAcol_0] = R_0[iAcol];
 8019ca4:	f507 7280 	add.w	r2, r7, #256	; 0x100
 8019ca8:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019cac:	00db      	lsls	r3, r3, #3
 8019cae:	4413      	add	r3, r2
 8019cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019cb4:	f507 70c8 	add.w	r0, r7, #400	; 0x190
 8019cb8:	f8d7 12e0 	ldr.w	r1, [r7, #736]	; 0x2e0
 8019cbc:	00c9      	lsls	r1, r1, #3
 8019cbe:	4401      	add	r1, r0
 8019cc0:	e9c1 2300 	strd	r2, r3, [r1]
    Y2[iAcol_0 + 3] = CSE_P.Q_Value[coffset];
 8019cc4:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019cc8:	1cd9      	adds	r1, r3, #3
 8019cca:	4a44      	ldr	r2, [pc, #272]	; (8019ddc <CSE_step+0x1574>)
 8019ccc:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 8019cd0:	3344      	adds	r3, #68	; 0x44
 8019cd2:	00db      	lsls	r3, r3, #3
 8019cd4:	4413      	add	r3, r2
 8019cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019cda:	f507 70c8 	add.w	r0, r7, #400	; 0x190
 8019cde:	00c9      	lsls	r1, r1, #3
 8019ce0:	4401      	add	r1, r0
 8019ce2:	e9c1 2300 	strd	r2, r3, [r1]
    Y2[iAcol_0 + 1] = R_0[iAcol + 1];
 8019ce6:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019cea:	3301      	adds	r3, #1
 8019cec:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 8019cf0:	1c51      	adds	r1, r2, #1
 8019cf2:	f507 7280 	add.w	r2, r7, #256	; 0x100
 8019cf6:	00db      	lsls	r3, r3, #3
 8019cf8:	4413      	add	r3, r2
 8019cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019cfe:	f507 70c8 	add.w	r0, r7, #400	; 0x190
 8019d02:	00c9      	lsls	r1, r1, #3
 8019d04:	4401      	add	r1, r0
 8019d06:	e9c1 2300 	strd	r2, r3, [r1]
    Y2[iAcol_0 + 4] = CSE_P.Q_Value[coffset + 3];
 8019d0a:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 8019d0e:	3303      	adds	r3, #3
 8019d10:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 8019d14:	1d11      	adds	r1, r2, #4
 8019d16:	4a31      	ldr	r2, [pc, #196]	; (8019ddc <CSE_step+0x1574>)
 8019d18:	3344      	adds	r3, #68	; 0x44
 8019d1a:	00db      	lsls	r3, r3, #3
 8019d1c:	4413      	add	r3, r2
 8019d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019d22:	f507 70c8 	add.w	r0, r7, #400	; 0x190
 8019d26:	00c9      	lsls	r1, r1, #3
 8019d28:	4401      	add	r1, r0
 8019d2a:	e9c1 2300 	strd	r2, r3, [r1]
    Y2[iAcol_0 + 2] = R_0[iAcol + 2];
 8019d2e:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019d32:	3302      	adds	r3, #2
 8019d34:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 8019d38:	1c91      	adds	r1, r2, #2
 8019d3a:	f507 7280 	add.w	r2, r7, #256	; 0x100
 8019d3e:	00db      	lsls	r3, r3, #3
 8019d40:	4413      	add	r3, r2
 8019d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019d46:	f507 70c8 	add.w	r0, r7, #400	; 0x190
 8019d4a:	00c9      	lsls	r1, r1, #3
 8019d4c:	4401      	add	r1, r0
 8019d4e:	e9c1 2300 	strd	r2, r3, [r1]
    Y2[iAcol_0 + 5] = CSE_P.Q_Value[coffset + 6];
 8019d52:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 8019d56:	3306      	adds	r3, #6
 8019d58:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 8019d5c:	1d51      	adds	r1, r2, #5
 8019d5e:	4a1f      	ldr	r2, [pc, #124]	; (8019ddc <CSE_step+0x1574>)
 8019d60:	3344      	adds	r3, #68	; 0x44
 8019d62:	00db      	lsls	r3, r3, #3
 8019d64:	4413      	add	r3, r2
 8019d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019d6a:	f507 70c8 	add.w	r0, r7, #400	; 0x190
 8019d6e:	00c9      	lsls	r1, r1, #3
 8019d70:	4401      	add	r1, r0
 8019d72:	e9c1 2300 	strd	r2, r3, [r1]
    iAcol_0 += 6;
 8019d76:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019d7a:	3306      	adds	r3, #6
 8019d7c:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
    iAcol += 3;
 8019d80:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019d84:	3303      	adds	r3, #3
 8019d86:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
  for (coffset = 0; coffset < 3; coffset++) {
 8019d8a:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 8019d8e:	3301      	adds	r3, #1
 8019d90:	f8c7 32e8 	str.w	r3, [r7, #744]	; 0x2e8
 8019d94:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 8019d98:	2b02      	cmp	r3, #2
 8019d9a:	dd83      	ble.n	8019ca4 <CSE_step+0x143c>
  }

  qr_DvOBrgQi(Y2, X2state, R);
 8019d9c:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8019da0:	f507 7108 	add.w	r1, r7, #544	; 0x220
 8019da4:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8019da8:	4618      	mov	r0, r3
 8019daa:	f004 fcc7 	bl	801e73c <qr_DvOBrgQi>
  iAcol_0 = 0;
 8019dae:	2300      	movs	r3, #0
 8019db0:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
  for (iAcol = 0; iAcol < 3; iAcol++) {
 8019db4:	2300      	movs	r3, #0
 8019db6:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 8019dba:	e04c      	b.n	8019e56 <CSE_step+0x15ee>
 8019dbc:	f3af 8000 	nop.w
 8019dc0:	00000000 	.word	0x00000000
 8019dc4:	c12e847e 	.word	0xc12e847e
 8019dc8:	2001c238 	.word	0x2001c238
 8019dcc:	2001c280 	.word	0x2001c280
 8019dd0:	0802f950 	.word	0x0802f950
 8019dd4:	0802f940 	.word	0x0802f940
 8019dd8:	3ff00000 	.word	0x3ff00000
 8019ddc:	20000088 	.word	0x20000088
    CSE_DW.P[iAcol_0] = R[iAcol];
 8019de0:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8019de4:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019de8:	00db      	lsls	r3, r3, #3
 8019dea:	4413      	add	r3, r2
 8019dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019df0:	481e      	ldr	r0, [pc, #120]	; (8019e6c <CSE_step+0x1604>)
 8019df2:	f8d7 12e0 	ldr.w	r1, [r7, #736]	; 0x2e0
 8019df6:	00c9      	lsls	r1, r1, #3
 8019df8:	4401      	add	r1, r0
 8019dfa:	e9c1 2300 	strd	r2, r3, [r1]
    CSE_DW.P[iAcol_0 + 1] = R[iAcol + 3];
 8019dfe:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019e02:	3303      	adds	r3, #3
 8019e04:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 8019e08:	1c51      	adds	r1, r2, #1
 8019e0a:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8019e0e:	00db      	lsls	r3, r3, #3
 8019e10:	4413      	add	r3, r2
 8019e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019e16:	4815      	ldr	r0, [pc, #84]	; (8019e6c <CSE_step+0x1604>)
 8019e18:	00c9      	lsls	r1, r1, #3
 8019e1a:	4401      	add	r1, r0
 8019e1c:	e9c1 2300 	strd	r2, r3, [r1]
    CSE_DW.P[iAcol_0 + 2] = R[iAcol + 6];
 8019e20:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019e24:	3306      	adds	r3, #6
 8019e26:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 8019e2a:	1c91      	adds	r1, r2, #2
 8019e2c:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8019e30:	00db      	lsls	r3, r3, #3
 8019e32:	4413      	add	r3, r2
 8019e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019e38:	480c      	ldr	r0, [pc, #48]	; (8019e6c <CSE_step+0x1604>)
 8019e3a:	00c9      	lsls	r1, r1, #3
 8019e3c:	4401      	add	r1, r0
 8019e3e:	e9c1 2300 	strd	r2, r3, [r1]
    iAcol_0 += 3;
 8019e42:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8019e46:	3303      	adds	r3, #3
 8019e48:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
  for (iAcol = 0; iAcol < 3; iAcol++) {
 8019e4c:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019e50:	3301      	adds	r3, #1
 8019e52:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 8019e56:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8019e5a:	2b02      	cmp	r3, #2
 8019e5c:	ddc0      	ble.n	8019de0 <CSE_step+0x1578>
  }
}
 8019e5e:	bf00      	nop
 8019e60:	bf00      	nop
 8019e62:	f507 773d 	add.w	r7, r7, #756	; 0x2f4
 8019e66:	46bd      	mov	sp, r7
 8019e68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019e6c:	2001c238 	.word	0x2001c238

08019e70 <CSE_initialize>:

void CSE_initialize(void)
{
 8019e70:	b580      	push	{r7, lr}
 8019e72:	af00      	add	r7, sp, #0
  rt_InitInfAndNaN(sizeof(real_T));
 8019e74:	2008      	movs	r0, #8
 8019e76:	f005 ffe1 	bl	801fe3c <rt_InitInfAndNaN>
  memcpy(&CSE_DW.P[0], &CSE_P.DataStoreMemoryP_InitialValue[0], 9U * sizeof
 8019e7a:	2248      	movs	r2, #72	; 0x48
 8019e7c:	490b      	ldr	r1, [pc, #44]	; (8019eac <CSE_initialize+0x3c>)
 8019e7e:	480c      	ldr	r0, [pc, #48]	; (8019eb0 <CSE_initialize+0x40>)
 8019e80:	f014 fb88 	bl	802e594 <memcpy>
         (real_T));
  CSE_DW.x[0] = CSE_P.DataStoreMemoryx_InitialValue[0];
 8019e84:	4b0b      	ldr	r3, [pc, #44]	; (8019eb4 <CSE_initialize+0x44>)
 8019e86:	e9d3 23ae 	ldrd	r2, r3, [r3, #696]	; 0x2b8
 8019e8a:	4909      	ldr	r1, [pc, #36]	; (8019eb0 <CSE_initialize+0x40>)
 8019e8c:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
  CSE_DW.x[1] = CSE_P.DataStoreMemoryx_InitialValue[1];
 8019e90:	4b08      	ldr	r3, [pc, #32]	; (8019eb4 <CSE_initialize+0x44>)
 8019e92:	e9d3 23b0 	ldrd	r2, r3, [r3, #704]	; 0x2c0
 8019e96:	4906      	ldr	r1, [pc, #24]	; (8019eb0 <CSE_initialize+0x40>)
 8019e98:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
  CSE_DW.x[2] = CSE_P.DataStoreMemoryx_InitialValue[2];
 8019e9c:	4b05      	ldr	r3, [pc, #20]	; (8019eb4 <CSE_initialize+0x44>)
 8019e9e:	e9d3 23b2 	ldrd	r2, r3, [r3, #712]	; 0x2c8
 8019ea2:	4903      	ldr	r1, [pc, #12]	; (8019eb0 <CSE_initialize+0x40>)
 8019ea4:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
}
 8019ea8:	bf00      	nop
 8019eaa:	bd80      	pop	{r7, pc}
 8019eac:	200002f8 	.word	0x200002f8
 8019eb0:	2001c238 	.word	0x2001c238
 8019eb4:	20000088 	.word	0x20000088

08019eb8 <SIM0_step>:
ExtU_SIM0_T SIM0_U;
ExtY_SIM0_T SIM0_Y;
static RT_MODEL_SIM0_T SIM0_M_;
RT_MODEL_SIM0_T *const SIM0_M = &SIM0_M_;
void SIM0_step(void)
{
 8019eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019ebc:	f5ad 5da0 	sub.w	sp, sp, #5120	; 0x1400
 8019ec0:	b087      	sub	sp, #28
 8019ec2:	af00      	add	r7, sp, #0
  int32_T i;
  int32_T iU;
  int32_T rtb_is_charge;
  boolean_T rtb_Logic_idx_0;
  boolean_T rtb_Logic_p_idx_0;
  rtb_Memory20 = SIM0_DW.Memory20_PreviousInput;
 8019ec4:	4b20      	ldr	r3, [pc, #128]	; (8019f48 <SIM0_step+0x90>)
 8019ec6:	f603 0308 	addw	r3, r3, #2056	; 0x808
 8019eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019ece:	f507 519e 	add.w	r1, r7, #5056	; 0x13c0
 8019ed2:	f101 0118 	add.w	r1, r1, #24
 8019ed6:	e9c1 2300 	strd	r2, r3, [r1]
  rtb_Exp = exp(SIM0_P.Cap_det / (SIM0_P.C_r * 3600.0) *
 8019eda:	4b1c      	ldr	r3, [pc, #112]	; (8019f4c <SIM0_step+0x94>)
 8019edc:	e9d3 ab02 	ldrd	sl, fp, [r3, #8]
 8019ee0:	4b1a      	ldr	r3, [pc, #104]	; (8019f4c <SIM0_step+0x94>)
 8019ee2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8019ee6:	a316      	add	r3, pc, #88	; (adr r3, 8019f40 <SIM0_step+0x88>)
 8019ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019eec:	f7e6 fb76 	bl	80005dc <__aeabi_dmul>
 8019ef0:	4602      	mov	r2, r0
 8019ef2:	460b      	mov	r3, r1
 8019ef4:	4650      	mov	r0, sl
 8019ef6:	4659      	mov	r1, fp
 8019ef8:	f7e6 fc9a 	bl	8000830 <__aeabi_ddiv>
 8019efc:	4602      	mov	r2, r0
 8019efe:	460b      	mov	r3, r1
 8019f00:	4610      	mov	r0, r2
 8019f02:	4619      	mov	r1, r3
                SIM0_DW.Memory9_PreviousInput);
 8019f04:	4b10      	ldr	r3, [pc, #64]	; (8019f48 <SIM0_step+0x90>)
 8019f06:	f603 73f8 	addw	r3, r3, #4088	; 0xff8
 8019f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
  rtb_Exp = exp(SIM0_P.Cap_det / (SIM0_P.C_r * 3600.0) *
 8019f0e:	f7e6 fb65 	bl	80005dc <__aeabi_dmul>
 8019f12:	4602      	mov	r2, r0
 8019f14:	460b      	mov	r3, r1
 8019f16:	ec43 2b17 	vmov	d7, r2, r3
 8019f1a:	eeb0 0a47 	vmov.f32	s0, s14
 8019f1e:	eef0 0a67 	vmov.f32	s1, s15
 8019f22:	f014 fc65 	bl	802e7f0 <exp>
 8019f26:	f507 53a0 	add.w	r3, r7, #5120	; 0x1400
 8019f2a:	f103 0308 	add.w	r3, r3, #8
 8019f2e:	ed83 0b00 	vstr	d0, [r3]
  for (i = 0; i < 126; i++) {
 8019f32:	2300      	movs	r3, #0
 8019f34:	f507 529f 	add.w	r2, r7, #5088	; 0x13e0
 8019f38:	f102 020c 	add.w	r2, r2, #12
 8019f3c:	6013      	str	r3, [r2, #0]
 8019f3e:	e243      	b.n	801a3c8 <SIM0_step+0x510>
 8019f40:	00000000 	.word	0x00000000
 8019f44:	40ac2000 	.word	0x40ac2000
 8019f48:	2001c298 	.word	0x2001c298
 8019f4c:	20000360 	.word	0x20000360
    rtb_Memory15[i] = SIM0_DW.Memory15_PreviousInput[i];
 8019f50:	4aca      	ldr	r2, [pc, #808]	; (801a27c <SIM0_step+0x3c4>)
 8019f52:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 8019f56:	f103 030c 	add.w	r3, r3, #12
 8019f5a:	681b      	ldr	r3, [r3, #0]
 8019f5c:	3305      	adds	r3, #5
 8019f5e:	00db      	lsls	r3, r3, #3
 8019f60:	4413      	add	r3, r2
 8019f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019f66:	f607 70c8 	addw	r0, r7, #4040	; 0xfc8
 8019f6a:	f507 519f 	add.w	r1, r7, #5088	; 0x13e0
 8019f6e:	f101 010c 	add.w	r1, r1, #12
 8019f72:	6809      	ldr	r1, [r1, #0]
 8019f74:	00c9      	lsls	r1, r1, #3
 8019f76:	4401      	add	r1, r0
 8019f78:	e9c1 2300 	strd	r2, r3, [r1]
    rtb_Memory22 = SIM0_DW.Memory_PreviousInput[i] /
 8019f7c:	4abf      	ldr	r2, [pc, #764]	; (801a27c <SIM0_step+0x3c4>)
 8019f7e:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 8019f82:	f103 030c 	add.w	r3, r3, #12
 8019f86:	681b      	ldr	r3, [r3, #0]
 8019f88:	f203 1303 	addw	r3, r3, #259	; 0x103
 8019f8c:	00db      	lsls	r3, r3, #3
 8019f8e:	4413      	add	r3, r2
 8019f90:	e9d3 0100 	ldrd	r0, r1, [r3]
      SIM0_DW.Memory10_PreviousInput[i];
 8019f94:	4ab9      	ldr	r2, [pc, #740]	; (801a27c <SIM0_step+0x3c4>)
 8019f96:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 8019f9a:	f103 030c 	add.w	r3, r3, #12
 8019f9e:	681b      	ldr	r3, [r3, #0]
 8019fa0:	f203 1381 	addw	r3, r3, #385	; 0x181
 8019fa4:	00db      	lsls	r3, r3, #3
 8019fa6:	4413      	add	r3, r2
 8019fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
    rtb_Memory22 = SIM0_DW.Memory_PreviousInput[i] /
 8019fac:	f7e6 fc40 	bl	8000830 <__aeabi_ddiv>
 8019fb0:	4602      	mov	r2, r0
 8019fb2:	460b      	mov	r3, r1
 8019fb4:	f507 519e 	add.w	r1, r7, #5056	; 0x13c0
 8019fb8:	f101 0108 	add.w	r1, r1, #8
 8019fbc:	e9c1 2300 	strd	r2, r3, [r1]
    rtb_Product1_n = look1_binlxpw(rtb_Memory22, SIM0_P.soc, SIM0_P.Rs, 12U);
 8019fc0:	220c      	movs	r2, #12
 8019fc2:	49af      	ldr	r1, [pc, #700]	; (801a280 <SIM0_step+0x3c8>)
 8019fc4:	48af      	ldr	r0, [pc, #700]	; (801a284 <SIM0_step+0x3cc>)
 8019fc6:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 8019fca:	f103 0308 	add.w	r3, r3, #8
 8019fce:	ed93 0b00 	vldr	d0, [r3]
 8019fd2:	f003 fb41 	bl	801d658 <look1_binlxpw>
 8019fd6:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 8019fda:	ed83 0b00 	vstr	d0, [r3]
    rtb_is_drive = look1_binlxpw(rtb_Memory22, SIM0_P.soc, SIM0_P.tau, 12U);
 8019fde:	220c      	movs	r2, #12
 8019fe0:	49a9      	ldr	r1, [pc, #676]	; (801a288 <SIM0_step+0x3d0>)
 8019fe2:	48a8      	ldr	r0, [pc, #672]	; (801a284 <SIM0_step+0x3cc>)
 8019fe4:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 8019fe8:	f103 0308 	add.w	r3, r3, #8
 8019fec:	ed93 0b00 	vldr	d0, [r3]
 8019ff0:	f003 fb32 	bl	801d658 <look1_binlxpw>
 8019ff4:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 8019ff8:	f103 0318 	add.w	r3, r3, #24
 8019ffc:	ed83 0b00 	vstr	d0, [r3]
    rtb_Product9 = rtb_Product1_n * rtb_is_drive;
 801a000:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a004:	f103 0318 	add.w	r3, r3, #24
 801a008:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a00c:	f507 519e 	add.w	r1, r7, #5056	; 0x13c0
 801a010:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a014:	f7e6 fae2 	bl	80005dc <__aeabi_dmul>
 801a018:	4602      	mov	r2, r0
 801a01a:	460b      	mov	r3, r1
 801a01c:	f507 519d 	add.w	r1, r7, #5024	; 0x13a0
 801a020:	f101 0118 	add.w	r1, r1, #24
 801a024:	e9c1 2300 	strd	r2, r3, [r1]
    rtb_Product1_n = (rtb_Product1_n + look1_binlxpw(rtb_Memory22, SIM0_P.soc,
 801a028:	220c      	movs	r2, #12
 801a02a:	4998      	ldr	r1, [pc, #608]	; (801a28c <SIM0_step+0x3d4>)
 801a02c:	4895      	ldr	r0, [pc, #596]	; (801a284 <SIM0_step+0x3cc>)
 801a02e:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 801a032:	f103 0308 	add.w	r3, r3, #8
 801a036:	ed93 0b00 	vldr	d0, [r3]
 801a03a:	f003 fb0d 	bl	801d658 <look1_binlxpw>
 801a03e:	ec51 0b10 	vmov	r0, r1, d0
 801a042:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 801a046:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a04a:	f7e6 f911 	bl	8000270 <__adddf3>
 801a04e:	4602      	mov	r2, r0
 801a050:	460b      	mov	r3, r1
 801a052:	4610      	mov	r0, r2
 801a054:	4619      	mov	r1, r3
      SIM0_P.Rp, 12U)) * SIM0_P.Ts;
 801a056:	4b8e      	ldr	r3, [pc, #568]	; (801a290 <SIM0_step+0x3d8>)
 801a058:	e9d3 233c 	ldrd	r2, r3, [r3, #240]	; 0xf0
    rtb_Product1_n = (rtb_Product1_n + look1_binlxpw(rtb_Memory22, SIM0_P.soc,
 801a05c:	f7e6 fabe 	bl	80005dc <__aeabi_dmul>
 801a060:	4602      	mov	r2, r0
 801a062:	460b      	mov	r3, r1
 801a064:	f507 519e 	add.w	r1, r7, #5056	; 0x13c0
 801a068:	e9c1 2300 	strd	r2, r3, [r1]
    rtb_Product1_n = (((2.0 * rtb_Product9 + rtb_Product1_n) * rtb_Memory20 +
 801a06c:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 801a070:	f103 0318 	add.w	r3, r3, #24
 801a074:	e9d3 0100 	ldrd	r0, r1, [r3]
 801a078:	4602      	mov	r2, r0
 801a07a:	460b      	mov	r3, r1
 801a07c:	f7e6 f8f8 	bl	8000270 <__adddf3>
 801a080:	4602      	mov	r2, r0
 801a082:	460b      	mov	r3, r1
 801a084:	4610      	mov	r0, r2
 801a086:	4619      	mov	r1, r3
 801a088:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 801a08c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a090:	f7e6 f8ee 	bl	8000270 <__adddf3>
 801a094:	4602      	mov	r2, r0
 801a096:	460b      	mov	r3, r1
 801a098:	4610      	mov	r0, r2
 801a09a:	4619      	mov	r1, r3
 801a09c:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 801a0a0:	f103 0318 	add.w	r3, r3, #24
 801a0a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a0a8:	f7e6 fa98 	bl	80005dc <__aeabi_dmul>
 801a0ac:	4602      	mov	r2, r0
 801a0ae:	460b      	mov	r3, r1
 801a0b0:	4692      	mov	sl, r2
 801a0b2:	469b      	mov	fp, r3
                       (rtb_Product1_n - 2.0 * rtb_Product9) *
 801a0b4:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 801a0b8:	f103 0318 	add.w	r3, r3, #24
 801a0bc:	e9d3 0100 	ldrd	r0, r1, [r3]
 801a0c0:	4602      	mov	r2, r0
 801a0c2:	460b      	mov	r3, r1
 801a0c4:	f7e6 f8d4 	bl	8000270 <__adddf3>
 801a0c8:	4602      	mov	r2, r0
 801a0ca:	460b      	mov	r3, r1
 801a0cc:	f507 519e 	add.w	r1, r7, #5056	; 0x13c0
 801a0d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a0d4:	f7e6 f8ca 	bl	800026c <__aeabi_dsub>
 801a0d8:	4602      	mov	r2, r0
 801a0da:	460b      	mov	r3, r1
 801a0dc:	4610      	mov	r0, r2
 801a0de:	4619      	mov	r1, r3
                       SIM0_DW.Memory11_PreviousInput) - (SIM0_P.Ts - 2.0 *
 801a0e0:	4b66      	ldr	r3, [pc, #408]	; (801a27c <SIM0_step+0x3c4>)
 801a0e2:	f503 6301 	add.w	r3, r3, #2064	; 0x810
 801a0e6:	e9d3 2300 	ldrd	r2, r3, [r3]
                       (rtb_Product1_n - 2.0 * rtb_Product9) *
 801a0ea:	f7e6 fa77 	bl	80005dc <__aeabi_dmul>
 801a0ee:	4602      	mov	r2, r0
 801a0f0:	460b      	mov	r3, r1
    rtb_Product1_n = (((2.0 * rtb_Product9 + rtb_Product1_n) * rtb_Memory20 +
 801a0f2:	4650      	mov	r0, sl
 801a0f4:	4659      	mov	r1, fp
 801a0f6:	f7e6 f8bb 	bl	8000270 <__adddf3>
 801a0fa:	4602      	mov	r2, r0
 801a0fc:	460b      	mov	r3, r1
 801a0fe:	e9c7 2300 	strd	r2, r3, [r7]
                       SIM0_DW.Memory11_PreviousInput) - (SIM0_P.Ts - 2.0 *
 801a102:	4b63      	ldr	r3, [pc, #396]	; (801a290 <SIM0_step+0x3d8>)
 801a104:	e9d3 ab3c 	ldrd	sl, fp, [r3, #240]	; 0xf0
 801a108:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a10c:	f103 0318 	add.w	r3, r3, #24
 801a110:	e9d3 0100 	ldrd	r0, r1, [r3]
 801a114:	4602      	mov	r2, r0
 801a116:	460b      	mov	r3, r1
 801a118:	f7e6 f8aa 	bl	8000270 <__adddf3>
 801a11c:	4602      	mov	r2, r0
 801a11e:	460b      	mov	r3, r1
 801a120:	4650      	mov	r0, sl
 801a122:	4659      	mov	r1, fp
 801a124:	f7e6 f8a2 	bl	800026c <__aeabi_dsub>
 801a128:	4602      	mov	r2, r0
 801a12a:	460b      	mov	r3, r1
 801a12c:	4610      	mov	r0, r2
 801a12e:	4619      	mov	r1, r3
      rtb_is_drive) * SIM0_DW.Memory12_PreviousInput[i]) / (2.0 * rtb_is_drive +
 801a130:	4a52      	ldr	r2, [pc, #328]	; (801a27c <SIM0_step+0x3c4>)
 801a132:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a136:	f103 030c 	add.w	r3, r3, #12
 801a13a:	681b      	ldr	r3, [r3, #0]
 801a13c:	3383      	adds	r3, #131	; 0x83
 801a13e:	00db      	lsls	r3, r3, #3
 801a140:	4413      	add	r3, r2
 801a142:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a146:	f7e6 fa49 	bl	80005dc <__aeabi_dmul>
 801a14a:	4602      	mov	r2, r0
 801a14c:	460b      	mov	r3, r1
                       SIM0_DW.Memory11_PreviousInput) - (SIM0_P.Ts - 2.0 *
 801a14e:	e9d7 0100 	ldrd	r0, r1, [r7]
 801a152:	f7e6 f88b 	bl	800026c <__aeabi_dsub>
 801a156:	4602      	mov	r2, r0
 801a158:	460b      	mov	r3, r1
 801a15a:	4692      	mov	sl, r2
 801a15c:	469b      	mov	fp, r3
      rtb_is_drive) * SIM0_DW.Memory12_PreviousInput[i]) / (2.0 * rtb_is_drive +
 801a15e:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a162:	f103 0318 	add.w	r3, r3, #24
 801a166:	e9d3 0100 	ldrd	r0, r1, [r3]
 801a16a:	4602      	mov	r2, r0
 801a16c:	460b      	mov	r3, r1
 801a16e:	f7e6 f87f 	bl	8000270 <__adddf3>
 801a172:	4602      	mov	r2, r0
 801a174:	460b      	mov	r3, r1
 801a176:	4610      	mov	r0, r2
 801a178:	4619      	mov	r1, r3
      SIM0_P.Ts);
 801a17a:	4b45      	ldr	r3, [pc, #276]	; (801a290 <SIM0_step+0x3d8>)
 801a17c:	e9d3 233c 	ldrd	r2, r3, [r3, #240]	; 0xf0
      rtb_is_drive) * SIM0_DW.Memory12_PreviousInput[i]) / (2.0 * rtb_is_drive +
 801a180:	f7e6 f876 	bl	8000270 <__adddf3>
 801a184:	4602      	mov	r2, r0
 801a186:	460b      	mov	r3, r1
    rtb_Product1_n = (((2.0 * rtb_Product9 + rtb_Product1_n) * rtb_Memory20 +
 801a188:	4650      	mov	r0, sl
 801a18a:	4659      	mov	r1, fp
 801a18c:	f7e6 fb50 	bl	8000830 <__aeabi_ddiv>
 801a190:	4602      	mov	r2, r0
 801a192:	460b      	mov	r3, r1
 801a194:	f507 519e 	add.w	r1, r7, #5056	; 0x13c0
 801a198:	e9c1 2300 	strd	r2, r3, [r1]
    rtb_is_drive = rtb_Product1_n + look1_binlxpw(rtb_Memory22, SIM0_P.soc,
 801a19c:	220c      	movs	r2, #12
 801a19e:	493d      	ldr	r1, [pc, #244]	; (801a294 <SIM0_step+0x3dc>)
 801a1a0:	4838      	ldr	r0, [pc, #224]	; (801a284 <SIM0_step+0x3cc>)
 801a1a2:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 801a1a6:	f103 0308 	add.w	r3, r3, #8
 801a1aa:	ed93 0b00 	vldr	d0, [r3]
 801a1ae:	f003 fa53 	bl	801d658 <look1_binlxpw>
 801a1b2:	ec53 2b10 	vmov	r2, r3, d0
 801a1b6:	f507 519e 	add.w	r1, r7, #5056	; 0x13c0
 801a1ba:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a1be:	f7e6 f857 	bl	8000270 <__adddf3>
 801a1c2:	4602      	mov	r2, r0
 801a1c4:	460b      	mov	r3, r1
 801a1c6:	f507 519f 	add.w	r1, r7, #5088	; 0x13e0
 801a1ca:	f101 0118 	add.w	r1, r1, #24
 801a1ce:	e9c1 2300 	strd	r2, r3, [r1]
      SIM0_P.ocv, 12U);
    SIM0_Y.cell_voltages[i] = rtb_is_drive;
 801a1d2:	4a31      	ldr	r2, [pc, #196]	; (801a298 <SIM0_step+0x3e0>)
 801a1d4:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a1d8:	f103 030c 	add.w	r3, r3, #12
 801a1dc:	681b      	ldr	r3, [r3, #0]
 801a1de:	3308      	adds	r3, #8
 801a1e0:	00db      	lsls	r3, r3, #3
 801a1e2:	18d1      	adds	r1, r2, r3
 801a1e4:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a1e8:	f103 0318 	add.w	r3, r3, #24
 801a1ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a1f0:	e9c1 2300 	strd	r2, r3, [r1]
    SIM0_Y.cell_socs[i] = rtb_Memory22;
 801a1f4:	4a28      	ldr	r2, [pc, #160]	; (801a298 <SIM0_step+0x3e0>)
 801a1f6:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a1fa:	f103 030c 	add.w	r3, r3, #12
 801a1fe:	681b      	ldr	r3, [r3, #0]
 801a200:	3386      	adds	r3, #134	; 0x86
 801a202:	00db      	lsls	r3, r3, #3
 801a204:	18d1      	adds	r1, r2, r3
 801a206:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 801a20a:	f103 0308 	add.w	r3, r3, #8
 801a20e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a212:	e9c1 2300 	strd	r2, r3, [r1]
    SIM0_Y.cell_capacities[i] = SIM0_DW.Memory10_PreviousInput[i];
 801a216:	4a19      	ldr	r2, [pc, #100]	; (801a27c <SIM0_step+0x3c4>)
 801a218:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a21c:	f103 030c 	add.w	r3, r3, #12
 801a220:	681b      	ldr	r3, [r3, #0]
 801a222:	f203 1381 	addw	r3, r3, #385	; 0x181
 801a226:	00db      	lsls	r3, r3, #3
 801a228:	4413      	add	r3, r2
 801a22a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a22e:	481a      	ldr	r0, [pc, #104]	; (801a298 <SIM0_step+0x3e0>)
 801a230:	f507 519f 	add.w	r1, r7, #5088	; 0x13e0
 801a234:	f101 010c 	add.w	r1, r1, #12
 801a238:	6809      	ldr	r1, [r1, #0]
 801a23a:	f501 7182 	add.w	r1, r1, #260	; 0x104
 801a23e:	00c9      	lsls	r1, r1, #3
 801a240:	4401      	add	r1, r0
 801a242:	e9c1 2300 	strd	r2, r3, [r1]
    rtb_Memory21[i] = SIM0_DW.Memory10_PreviousInput[i] * rtb_Exp;
 801a246:	4a0d      	ldr	r2, [pc, #52]	; (801a27c <SIM0_step+0x3c4>)
 801a248:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a24c:	f103 030c 	add.w	r3, r3, #12
 801a250:	681b      	ldr	r3, [r3, #0]
 801a252:	f203 1381 	addw	r3, r3, #385	; 0x181
 801a256:	00db      	lsls	r3, r3, #3
 801a258:	4413      	add	r3, r2
 801a25a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801a25e:	f507 53a0 	add.w	r3, r7, #5120	; 0x1400
 801a262:	f103 0308 	add.w	r3, r3, #8
 801a266:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a26a:	f7e6 f9b7 	bl	80005dc <__aeabi_dmul>
 801a26e:	4602      	mov	r2, r0
 801a270:	460b      	mov	r3, r1
 801a272:	f507 60fd 	add.w	r0, r7, #2024	; 0x7e8
 801a276:	f507 519f 	add.w	r1, r7, #5088	; 0x13e0
 801a27a:	e00f      	b.n	801a29c <SIM0_step+0x3e4>
 801a27c:	2001c298 	.word	0x2001c298
 801a280:	200003e8 	.word	0x200003e8
 801a284:	20000e80 	.word	0x20000e80
 801a288:	20000ee8 	.word	0x20000ee8
 801a28c:	20000380 	.word	0x20000380
 801a290:	20000360 	.word	0x20000360
 801a294:	20000e18 	.word	0x20000e18
 801a298:	2001daf8 	.word	0x2001daf8
 801a29c:	f101 010c 	add.w	r1, r1, #12
 801a2a0:	6809      	ldr	r1, [r1, #0]
 801a2a2:	00c9      	lsls	r1, r1, #3
 801a2a4:	4401      	add	r1, r0
 801a2a6:	e9c1 2300 	strd	r2, r3, [r1]
    rtb_Rsz[i] = rtb_Product1_n;
 801a2aa:	f107 0318 	add.w	r3, r7, #24
 801a2ae:	3b10      	subs	r3, #16
 801a2b0:	f507 529f 	add.w	r2, r7, #5088	; 0x13e0
 801a2b4:	f102 020c 	add.w	r2, r2, #12
 801a2b8:	6812      	ldr	r2, [r2, #0]
 801a2ba:	00d2      	lsls	r2, r2, #3
 801a2bc:	1899      	adds	r1, r3, r2
 801a2be:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 801a2c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a2c6:	e9c1 2300 	strd	r2, r3, [r1]
    rtb_Rpz[i] = (SIM0_DW.Memory21_PreviousInput[i] / SIM0_P.R_short
 801a2ca:	4aa2      	ldr	r2, [pc, #648]	; (801a554 <SIM0_step+0x69c>)
 801a2cc:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a2d0:	f103 030c 	add.w	r3, r3, #12
 801a2d4:	681b      	ldr	r3, [r3, #0]
 801a2d6:	f203 237e 	addw	r3, r3, #638	; 0x27e
 801a2da:	00db      	lsls	r3, r3, #3
 801a2dc:	4413      	add	r3, r2
 801a2de:	e9d3 0100 	ldrd	r0, r1, [r3]
 801a2e2:	4b9d      	ldr	r3, [pc, #628]	; (801a558 <SIM0_step+0x6a0>)
 801a2e4:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 801a2e8:	f7e6 faa2 	bl	8000830 <__aeabi_ddiv>
 801a2ec:	4602      	mov	r2, r0
 801a2ee:	460b      	mov	r3, r1
 801a2f0:	4610      	mov	r0, r2
 801a2f2:	4619      	mov	r1, r3
                  * SIM0_DW.Memory19_PreviousInput[i] * SIM0_P.Gain_Gain +
 801a2f4:	4a97      	ldr	r2, [pc, #604]	; (801a554 <SIM0_step+0x69c>)
 801a2f6:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a2fa:	f103 030c 	add.w	r3, r3, #12
 801a2fe:	681b      	ldr	r3, [r3, #0]
 801a300:	f503 7300 	add.w	r3, r3, #512	; 0x200
 801a304:	00db      	lsls	r3, r3, #3
 801a306:	4413      	add	r3, r2
 801a308:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a30c:	f7e6 f966 	bl	80005dc <__aeabi_dmul>
 801a310:	4602      	mov	r2, r0
 801a312:	460b      	mov	r3, r1
 801a314:	4610      	mov	r0, r2
 801a316:	4619      	mov	r1, r3
 801a318:	4b8f      	ldr	r3, [pc, #572]	; (801a558 <SIM0_step+0x6a0>)
 801a31a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801a31e:	3318      	adds	r3, #24
 801a320:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a324:	f7e6 f95a 	bl	80005dc <__aeabi_dmul>
 801a328:	4602      	mov	r2, r0
 801a32a:	460b      	mov	r3, r1
 801a32c:	4610      	mov	r0, r2
 801a32e:	4619      	mov	r1, r3
 801a330:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 801a334:	f103 0318 	add.w	r3, r3, #24
 801a338:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a33c:	f7e5 ff98 	bl	8000270 <__adddf3>
 801a340:	4602      	mov	r2, r0
 801a342:	460b      	mov	r3, r1
 801a344:	4610      	mov	r0, r2
 801a346:	4619      	mov	r1, r3
                  rtb_Memory20) * SIM0_P.Ts + SIM0_DW.Memory_PreviousInput[i];
 801a348:	4b83      	ldr	r3, [pc, #524]	; (801a558 <SIM0_step+0x6a0>)
 801a34a:	e9d3 233c 	ldrd	r2, r3, [r3, #240]	; 0xf0
 801a34e:	f7e6 f945 	bl	80005dc <__aeabi_dmul>
 801a352:	4602      	mov	r2, r0
 801a354:	460b      	mov	r3, r1
 801a356:	4610      	mov	r0, r2
 801a358:	4619      	mov	r1, r3
 801a35a:	4a7e      	ldr	r2, [pc, #504]	; (801a554 <SIM0_step+0x69c>)
 801a35c:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a360:	f103 030c 	add.w	r3, r3, #12
 801a364:	681b      	ldr	r3, [r3, #0]
 801a366:	f203 1303 	addw	r3, r3, #259	; 0x103
 801a36a:	00db      	lsls	r3, r3, #3
 801a36c:	4413      	add	r3, r2
 801a36e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a372:	f7e5 ff7d 	bl	8000270 <__adddf3>
 801a376:	4602      	mov	r2, r0
 801a378:	460b      	mov	r3, r1
    rtb_Rpz[i] = (SIM0_DW.Memory21_PreviousInput[i] / SIM0_P.R_short
 801a37a:	f507 707e 	add.w	r0, r7, #1016	; 0x3f8
 801a37e:	f507 519f 	add.w	r1, r7, #5088	; 0x13e0
 801a382:	f101 010c 	add.w	r1, r1, #12
 801a386:	6809      	ldr	r1, [r1, #0]
 801a388:	00c9      	lsls	r1, r1, #3
 801a38a:	4401      	add	r1, r0
 801a38c:	e9c1 2300 	strd	r2, r3, [r1]
    rtb_Memory19[i] = rtb_is_drive;
 801a390:	f607 32d8 	addw	r2, r7, #3032	; 0xbd8
 801a394:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a398:	f103 030c 	add.w	r3, r3, #12
 801a39c:	681b      	ldr	r3, [r3, #0]
 801a39e:	00db      	lsls	r3, r3, #3
 801a3a0:	18d1      	adds	r1, r2, r3
 801a3a2:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a3a6:	f103 0318 	add.w	r3, r3, #24
 801a3aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a3ae:	e9c1 2300 	strd	r2, r3, [r1]
  for (i = 0; i < 126; i++) {
 801a3b2:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a3b6:	f103 030c 	add.w	r3, r3, #12
 801a3ba:	681b      	ldr	r3, [r3, #0]
 801a3bc:	3301      	adds	r3, #1
 801a3be:	f507 529f 	add.w	r2, r7, #5088	; 0x13e0
 801a3c2:	f102 020c 	add.w	r2, r2, #12
 801a3c6:	6013      	str	r3, [r2, #0]
 801a3c8:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a3cc:	f103 030c 	add.w	r3, r3, #12
 801a3d0:	681b      	ldr	r3, [r3, #0]
 801a3d2:	2b7d      	cmp	r3, #125	; 0x7d
 801a3d4:	f77f adbc 	ble.w	8019f50 <SIM0_step+0x98>
  }

  boolean_T rtb_Logic_idx_1;
  i = (int32_T)(((((uint32_T)(SIM0_DW.Memory1_PreviousInput != 0.0) << 1) +
 801a3d8:	4b5e      	ldr	r3, [pc, #376]	; (801a554 <SIM0_step+0x69c>)
 801a3da:	f503 53bf 	add.w	r3, r3, #6112	; 0x17e0
 801a3de:	e9d3 0100 	ldrd	r0, r1, [r3]
 801a3e2:	f04f 0200 	mov.w	r2, #0
 801a3e6:	f04f 0300 	mov.w	r3, #0
 801a3ea:	f7e6 fb5f 	bl	8000aac <__aeabi_dcmpeq>
 801a3ee:	4603      	mov	r3, r0
 801a3f0:	2b00      	cmp	r3, #0
 801a3f2:	d101      	bne.n	801a3f8 <SIM0_step+0x540>
 801a3f4:	2602      	movs	r6, #2
 801a3f6:	e000      	b.n	801a3fa <SIM0_step+0x542>
 801a3f8:	2600      	movs	r6, #0
                  (SIM0_DW.Memory2_PreviousInput != 0.0)) << 1) +
 801a3fa:	4b56      	ldr	r3, [pc, #344]	; (801a554 <SIM0_step+0x69c>)
 801a3fc:	f503 53bf 	add.w	r3, r3, #6112	; 0x17e0
 801a400:	3308      	adds	r3, #8
 801a402:	e9d3 0100 	ldrd	r0, r1, [r3]
 801a406:	2301      	movs	r3, #1
 801a408:	469a      	mov	sl, r3
 801a40a:	f04f 0200 	mov.w	r2, #0
 801a40e:	f04f 0300 	mov.w	r3, #0
 801a412:	f7e6 fb4b 	bl	8000aac <__aeabi_dcmpeq>
 801a416:	4603      	mov	r3, r0
 801a418:	2b00      	cmp	r3, #0
 801a41a:	d001      	beq.n	801a420 <SIM0_step+0x568>
 801a41c:	2300      	movs	r3, #0
 801a41e:	469a      	mov	sl, r3
 801a420:	fa5f f38a 	uxtb.w	r3, sl
  i = (int32_T)(((((uint32_T)(SIM0_DW.Memory1_PreviousInput != 0.0) << 1) +
 801a424:	4433      	add	r3, r6
                  (SIM0_DW.Memory2_PreviousInput != 0.0)) << 1) +
 801a426:	005a      	lsls	r2, r3, #1
                SIM0_DW.Memory_PreviousInput_m);
 801a428:	4b4a      	ldr	r3, [pc, #296]	; (801a554 <SIM0_step+0x69c>)
 801a42a:	f503 53c2 	add.w	r3, r3, #6208	; 0x1840
 801a42e:	3318      	adds	r3, #24
 801a430:	781b      	ldrb	r3, [r3, #0]
                  (SIM0_DW.Memory2_PreviousInput != 0.0)) << 1) +
 801a432:	4413      	add	r3, r2
  i = (int32_T)(((((uint32_T)(SIM0_DW.Memory1_PreviousInput != 0.0) << 1) +
 801a434:	f507 529f 	add.w	r2, r7, #5088	; 0x13e0
 801a438:	f102 020c 	add.w	r2, r2, #12
 801a43c:	6013      	str	r3, [r2, #0]
  rtb_Logic_idx_0 = SIM0_P.Logic_table[(uint32_T)i];
 801a43e:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a442:	f103 030c 	add.w	r3, r3, #12
 801a446:	681b      	ldr	r3, [r3, #0]
 801a448:	4a43      	ldr	r2, [pc, #268]	; (801a558 <SIM0_step+0x6a0>)
 801a44a:	4413      	add	r3, r2
 801a44c:	f503 5385 	add.w	r3, r3, #4256	; 0x10a0
 801a450:	3318      	adds	r3, #24
 801a452:	781b      	ldrb	r3, [r3, #0]
 801a454:	f507 529e 	add.w	r2, r7, #5056	; 0x13c0
 801a458:	f102 0217 	add.w	r2, r2, #23
 801a45c:	7013      	strb	r3, [r2, #0]
  rtb_Logic_idx_1 = SIM0_P.Logic_table[i + 8U];
 801a45e:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a462:	f103 030c 	add.w	r3, r3, #12
 801a466:	681b      	ldr	r3, [r3, #0]
 801a468:	3308      	adds	r3, #8
 801a46a:	4a3b      	ldr	r2, [pc, #236]	; (801a558 <SIM0_step+0x6a0>)
 801a46c:	4413      	add	r3, r2
 801a46e:	f503 5385 	add.w	r3, r3, #4256	; 0x10a0
 801a472:	3318      	adds	r3, #24
 801a474:	781b      	ldrb	r3, [r3, #0]
 801a476:	f507 529e 	add.w	r2, r7, #5056	; 0x13c0
 801a47a:	f102 0216 	add.w	r2, r2, #22
 801a47e:	7013      	strb	r3, [r2, #0]
  SIM0_Y.AMS_error_latched = rtb_Logic_idx_0;
 801a480:	4a36      	ldr	r2, [pc, #216]	; (801a55c <SIM0_step+0x6a4>)
 801a482:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 801a486:	f103 0317 	add.w	r3, r3, #23
 801a48a:	781b      	ldrb	r3, [r3, #0]
 801a48c:	7013      	strb	r3, [r2, #0]
  i = (int32_T)(((((uint32_T)(SIM0_DW.Memory3_PreviousInput != 0.0) << 1) +
 801a48e:	4b31      	ldr	r3, [pc, #196]	; (801a554 <SIM0_step+0x69c>)
 801a490:	f503 53bf 	add.w	r3, r3, #6112	; 0x17e0
 801a494:	3310      	adds	r3, #16
 801a496:	e9d3 0100 	ldrd	r0, r1, [r3]
 801a49a:	f04f 0200 	mov.w	r2, #0
 801a49e:	f04f 0300 	mov.w	r3, #0
 801a4a2:	f7e6 fb03 	bl	8000aac <__aeabi_dcmpeq>
 801a4a6:	4603      	mov	r3, r0
 801a4a8:	2b00      	cmp	r3, #0
 801a4aa:	d101      	bne.n	801a4b0 <SIM0_step+0x5f8>
 801a4ac:	2602      	movs	r6, #2
 801a4ae:	e000      	b.n	801a4b2 <SIM0_step+0x5fa>
 801a4b0:	2600      	movs	r6, #0
                  (SIM0_DW.Memory4_PreviousInput != 0.0)) << 1) +
 801a4b2:	4b28      	ldr	r3, [pc, #160]	; (801a554 <SIM0_step+0x69c>)
 801a4b4:	f503 53bf 	add.w	r3, r3, #6112	; 0x17e0
 801a4b8:	3318      	adds	r3, #24
 801a4ba:	e9d3 0100 	ldrd	r0, r1, [r3]
 801a4be:	2301      	movs	r3, #1
 801a4c0:	469a      	mov	sl, r3
 801a4c2:	f04f 0200 	mov.w	r2, #0
 801a4c6:	f04f 0300 	mov.w	r3, #0
 801a4ca:	f7e6 faef 	bl	8000aac <__aeabi_dcmpeq>
 801a4ce:	4603      	mov	r3, r0
 801a4d0:	2b00      	cmp	r3, #0
 801a4d2:	d001      	beq.n	801a4d8 <SIM0_step+0x620>
 801a4d4:	2300      	movs	r3, #0
 801a4d6:	469a      	mov	sl, r3
 801a4d8:	fa5f f38a 	uxtb.w	r3, sl
  i = (int32_T)(((((uint32_T)(SIM0_DW.Memory3_PreviousInput != 0.0) << 1) +
 801a4dc:	4433      	add	r3, r6
                  (SIM0_DW.Memory4_PreviousInput != 0.0)) << 1) +
 801a4de:	005a      	lsls	r2, r3, #1
                SIM0_DW.Memory_PreviousInput_c);
 801a4e0:	4b1c      	ldr	r3, [pc, #112]	; (801a554 <SIM0_step+0x69c>)
 801a4e2:	f503 53c2 	add.w	r3, r3, #6208	; 0x1840
 801a4e6:	3319      	adds	r3, #25
 801a4e8:	781b      	ldrb	r3, [r3, #0]
                  (SIM0_DW.Memory4_PreviousInput != 0.0)) << 1) +
 801a4ea:	4413      	add	r3, r2
  i = (int32_T)(((((uint32_T)(SIM0_DW.Memory3_PreviousInput != 0.0) << 1) +
 801a4ec:	f507 529f 	add.w	r2, r7, #5088	; 0x13e0
 801a4f0:	f102 020c 	add.w	r2, r2, #12
 801a4f4:	6013      	str	r3, [r2, #0]
  rtb_Logic_p_idx_0 = SIM0_P.Logic_table_p[(uint32_T)i];
 801a4f6:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a4fa:	f103 030c 	add.w	r3, r3, #12
 801a4fe:	681b      	ldr	r3, [r3, #0]
 801a500:	4a15      	ldr	r2, [pc, #84]	; (801a558 <SIM0_step+0x6a0>)
 801a502:	4413      	add	r3, r2
 801a504:	f503 5386 	add.w	r3, r3, #4288	; 0x10c0
 801a508:	3308      	adds	r3, #8
 801a50a:	781b      	ldrb	r3, [r3, #0]
 801a50c:	f507 529e 	add.w	r2, r7, #5056	; 0x13c0
 801a510:	f102 0215 	add.w	r2, r2, #21
 801a514:	7013      	strb	r3, [r2, #0]
  SIM0_Y.IMD_error_latched = rtb_Logic_p_idx_0;
 801a516:	4a11      	ldr	r2, [pc, #68]	; (801a55c <SIM0_step+0x6a4>)
 801a518:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 801a51c:	f103 0315 	add.w	r3, r3, #21
 801a520:	781b      	ldrb	r3, [r3, #0]
 801a522:	7053      	strb	r3, [r2, #1]
  rtb_Memory22 = (rtb_Logic_idx_1 ? (real_T)SIM0_P.Logic_table_p[i + 8U] : 0.0) *
 801a524:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 801a528:	f103 0316 	add.w	r3, r3, #22
 801a52c:	781b      	ldrb	r3, [r3, #0]
 801a52e:	2b00      	cmp	r3, #0
 801a530:	d016      	beq.n	801a560 <SIM0_step+0x6a8>
 801a532:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a536:	f103 030c 	add.w	r3, r3, #12
 801a53a:	681b      	ldr	r3, [r3, #0]
 801a53c:	3308      	adds	r3, #8
 801a53e:	4a06      	ldr	r2, [pc, #24]	; (801a558 <SIM0_step+0x6a0>)
 801a540:	4413      	add	r3, r2
 801a542:	f503 5386 	add.w	r3, r3, #4288	; 0x10c0
 801a546:	3308      	adds	r3, #8
 801a548:	781b      	ldrb	r3, [r3, #0]
 801a54a:	4618      	mov	r0, r3
 801a54c:	f7e5 ffcc 	bl	80004e8 <__aeabi_ui2d>
 801a550:	e00a      	b.n	801a568 <SIM0_step+0x6b0>
 801a552:	bf00      	nop
 801a554:	2001c298 	.word	0x2001c298
 801a558:	20000360 	.word	0x20000360
 801a55c:	2001daf8 	.word	0x2001daf8
 801a560:	f04f 0000 	mov.w	r0, #0
 801a564:	f04f 0100 	mov.w	r1, #0
    SIM0_DW.Memory5_PreviousInput;
 801a568:	4bba      	ldr	r3, [pc, #744]	; (801a854 <SIM0_step+0x99c>)
 801a56a:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 801a56e:	e9d3 2300 	ldrd	r2, r3, [r3]
  rtb_Memory22 = (rtb_Logic_idx_1 ? (real_T)SIM0_P.Logic_table_p[i + 8U] : 0.0) *
 801a572:	f7e6 f833 	bl	80005dc <__aeabi_dmul>
 801a576:	4602      	mov	r2, r0
 801a578:	460b      	mov	r3, r1
 801a57a:	f507 519e 	add.w	r1, r7, #5056	; 0x13c0
 801a57e:	f101 0108 	add.w	r1, r1, #8
 801a582:	e9c1 2300 	strd	r2, r3, [r1]
  SIM0_Y.SC_probe = rtb_Memory22;
 801a586:	49b4      	ldr	r1, [pc, #720]	; (801a858 <SIM0_step+0x9a0>)
 801a588:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 801a58c:	f103 0308 	add.w	r3, r3, #8
 801a590:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a594:	e9c1 2302 	strd	r2, r3, [r1, #8]
  rtb_Exp = rtb_Memory22 * SIM0_DW.Delay1_DSTATE;
 801a598:	4bae      	ldr	r3, [pc, #696]	; (801a854 <SIM0_step+0x99c>)
 801a59a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a59e:	f507 519e 	add.w	r1, r7, #5056	; 0x13c0
 801a5a2:	f101 0108 	add.w	r1, r1, #8
 801a5a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a5aa:	f7e6 f817 	bl	80005dc <__aeabi_dmul>
 801a5ae:	4602      	mov	r2, r0
 801a5b0:	460b      	mov	r3, r1
 801a5b2:	f507 51a0 	add.w	r1, r7, #5120	; 0x1400
 801a5b6:	f101 0108 	add.w	r1, r1, #8
 801a5ba:	e9c1 2300 	strd	r2, r3, [r1]
  SIM0_Y.precharge_closed = rtb_Exp;
 801a5be:	49a6      	ldr	r1, [pc, #664]	; (801a858 <SIM0_step+0x9a0>)
 801a5c0:	f507 53a0 	add.w	r3, r7, #5120	; 0x1400
 801a5c4:	f103 0308 	add.w	r3, r3, #8
 801a5c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a5cc:	e9c1 2308 	strd	r2, r3, [r1, #32]
  rtb_Product1_n = rtb_Memory22 * SIM0_DW.Delay2_DSTATE[0];
 801a5d0:	4ba0      	ldr	r3, [pc, #640]	; (801a854 <SIM0_step+0x99c>)
 801a5d2:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 801a5d6:	f507 519e 	add.w	r1, r7, #5056	; 0x13c0
 801a5da:	f101 0108 	add.w	r1, r1, #8
 801a5de:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a5e2:	f7e5 fffb 	bl	80005dc <__aeabi_dmul>
 801a5e6:	4602      	mov	r2, r0
 801a5e8:	460b      	mov	r3, r1
 801a5ea:	f507 519e 	add.w	r1, r7, #5056	; 0x13c0
 801a5ee:	e9c1 2300 	strd	r2, r3, [r1]
  rtb_Memory22 *= SIM0_DW.Delay3_DSTATE[0];
 801a5f2:	4b98      	ldr	r3, [pc, #608]	; (801a854 <SIM0_step+0x99c>)
 801a5f4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 801a5f8:	f507 519e 	add.w	r1, r7, #5056	; 0x13c0
 801a5fc:	f101 0108 	add.w	r1, r1, #8
 801a600:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a604:	f7e5 ffea 	bl	80005dc <__aeabi_dmul>
 801a608:	4602      	mov	r2, r0
 801a60a:	460b      	mov	r3, r1
 801a60c:	f507 519e 	add.w	r1, r7, #5056	; 0x13c0
 801a610:	f101 0108 	add.w	r1, r1, #8
 801a614:	e9c1 2300 	strd	r2, r3, [r1]
  i = 1;
 801a618:	2301      	movs	r3, #1
 801a61a:	f507 529f 	add.w	r2, r7, #5088	; 0x13e0
 801a61e:	f102 020c 	add.w	r2, r2, #12
 801a622:	6013      	str	r3, [r2, #0]
  rtb_is_charge = 0;
 801a624:	2300      	movs	r3, #0
 801a626:	f507 529f 	add.w	r2, r7, #5088	; 0x13e0
 801a62a:	f102 0204 	add.w	r2, r2, #4
 801a62e:	6013      	str	r3, [r2, #0]
  rtb_is_drive = 0.0;
 801a630:	f04f 0200 	mov.w	r2, #0
 801a634:	f04f 0300 	mov.w	r3, #0
 801a638:	f507 519f 	add.w	r1, r7, #5088	; 0x13e0
 801a63c:	f101 0118 	add.w	r1, r1, #24
 801a640:	e9c1 2300 	strd	r2, r3, [r1]
  if (SIM0_DW.Memory6_PreviousInput != 0.0) {
 801a644:	4b83      	ldr	r3, [pc, #524]	; (801a854 <SIM0_step+0x99c>)
 801a646:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 801a64a:	3308      	adds	r3, #8
 801a64c:	e9d3 0100 	ldrd	r0, r1, [r3]
 801a650:	f04f 0200 	mov.w	r2, #0
 801a654:	f04f 0300 	mov.w	r3, #0
 801a658:	f7e6 fa28 	bl	8000aac <__aeabi_dcmpeq>
 801a65c:	4603      	mov	r3, r0
 801a65e:	2b00      	cmp	r3, #0
 801a660:	d10c      	bne.n	801a67c <SIM0_step+0x7c4>
    i = 2;
 801a662:	2302      	movs	r3, #2
 801a664:	f507 529f 	add.w	r2, r7, #5088	; 0x13e0
 801a668:	f102 020c 	add.w	r2, r2, #12
 801a66c:	6013      	str	r3, [r2, #0]
    rtb_is_charge = 1;
 801a66e:	2301      	movs	r3, #1
 801a670:	f507 529f 	add.w	r2, r7, #5088	; 0x13e0
 801a674:	f102 0204 	add.w	r2, r2, #4
 801a678:	6013      	str	r3, [r2, #0]
 801a67a:	e01d      	b.n	801a6b8 <SIM0_step+0x800>
  } else if (SIM0_DW.Memory7_PreviousInput != 0.0) {
 801a67c:	4b75      	ldr	r3, [pc, #468]	; (801a854 <SIM0_step+0x99c>)
 801a67e:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 801a682:	3310      	adds	r3, #16
 801a684:	e9d3 0100 	ldrd	r0, r1, [r3]
 801a688:	f04f 0200 	mov.w	r2, #0
 801a68c:	f04f 0300 	mov.w	r3, #0
 801a690:	f7e6 fa0c 	bl	8000aac <__aeabi_dcmpeq>
 801a694:	4603      	mov	r3, r0
 801a696:	2b00      	cmp	r3, #0
 801a698:	d10e      	bne.n	801a6b8 <SIM0_step+0x800>
    i = 3;
 801a69a:	2303      	movs	r3, #3
 801a69c:	f507 529f 	add.w	r2, r7, #5088	; 0x13e0
 801a6a0:	f102 020c 	add.w	r2, r2, #12
 801a6a4:	6013      	str	r3, [r2, #0]
    rtb_is_drive = 1.0;
 801a6a6:	f04f 0200 	mov.w	r2, #0
 801a6aa:	4b6c      	ldr	r3, [pc, #432]	; (801a85c <SIM0_step+0x9a4>)
 801a6ac:	f507 519f 	add.w	r1, r7, #5088	; 0x13e0
 801a6b0:	f101 0118 	add.w	r1, r1, #24
 801a6b4:	e9c1 2300 	strd	r2, r3, [r1]
  }

  rtb_Product9 = rtb_Memory22 * rtb_Product1_n;
 801a6b8:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 801a6bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a6c0:	f507 519e 	add.w	r1, r7, #5056	; 0x13c0
 801a6c4:	f101 0108 	add.w	r1, r1, #8
 801a6c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a6cc:	f7e5 ff86 	bl	80005dc <__aeabi_dmul>
 801a6d0:	4602      	mov	r2, r0
 801a6d2:	460b      	mov	r3, r1
 801a6d4:	f507 519d 	add.w	r1, r7, #5024	; 0x13a0
 801a6d8:	f101 0118 	add.w	r1, r1, #24
 801a6dc:	e9c1 2300 	strd	r2, r3, [r1]
  rtb_is_drive = rtb_is_drive * SIM0_DW.Memory22_PreviousInput * rtb_Product9;
 801a6e0:	4b5c      	ldr	r3, [pc, #368]	; (801a854 <SIM0_step+0x99c>)
 801a6e2:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 801a6e6:	3318      	adds	r3, #24
 801a6e8:	e9d3 0100 	ldrd	r0, r1, [r3]
 801a6ec:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a6f0:	f103 0318 	add.w	r3, r3, #24
 801a6f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a6f8:	f7e5 ff70 	bl	80005dc <__aeabi_dmul>
 801a6fc:	4602      	mov	r2, r0
 801a6fe:	460b      	mov	r3, r1
 801a700:	f507 519d 	add.w	r1, r7, #5024	; 0x13a0
 801a704:	f101 0118 	add.w	r1, r1, #24
 801a708:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a70c:	f7e5 ff66 	bl	80005dc <__aeabi_dmul>
 801a710:	4602      	mov	r2, r0
 801a712:	460b      	mov	r3, r1
 801a714:	f507 519f 	add.w	r1, r7, #5088	; 0x13e0
 801a718:	f101 0118 	add.w	r1, r1, #24
 801a71c:	e9c1 2300 	strd	r2, r3, [r1]
  rtb_y = rtb_Memory15[0];
 801a720:	f607 73c8 	addw	r3, r7, #4040	; 0xfc8
 801a724:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a728:	f507 519f 	add.w	r1, r7, #5088	; 0x13e0
 801a72c:	f101 0110 	add.w	r1, r1, #16
 801a730:	e9c1 2300 	strd	r2, r3, [r1]
  for (iU = 0; iU < 125; iU++) {
 801a734:	2300      	movs	r3, #0
 801a736:	f507 529f 	add.w	r2, r7, #5088	; 0x13e0
 801a73a:	f102 0208 	add.w	r2, r2, #8
 801a73e:	6013      	str	r3, [r2, #0]
 801a740:	e026      	b.n	801a790 <SIM0_step+0x8d8>
    rtb_y += rtb_Memory15[iU + 1];
 801a742:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a746:	f103 0308 	add.w	r3, r3, #8
 801a74a:	681b      	ldr	r3, [r3, #0]
 801a74c:	3301      	adds	r3, #1
 801a74e:	f607 72c8 	addw	r2, r7, #4040	; 0xfc8
 801a752:	00db      	lsls	r3, r3, #3
 801a754:	4413      	add	r3, r2
 801a756:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a75a:	f507 519f 	add.w	r1, r7, #5088	; 0x13e0
 801a75e:	f101 0110 	add.w	r1, r1, #16
 801a762:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a766:	f7e5 fd83 	bl	8000270 <__adddf3>
 801a76a:	4602      	mov	r2, r0
 801a76c:	460b      	mov	r3, r1
 801a76e:	f507 519f 	add.w	r1, r7, #5088	; 0x13e0
 801a772:	f101 0110 	add.w	r1, r1, #16
 801a776:	e9c1 2300 	strd	r2, r3, [r1]
  for (iU = 0; iU < 125; iU++) {
 801a77a:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a77e:	f103 0308 	add.w	r3, r3, #8
 801a782:	681b      	ldr	r3, [r3, #0]
 801a784:	3301      	adds	r3, #1
 801a786:	f507 529f 	add.w	r2, r7, #5088	; 0x13e0
 801a78a:	f102 0208 	add.w	r2, r2, #8
 801a78e:	6013      	str	r3, [r2, #0]
 801a790:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a794:	f103 0308 	add.w	r3, r3, #8
 801a798:	681b      	ldr	r3, [r3, #0]
 801a79a:	2b7c      	cmp	r3, #124	; 0x7c
 801a79c:	ddd1      	ble.n	801a742 <SIM0_step+0x88a>
  }

  if (SIM0_DW.Memory16_PreviousInput != 0.0) {
 801a79e:	4b2d      	ldr	r3, [pc, #180]	; (801a854 <SIM0_step+0x99c>)
 801a7a0:	f503 53c1 	add.w	r3, r3, #6176	; 0x1820
 801a7a4:	3308      	adds	r3, #8
 801a7a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 801a7aa:	f04f 0200 	mov.w	r2, #0
 801a7ae:	f04f 0300 	mov.w	r3, #0
 801a7b2:	f7e6 f97b 	bl	8000aac <__aeabi_dcmpeq>
 801a7b6:	4603      	mov	r3, r0
 801a7b8:	2b00      	cmp	r3, #0
 801a7ba:	d151      	bne.n	801a860 <SIM0_step+0x9a8>
    rtb_Current = SIM0_DW.Memory17_PreviousInput - rtb_y;
 801a7bc:	4b25      	ldr	r3, [pc, #148]	; (801a854 <SIM0_step+0x99c>)
 801a7be:	f503 53c1 	add.w	r3, r3, #6176	; 0x1820
 801a7c2:	e9d3 0100 	ldrd	r0, r1, [r3]
 801a7c6:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a7ca:	f103 0310 	add.w	r3, r3, #16
 801a7ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a7d2:	f7e5 fd4b 	bl	800026c <__aeabi_dsub>
 801a7d6:	4602      	mov	r2, r0
 801a7d8:	460b      	mov	r3, r1
 801a7da:	f507 51a0 	add.w	r1, r7, #5120	; 0x1400
 801a7de:	f101 0110 	add.w	r1, r1, #16
 801a7e2:	e9c1 2300 	strd	r2, r3, [r1]
    if (rtb_Current < 0.0) {
 801a7e6:	f04f 0200 	mov.w	r2, #0
 801a7ea:	f04f 0300 	mov.w	r3, #0
 801a7ee:	f507 51a0 	add.w	r1, r7, #5120	; 0x1400
 801a7f2:	f101 0110 	add.w	r1, r1, #16
 801a7f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a7fa:	f7e6 f961 	bl	8000ac0 <__aeabi_dcmplt>
 801a7fe:	4603      	mov	r3, r0
 801a800:	2b00      	cmp	r3, #0
 801a802:	d009      	beq.n	801a818 <SIM0_step+0x960>
      rtb_Current = 0.0;
 801a804:	f04f 0200 	mov.w	r2, #0
 801a808:	f04f 0300 	mov.w	r3, #0
 801a80c:	f507 51a0 	add.w	r1, r7, #5120	; 0x1400
 801a810:	f101 0110 	add.w	r1, r1, #16
 801a814:	e9c1 2300 	strd	r2, r3, [r1]
    }

    if (SIM0_DW.Memory18_PreviousInput < rtb_Current) {
 801a818:	4b0e      	ldr	r3, [pc, #56]	; (801a854 <SIM0_step+0x99c>)
 801a81a:	f503 53c1 	add.w	r3, r3, #6176	; 0x1820
 801a81e:	3310      	adds	r3, #16
 801a820:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a824:	f507 51a0 	add.w	r1, r7, #5120	; 0x1400
 801a828:	f101 0110 	add.w	r1, r1, #16
 801a82c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a830:	f7e6 f964 	bl	8000afc <__aeabi_dcmpgt>
 801a834:	4603      	mov	r3, r0
 801a836:	2b00      	cmp	r3, #0
 801a838:	d01c      	beq.n	801a874 <SIM0_step+0x9bc>
      rtb_Current = SIM0_DW.Memory18_PreviousInput;
 801a83a:	4b06      	ldr	r3, [pc, #24]	; (801a854 <SIM0_step+0x99c>)
 801a83c:	f503 53c1 	add.w	r3, r3, #6176	; 0x1820
 801a840:	3310      	adds	r3, #16
 801a842:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a846:	f507 51a0 	add.w	r1, r7, #5120	; 0x1400
 801a84a:	f101 0110 	add.w	r1, r1, #16
 801a84e:	e9c1 2300 	strd	r2, r3, [r1]
 801a852:	e00f      	b.n	801a874 <SIM0_step+0x9bc>
 801a854:	2001c298 	.word	0x2001c298
 801a858:	2001daf8 	.word	0x2001daf8
 801a85c:	3ff00000 	.word	0x3ff00000
    }
  } else {
    rtb_Current = 0.0;
 801a860:	f04f 0200 	mov.w	r2, #0
 801a864:	f04f 0300 	mov.w	r3, #0
 801a868:	f507 51a0 	add.w	r1, r7, #5120	; 0x1400
 801a86c:	f101 0110 	add.w	r1, r1, #16
 801a870:	e9c1 2300 	strd	r2, r3, [r1]
  }

  rtb_current = 0.0;
 801a874:	f04f 0200 	mov.w	r2, #0
 801a878:	f04f 0300 	mov.w	r3, #0
 801a87c:	f507 51a0 	add.w	r1, r7, #5120	; 0x1400
 801a880:	e9c1 2300 	strd	r2, r3, [r1]
  if (i == 1) {
 801a884:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a888:	f103 030c 	add.w	r3, r3, #12
 801a88c:	681b      	ldr	r3, [r3, #0]
 801a88e:	2b01      	cmp	r3, #1
 801a890:	d109      	bne.n	801a8a6 <SIM0_step+0x9ee>
    rtb_Exp = -1.0;
 801a892:	f04f 0200 	mov.w	r2, #0
 801a896:	4bc0      	ldr	r3, [pc, #768]	; (801ab98 <SIM0_step+0xce0>)
 801a898:	f507 51a0 	add.w	r1, r7, #5120	; 0x1400
 801a89c:	f101 0108 	add.w	r1, r1, #8
 801a8a0:	e9c1 2300 	strd	r2, r3, [r1]
 801a8a4:	e1d3      	b.n	801ac4e <SIM0_step+0xd96>
  } else if (i == 2) {
 801a8a6:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a8aa:	f103 030c 	add.w	r3, r3, #12
 801a8ae:	681b      	ldr	r3, [r3, #0]
 801a8b0:	2b02      	cmp	r3, #2
 801a8b2:	f040 8099 	bne.w	801a9e8 <SIM0_step+0xb30>
    if (rtb_Memory22 != 0.0) {
 801a8b6:	f04f 0200 	mov.w	r2, #0
 801a8ba:	f04f 0300 	mov.w	r3, #0
 801a8be:	f507 519e 	add.w	r1, r7, #5056	; 0x13c0
 801a8c2:	f101 0108 	add.w	r1, r1, #8
 801a8c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a8ca:	f7e6 f8ef 	bl	8000aac <__aeabi_dcmpeq>
 801a8ce:	4603      	mov	r3, r0
 801a8d0:	2b00      	cmp	r3, #0
 801a8d2:	d17f      	bne.n	801a9d4 <SIM0_step+0xb1c>
      if ((rtb_Product1_n != 0.0) || (rtb_Exp != 0.0)) {
 801a8d4:	f04f 0200 	mov.w	r2, #0
 801a8d8:	f04f 0300 	mov.w	r3, #0
 801a8dc:	f507 519e 	add.w	r1, r7, #5056	; 0x13c0
 801a8e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a8e4:	f7e6 f8e2 	bl	8000aac <__aeabi_dcmpeq>
 801a8e8:	4603      	mov	r3, r0
 801a8ea:	2b00      	cmp	r3, #0
 801a8ec:	d00e      	beq.n	801a90c <SIM0_step+0xa54>
 801a8ee:	f04f 0200 	mov.w	r2, #0
 801a8f2:	f04f 0300 	mov.w	r3, #0
 801a8f6:	f507 51a0 	add.w	r1, r7, #5120	; 0x1400
 801a8fa:	f101 0108 	add.w	r1, r1, #8
 801a8fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a902:	f7e6 f8d3 	bl	8000aac <__aeabi_dcmpeq>
 801a906:	4603      	mov	r3, r0
 801a908:	2b00      	cmp	r3, #0
 801a90a:	d141      	bne.n	801a990 <SIM0_step+0xad8>
        rtb_Exp = (rtb_y - SIM0_DW.Memory_PreviousInput_a) +
 801a90c:	4ba3      	ldr	r3, [pc, #652]	; (801ab9c <SIM0_step+0xce4>)
 801a90e:	f503 53c1 	add.w	r3, r3, #6176	; 0x1820
 801a912:	3318      	adds	r3, #24
 801a914:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a918:	f507 519f 	add.w	r1, r7, #5088	; 0x13e0
 801a91c:	f101 0110 	add.w	r1, r1, #16
 801a920:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a924:	f7e5 fca2 	bl	800026c <__aeabi_dsub>
 801a928:	4602      	mov	r2, r0
 801a92a:	460b      	mov	r3, r1
 801a92c:	4610      	mov	r0, r2
 801a92e:	4619      	mov	r1, r3
          SIM0_DW.Memory_PreviousInput_a;
 801a930:	4b9a      	ldr	r3, [pc, #616]	; (801ab9c <SIM0_step+0xce4>)
 801a932:	f503 53c1 	add.w	r3, r3, #6176	; 0x1820
 801a936:	3318      	adds	r3, #24
 801a938:	e9d3 2300 	ldrd	r2, r3, [r3]
        rtb_Exp = (rtb_y - SIM0_DW.Memory_PreviousInput_a) +
 801a93c:	f7e5 fc98 	bl	8000270 <__adddf3>
 801a940:	4602      	mov	r2, r0
 801a942:	460b      	mov	r3, r1
 801a944:	f507 51a0 	add.w	r1, r7, #5120	; 0x1400
 801a948:	f101 0108 	add.w	r1, r1, #8
 801a94c:	e9c1 2300 	strd	r2, r3, [r1]
        rtb_current = (real_T)rtb_is_charge * rtb_Current * rtb_Product9;
 801a950:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801a954:	f103 0304 	add.w	r3, r3, #4
 801a958:	6818      	ldr	r0, [r3, #0]
 801a95a:	f7e5 fdd5 	bl	8000508 <__aeabi_i2d>
 801a95e:	f507 53a0 	add.w	r3, r7, #5120	; 0x1400
 801a962:	f103 0310 	add.w	r3, r3, #16
 801a966:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a96a:	f7e5 fe37 	bl	80005dc <__aeabi_dmul>
 801a96e:	4602      	mov	r2, r0
 801a970:	460b      	mov	r3, r1
 801a972:	f507 519d 	add.w	r1, r7, #5024	; 0x13a0
 801a976:	f101 0118 	add.w	r1, r1, #24
 801a97a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a97e:	f7e5 fe2d 	bl	80005dc <__aeabi_dmul>
 801a982:	4602      	mov	r2, r0
 801a984:	460b      	mov	r3, r1
 801a986:	f507 51a0 	add.w	r1, r7, #5120	; 0x1400
 801a98a:	e9c1 2300 	strd	r2, r3, [r1]
 801a98e:	e15e      	b.n	801ac4e <SIM0_step+0xd96>
      } else {
        rtb_Exp = (SIM0_DW.Memory17_PreviousInput -
 801a990:	4b82      	ldr	r3, [pc, #520]	; (801ab9c <SIM0_step+0xce4>)
 801a992:	f503 53c1 	add.w	r3, r3, #6176	; 0x1820
 801a996:	e9d3 0100 	ldrd	r0, r1, [r3]
                   SIM0_DW.Memory_PreviousInput_a) +
 801a99a:	4b80      	ldr	r3, [pc, #512]	; (801ab9c <SIM0_step+0xce4>)
 801a99c:	f503 53c1 	add.w	r3, r3, #6176	; 0x1820
 801a9a0:	3318      	adds	r3, #24
 801a9a2:	e9d3 2300 	ldrd	r2, r3, [r3]
        rtb_Exp = (SIM0_DW.Memory17_PreviousInput -
 801a9a6:	f7e5 fc61 	bl	800026c <__aeabi_dsub>
 801a9aa:	4602      	mov	r2, r0
 801a9ac:	460b      	mov	r3, r1
 801a9ae:	4610      	mov	r0, r2
 801a9b0:	4619      	mov	r1, r3
          SIM0_DW.Memory_PreviousInput_a;
 801a9b2:	4b7a      	ldr	r3, [pc, #488]	; (801ab9c <SIM0_step+0xce4>)
 801a9b4:	f503 53c1 	add.w	r3, r3, #6176	; 0x1820
 801a9b8:	3318      	adds	r3, #24
 801a9ba:	e9d3 2300 	ldrd	r2, r3, [r3]
        rtb_Exp = (SIM0_DW.Memory17_PreviousInput -
 801a9be:	f7e5 fc57 	bl	8000270 <__adddf3>
 801a9c2:	4602      	mov	r2, r0
 801a9c4:	460b      	mov	r3, r1
 801a9c6:	f507 51a0 	add.w	r1, r7, #5120	; 0x1400
 801a9ca:	f101 0108 	add.w	r1, r1, #8
 801a9ce:	e9c1 2300 	strd	r2, r3, [r1]
 801a9d2:	e13c      	b.n	801ac4e <SIM0_step+0xd96>
      }
    } else {
      rtb_Exp = -1.0;
 801a9d4:	f04f 0200 	mov.w	r2, #0
 801a9d8:	4b6f      	ldr	r3, [pc, #444]	; (801ab98 <SIM0_step+0xce0>)
 801a9da:	f507 51a0 	add.w	r1, r7, #5120	; 0x1400
 801a9de:	f101 0108 	add.w	r1, r1, #8
 801a9e2:	e9c1 2300 	strd	r2, r3, [r1]
 801a9e6:	e132      	b.n	801ac4e <SIM0_step+0xd96>
    }
  } else if (rtb_Memory22 != 0.0) {
 801a9e8:	f04f 0200 	mov.w	r2, #0
 801a9ec:	f04f 0300 	mov.w	r3, #0
 801a9f0:	f507 519e 	add.w	r1, r7, #5056	; 0x13c0
 801a9f4:	f101 0108 	add.w	r1, r1, #8
 801a9f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a9fc:	f7e6 f856 	bl	8000aac <__aeabi_dcmpeq>
 801aa00:	4603      	mov	r3, r0
 801aa02:	2b00      	cmp	r3, #0
 801aa04:	f040 811a 	bne.w	801ac3c <SIM0_step+0xd84>
    if (rtb_Product1_n != 0.0) {
 801aa08:	f04f 0200 	mov.w	r2, #0
 801aa0c:	f04f 0300 	mov.w	r3, #0
 801aa10:	f507 519e 	add.w	r1, r7, #5056	; 0x13c0
 801aa14:	e9d1 0100 	ldrd	r0, r1, [r1]
 801aa18:	f7e6 f848 	bl	8000aac <__aeabi_dcmpeq>
 801aa1c:	4603      	mov	r3, r0
 801aa1e:	2b00      	cmp	r3, #0
 801aa20:	d152      	bne.n	801aac8 <SIM0_step+0xc10>
      rtb_Exp = (rtb_y - SIM0_DW.Memory_PreviousInput_a) * 0.8 +
 801aa22:	4b5e      	ldr	r3, [pc, #376]	; (801ab9c <SIM0_step+0xce4>)
 801aa24:	f503 53c1 	add.w	r3, r3, #6176	; 0x1820
 801aa28:	3318      	adds	r3, #24
 801aa2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aa2e:	f507 519f 	add.w	r1, r7, #5088	; 0x13e0
 801aa32:	f101 0110 	add.w	r1, r1, #16
 801aa36:	e9d1 0100 	ldrd	r0, r1, [r1]
 801aa3a:	f7e5 fc17 	bl	800026c <__aeabi_dsub>
 801aa3e:	4602      	mov	r2, r0
 801aa40:	460b      	mov	r3, r1
 801aa42:	4610      	mov	r0, r2
 801aa44:	4619      	mov	r1, r3
 801aa46:	a352      	add	r3, pc, #328	; (adr r3, 801ab90 <SIM0_step+0xcd8>)
 801aa48:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aa4c:	f7e5 fdc6 	bl	80005dc <__aeabi_dmul>
 801aa50:	4602      	mov	r2, r0
 801aa52:	460b      	mov	r3, r1
 801aa54:	4610      	mov	r0, r2
 801aa56:	4619      	mov	r1, r3
        SIM0_DW.Memory_PreviousInput_a;
 801aa58:	4b50      	ldr	r3, [pc, #320]	; (801ab9c <SIM0_step+0xce4>)
 801aa5a:	f503 53c1 	add.w	r3, r3, #6176	; 0x1820
 801aa5e:	3318      	adds	r3, #24
 801aa60:	e9d3 2300 	ldrd	r2, r3, [r3]
      rtb_Exp = (rtb_y - SIM0_DW.Memory_PreviousInput_a) * 0.8 +
 801aa64:	f7e5 fc04 	bl	8000270 <__adddf3>
 801aa68:	4602      	mov	r2, r0
 801aa6a:	460b      	mov	r3, r1
 801aa6c:	f507 51a0 	add.w	r1, r7, #5120	; 0x1400
 801aa70:	f101 0108 	add.w	r1, r1, #8
 801aa74:	e9c1 2300 	strd	r2, r3, [r1]
      rtb_current = rtb_is_drive - (rtb_y - rtb_Exp) / 0.5;
 801aa78:	f507 53a0 	add.w	r3, r7, #5120	; 0x1400
 801aa7c:	f103 0308 	add.w	r3, r3, #8
 801aa80:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aa84:	f507 519f 	add.w	r1, r7, #5088	; 0x13e0
 801aa88:	f101 0110 	add.w	r1, r1, #16
 801aa8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801aa90:	f7e5 fbec 	bl	800026c <__aeabi_dsub>
 801aa94:	4602      	mov	r2, r0
 801aa96:	460b      	mov	r3, r1
 801aa98:	4610      	mov	r0, r2
 801aa9a:	4619      	mov	r1, r3
 801aa9c:	f04f 0200 	mov.w	r2, #0
 801aaa0:	4b3f      	ldr	r3, [pc, #252]	; (801aba0 <SIM0_step+0xce8>)
 801aaa2:	f7e5 fec5 	bl	8000830 <__aeabi_ddiv>
 801aaa6:	4602      	mov	r2, r0
 801aaa8:	460b      	mov	r3, r1
 801aaaa:	f507 519f 	add.w	r1, r7, #5088	; 0x13e0
 801aaae:	f101 0118 	add.w	r1, r1, #24
 801aab2:	e9d1 0100 	ldrd	r0, r1, [r1]
 801aab6:	f7e5 fbd9 	bl	800026c <__aeabi_dsub>
 801aaba:	4602      	mov	r2, r0
 801aabc:	460b      	mov	r3, r1
 801aabe:	f507 51a0 	add.w	r1, r7, #5120	; 0x1400
 801aac2:	e9c1 2300 	strd	r2, r3, [r1]
 801aac6:	e0c2      	b.n	801ac4e <SIM0_step+0xd96>
    } else if (rtb_Exp != 0.0) {
 801aac8:	f04f 0200 	mov.w	r2, #0
 801aacc:	f04f 0300 	mov.w	r3, #0
 801aad0:	f507 51a0 	add.w	r1, r7, #5120	; 0x1400
 801aad4:	f101 0108 	add.w	r1, r1, #8
 801aad8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801aadc:	f7e5 ffe6 	bl	8000aac <__aeabi_dcmpeq>
 801aae0:	4603      	mov	r3, r0
 801aae2:	2b00      	cmp	r3, #0
 801aae4:	d162      	bne.n	801abac <SIM0_step+0xcf4>
      rtb_Exp = (rtb_y - SIM0_DW.Memory_PreviousInput_a) / 50.0 +
 801aae6:	4b2d      	ldr	r3, [pc, #180]	; (801ab9c <SIM0_step+0xce4>)
 801aae8:	f503 53c1 	add.w	r3, r3, #6176	; 0x1820
 801aaec:	3318      	adds	r3, #24
 801aaee:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aaf2:	f507 519f 	add.w	r1, r7, #5088	; 0x13e0
 801aaf6:	f101 0110 	add.w	r1, r1, #16
 801aafa:	e9d1 0100 	ldrd	r0, r1, [r1]
 801aafe:	f7e5 fbb5 	bl	800026c <__aeabi_dsub>
 801ab02:	4602      	mov	r2, r0
 801ab04:	460b      	mov	r3, r1
 801ab06:	4610      	mov	r0, r2
 801ab08:	4619      	mov	r1, r3
 801ab0a:	f04f 0200 	mov.w	r2, #0
 801ab0e:	4b25      	ldr	r3, [pc, #148]	; (801aba4 <SIM0_step+0xcec>)
 801ab10:	f7e5 fe8e 	bl	8000830 <__aeabi_ddiv>
 801ab14:	4602      	mov	r2, r0
 801ab16:	460b      	mov	r3, r1
 801ab18:	4610      	mov	r0, r2
 801ab1a:	4619      	mov	r1, r3
        SIM0_DW.Memory_PreviousInput_a;
 801ab1c:	4b1f      	ldr	r3, [pc, #124]	; (801ab9c <SIM0_step+0xce4>)
 801ab1e:	f503 53c1 	add.w	r3, r3, #6176	; 0x1820
 801ab22:	3318      	adds	r3, #24
 801ab24:	e9d3 2300 	ldrd	r2, r3, [r3]
      rtb_Exp = (rtb_y - SIM0_DW.Memory_PreviousInput_a) / 50.0 +
 801ab28:	f7e5 fba2 	bl	8000270 <__adddf3>
 801ab2c:	4602      	mov	r2, r0
 801ab2e:	460b      	mov	r3, r1
 801ab30:	f507 51a0 	add.w	r1, r7, #5120	; 0x1400
 801ab34:	f101 0108 	add.w	r1, r1, #8
 801ab38:	e9c1 2300 	strd	r2, r3, [r1]
      rtb_current = rtb_is_drive - (rtb_y - rtb_Exp) / 100.0;
 801ab3c:	f507 53a0 	add.w	r3, r7, #5120	; 0x1400
 801ab40:	f103 0308 	add.w	r3, r3, #8
 801ab44:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab48:	f507 519f 	add.w	r1, r7, #5088	; 0x13e0
 801ab4c:	f101 0110 	add.w	r1, r1, #16
 801ab50:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ab54:	f7e5 fb8a 	bl	800026c <__aeabi_dsub>
 801ab58:	4602      	mov	r2, r0
 801ab5a:	460b      	mov	r3, r1
 801ab5c:	4610      	mov	r0, r2
 801ab5e:	4619      	mov	r1, r3
 801ab60:	f04f 0200 	mov.w	r2, #0
 801ab64:	4b10      	ldr	r3, [pc, #64]	; (801aba8 <SIM0_step+0xcf0>)
 801ab66:	f7e5 fe63 	bl	8000830 <__aeabi_ddiv>
 801ab6a:	4602      	mov	r2, r0
 801ab6c:	460b      	mov	r3, r1
 801ab6e:	f507 519f 	add.w	r1, r7, #5088	; 0x13e0
 801ab72:	f101 0118 	add.w	r1, r1, #24
 801ab76:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ab7a:	f7e5 fb77 	bl	800026c <__aeabi_dsub>
 801ab7e:	4602      	mov	r2, r0
 801ab80:	460b      	mov	r3, r1
 801ab82:	f507 51a0 	add.w	r1, r7, #5120	; 0x1400
 801ab86:	e9c1 2300 	strd	r2, r3, [r1]
 801ab8a:	e060      	b.n	801ac4e <SIM0_step+0xd96>
 801ab8c:	f3af 8000 	nop.w
 801ab90:	9999999a 	.word	0x9999999a
 801ab94:	3fe99999 	.word	0x3fe99999
 801ab98:	bff00000 	.word	0xbff00000
 801ab9c:	2001c298 	.word	0x2001c298
 801aba0:	3fe00000 	.word	0x3fe00000
 801aba4:	40490000 	.word	0x40490000
 801aba8:	40590000 	.word	0x40590000
    } else {
      rtb_Exp = (0.0 - SIM0_DW.Memory_PreviousInput_a) / 5.0 +
 801abac:	4bad      	ldr	r3, [pc, #692]	; (801ae64 <SIM0_step+0xfac>)
 801abae:	f503 53c1 	add.w	r3, r3, #6176	; 0x1820
 801abb2:	3318      	adds	r3, #24
 801abb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801abb8:	f04f 0000 	mov.w	r0, #0
 801abbc:	f04f 0100 	mov.w	r1, #0
 801abc0:	f7e5 fb54 	bl	800026c <__aeabi_dsub>
 801abc4:	4602      	mov	r2, r0
 801abc6:	460b      	mov	r3, r1
 801abc8:	4610      	mov	r0, r2
 801abca:	4619      	mov	r1, r3
 801abcc:	f04f 0200 	mov.w	r2, #0
 801abd0:	4ba5      	ldr	r3, [pc, #660]	; (801ae68 <SIM0_step+0xfb0>)
 801abd2:	f7e5 fe2d 	bl	8000830 <__aeabi_ddiv>
 801abd6:	4602      	mov	r2, r0
 801abd8:	460b      	mov	r3, r1
 801abda:	4610      	mov	r0, r2
 801abdc:	4619      	mov	r1, r3
        SIM0_DW.Memory_PreviousInput_a;
 801abde:	4ba1      	ldr	r3, [pc, #644]	; (801ae64 <SIM0_step+0xfac>)
 801abe0:	f503 53c1 	add.w	r3, r3, #6176	; 0x1820
 801abe4:	3318      	adds	r3, #24
 801abe6:	e9d3 2300 	ldrd	r2, r3, [r3]
      rtb_Exp = (0.0 - SIM0_DW.Memory_PreviousInput_a) / 5.0 +
 801abea:	f7e5 fb41 	bl	8000270 <__adddf3>
 801abee:	4602      	mov	r2, r0
 801abf0:	460b      	mov	r3, r1
 801abf2:	f507 51a0 	add.w	r1, r7, #5120	; 0x1400
 801abf6:	f101 0108 	add.w	r1, r1, #8
 801abfa:	e9c1 2300 	strd	r2, r3, [r1]
      rtb_current = -(0.0 - rtb_Exp) / 10.0;
 801abfe:	f507 53a0 	add.w	r3, r7, #5120	; 0x1400
 801ac02:	f103 0308 	add.w	r3, r3, #8
 801ac06:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac0a:	f04f 0000 	mov.w	r0, #0
 801ac0e:	f04f 0100 	mov.w	r1, #0
 801ac12:	f7e5 fb2b 	bl	800026c <__aeabi_dsub>
 801ac16:	4602      	mov	r2, r0
 801ac18:	460b      	mov	r3, r1
 801ac1a:	4690      	mov	r8, r2
 801ac1c:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 801ac20:	f04f 0200 	mov.w	r2, #0
 801ac24:	4b91      	ldr	r3, [pc, #580]	; (801ae6c <SIM0_step+0xfb4>)
 801ac26:	4640      	mov	r0, r8
 801ac28:	4649      	mov	r1, r9
 801ac2a:	f7e5 fe01 	bl	8000830 <__aeabi_ddiv>
 801ac2e:	4602      	mov	r2, r0
 801ac30:	460b      	mov	r3, r1
 801ac32:	f507 51a0 	add.w	r1, r7, #5120	; 0x1400
 801ac36:	e9c1 2300 	strd	r2, r3, [r1]
 801ac3a:	e008      	b.n	801ac4e <SIM0_step+0xd96>
    }
  } else {
    rtb_Exp = -1.0;
 801ac3c:	f04f 0200 	mov.w	r2, #0
 801ac40:	4b8b      	ldr	r3, [pc, #556]	; (801ae70 <SIM0_step+0xfb8>)
 801ac42:	f507 51a0 	add.w	r1, r7, #5120	; 0x1400
 801ac46:	f101 0108 	add.w	r1, r1, #8
 801ac4a:	e9c1 2300 	strd	r2, r3, [r1]
  }

  SIM0_Y.vehicle_voltage = rtb_Exp;
 801ac4e:	4989      	ldr	r1, [pc, #548]	; (801ae74 <SIM0_step+0xfbc>)
 801ac50:	f507 53a0 	add.w	r3, r7, #5120	; 0x1400
 801ac54:	f103 0308 	add.w	r3, r3, #8
 801ac58:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac5c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
  SIM0_Y.current = rtb_current;
 801ac60:	4984      	ldr	r1, [pc, #528]	; (801ae74 <SIM0_step+0xfbc>)
 801ac62:	f507 53a0 	add.w	r3, r7, #5120	; 0x1400
 801ac66:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac6a:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
  SIM0_Y.accumulator_voltage = rtb_y;
 801ac6e:	4981      	ldr	r1, [pc, #516]	; (801ae74 <SIM0_step+0xfbc>)
 801ac70:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801ac74:	f103 0310 	add.w	r3, r3, #16
 801ac78:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac7c:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
  SIM0_Y.AIR_minus_closed = rtb_Memory22;
 801ac80:	497c      	ldr	r1, [pc, #496]	; (801ae74 <SIM0_step+0xfbc>)
 801ac82:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 801ac86:	f103 0308 	add.w	r3, r3, #8
 801ac8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac8e:	e9c1 2304 	strd	r2, r3, [r1, #16]
  SIM0_Y.AIR_plus_closed = rtb_Product1_n;
 801ac92:	4978      	ldr	r1, [pc, #480]	; (801ae74 <SIM0_step+0xfbc>)
 801ac94:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 801ac98:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac9c:	e9c1 2306 	strd	r2, r3, [r1, #24]
  memcpy(&SIM0_Y.cell_temperatures[0], &SIM0_P.cTmp[0], 60U * sizeof(real_T));
 801aca0:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 801aca4:	4974      	ldr	r1, [pc, #464]	; (801ae78 <SIM0_step+0xfc0>)
 801aca6:	4875      	ldr	r0, [pc, #468]	; (801ae7c <SIM0_step+0xfc4>)
 801aca8:	f013 fc74 	bl	802e594 <memcpy>
  SIM0_Y.IMD_ok = SIM0_P.IMD_ok;
 801acac:	4b74      	ldr	r3, [pc, #464]	; (801ae80 <SIM0_step+0xfc8>)
 801acae:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 801acb2:	4970      	ldr	r1, [pc, #448]	; (801ae74 <SIM0_step+0xfbc>)
 801acb4:	f501 615f 	add.w	r1, r1, #3568	; 0xdf0
 801acb8:	e9c1 2300 	strd	r2, r3, [r1]
  SIM0_DW.Memory20_PreviousInput = rtb_current;
 801acbc:	4b69      	ldr	r3, [pc, #420]	; (801ae64 <SIM0_step+0xfac>)
 801acbe:	f603 0108 	addw	r1, r3, #2056	; 0x808
 801acc2:	f507 53a0 	add.w	r3, r7, #5120	; 0x1400
 801acc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801acca:	e9c1 2300 	strd	r2, r3, [r1]
  SIM0_DW.Memory11_PreviousInput = rtb_Memory20;
 801acce:	4b65      	ldr	r3, [pc, #404]	; (801ae64 <SIM0_step+0xfac>)
 801acd0:	f503 6101 	add.w	r1, r3, #2064	; 0x810
 801acd4:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 801acd8:	f103 0318 	add.w	r3, r3, #24
 801acdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ace0:	e9c1 2300 	strd	r2, r3, [r1]
  SIM0_DW.Memory9_PreviousInput = fabs(rtb_Memory20 +
    SIM0_DW.Memory9_PreviousInput);
 801ace4:	4b5f      	ldr	r3, [pc, #380]	; (801ae64 <SIM0_step+0xfac>)
 801ace6:	f603 73f8 	addw	r3, r3, #4088	; 0xff8
 801acea:	e9d3 0100 	ldrd	r0, r1, [r3]
  SIM0_DW.Memory9_PreviousInput = fabs(rtb_Memory20 +
 801acee:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 801acf2:	f103 0318 	add.w	r3, r3, #24
 801acf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801acfa:	f7e5 fab9 	bl	8000270 <__adddf3>
 801acfe:	4602      	mov	r2, r0
 801ad00:	460b      	mov	r3, r1
 801ad02:	4614      	mov	r4, r2
 801ad04:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 801ad08:	4b56      	ldr	r3, [pc, #344]	; (801ae64 <SIM0_step+0xfac>)
 801ad0a:	f603 73f8 	addw	r3, r3, #4088	; 0xff8
 801ad0e:	e9c3 4500 	strd	r4, r5, [r3]
  for (i = 0; i < 126; i++) {
 801ad12:	2300      	movs	r3, #0
 801ad14:	f507 529f 	add.w	r2, r7, #5088	; 0x13e0
 801ad18:	f102 020c 	add.w	r2, r2, #12
 801ad1c:	6013      	str	r3, [r2, #0]
 801ad1e:	e109      	b.n	801af34 <SIM0_step+0x107c>
    rtb_Memory22 = rtb_Memory21[i];
 801ad20:	f507 62fd 	add.w	r2, r7, #2024	; 0x7e8
 801ad24:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801ad28:	f103 030c 	add.w	r3, r3, #12
 801ad2c:	681b      	ldr	r3, [r3, #0]
 801ad2e:	00db      	lsls	r3, r3, #3
 801ad30:	4413      	add	r3, r2
 801ad32:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad36:	f507 519e 	add.w	r1, r7, #5056	; 0x13c0
 801ad3a:	f101 0108 	add.w	r1, r1, #8
 801ad3e:	e9c1 2300 	strd	r2, r3, [r1]
    rtb_Memory20 = rtb_Rpz[i];
 801ad42:	f507 727e 	add.w	r2, r7, #1016	; 0x3f8
 801ad46:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801ad4a:	f103 030c 	add.w	r3, r3, #12
 801ad4e:	681b      	ldr	r3, [r3, #0]
 801ad50:	00db      	lsls	r3, r3, #3
 801ad52:	4413      	add	r3, r2
 801ad54:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad58:	f507 519e 	add.w	r1, r7, #5056	; 0x13c0
 801ad5c:	f101 0118 	add.w	r1, r1, #24
 801ad60:	e9c1 2300 	strd	r2, r3, [r1]
    rtb_is_drive = rtb_Memory19[i];
 801ad64:	f607 32d8 	addw	r2, r7, #3032	; 0xbd8
 801ad68:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801ad6c:	f103 030c 	add.w	r3, r3, #12
 801ad70:	681b      	ldr	r3, [r3, #0]
 801ad72:	00db      	lsls	r3, r3, #3
 801ad74:	4413      	add	r3, r2
 801ad76:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad7a:	f507 519f 	add.w	r1, r7, #5088	; 0x13e0
 801ad7e:	f101 0118 	add.w	r1, r1, #24
 801ad82:	e9c1 2300 	strd	r2, r3, [r1]
    SIM0_DW.Memory15_PreviousInput[i] = rtb_is_drive;
 801ad86:	4a37      	ldr	r2, [pc, #220]	; (801ae64 <SIM0_step+0xfac>)
 801ad88:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801ad8c:	f103 030c 	add.w	r3, r3, #12
 801ad90:	681b      	ldr	r3, [r3, #0]
 801ad92:	3305      	adds	r3, #5
 801ad94:	00db      	lsls	r3, r3, #3
 801ad96:	18d1      	adds	r1, r2, r3
 801ad98:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801ad9c:	f103 0318 	add.w	r3, r3, #24
 801ada0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ada4:	e9c1 2300 	strd	r2, r3, [r1]
    SIM0_DW.Memory12_PreviousInput[i] = rtb_Rsz[i];
 801ada8:	f107 0318 	add.w	r3, r7, #24
 801adac:	3b10      	subs	r3, #16
 801adae:	f507 529f 	add.w	r2, r7, #5088	; 0x13e0
 801adb2:	f102 020c 	add.w	r2, r2, #12
 801adb6:	6812      	ldr	r2, [r2, #0]
 801adb8:	00d2      	lsls	r2, r2, #3
 801adba:	4413      	add	r3, r2
 801adbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801adc0:	4828      	ldr	r0, [pc, #160]	; (801ae64 <SIM0_step+0xfac>)
 801adc2:	f507 519f 	add.w	r1, r7, #5088	; 0x13e0
 801adc6:	f101 010c 	add.w	r1, r1, #12
 801adca:	6809      	ldr	r1, [r1, #0]
 801adcc:	3183      	adds	r1, #131	; 0x83
 801adce:	00c9      	lsls	r1, r1, #3
 801add0:	4401      	add	r1, r0
 801add2:	e9c1 2300 	strd	r2, r3, [r1]
    if (rtb_Memory20 > rtb_Memory22) {
 801add6:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 801adda:	f103 0308 	add.w	r3, r3, #8
 801adde:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ade2:	f507 519e 	add.w	r1, r7, #5056	; 0x13c0
 801ade6:	f101 0118 	add.w	r1, r1, #24
 801adea:	e9d1 0100 	ldrd	r0, r1, [r1]
 801adee:	f7e5 fe85 	bl	8000afc <__aeabi_dcmpgt>
 801adf2:	4603      	mov	r3, r0
 801adf4:	2b00      	cmp	r3, #0
 801adf6:	d012      	beq.n	801ae1e <SIM0_step+0xf66>
      SIM0_DW.Memory_PreviousInput[i] = rtb_Memory22;
 801adf8:	4a1a      	ldr	r2, [pc, #104]	; (801ae64 <SIM0_step+0xfac>)
 801adfa:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801adfe:	f103 030c 	add.w	r3, r3, #12
 801ae02:	681b      	ldr	r3, [r3, #0]
 801ae04:	f203 1303 	addw	r3, r3, #259	; 0x103
 801ae08:	00db      	lsls	r3, r3, #3
 801ae0a:	18d1      	adds	r1, r2, r3
 801ae0c:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 801ae10:	f103 0308 	add.w	r3, r3, #8
 801ae14:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ae18:	e9c1 2300 	strd	r2, r3, [r1]
 801ae1c:	e044      	b.n	801aea8 <SIM0_step+0xff0>
    } else if (rtb_Memory20 < SIM0_P.Constant1_Value) {
 801ae1e:	4b18      	ldr	r3, [pc, #96]	; (801ae80 <SIM0_step+0xfc8>)
 801ae20:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 801ae24:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ae28:	f507 519e 	add.w	r1, r7, #5056	; 0x13c0
 801ae2c:	f101 0118 	add.w	r1, r1, #24
 801ae30:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ae34:	f7e5 fe44 	bl	8000ac0 <__aeabi_dcmplt>
 801ae38:	4603      	mov	r3, r0
 801ae3a:	2b00      	cmp	r3, #0
 801ae3c:	d022      	beq.n	801ae84 <SIM0_step+0xfcc>
      SIM0_DW.Memory_PreviousInput[i] = SIM0_P.Constant1_Value;
 801ae3e:	4b10      	ldr	r3, [pc, #64]	; (801ae80 <SIM0_step+0xfc8>)
 801ae40:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 801ae44:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ae48:	4806      	ldr	r0, [pc, #24]	; (801ae64 <SIM0_step+0xfac>)
 801ae4a:	f507 519f 	add.w	r1, r7, #5088	; 0x13e0
 801ae4e:	f101 010c 	add.w	r1, r1, #12
 801ae52:	6809      	ldr	r1, [r1, #0]
 801ae54:	f201 1103 	addw	r1, r1, #259	; 0x103
 801ae58:	00c9      	lsls	r1, r1, #3
 801ae5a:	4401      	add	r1, r0
 801ae5c:	e9c1 2300 	strd	r2, r3, [r1]
 801ae60:	e022      	b.n	801aea8 <SIM0_step+0xff0>
 801ae62:	bf00      	nop
 801ae64:	2001c298 	.word	0x2001c298
 801ae68:	40140000 	.word	0x40140000
 801ae6c:	40240000 	.word	0x40240000
 801ae70:	bff00000 	.word	0xbff00000
 801ae74:	2001daf8 	.word	0x2001daf8
 801ae78:	20000c38 	.word	0x20000c38
 801ae7c:	2001e708 	.word	0x2001e708
 801ae80:	20000360 	.word	0x20000360
    } else {
      SIM0_DW.Memory_PreviousInput[i] = rtb_Memory20;
 801ae84:	4a94      	ldr	r2, [pc, #592]	; (801b0d8 <SIM0_step+0x1220>)
 801ae86:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801ae8a:	f103 030c 	add.w	r3, r3, #12
 801ae8e:	681b      	ldr	r3, [r3, #0]
 801ae90:	f203 1303 	addw	r3, r3, #259	; 0x103
 801ae94:	00db      	lsls	r3, r3, #3
 801ae96:	18d1      	adds	r1, r2, r3
 801ae98:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 801ae9c:	f103 0318 	add.w	r3, r3, #24
 801aea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aea4:	e9c1 2300 	strd	r2, r3, [r1]
    }

    SIM0_DW.Memory10_PreviousInput[i] = rtb_Memory22;
 801aea8:	4a8b      	ldr	r2, [pc, #556]	; (801b0d8 <SIM0_step+0x1220>)
 801aeaa:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801aeae:	f103 030c 	add.w	r3, r3, #12
 801aeb2:	681b      	ldr	r3, [r3, #0]
 801aeb4:	f203 1381 	addw	r3, r3, #385	; 0x181
 801aeb8:	00db      	lsls	r3, r3, #3
 801aeba:	18d1      	adds	r1, r2, r3
 801aebc:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 801aec0:	f103 0308 	add.w	r3, r3, #8
 801aec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aec8:	e9c1 2300 	strd	r2, r3, [r1]
    SIM0_DW.Memory19_PreviousInput[i] = SIM0_U.BalanceOut[i];
 801aecc:	4a83      	ldr	r2, [pc, #524]	; (801b0dc <SIM0_step+0x1224>)
 801aece:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801aed2:	f103 030c 	add.w	r3, r3, #12
 801aed6:	681b      	ldr	r3, [r3, #0]
 801aed8:	330d      	adds	r3, #13
 801aeda:	00db      	lsls	r3, r3, #3
 801aedc:	4413      	add	r3, r2
 801aede:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aee2:	487d      	ldr	r0, [pc, #500]	; (801b0d8 <SIM0_step+0x1220>)
 801aee4:	f507 519f 	add.w	r1, r7, #5088	; 0x13e0
 801aee8:	f101 010c 	add.w	r1, r1, #12
 801aeec:	6809      	ldr	r1, [r1, #0]
 801aeee:	f501 7100 	add.w	r1, r1, #512	; 0x200
 801aef2:	00c9      	lsls	r1, r1, #3
 801aef4:	4401      	add	r1, r0
 801aef6:	e9c1 2300 	strd	r2, r3, [r1]
    SIM0_DW.Memory21_PreviousInput[i] = rtb_is_drive;
 801aefa:	4a77      	ldr	r2, [pc, #476]	; (801b0d8 <SIM0_step+0x1220>)
 801aefc:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801af00:	f103 030c 	add.w	r3, r3, #12
 801af04:	681b      	ldr	r3, [r3, #0]
 801af06:	f203 237e 	addw	r3, r3, #638	; 0x27e
 801af0a:	00db      	lsls	r3, r3, #3
 801af0c:	18d1      	adds	r1, r2, r3
 801af0e:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801af12:	f103 0318 	add.w	r3, r3, #24
 801af16:	e9d3 2300 	ldrd	r2, r3, [r3]
 801af1a:	e9c1 2300 	strd	r2, r3, [r1]
  for (i = 0; i < 126; i++) {
 801af1e:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801af22:	f103 030c 	add.w	r3, r3, #12
 801af26:	681b      	ldr	r3, [r3, #0]
 801af28:	3301      	adds	r3, #1
 801af2a:	f507 529f 	add.w	r2, r7, #5088	; 0x13e0
 801af2e:	f102 020c 	add.w	r2, r2, #12
 801af32:	6013      	str	r3, [r2, #0]
 801af34:	f507 539f 	add.w	r3, r7, #5088	; 0x13e0
 801af38:	f103 030c 	add.w	r3, r3, #12
 801af3c:	681b      	ldr	r3, [r3, #0]
 801af3e:	2b7d      	cmp	r3, #125	; 0x7d
 801af40:	f77f aeee 	ble.w	801ad20 <SIM0_step+0xe68>
  }

  SIM0_DW.Memory1_PreviousInput = SIM0_U.AMS_error;
 801af44:	4b65      	ldr	r3, [pc, #404]	; (801b0dc <SIM0_step+0x1224>)
 801af46:	e9d3 2300 	ldrd	r2, r3, [r3]
 801af4a:	4963      	ldr	r1, [pc, #396]	; (801b0d8 <SIM0_step+0x1220>)
 801af4c:	f501 51bf 	add.w	r1, r1, #6112	; 0x17e0
 801af50:	e9c1 2300 	strd	r2, r3, [r1]
  SIM0_DW.Memory2_PreviousInput = SIM0_U.AMS_error_reset;
 801af54:	4b61      	ldr	r3, [pc, #388]	; (801b0dc <SIM0_step+0x1224>)
 801af56:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 801af5a:	4b5f      	ldr	r3, [pc, #380]	; (801b0d8 <SIM0_step+0x1220>)
 801af5c:	f503 53bf 	add.w	r3, r3, #6112	; 0x17e0
 801af60:	3308      	adds	r3, #8
 801af62:	e9c3 0100 	strd	r0, r1, [r3]
  SIM0_DW.Memory_PreviousInput_m = rtb_Logic_idx_0;
 801af66:	4b5c      	ldr	r3, [pc, #368]	; (801b0d8 <SIM0_step+0x1220>)
 801af68:	f503 53c2 	add.w	r3, r3, #6208	; 0x1840
 801af6c:	3318      	adds	r3, #24
 801af6e:	f507 529e 	add.w	r2, r7, #5056	; 0x13c0
 801af72:	f102 0217 	add.w	r2, r2, #23
 801af76:	7812      	ldrb	r2, [r2, #0]
 801af78:	701a      	strb	r2, [r3, #0]
  SIM0_DW.Memory3_PreviousInput = SIM0_U.IMD_error;
 801af7a:	4b58      	ldr	r3, [pc, #352]	; (801b0dc <SIM0_step+0x1224>)
 801af7c:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 801af80:	4b55      	ldr	r3, [pc, #340]	; (801b0d8 <SIM0_step+0x1220>)
 801af82:	f503 53bf 	add.w	r3, r3, #6112	; 0x17e0
 801af86:	3310      	adds	r3, #16
 801af88:	e9c3 0100 	strd	r0, r1, [r3]
  SIM0_DW.Memory4_PreviousInput = SIM0_U.IMD_error_reset;
 801af8c:	4b53      	ldr	r3, [pc, #332]	; (801b0dc <SIM0_step+0x1224>)
 801af8e:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 801af92:	4b51      	ldr	r3, [pc, #324]	; (801b0d8 <SIM0_step+0x1220>)
 801af94:	f503 53bf 	add.w	r3, r3, #6112	; 0x17e0
 801af98:	3318      	adds	r3, #24
 801af9a:	e9c3 0100 	strd	r0, r1, [r3]
  SIM0_DW.Memory_PreviousInput_c = rtb_Logic_p_idx_0;
 801af9e:	4b4e      	ldr	r3, [pc, #312]	; (801b0d8 <SIM0_step+0x1220>)
 801afa0:	f503 53c2 	add.w	r3, r3, #6208	; 0x1840
 801afa4:	3319      	adds	r3, #25
 801afa6:	f507 529e 	add.w	r2, r7, #5056	; 0x13c0
 801afaa:	f102 0215 	add.w	r2, r2, #21
 801afae:	7812      	ldrb	r2, [r2, #0]
 801afb0:	701a      	strb	r2, [r3, #0]
  SIM0_DW.Memory5_PreviousInput = SIM0_U.SC;
 801afb2:	4b4a      	ldr	r3, [pc, #296]	; (801b0dc <SIM0_step+0x1224>)
 801afb4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801afb8:	4947      	ldr	r1, [pc, #284]	; (801b0d8 <SIM0_step+0x1220>)
 801afba:	f501 51c0 	add.w	r1, r1, #6144	; 0x1800
 801afbe:	e9c1 2300 	strd	r2, r3, [r1]
  SIM0_DW.Delay1_DSTATE = SIM0_DW.Memory14_PreviousInput;
 801afc2:	4b45      	ldr	r3, [pc, #276]	; (801b0d8 <SIM0_step+0x1220>)
 801afc4:	f503 53c2 	add.w	r3, r3, #6208	; 0x1840
 801afc8:	3308      	adds	r3, #8
 801afca:	e9d3 2300 	ldrd	r2, r3, [r3]
 801afce:	4942      	ldr	r1, [pc, #264]	; (801b0d8 <SIM0_step+0x1220>)
 801afd0:	e9c1 2300 	strd	r2, r3, [r1]
  SIM0_DW.Delay3_DSTATE[0] = SIM0_DW.Delay3_DSTATE[1];
 801afd4:	4b40      	ldr	r3, [pc, #256]	; (801b0d8 <SIM0_step+0x1220>)
 801afd6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 801afda:	493f      	ldr	r1, [pc, #252]	; (801b0d8 <SIM0_step+0x1220>)
 801afdc:	e9c1 2302 	strd	r2, r3, [r1, #8]
  SIM0_DW.Delay3_DSTATE[1] = SIM0_DW.Memory8_PreviousInput;
 801afe0:	4b3d      	ldr	r3, [pc, #244]	; (801b0d8 <SIM0_step+0x1220>)
 801afe2:	f503 53c2 	add.w	r3, r3, #6208	; 0x1840
 801afe6:	3310      	adds	r3, #16
 801afe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801afec:	493a      	ldr	r1, [pc, #232]	; (801b0d8 <SIM0_step+0x1220>)
 801afee:	e9c1 2304 	strd	r2, r3, [r1, #16]
  SIM0_DW.Delay2_DSTATE[0] = SIM0_DW.Delay2_DSTATE[1];
 801aff2:	4b39      	ldr	r3, [pc, #228]	; (801b0d8 <SIM0_step+0x1220>)
 801aff4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801aff8:	4937      	ldr	r1, [pc, #220]	; (801b0d8 <SIM0_step+0x1220>)
 801affa:	e9c1 2306 	strd	r2, r3, [r1, #24]
  SIM0_DW.Delay2_DSTATE[1] = SIM0_DW.Memory13_PreviousInput;
 801affe:	4b36      	ldr	r3, [pc, #216]	; (801b0d8 <SIM0_step+0x1220>)
 801b000:	f503 53c2 	add.w	r3, r3, #6208	; 0x1840
 801b004:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b008:	4933      	ldr	r1, [pc, #204]	; (801b0d8 <SIM0_step+0x1220>)
 801b00a:	e9c1 2308 	strd	r2, r3, [r1, #32]
  SIM0_DW.Memory6_PreviousInput = SIM0_U.charge;
 801b00e:	4b33      	ldr	r3, [pc, #204]	; (801b0dc <SIM0_step+0x1224>)
 801b010:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	; 0x58
 801b014:	4b30      	ldr	r3, [pc, #192]	; (801b0d8 <SIM0_step+0x1220>)
 801b016:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 801b01a:	3308      	adds	r3, #8
 801b01c:	e9c3 0100 	strd	r0, r1, [r3]
  SIM0_DW.Memory7_PreviousInput = SIM0_U.drive;
 801b020:	4b2e      	ldr	r3, [pc, #184]	; (801b0dc <SIM0_step+0x1224>)
 801b022:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	; 0x60
 801b026:	4b2c      	ldr	r3, [pc, #176]	; (801b0d8 <SIM0_step+0x1220>)
 801b028:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 801b02c:	3310      	adds	r3, #16
 801b02e:	e9c3 0100 	strd	r0, r1, [r3]
  SIM0_DW.Memory22_PreviousInput = SIM0_U.drive_current;
 801b032:	4b2a      	ldr	r3, [pc, #168]	; (801b0dc <SIM0_step+0x1224>)
 801b034:	f503 638b 	add.w	r3, r3, #1112	; 0x458
 801b038:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b03c:	4b26      	ldr	r3, [pc, #152]	; (801b0d8 <SIM0_step+0x1220>)
 801b03e:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 801b042:	3318      	adds	r3, #24
 801b044:	e9c3 0100 	strd	r0, r1, [r3]
  SIM0_DW.Memory17_PreviousInput = SIM0_U.VoltageLimit;
 801b048:	4b24      	ldr	r3, [pc, #144]	; (801b0dc <SIM0_step+0x1224>)
 801b04a:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 801b04e:	4922      	ldr	r1, [pc, #136]	; (801b0d8 <SIM0_step+0x1220>)
 801b050:	f501 51c1 	add.w	r1, r1, #6176	; 0x1820
 801b054:	e9c1 2300 	strd	r2, r3, [r1]
  SIM0_DW.Memory16_PreviousInput = SIM0_U.EnableCharge;
 801b058:	4b20      	ldr	r3, [pc, #128]	; (801b0dc <SIM0_step+0x1224>)
 801b05a:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 801b05e:	4b1e      	ldr	r3, [pc, #120]	; (801b0d8 <SIM0_step+0x1220>)
 801b060:	f503 53c1 	add.w	r3, r3, #6176	; 0x1820
 801b064:	3308      	adds	r3, #8
 801b066:	e9c3 0100 	strd	r0, r1, [r3]
  SIM0_DW.Memory18_PreviousInput = SIM0_U.CurrentLimit;
 801b06a:	4b1c      	ldr	r3, [pc, #112]	; (801b0dc <SIM0_step+0x1224>)
 801b06c:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 801b070:	4b19      	ldr	r3, [pc, #100]	; (801b0d8 <SIM0_step+0x1220>)
 801b072:	f503 53c1 	add.w	r3, r3, #6176	; 0x1820
 801b076:	3310      	adds	r3, #16
 801b078:	e9c3 0100 	strd	r0, r1, [r3]
  SIM0_DW.Memory_PreviousInput_a = rtb_Exp;
 801b07c:	4b16      	ldr	r3, [pc, #88]	; (801b0d8 <SIM0_step+0x1220>)
 801b07e:	f503 53c1 	add.w	r3, r3, #6176	; 0x1820
 801b082:	3318      	adds	r3, #24
 801b084:	f507 52a0 	add.w	r2, r7, #5120	; 0x1400
 801b088:	f102 0208 	add.w	r2, r2, #8
 801b08c:	e9d2 0100 	ldrd	r0, r1, [r2]
 801b090:	e9c3 0100 	strd	r0, r1, [r3]
  SIM0_DW.Memory13_PreviousInput = SIM0_U.EnableAirPlus;
 801b094:	4b11      	ldr	r3, [pc, #68]	; (801b0dc <SIM0_step+0x1224>)
 801b096:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 801b09a:	490f      	ldr	r1, [pc, #60]	; (801b0d8 <SIM0_step+0x1220>)
 801b09c:	f501 51c2 	add.w	r1, r1, #6208	; 0x1840
 801b0a0:	e9c1 2300 	strd	r2, r3, [r1]
  SIM0_DW.Memory14_PreviousInput = SIM0_U.EnablePrecharge;
 801b0a4:	4b0d      	ldr	r3, [pc, #52]	; (801b0dc <SIM0_step+0x1224>)
 801b0a6:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 801b0aa:	4b0b      	ldr	r3, [pc, #44]	; (801b0d8 <SIM0_step+0x1220>)
 801b0ac:	f503 53c2 	add.w	r3, r3, #6208	; 0x1840
 801b0b0:	3308      	adds	r3, #8
 801b0b2:	e9c3 0100 	strd	r0, r1, [r3]
  SIM0_DW.Memory8_PreviousInput = SIM0_U.EnableAirMinus;
 801b0b6:	4b09      	ldr	r3, [pc, #36]	; (801b0dc <SIM0_step+0x1224>)
 801b0b8:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 801b0bc:	4b06      	ldr	r3, [pc, #24]	; (801b0d8 <SIM0_step+0x1220>)
 801b0be:	f503 53c2 	add.w	r3, r3, #6208	; 0x1840
 801b0c2:	3310      	adds	r3, #16
 801b0c4:	e9c3 0100 	strd	r0, r1, [r3]
}
 801b0c8:	bf00      	nop
 801b0ca:	f507 57a0 	add.w	r7, r7, #5120	; 0x1400
 801b0ce:	371c      	adds	r7, #28
 801b0d0:	46bd      	mov	sp, r7
 801b0d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b0d6:	bf00      	nop
 801b0d8:	2001c298 	.word	0x2001c298
 801b0dc:	2001e8f0 	.word	0x2001e8f0

0801b0e0 <SIM0_initialize>:

void SIM0_initialize(void)
{
 801b0e0:	b480      	push	{r7}
 801b0e2:	b083      	sub	sp, #12
 801b0e4:	af00      	add	r7, sp, #0
  {
    int32_T i;
    SIM0_DW.Memory20_PreviousInput = SIM0_P.Memory20_InitialCondition;
 801b0e6:	4b10      	ldr	r3, [pc, #64]	; (801b128 <SIM0_initialize+0x48>)
 801b0e8:	f503 637f 	add.w	r3, r3, #4080	; 0xff0
 801b0ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b0f0:	490e      	ldr	r1, [pc, #56]	; (801b12c <SIM0_initialize+0x4c>)
 801b0f2:	f601 0108 	addw	r1, r1, #2056	; 0x808
 801b0f6:	e9c1 2300 	strd	r2, r3, [r1]
    SIM0_DW.Memory11_PreviousInput = SIM0_P.Memory11_InitialCondition;
 801b0fa:	4b0b      	ldr	r3, [pc, #44]	; (801b128 <SIM0_initialize+0x48>)
 801b0fc:	f603 73f8 	addw	r3, r3, #4088	; 0xff8
 801b100:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b104:	4909      	ldr	r1, [pc, #36]	; (801b12c <SIM0_initialize+0x4c>)
 801b106:	f501 6101 	add.w	r1, r1, #2064	; 0x810
 801b10a:	e9c1 2300 	strd	r2, r3, [r1]
    SIM0_DW.Memory9_PreviousInput = SIM0_P.Memory9_InitialCondition;
 801b10e:	4b06      	ldr	r3, [pc, #24]	; (801b128 <SIM0_initialize+0x48>)
 801b110:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801b114:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b118:	4904      	ldr	r1, [pc, #16]	; (801b12c <SIM0_initialize+0x4c>)
 801b11a:	f601 71f8 	addw	r1, r1, #4088	; 0xff8
 801b11e:	e9c1 2300 	strd	r2, r3, [r1]
    for (i = 0; i < 126; i++) {
 801b122:	2300      	movs	r3, #0
 801b124:	607b      	str	r3, [r7, #4]
 801b126:	e05b      	b.n	801b1e0 <SIM0_initialize+0x100>
 801b128:	20000360 	.word	0x20000360
 801b12c:	2001c298 	.word	0x2001c298
      SIM0_DW.Memory15_PreviousInput[i] = SIM0_P.Memory15_InitialCondition;
 801b130:	4ba4      	ldr	r3, [pc, #656]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b132:	f603 33f8 	addw	r3, r3, #3064	; 0xbf8
 801b136:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b13a:	48a3      	ldr	r0, [pc, #652]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b13c:	6879      	ldr	r1, [r7, #4]
 801b13e:	3105      	adds	r1, #5
 801b140:	00c9      	lsls	r1, r1, #3
 801b142:	4401      	add	r1, r0
 801b144:	e9c1 2300 	strd	r2, r3, [r1]
      SIM0_DW.Memory12_PreviousInput[i] = SIM0_P.Memory12_InitialCondition[i];
 801b148:	4a9e      	ldr	r2, [pc, #632]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b14a:	687b      	ldr	r3, [r7, #4]
 801b14c:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 801b150:	00db      	lsls	r3, r3, #3
 801b152:	4413      	add	r3, r2
 801b154:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b158:	489b      	ldr	r0, [pc, #620]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b15a:	6879      	ldr	r1, [r7, #4]
 801b15c:	3183      	adds	r1, #131	; 0x83
 801b15e:	00c9      	lsls	r1, r1, #3
 801b160:	4401      	add	r1, r0
 801b162:	e9c1 2300 	strd	r2, r3, [r1]
      SIM0_DW.Memory_PreviousInput[i] = SIM0_P.cQur[i];
 801b166:	4a97      	ldr	r2, [pc, #604]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b168:	687b      	ldr	r3, [r7, #4]
 801b16a:	339d      	adds	r3, #157	; 0x9d
 801b16c:	00db      	lsls	r3, r3, #3
 801b16e:	4413      	add	r3, r2
 801b170:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b174:	4894      	ldr	r0, [pc, #592]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b176:	6879      	ldr	r1, [r7, #4]
 801b178:	f201 1103 	addw	r1, r1, #259	; 0x103
 801b17c:	00c9      	lsls	r1, r1, #3
 801b17e:	4401      	add	r1, r0
 801b180:	e9c1 2300 	strd	r2, r3, [r1]
      SIM0_DW.Memory10_PreviousInput[i] = SIM0_P.cCap[i];
 801b184:	4a8f      	ldr	r2, [pc, #572]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b186:	687b      	ldr	r3, [r7, #4]
 801b188:	331f      	adds	r3, #31
 801b18a:	00db      	lsls	r3, r3, #3
 801b18c:	4413      	add	r3, r2
 801b18e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b192:	488d      	ldr	r0, [pc, #564]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b194:	6879      	ldr	r1, [r7, #4]
 801b196:	f201 1181 	addw	r1, r1, #385	; 0x181
 801b19a:	00c9      	lsls	r1, r1, #3
 801b19c:	4401      	add	r1, r0
 801b19e:	e9c1 2300 	strd	r2, r3, [r1]
      SIM0_DW.Memory19_PreviousInput[i] = SIM0_P.Memory19_InitialCondition;
 801b1a2:	4b88      	ldr	r3, [pc, #544]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b1a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801b1a8:	3308      	adds	r3, #8
 801b1aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b1ae:	4886      	ldr	r0, [pc, #536]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b1b0:	6879      	ldr	r1, [r7, #4]
 801b1b2:	f501 7100 	add.w	r1, r1, #512	; 0x200
 801b1b6:	00c9      	lsls	r1, r1, #3
 801b1b8:	4401      	add	r1, r0
 801b1ba:	e9c1 2300 	strd	r2, r3, [r1]
      SIM0_DW.Memory21_PreviousInput[i] = SIM0_P.Memory21_InitialCondition;
 801b1be:	4b81      	ldr	r3, [pc, #516]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b1c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801b1c4:	3310      	adds	r3, #16
 801b1c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b1ca:	487f      	ldr	r0, [pc, #508]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b1cc:	6879      	ldr	r1, [r7, #4]
 801b1ce:	f201 217e 	addw	r1, r1, #638	; 0x27e
 801b1d2:	00c9      	lsls	r1, r1, #3
 801b1d4:	4401      	add	r1, r0
 801b1d6:	e9c1 2300 	strd	r2, r3, [r1]
    for (i = 0; i < 126; i++) {
 801b1da:	687b      	ldr	r3, [r7, #4]
 801b1dc:	3301      	adds	r3, #1
 801b1de:	607b      	str	r3, [r7, #4]
 801b1e0:	687b      	ldr	r3, [r7, #4]
 801b1e2:	2b7d      	cmp	r3, #125	; 0x7d
 801b1e4:	dda4      	ble.n	801b130 <SIM0_initialize+0x50>
    }

    SIM0_DW.Memory1_PreviousInput = SIM0_P.Memory1_InitialCondition;
 801b1e6:	4b77      	ldr	r3, [pc, #476]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b1e8:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 801b1ec:	3308      	adds	r3, #8
 801b1ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b1f2:	4975      	ldr	r1, [pc, #468]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b1f4:	f501 51bf 	add.w	r1, r1, #6112	; 0x17e0
 801b1f8:	e9c1 2300 	strd	r2, r3, [r1]
    SIM0_DW.Memory2_PreviousInput = SIM0_P.Memory2_InitialCondition;
 801b1fc:	4b71      	ldr	r3, [pc, #452]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b1fe:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 801b202:	3310      	adds	r3, #16
 801b204:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b208:	4b6f      	ldr	r3, [pc, #444]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b20a:	f503 53bf 	add.w	r3, r3, #6112	; 0x17e0
 801b20e:	3308      	adds	r3, #8
 801b210:	e9c3 0100 	strd	r0, r1, [r3]
    SIM0_DW.Memory_PreviousInput_m = SIM0_P.SRFlipFlop2_initial_condition;
 801b214:	4b6b      	ldr	r3, [pc, #428]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b216:	f893 2bf0 	ldrb.w	r2, [r3, #3056]	; 0xbf0
 801b21a:	4b6b      	ldr	r3, [pc, #428]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b21c:	f503 53c2 	add.w	r3, r3, #6208	; 0x1840
 801b220:	3318      	adds	r3, #24
 801b222:	701a      	strb	r2, [r3, #0]
    SIM0_DW.Memory3_PreviousInput = SIM0_P.Memory3_InitialCondition;
 801b224:	4b67      	ldr	r3, [pc, #412]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b226:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 801b22a:	3318      	adds	r3, #24
 801b22c:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b230:	4b65      	ldr	r3, [pc, #404]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b232:	f503 53bf 	add.w	r3, r3, #6112	; 0x17e0
 801b236:	3310      	adds	r3, #16
 801b238:	e9c3 0100 	strd	r0, r1, [r3]
    SIM0_DW.Memory4_PreviousInput = SIM0_P.Memory4_InitialCondition;
 801b23c:	4b61      	ldr	r3, [pc, #388]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b23e:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 801b242:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b246:	4b60      	ldr	r3, [pc, #384]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b248:	f503 53bf 	add.w	r3, r3, #6112	; 0x17e0
 801b24c:	3318      	adds	r3, #24
 801b24e:	e9c3 0100 	strd	r0, r1, [r3]
    SIM0_DW.Memory_PreviousInput_c = SIM0_P.SRFlipFlop1_initial_condition;
 801b252:	4b5c      	ldr	r3, [pc, #368]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b254:	f893 2bf1 	ldrb.w	r2, [r3, #3057]	; 0xbf1
 801b258:	4b5b      	ldr	r3, [pc, #364]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b25a:	f503 53c2 	add.w	r3, r3, #6208	; 0x1840
 801b25e:	3319      	adds	r3, #25
 801b260:	701a      	strb	r2, [r3, #0]
    SIM0_DW.Memory5_PreviousInput = SIM0_P.Memory5_InitialCondition;
 801b262:	4b58      	ldr	r3, [pc, #352]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b264:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 801b268:	3308      	adds	r3, #8
 801b26a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b26e:	4956      	ldr	r1, [pc, #344]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b270:	f501 51c0 	add.w	r1, r1, #6144	; 0x1800
 801b274:	e9c1 2300 	strd	r2, r3, [r1]
    SIM0_DW.Delay1_DSTATE = SIM0_P.Delay1_InitialCondition;
 801b278:	4b52      	ldr	r3, [pc, #328]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b27a:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 801b27e:	3310      	adds	r3, #16
 801b280:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b284:	4950      	ldr	r1, [pc, #320]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b286:	e9c1 2300 	strd	r2, r3, [r1]
    SIM0_DW.Delay3_DSTATE[0] = SIM0_P.Delay3_InitialCondition;
 801b28a:	4b4e      	ldr	r3, [pc, #312]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b28c:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 801b290:	3318      	adds	r3, #24
 801b292:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b296:	494c      	ldr	r1, [pc, #304]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b298:	e9c1 2302 	strd	r2, r3, [r1, #8]
    SIM0_DW.Delay2_DSTATE[0] = SIM0_P.Delay2_InitialCondition;
 801b29c:	4b49      	ldr	r3, [pc, #292]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b29e:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 801b2a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b2a6:	4948      	ldr	r1, [pc, #288]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b2a8:	e9c1 2306 	strd	r2, r3, [r1, #24]
    SIM0_DW.Delay3_DSTATE[1] = SIM0_P.Delay3_InitialCondition;
 801b2ac:	4b45      	ldr	r3, [pc, #276]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b2ae:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 801b2b2:	3318      	adds	r3, #24
 801b2b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b2b8:	4943      	ldr	r1, [pc, #268]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b2ba:	e9c1 2304 	strd	r2, r3, [r1, #16]
    SIM0_DW.Delay2_DSTATE[1] = SIM0_P.Delay2_InitialCondition;
 801b2be:	4b41      	ldr	r3, [pc, #260]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b2c0:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 801b2c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b2c8:	493f      	ldr	r1, [pc, #252]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b2ca:	e9c1 2308 	strd	r2, r3, [r1, #32]
    SIM0_DW.Memory6_PreviousInput = SIM0_P.Memory6_InitialCondition;
 801b2ce:	4b3d      	ldr	r3, [pc, #244]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b2d0:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 801b2d4:	3308      	adds	r3, #8
 801b2d6:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b2da:	4b3b      	ldr	r3, [pc, #236]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b2dc:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 801b2e0:	3308      	adds	r3, #8
 801b2e2:	e9c3 0100 	strd	r0, r1, [r3]
    SIM0_DW.Memory7_PreviousInput = SIM0_P.Memory7_InitialCondition;
 801b2e6:	4b37      	ldr	r3, [pc, #220]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b2e8:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 801b2ec:	3310      	adds	r3, #16
 801b2ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b2f2:	4b35      	ldr	r3, [pc, #212]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b2f4:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 801b2f8:	3310      	adds	r3, #16
 801b2fa:	e9c3 0100 	strd	r0, r1, [r3]
    SIM0_DW.Memory22_PreviousInput = SIM0_P.Memory22_InitialCondition;
 801b2fe:	4b31      	ldr	r3, [pc, #196]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b300:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 801b304:	3318      	adds	r3, #24
 801b306:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b30a:	4b2f      	ldr	r3, [pc, #188]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b30c:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 801b310:	3318      	adds	r3, #24
 801b312:	e9c3 0100 	strd	r0, r1, [r3]
    SIM0_DW.Memory17_PreviousInput = SIM0_P.Memory17_InitialCondition;
 801b316:	4b2b      	ldr	r3, [pc, #172]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b318:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 801b31c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b320:	4929      	ldr	r1, [pc, #164]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b322:	f501 51c1 	add.w	r1, r1, #6176	; 0x1820
 801b326:	e9c1 2300 	strd	r2, r3, [r1]
    SIM0_DW.Memory16_PreviousInput = SIM0_P.Memory16_InitialCondition;
 801b32a:	4b26      	ldr	r3, [pc, #152]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b32c:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 801b330:	3308      	adds	r3, #8
 801b332:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b336:	4b24      	ldr	r3, [pc, #144]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b338:	f503 53c1 	add.w	r3, r3, #6176	; 0x1820
 801b33c:	3308      	adds	r3, #8
 801b33e:	e9c3 0100 	strd	r0, r1, [r3]
    SIM0_DW.Memory18_PreviousInput = SIM0_P.Memory18_InitialCondition;
 801b342:	4b20      	ldr	r3, [pc, #128]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b344:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 801b348:	3310      	adds	r3, #16
 801b34a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b34e:	4b1e      	ldr	r3, [pc, #120]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b350:	f503 53c1 	add.w	r3, r3, #6176	; 0x1820
 801b354:	3310      	adds	r3, #16
 801b356:	e9c3 0100 	strd	r0, r1, [r3]
    SIM0_DW.Memory_PreviousInput_a = SIM0_P.Memory_InitialCondition;
 801b35a:	4b1a      	ldr	r3, [pc, #104]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b35c:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 801b360:	3318      	adds	r3, #24
 801b362:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b366:	4b18      	ldr	r3, [pc, #96]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b368:	f503 53c1 	add.w	r3, r3, #6176	; 0x1820
 801b36c:	3318      	adds	r3, #24
 801b36e:	e9c3 0100 	strd	r0, r1, [r3]
    SIM0_DW.Memory13_PreviousInput = SIM0_P.Memory13_InitialCondition;
 801b372:	4b14      	ldr	r3, [pc, #80]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b374:	f503 5385 	add.w	r3, r3, #4256	; 0x10a0
 801b378:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b37c:	4912      	ldr	r1, [pc, #72]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b37e:	f501 51c2 	add.w	r1, r1, #6208	; 0x1840
 801b382:	e9c1 2300 	strd	r2, r3, [r1]
    SIM0_DW.Memory14_PreviousInput = SIM0_P.Memory14_InitialCondition;
 801b386:	4b0f      	ldr	r3, [pc, #60]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b388:	f503 5385 	add.w	r3, r3, #4256	; 0x10a0
 801b38c:	3308      	adds	r3, #8
 801b38e:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b392:	4b0d      	ldr	r3, [pc, #52]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b394:	f503 53c2 	add.w	r3, r3, #6208	; 0x1840
 801b398:	3308      	adds	r3, #8
 801b39a:	e9c3 0100 	strd	r0, r1, [r3]
    SIM0_DW.Memory8_PreviousInput = SIM0_P.Memory8_InitialCondition;
 801b39e:	4b09      	ldr	r3, [pc, #36]	; (801b3c4 <SIM0_initialize+0x2e4>)
 801b3a0:	f503 5385 	add.w	r3, r3, #4256	; 0x10a0
 801b3a4:	3310      	adds	r3, #16
 801b3a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b3aa:	4b07      	ldr	r3, [pc, #28]	; (801b3c8 <SIM0_initialize+0x2e8>)
 801b3ac:	f503 53c2 	add.w	r3, r3, #6208	; 0x1840
 801b3b0:	3310      	adds	r3, #16
 801b3b2:	e9c3 0100 	strd	r0, r1, [r3]
  }
}
 801b3b6:	bf00      	nop
 801b3b8:	370c      	adds	r7, #12
 801b3ba:	46bd      	mov	sp, r7
 801b3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b3c0:	4770      	bx	lr
 801b3c2:	bf00      	nop
 801b3c4:	20000360 	.word	0x20000360
 801b3c8:	2001c298 	.word	0x2001c298

0801b3cc <UTMeanCovSqrt_C2vgLQ4W>:
#include "qr_5a2P8Gh6.h"

void UTMeanCovSqrt_C2vgLQ4W(const real_T meanWeights[2], const real_T
  covWeights[2], real_T OOM, real_T Y1[3], real_T Y2[18], const real_T X1[3],
  real_T X2[18], real_T Ymean[3], real_T Sy[9], real_T Pxy[9])
{
 801b3cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801b3d0:	f5ad 7d2f 	sub.w	sp, sp, #700	; 0x2bc
 801b3d4:	af00      	add	r7, sp, #0
 801b3d6:	f107 0414 	add.w	r4, r7, #20
 801b3da:	6020      	str	r0, [r4, #0]
 801b3dc:	f107 0010 	add.w	r0, r7, #16
 801b3e0:	6001      	str	r1, [r0, #0]
 801b3e2:	f107 0108 	add.w	r1, r7, #8
 801b3e6:	ed81 0b00 	vstr	d0, [r1]
 801b3ea:	1d39      	adds	r1, r7, #4
 801b3ec:	600a      	str	r2, [r1, #0]
 801b3ee:	463a      	mov	r2, r7
 801b3f0:	6013      	str	r3, [r2, #0]
  int32_T i;
  int32_T iAcol;
  int32_T i_0;
  int32_T i_1;
  int32_T kk;
  Ymean[0] = Y1[0] * meanWeights[0];
 801b3f2:	1d3b      	adds	r3, r7, #4
 801b3f4:	681b      	ldr	r3, [r3, #0]
 801b3f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b3fa:	f107 0314 	add.w	r3, r7, #20
 801b3fe:	681b      	ldr	r3, [r3, #0]
 801b400:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b404:	f7e5 f8ea 	bl	80005dc <__aeabi_dmul>
 801b408:	4602      	mov	r2, r0
 801b40a:	460b      	mov	r3, r1
 801b40c:	f8d7 12e0 	ldr.w	r1, [r7, #736]	; 0x2e0
 801b410:	e9c1 2300 	strd	r2, r3, [r1]
  Ymean[1] = meanWeights[0] * Y1[1];
 801b414:	f107 0314 	add.w	r3, r7, #20
 801b418:	681b      	ldr	r3, [r3, #0]
 801b41a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b41e:	1d3b      	adds	r3, r7, #4
 801b420:	681b      	ldr	r3, [r3, #0]
 801b422:	3308      	adds	r3, #8
 801b424:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b428:	f8d7 42e0 	ldr.w	r4, [r7, #736]	; 0x2e0
 801b42c:	3408      	adds	r4, #8
 801b42e:	f7e5 f8d5 	bl	80005dc <__aeabi_dmul>
 801b432:	4602      	mov	r2, r0
 801b434:	460b      	mov	r3, r1
 801b436:	e9c4 2300 	strd	r2, r3, [r4]
  Ymean[2] = meanWeights[0] * Y1[2];
 801b43a:	f107 0314 	add.w	r3, r7, #20
 801b43e:	681b      	ldr	r3, [r3, #0]
 801b440:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b444:	1d3b      	adds	r3, r7, #4
 801b446:	681b      	ldr	r3, [r3, #0]
 801b448:	3310      	adds	r3, #16
 801b44a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b44e:	f8d7 42e0 	ldr.w	r4, [r7, #736]	; 0x2e0
 801b452:	3410      	adds	r4, #16
 801b454:	f7e5 f8c2 	bl	80005dc <__aeabi_dmul>
 801b458:	4602      	mov	r2, r0
 801b45a:	460b      	mov	r3, r1
 801b45c:	e9c4 2300 	strd	r2, r3, [r4]
  iAcol = 0;
 801b460:	2300      	movs	r3, #0
 801b462:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
  for (kk = 0; kk < 6; kk++) {
 801b466:	2300      	movs	r3, #0
 801b468:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 801b46c:	e079      	b.n	801b562 <UTMeanCovSqrt_C2vgLQ4W+0x196>
    Ymean[0] += Y2[iAcol] * meanWeights[1];
 801b46e:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 801b472:	e9d3 4500 	ldrd	r4, r5, [r3]
 801b476:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801b47a:	00db      	lsls	r3, r3, #3
 801b47c:	463a      	mov	r2, r7
 801b47e:	6812      	ldr	r2, [r2, #0]
 801b480:	4413      	add	r3, r2
 801b482:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b486:	f107 0314 	add.w	r3, r7, #20
 801b48a:	681b      	ldr	r3, [r3, #0]
 801b48c:	3308      	adds	r3, #8
 801b48e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b492:	f7e5 f8a3 	bl	80005dc <__aeabi_dmul>
 801b496:	4602      	mov	r2, r0
 801b498:	460b      	mov	r3, r1
 801b49a:	4620      	mov	r0, r4
 801b49c:	4629      	mov	r1, r5
 801b49e:	f7e4 fee7 	bl	8000270 <__adddf3>
 801b4a2:	4602      	mov	r2, r0
 801b4a4:	460b      	mov	r3, r1
 801b4a6:	f8d7 12e0 	ldr.w	r1, [r7, #736]	; 0x2e0
 801b4aa:	e9c1 2300 	strd	r2, r3, [r1]
    Ymean[1] += Y2[iAcol + 1] * meanWeights[1];
 801b4ae:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 801b4b2:	3308      	adds	r3, #8
 801b4b4:	e9d3 4500 	ldrd	r4, r5, [r3]
 801b4b8:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801b4bc:	3301      	adds	r3, #1
 801b4be:	00db      	lsls	r3, r3, #3
 801b4c0:	463a      	mov	r2, r7
 801b4c2:	6812      	ldr	r2, [r2, #0]
 801b4c4:	4413      	add	r3, r2
 801b4c6:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b4ca:	f107 0314 	add.w	r3, r7, #20
 801b4ce:	681b      	ldr	r3, [r3, #0]
 801b4d0:	3308      	adds	r3, #8
 801b4d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b4d6:	f7e5 f881 	bl	80005dc <__aeabi_dmul>
 801b4da:	4602      	mov	r2, r0
 801b4dc:	460b      	mov	r3, r1
 801b4de:	4610      	mov	r0, r2
 801b4e0:	4619      	mov	r1, r3
 801b4e2:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 801b4e6:	f103 0608 	add.w	r6, r3, #8
 801b4ea:	4602      	mov	r2, r0
 801b4ec:	460b      	mov	r3, r1
 801b4ee:	4620      	mov	r0, r4
 801b4f0:	4629      	mov	r1, r5
 801b4f2:	f7e4 febd 	bl	8000270 <__adddf3>
 801b4f6:	4602      	mov	r2, r0
 801b4f8:	460b      	mov	r3, r1
 801b4fa:	e9c6 2300 	strd	r2, r3, [r6]
    Ymean[2] += Y2[iAcol + 2] * meanWeights[1];
 801b4fe:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 801b502:	3310      	adds	r3, #16
 801b504:	e9d3 4500 	ldrd	r4, r5, [r3]
 801b508:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801b50c:	3302      	adds	r3, #2
 801b50e:	00db      	lsls	r3, r3, #3
 801b510:	463a      	mov	r2, r7
 801b512:	6812      	ldr	r2, [r2, #0]
 801b514:	4413      	add	r3, r2
 801b516:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b51a:	f107 0314 	add.w	r3, r7, #20
 801b51e:	681b      	ldr	r3, [r3, #0]
 801b520:	3308      	adds	r3, #8
 801b522:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b526:	f7e5 f859 	bl	80005dc <__aeabi_dmul>
 801b52a:	4602      	mov	r2, r0
 801b52c:	460b      	mov	r3, r1
 801b52e:	4610      	mov	r0, r2
 801b530:	4619      	mov	r1, r3
 801b532:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 801b536:	f103 0610 	add.w	r6, r3, #16
 801b53a:	4602      	mov	r2, r0
 801b53c:	460b      	mov	r3, r1
 801b53e:	4620      	mov	r0, r4
 801b540:	4629      	mov	r1, r5
 801b542:	f7e4 fe95 	bl	8000270 <__adddf3>
 801b546:	4602      	mov	r2, r0
 801b548:	460b      	mov	r3, r1
 801b54a:	e9c6 2300 	strd	r2, r3, [r6]
    iAcol += 3;
 801b54e:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801b552:	3303      	adds	r3, #3
 801b554:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
  for (kk = 0; kk < 6; kk++) {
 801b558:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801b55c:	3301      	adds	r3, #1
 801b55e:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 801b562:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801b566:	2b05      	cmp	r3, #5
 801b568:	dd81      	ble.n	801b46e <UTMeanCovSqrt_C2vgLQ4W+0xa2>
  }

  signOOM = Ymean[0] * OOM;
 801b56a:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 801b56e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b572:	f107 0108 	add.w	r1, r7, #8
 801b576:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b57a:	f7e5 f82f 	bl	80005dc <__aeabi_dmul>
 801b57e:	4602      	mov	r2, r0
 801b580:	460b      	mov	r3, r1
 801b582:	e9c7 23a8 	strd	r2, r3, [r7, #672]	; 0x2a0
  scale = Y1[0] - signOOM;
 801b586:	1d3b      	adds	r3, r7, #4
 801b588:	681b      	ldr	r3, [r3, #0]
 801b58a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b58e:	e9d7 23a8 	ldrd	r2, r3, [r7, #672]	; 0x2a0
 801b592:	f7e4 fe6b 	bl	800026c <__aeabi_dsub>
 801b596:	4602      	mov	r2, r0
 801b598:	460b      	mov	r3, r1
 801b59a:	e9c7 23aa 	strd	r2, r3, [r7, #680]	; 0x2a8
  Ymean[0] = signOOM;
 801b59e:	f8d7 12e0 	ldr.w	r1, [r7, #736]	; 0x2e0
 801b5a2:	e9d7 23a8 	ldrd	r2, r3, [r7, #672]	; 0x2a0
 801b5a6:	e9c1 2300 	strd	r2, r3, [r1]
  Y1[0] = scale;
 801b5aa:	1d3b      	adds	r3, r7, #4
 801b5ac:	6819      	ldr	r1, [r3, #0]
 801b5ae:	e9d7 23aa 	ldrd	r2, r3, [r7, #680]	; 0x2a8
 801b5b2:	e9c1 2300 	strd	r2, r3, [r1]
  signOOM = Ymean[1] * OOM;
 801b5b6:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 801b5ba:	3308      	adds	r3, #8
 801b5bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b5c0:	f107 0108 	add.w	r1, r7, #8
 801b5c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b5c8:	f7e5 f808 	bl	80005dc <__aeabi_dmul>
 801b5cc:	4602      	mov	r2, r0
 801b5ce:	460b      	mov	r3, r1
 801b5d0:	e9c7 23a8 	strd	r2, r3, [r7, #672]	; 0x2a0
  absxk = Y1[1] - signOOM;
 801b5d4:	1d3b      	adds	r3, r7, #4
 801b5d6:	681b      	ldr	r3, [r3, #0]
 801b5d8:	3308      	adds	r3, #8
 801b5da:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b5de:	e9d7 23a8 	ldrd	r2, r3, [r7, #672]	; 0x2a0
 801b5e2:	f7e4 fe43 	bl	800026c <__aeabi_dsub>
 801b5e6:	4602      	mov	r2, r0
 801b5e8:	460b      	mov	r3, r1
 801b5ea:	e9c7 239e 	strd	r2, r3, [r7, #632]	; 0x278
  Ymean[1] = signOOM;
 801b5ee:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 801b5f2:	f103 0108 	add.w	r1, r3, #8
 801b5f6:	e9d7 23a8 	ldrd	r2, r3, [r7, #672]	; 0x2a0
 801b5fa:	e9c1 2300 	strd	r2, r3, [r1]
  Y1[1] = absxk;
 801b5fe:	1d3b      	adds	r3, r7, #4
 801b600:	681b      	ldr	r3, [r3, #0]
 801b602:	f103 0108 	add.w	r1, r3, #8
 801b606:	e9d7 239e 	ldrd	r2, r3, [r7, #632]	; 0x278
 801b60a:	e9c1 2300 	strd	r2, r3, [r1]
  signOOM = Ymean[2] * OOM;
 801b60e:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 801b612:	3310      	adds	r3, #16
 801b614:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b618:	f107 0108 	add.w	r1, r7, #8
 801b61c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b620:	f7e4 ffdc 	bl	80005dc <__aeabi_dmul>
 801b624:	4602      	mov	r2, r0
 801b626:	460b      	mov	r3, r1
 801b628:	e9c7 23a8 	strd	r2, r3, [r7, #672]	; 0x2a0
  b_t = Y1[2] - signOOM;
 801b62c:	1d3b      	adds	r3, r7, #4
 801b62e:	681b      	ldr	r3, [r3, #0]
 801b630:	3310      	adds	r3, #16
 801b632:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b636:	e9d7 23a8 	ldrd	r2, r3, [r7, #672]	; 0x2a0
 801b63a:	f7e4 fe17 	bl	800026c <__aeabi_dsub>
 801b63e:	4602      	mov	r2, r0
 801b640:	460b      	mov	r3, r1
 801b642:	e9c7 239c 	strd	r2, r3, [r7, #624]	; 0x270
  Ymean[2] = signOOM;
 801b646:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 801b64a:	f103 0110 	add.w	r1, r3, #16
 801b64e:	e9d7 23a8 	ldrd	r2, r3, [r7, #672]	; 0x2a0
 801b652:	e9c1 2300 	strd	r2, r3, [r1]
  Y1[2] = b_t;
 801b656:	1d3b      	adds	r3, r7, #4
 801b658:	681b      	ldr	r3, [r3, #0]
 801b65a:	f103 0110 	add.w	r1, r3, #16
 801b65e:	e9d7 239c 	ldrd	r2, r3, [r7, #624]	; 0x270
 801b662:	e9c1 2300 	strd	r2, r3, [r1]
  iAcol = 0;
 801b666:	2300      	movs	r3, #0
 801b668:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
  for (kk = 0; kk < 6; kk++) {
 801b66c:	2300      	movs	r3, #0
 801b66e:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 801b672:	e054      	b.n	801b71e <UTMeanCovSqrt_C2vgLQ4W+0x352>
    Y2[iAcol] -= Ymean[0];
 801b674:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801b678:	00db      	lsls	r3, r3, #3
 801b67a:	463a      	mov	r2, r7
 801b67c:	6812      	ldr	r2, [r2, #0]
 801b67e:	4413      	add	r3, r2
 801b680:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b684:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 801b688:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b68c:	f8d7 4298 	ldr.w	r4, [r7, #664]	; 0x298
 801b690:	00e4      	lsls	r4, r4, #3
 801b692:	463d      	mov	r5, r7
 801b694:	682d      	ldr	r5, [r5, #0]
 801b696:	442c      	add	r4, r5
 801b698:	f7e4 fde8 	bl	800026c <__aeabi_dsub>
 801b69c:	4602      	mov	r2, r0
 801b69e:	460b      	mov	r3, r1
 801b6a0:	e9c4 2300 	strd	r2, r3, [r4]
    Y2[iAcol + 1] -= Ymean[1];
 801b6a4:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801b6a8:	3301      	adds	r3, #1
 801b6aa:	00db      	lsls	r3, r3, #3
 801b6ac:	463a      	mov	r2, r7
 801b6ae:	6812      	ldr	r2, [r2, #0]
 801b6b0:	4413      	add	r3, r2
 801b6b2:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b6b6:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 801b6ba:	3308      	adds	r3, #8
 801b6bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b6c0:	f8d7 4298 	ldr.w	r4, [r7, #664]	; 0x298
 801b6c4:	3401      	adds	r4, #1
 801b6c6:	00e4      	lsls	r4, r4, #3
 801b6c8:	463d      	mov	r5, r7
 801b6ca:	682d      	ldr	r5, [r5, #0]
 801b6cc:	442c      	add	r4, r5
 801b6ce:	f7e4 fdcd 	bl	800026c <__aeabi_dsub>
 801b6d2:	4602      	mov	r2, r0
 801b6d4:	460b      	mov	r3, r1
 801b6d6:	e9c4 2300 	strd	r2, r3, [r4]
    Y2[iAcol + 2] -= signOOM;
 801b6da:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801b6de:	3302      	adds	r3, #2
 801b6e0:	00db      	lsls	r3, r3, #3
 801b6e2:	463a      	mov	r2, r7
 801b6e4:	6812      	ldr	r2, [r2, #0]
 801b6e6:	4413      	add	r3, r2
 801b6e8:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b6ec:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801b6f0:	3302      	adds	r3, #2
 801b6f2:	00db      	lsls	r3, r3, #3
 801b6f4:	463a      	mov	r2, r7
 801b6f6:	6812      	ldr	r2, [r2, #0]
 801b6f8:	18d4      	adds	r4, r2, r3
 801b6fa:	e9d7 23a8 	ldrd	r2, r3, [r7, #672]	; 0x2a0
 801b6fe:	f7e4 fdb5 	bl	800026c <__aeabi_dsub>
 801b702:	4602      	mov	r2, r0
 801b704:	460b      	mov	r3, r1
 801b706:	e9c4 2300 	strd	r2, r3, [r4]
    iAcol += 3;
 801b70a:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801b70e:	3303      	adds	r3, #3
 801b710:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
  for (kk = 0; kk < 6; kk++) {
 801b714:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801b718:	3301      	adds	r3, #1
 801b71a:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 801b71e:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801b722:	2b05      	cmp	r3, #5
 801b724:	dda6      	ble.n	801b674 <UTMeanCovSqrt_C2vgLQ4W+0x2a8>
  }

  if (rtIsNaN(OOM)) {
 801b726:	f107 0308 	add.w	r3, r7, #8
 801b72a:	ed93 0b00 	vldr	d0, [r3]
 801b72e:	f004 fbed 	bl	801ff0c <rtIsNaN>
 801b732:	4603      	mov	r3, r0
 801b734:	2b00      	cmp	r3, #0
 801b736:	d006      	beq.n	801b746 <UTMeanCovSqrt_C2vgLQ4W+0x37a>
    signOOM = OOM;
 801b738:	f107 0308 	add.w	r3, r7, #8
 801b73c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b740:	e9c7 23a8 	strd	r2, r3, [r7, #672]	; 0x2a0
 801b744:	e029      	b.n	801b79a <UTMeanCovSqrt_C2vgLQ4W+0x3ce>
  } else if (OOM < 0.0) {
 801b746:	f107 0108 	add.w	r1, r7, #8
 801b74a:	f04f 0200 	mov.w	r2, #0
 801b74e:	f04f 0300 	mov.w	r3, #0
 801b752:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b756:	f7e5 f9b3 	bl	8000ac0 <__aeabi_dcmplt>
 801b75a:	4603      	mov	r3, r0
 801b75c:	2b00      	cmp	r3, #0
 801b75e:	d005      	beq.n	801b76c <UTMeanCovSqrt_C2vgLQ4W+0x3a0>
    signOOM = -1.0;
 801b760:	f04f 0200 	mov.w	r2, #0
 801b764:	4bce      	ldr	r3, [pc, #824]	; (801baa0 <UTMeanCovSqrt_C2vgLQ4W+0x6d4>)
 801b766:	e9c7 23a8 	strd	r2, r3, [r7, #672]	; 0x2a0
 801b76a:	e016      	b.n	801b79a <UTMeanCovSqrt_C2vgLQ4W+0x3ce>
  } else {
    signOOM = (OOM > 0.0);
 801b76c:	f107 0108 	add.w	r1, r7, #8
 801b770:	f04f 0200 	mov.w	r2, #0
 801b774:	f04f 0300 	mov.w	r3, #0
 801b778:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b77c:	f7e5 f9be 	bl	8000afc <__aeabi_dcmpgt>
 801b780:	4603      	mov	r3, r0
 801b782:	2b00      	cmp	r3, #0
 801b784:	d003      	beq.n	801b78e <UTMeanCovSqrt_C2vgLQ4W+0x3c2>
 801b786:	f04f 0200 	mov.w	r2, #0
 801b78a:	4bc6      	ldr	r3, [pc, #792]	; (801baa4 <UTMeanCovSqrt_C2vgLQ4W+0x6d8>)
 801b78c:	e003      	b.n	801b796 <UTMeanCovSqrt_C2vgLQ4W+0x3ca>
 801b78e:	f04f 0200 	mov.w	r2, #0
 801b792:	f04f 0300 	mov.w	r3, #0
 801b796:	e9c7 23a8 	strd	r2, r3, [r7, #672]	; 0x2a0
  }

  covWeights_0 = signOOM * covWeights[0];
 801b79a:	f107 0310 	add.w	r3, r7, #16
 801b79e:	681b      	ldr	r3, [r3, #0]
 801b7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b7a4:	e9d7 01a8 	ldrd	r0, r1, [r7, #672]	; 0x2a0
 801b7a8:	f7e4 ff18 	bl	80005dc <__aeabi_dmul>
 801b7ac:	4602      	mov	r2, r0
 801b7ae:	460b      	mov	r3, r1
 801b7b0:	e9c7 23ac 	strd	r2, r3, [r7, #688]	; 0x2b0
  covWeights_1 = signOOM * covWeights[1];
 801b7b4:	f107 0310 	add.w	r3, r7, #16
 801b7b8:	681b      	ldr	r3, [r3, #0]
 801b7ba:	3308      	adds	r3, #8
 801b7bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b7c0:	e9d7 01a8 	ldrd	r0, r1, [r7, #672]	; 0x2a0
 801b7c4:	f7e4 ff0a 	bl	80005dc <__aeabi_dmul>
 801b7c8:	4602      	mov	r2, r0
 801b7ca:	460b      	mov	r3, r1
 801b7cc:	e9c7 239a 	strd	r2, r3, [r7, #616]	; 0x268
  OOM *= signOOM;
 801b7d0:	f107 0408 	add.w	r4, r7, #8
 801b7d4:	f107 0108 	add.w	r1, r7, #8
 801b7d8:	e9d7 23a8 	ldrd	r2, r3, [r7, #672]	; 0x2a0
 801b7dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b7e0:	f7e4 fefc 	bl	80005dc <__aeabi_dmul>
 801b7e4:	4602      	mov	r2, r0
 801b7e6:	460b      	mov	r3, r1
 801b7e8:	e9c4 2300 	strd	r2, r3, [r4]
  signOOM = sqrt(OOM);
 801b7ec:	f107 0308 	add.w	r3, r7, #8
 801b7f0:	ed93 0b00 	vldr	d0, [r3]
 801b7f4:	f013 f894 	bl	802e920 <sqrt>
 801b7f8:	ed87 0ba8 	vstr	d0, [r7, #672]	; 0x2a0
  temp = sqrt(covWeights_1);
 801b7fc:	ed97 0b9a 	vldr	d0, [r7, #616]	; 0x268
 801b800:	f013 f88e 	bl	802e920 <sqrt>
 801b804:	eeb0 7a40 	vmov.f32	s14, s0
 801b808:	eef0 7a60 	vmov.f32	s15, s1
 801b80c:	f107 0318 	add.w	r3, r7, #24
 801b810:	ed83 7b00 	vstr	d7, [r3]
  kk = 0;
 801b814:	2300      	movs	r3, #0
 801b816:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
  for (iAcol = 0; iAcol < 3; iAcol++) {
 801b81a:	2300      	movs	r3, #0
 801b81c:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 801b820:	e03c      	b.n	801b89c <UTMeanCovSqrt_C2vgLQ4W+0x4d0>
    i_1 = 0;
 801b822:	2300      	movs	r3, #0
 801b824:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
    for (i = 0; i < 6; i++) {
 801b828:	2300      	movs	r3, #0
 801b82a:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
 801b82e:	e027      	b.n	801b880 <UTMeanCovSqrt_C2vgLQ4W+0x4b4>
      temp_0[i + kk] = Y2[i_1 + iAcol] * temp;
 801b830:	f8d7 2290 	ldr.w	r2, [r7, #656]	; 0x290
 801b834:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801b838:	4413      	add	r3, r2
 801b83a:	00db      	lsls	r3, r3, #3
 801b83c:	463a      	mov	r2, r7
 801b83e:	6812      	ldr	r2, [r2, #0]
 801b840:	4413      	add	r3, r2
 801b842:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b846:	f107 0318 	add.w	r3, r7, #24
 801b84a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b84e:	f8d7 529c 	ldr.w	r5, [r7, #668]	; 0x29c
 801b852:	f8d7 428c 	ldr.w	r4, [r7, #652]	; 0x28c
 801b856:	442c      	add	r4, r5
 801b858:	f7e4 fec0 	bl	80005dc <__aeabi_dmul>
 801b85c:	4602      	mov	r2, r0
 801b85e:	460b      	mov	r3, r1
 801b860:	f507 70a0 	add.w	r0, r7, #320	; 0x140
 801b864:	00e1      	lsls	r1, r4, #3
 801b866:	4401      	add	r1, r0
 801b868:	e9c1 2300 	strd	r2, r3, [r1]
      i_1 += 3;
 801b86c:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 801b870:	3303      	adds	r3, #3
 801b872:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
    for (i = 0; i < 6; i++) {
 801b876:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 801b87a:	3301      	adds	r3, #1
 801b87c:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
 801b880:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 801b884:	2b05      	cmp	r3, #5
 801b886:	ddd3      	ble.n	801b830 <UTMeanCovSqrt_C2vgLQ4W+0x464>
    }

    kk += 6;
 801b888:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801b88c:	3306      	adds	r3, #6
 801b88e:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
  for (iAcol = 0; iAcol < 3; iAcol++) {
 801b892:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801b896:	3301      	adds	r3, #1
 801b898:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 801b89c:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801b8a0:	2b02      	cmp	r3, #2
 801b8a2:	ddbe      	ble.n	801b822 <UTMeanCovSqrt_C2vgLQ4W+0x456>
  }

  qr_DvOBrgQi(temp_0, a__1, Sy);
 801b8a4:	f507 71e8 	add.w	r1, r7, #464	; 0x1d0
 801b8a8:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 801b8ac:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801b8b0:	4618      	mov	r0, r3
 801b8b2:	f002 ff43 	bl	801e73c <qr_DvOBrgQi>
  if (!rtIsNaN(covWeights_0)) {
 801b8b6:	ed97 0bac 	vldr	d0, [r7, #688]	; 0x2b0
 801b8ba:	f004 fb27 	bl	801ff0c <rtIsNaN>
 801b8be:	4603      	mov	r3, r0
 801b8c0:	2b00      	cmp	r3, #0
 801b8c2:	d125      	bne.n	801b910 <UTMeanCovSqrt_C2vgLQ4W+0x544>
    if (covWeights_0 < 0.0) {
 801b8c4:	f04f 0200 	mov.w	r2, #0
 801b8c8:	f04f 0300 	mov.w	r3, #0
 801b8cc:	e9d7 01ac 	ldrd	r0, r1, [r7, #688]	; 0x2b0
 801b8d0:	f7e5 f8f6 	bl	8000ac0 <__aeabi_dcmplt>
 801b8d4:	4603      	mov	r3, r0
 801b8d6:	2b00      	cmp	r3, #0
 801b8d8:	d005      	beq.n	801b8e6 <UTMeanCovSqrt_C2vgLQ4W+0x51a>
      covWeights_0 = -1.0;
 801b8da:	f04f 0200 	mov.w	r2, #0
 801b8de:	4b70      	ldr	r3, [pc, #448]	; (801baa0 <UTMeanCovSqrt_C2vgLQ4W+0x6d4>)
 801b8e0:	e9c7 23ac 	strd	r2, r3, [r7, #688]	; 0x2b0
 801b8e4:	e014      	b.n	801b910 <UTMeanCovSqrt_C2vgLQ4W+0x544>
    } else {
      covWeights_0 = (covWeights_0 > 0.0);
 801b8e6:	f04f 0200 	mov.w	r2, #0
 801b8ea:	f04f 0300 	mov.w	r3, #0
 801b8ee:	e9d7 01ac 	ldrd	r0, r1, [r7, #688]	; 0x2b0
 801b8f2:	f7e5 f903 	bl	8000afc <__aeabi_dcmpgt>
 801b8f6:	4603      	mov	r3, r0
 801b8f8:	2b00      	cmp	r3, #0
 801b8fa:	d003      	beq.n	801b904 <UTMeanCovSqrt_C2vgLQ4W+0x538>
 801b8fc:	f04f 0200 	mov.w	r2, #0
 801b900:	4b68      	ldr	r3, [pc, #416]	; (801baa4 <UTMeanCovSqrt_C2vgLQ4W+0x6d8>)
 801b902:	e003      	b.n	801b90c <UTMeanCovSqrt_C2vgLQ4W+0x540>
 801b904:	f04f 0200 	mov.w	r2, #0
 801b908:	f04f 0300 	mov.w	r3, #0
 801b90c:	e9c7 23ac 	strd	r2, r3, [r7, #688]	; 0x2b0
    }
  }

  if (covWeights_0 == 1.0) {
 801b910:	f04f 0200 	mov.w	r2, #0
 801b914:	4b63      	ldr	r3, [pc, #396]	; (801baa4 <UTMeanCovSqrt_C2vgLQ4W+0x6d8>)
 801b916:	e9d7 01ac 	ldrd	r0, r1, [r7, #688]	; 0x2b0
 801b91a:	f7e5 f8c7 	bl	8000aac <__aeabi_dcmpeq>
 801b91e:	4603      	mov	r3, r0
 801b920:	2b00      	cmp	r3, #0
 801b922:	f000 81bd 	beq.w	801bca0 <UTMeanCovSqrt_C2vgLQ4W+0x8d4>
    for (iAcol = 0; iAcol < 2; iAcol++) {
 801b926:	2300      	movs	r3, #0
 801b928:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 801b92c:	e011      	b.n	801b952 <UTMeanCovSqrt_C2vgLQ4W+0x586>
      Sy[iAcol + 1] = 0.0;
 801b92e:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801b932:	3301      	adds	r3, #1
 801b934:	00db      	lsls	r3, r3, #3
 801b936:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801b93a:	18d1      	adds	r1, r2, r3
 801b93c:	f04f 0200 	mov.w	r2, #0
 801b940:	f04f 0300 	mov.w	r3, #0
 801b944:	e9c1 2300 	strd	r2, r3, [r1]
    for (iAcol = 0; iAcol < 2; iAcol++) {
 801b948:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801b94c:	3301      	adds	r3, #1
 801b94e:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 801b952:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801b956:	2b01      	cmp	r3, #1
 801b958:	dde9      	ble.n	801b92e <UTMeanCovSqrt_C2vgLQ4W+0x562>
    }

    Sy[5] = 0.0;
 801b95a:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 801b95e:	f103 0128 	add.w	r1, r3, #40	; 0x28
 801b962:	f04f 0200 	mov.w	r2, #0
 801b966:	f04f 0300 	mov.w	r3, #0
 801b96a:	e9c1 2300 	strd	r2, r3, [r1]
    c[2] = 0.0;
 801b96e:	f107 0150 	add.w	r1, r7, #80	; 0x50
 801b972:	f04f 0200 	mov.w	r2, #0
 801b976:	f04f 0300 	mov.w	r3, #0
 801b97a:	e9c1 2304 	strd	r2, r3, [r1, #16]
    s[2] = 0.0;
 801b97e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 801b982:	f04f 0200 	mov.w	r2, #0
 801b986:	f04f 0300 	mov.w	r3, #0
 801b98a:	e9c1 2304 	strd	r2, r3, [r1, #16]
    rotate_LZ7ctbe0(Sy[0], scale, &c[0], &s[0], &Sy[0]);
 801b98e:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 801b992:	ed93 7b00 	vldr	d7, [r3]
 801b996:	f107 0138 	add.w	r1, r7, #56	; 0x38
 801b99a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 801b99e:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801b9a2:	4618      	mov	r0, r3
 801b9a4:	ed97 1baa 	vldr	d1, [r7, #680]	; 0x2a8
 801b9a8:	eeb0 0a47 	vmov.f32	s0, s14
 801b9ac:	eef0 0a67 	vmov.f32	s1, s15
 801b9b0:	f004 f814 	bl	801f9dc <rotate_LZ7ctbe0>
    temp = c[0] * absxk - s[0] * Sy[3];
 801b9b4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 801b9b8:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b9bc:	e9d7 239e 	ldrd	r2, r3, [r7, #632]	; 0x278
 801b9c0:	f7e4 fe0c 	bl	80005dc <__aeabi_dmul>
 801b9c4:	4602      	mov	r2, r0
 801b9c6:	460b      	mov	r3, r1
 801b9c8:	4614      	mov	r4, r2
 801b9ca:	461d      	mov	r5, r3
 801b9cc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801b9d0:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b9d4:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 801b9d8:	3318      	adds	r3, #24
 801b9da:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b9de:	f7e4 fdfd 	bl	80005dc <__aeabi_dmul>
 801b9e2:	4602      	mov	r2, r0
 801b9e4:	460b      	mov	r3, r1
 801b9e6:	4620      	mov	r0, r4
 801b9e8:	4629      	mov	r1, r5
 801b9ea:	f7e4 fc3f 	bl	800026c <__aeabi_dsub>
 801b9ee:	4602      	mov	r2, r0
 801b9f0:	460b      	mov	r3, r1
 801b9f2:	f107 0118 	add.w	r1, r7, #24
 801b9f6:	e9c1 2300 	strd	r2, r3, [r1]
    Sy[3] = c[0] * Sy[3] + s[0] * absxk;
 801b9fa:	f107 0350 	add.w	r3, r7, #80	; 0x50
 801b9fe:	e9d3 0100 	ldrd	r0, r1, [r3]
 801ba02:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 801ba06:	3318      	adds	r3, #24
 801ba08:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ba0c:	f7e4 fde6 	bl	80005dc <__aeabi_dmul>
 801ba10:	4602      	mov	r2, r0
 801ba12:	460b      	mov	r3, r1
 801ba14:	4690      	mov	r8, r2
 801ba16:	4699      	mov	r9, r3
 801ba18:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801ba1c:	e9d3 0100 	ldrd	r0, r1, [r3]
 801ba20:	e9d7 239e 	ldrd	r2, r3, [r7, #632]	; 0x278
 801ba24:	f7e4 fdda 	bl	80005dc <__aeabi_dmul>
 801ba28:	4602      	mov	r2, r0
 801ba2a:	460b      	mov	r3, r1
 801ba2c:	4610      	mov	r0, r2
 801ba2e:	4619      	mov	r1, r3
 801ba30:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 801ba34:	f103 0418 	add.w	r4, r3, #24
 801ba38:	4602      	mov	r2, r0
 801ba3a:	460b      	mov	r3, r1
 801ba3c:	4640      	mov	r0, r8
 801ba3e:	4649      	mov	r1, r9
 801ba40:	f7e4 fc16 	bl	8000270 <__adddf3>
 801ba44:	4602      	mov	r2, r0
 801ba46:	460b      	mov	r3, r1
 801ba48:	e9c4 2300 	strd	r2, r3, [r4]
    rotate_LZ7ctbe0(Sy[4], temp, &c[1], &s[1], &Sy[4]);
 801ba4c:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 801ba50:	3320      	adds	r3, #32
 801ba52:	ed93 7b00 	vldr	d7, [r3]
 801ba56:	f107 0318 	add.w	r3, r7, #24
 801ba5a:	ed93 6b00 	vldr	d6, [r3]
 801ba5e:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 801ba62:	f103 0220 	add.w	r2, r3, #32
 801ba66:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801ba6a:	f103 0108 	add.w	r1, r3, #8
 801ba6e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 801ba72:	3308      	adds	r3, #8
 801ba74:	4618      	mov	r0, r3
 801ba76:	eeb0 1a46 	vmov.f32	s2, s12
 801ba7a:	eef0 1a66 	vmov.f32	s3, s13
 801ba7e:	eeb0 0a47 	vmov.f32	s0, s14
 801ba82:	eef0 0a67 	vmov.f32	s1, s15
 801ba86:	f003 ffa9 	bl	801f9dc <rotate_LZ7ctbe0>
    temp = b_t;
 801ba8a:	f107 0118 	add.w	r1, r7, #24
 801ba8e:	e9d7 239c 	ldrd	r2, r3, [r7, #624]	; 0x270
 801ba92:	e9c1 2300 	strd	r2, r3, [r1]
    for (iAcol = 0; iAcol < 2; iAcol++) {
 801ba96:	2300      	movs	r3, #0
 801ba98:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 801ba9c:	e06f      	b.n	801bb7e <UTMeanCovSqrt_C2vgLQ4W+0x7b2>
 801ba9e:	bf00      	nop
 801baa0:	bff00000 	.word	0xbff00000
 801baa4:	3ff00000 	.word	0x3ff00000
      scale = s[iAcol] * temp;
 801baa8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 801baac:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801bab0:	00db      	lsls	r3, r3, #3
 801bab2:	4413      	add	r3, r2
 801bab4:	e9d3 0100 	ldrd	r0, r1, [r3]
 801bab8:	f107 0318 	add.w	r3, r7, #24
 801babc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bac0:	f7e4 fd8c 	bl	80005dc <__aeabi_dmul>
 801bac4:	4602      	mov	r2, r0
 801bac6:	460b      	mov	r3, r1
 801bac8:	e9c7 23aa 	strd	r2, r3, [r7, #680]	; 0x2a8
      absxk = Sy[iAcol + 6];
 801bacc:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801bad0:	3306      	adds	r3, #6
 801bad2:	00db      	lsls	r3, r3, #3
 801bad4:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801bad8:	4413      	add	r3, r2
 801bada:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bade:	e9c7 239e 	strd	r2, r3, [r7, #632]	; 0x278
      temp = c[iAcol] * temp - absxk * s[iAcol];
 801bae2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801bae6:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801baea:	00db      	lsls	r3, r3, #3
 801baec:	4413      	add	r3, r2
 801baee:	e9d3 0100 	ldrd	r0, r1, [r3]
 801baf2:	f107 0318 	add.w	r3, r7, #24
 801baf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bafa:	f7e4 fd6f 	bl	80005dc <__aeabi_dmul>
 801bafe:	4602      	mov	r2, r0
 801bb00:	460b      	mov	r3, r1
 801bb02:	4614      	mov	r4, r2
 801bb04:	461d      	mov	r5, r3
 801bb06:	f107 0238 	add.w	r2, r7, #56	; 0x38
 801bb0a:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801bb0e:	00db      	lsls	r3, r3, #3
 801bb10:	4413      	add	r3, r2
 801bb12:	e9d3 0100 	ldrd	r0, r1, [r3]
 801bb16:	e9d7 239e 	ldrd	r2, r3, [r7, #632]	; 0x278
 801bb1a:	f7e4 fd5f 	bl	80005dc <__aeabi_dmul>
 801bb1e:	4602      	mov	r2, r0
 801bb20:	460b      	mov	r3, r1
 801bb22:	4620      	mov	r0, r4
 801bb24:	4629      	mov	r1, r5
 801bb26:	f7e4 fba1 	bl	800026c <__aeabi_dsub>
 801bb2a:	4602      	mov	r2, r0
 801bb2c:	460b      	mov	r3, r1
 801bb2e:	f107 0118 	add.w	r1, r7, #24
 801bb32:	e9c1 2300 	strd	r2, r3, [r1]
      Sy[iAcol + 6] = absxk * c[iAcol] + scale;
 801bb36:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801bb3a:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801bb3e:	00db      	lsls	r3, r3, #3
 801bb40:	4413      	add	r3, r2
 801bb42:	e9d3 0100 	ldrd	r0, r1, [r3]
 801bb46:	e9d7 239e 	ldrd	r2, r3, [r7, #632]	; 0x278
 801bb4a:	f7e4 fd47 	bl	80005dc <__aeabi_dmul>
 801bb4e:	4602      	mov	r2, r0
 801bb50:	460b      	mov	r3, r1
 801bb52:	4610      	mov	r0, r2
 801bb54:	4619      	mov	r1, r3
 801bb56:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801bb5a:	3306      	adds	r3, #6
 801bb5c:	00db      	lsls	r3, r3, #3
 801bb5e:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801bb62:	18d4      	adds	r4, r2, r3
 801bb64:	e9d7 23aa 	ldrd	r2, r3, [r7, #680]	; 0x2a8
 801bb68:	f7e4 fb82 	bl	8000270 <__adddf3>
 801bb6c:	4602      	mov	r2, r0
 801bb6e:	460b      	mov	r3, r1
 801bb70:	e9c4 2300 	strd	r2, r3, [r4]
    for (iAcol = 0; iAcol < 2; iAcol++) {
 801bb74:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801bb78:	3301      	adds	r3, #1
 801bb7a:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 801bb7e:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801bb82:	2b01      	cmp	r3, #1
 801bb84:	dd90      	ble.n	801baa8 <UTMeanCovSqrt_C2vgLQ4W+0x6dc>
    }

    rotate_LZ7ctbe0(Sy[8], temp, &c[2], &s[2], &Sy[8]);
 801bb86:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 801bb8a:	3340      	adds	r3, #64	; 0x40
 801bb8c:	ed93 7b00 	vldr	d7, [r3]
 801bb90:	f107 0318 	add.w	r3, r7, #24
 801bb94:	ed93 6b00 	vldr	d6, [r3]
 801bb98:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 801bb9c:	f103 0240 	add.w	r2, r3, #64	; 0x40
 801bba0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801bba4:	f103 0110 	add.w	r1, r3, #16
 801bba8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 801bbac:	3310      	adds	r3, #16
 801bbae:	4618      	mov	r0, r3
 801bbb0:	eeb0 1a46 	vmov.f32	s2, s12
 801bbb4:	eef0 1a66 	vmov.f32	s3, s13
 801bbb8:	eeb0 0a47 	vmov.f32	s0, s14
 801bbbc:	eef0 0a67 	vmov.f32	s1, s15
 801bbc0:	f003 ff0c 	bl	801f9dc <rotate_LZ7ctbe0>
    kk = 0;
 801bbc4:	2300      	movs	r3, #0
 801bbc6:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
    for (iAcol = 0; iAcol < 3; iAcol++) {
 801bbca:	2300      	movs	r3, #0
 801bbcc:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 801bbd0:	e03d      	b.n	801bc4e <UTMeanCovSqrt_C2vgLQ4W+0x882>
      Sy_0[kk] = Sy[iAcol];
 801bbd2:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801bbd6:	00db      	lsls	r3, r3, #3
 801bbd8:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801bbdc:	4413      	add	r3, r2
 801bbde:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bbe2:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 801bbe6:	f8d7 128c 	ldr.w	r1, [r7, #652]	; 0x28c
 801bbea:	00c9      	lsls	r1, r1, #3
 801bbec:	4401      	add	r1, r0
 801bbee:	e9c1 2300 	strd	r2, r3, [r1]
      Sy_0[kk + 1] = Sy[iAcol + 3];
 801bbf2:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801bbf6:	3303      	adds	r3, #3
 801bbf8:	00db      	lsls	r3, r3, #3
 801bbfa:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801bbfe:	4413      	add	r3, r2
 801bc00:	f8d7 228c 	ldr.w	r2, [r7, #652]	; 0x28c
 801bc04:	1c51      	adds	r1, r2, #1
 801bc06:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bc0a:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 801bc0e:	00c9      	lsls	r1, r1, #3
 801bc10:	4401      	add	r1, r0
 801bc12:	e9c1 2300 	strd	r2, r3, [r1]
      Sy_0[kk + 2] = Sy[iAcol + 6];
 801bc16:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801bc1a:	3306      	adds	r3, #6
 801bc1c:	00db      	lsls	r3, r3, #3
 801bc1e:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801bc22:	4413      	add	r3, r2
 801bc24:	f8d7 228c 	ldr.w	r2, [r7, #652]	; 0x28c
 801bc28:	1c91      	adds	r1, r2, #2
 801bc2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bc2e:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 801bc32:	00c9      	lsls	r1, r1, #3
 801bc34:	4401      	add	r1, r0
 801bc36:	e9c1 2300 	strd	r2, r3, [r1]
      kk += 3;
 801bc3a:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801bc3e:	3303      	adds	r3, #3
 801bc40:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
    for (iAcol = 0; iAcol < 3; iAcol++) {
 801bc44:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801bc48:	3301      	adds	r3, #1
 801bc4a:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 801bc4e:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801bc52:	2b02      	cmp	r3, #2
 801bc54:	ddbd      	ble.n	801bbd2 <UTMeanCovSqrt_C2vgLQ4W+0x806>
    }

    for (kk = 0; kk < 9; kk++) {
 801bc56:	2300      	movs	r3, #0
 801bc58:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 801bc5c:	e01a      	b.n	801bc94 <UTMeanCovSqrt_C2vgLQ4W+0x8c8>
      Sy[kk] = signOOM * Sy_0[kk];
 801bc5e:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 801bc62:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801bc66:	00db      	lsls	r3, r3, #3
 801bc68:	4413      	add	r3, r2
 801bc6a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801bc6e:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801bc72:	00db      	lsls	r3, r3, #3
 801bc74:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801bc78:	18d4      	adds	r4, r2, r3
 801bc7a:	e9d7 23a8 	ldrd	r2, r3, [r7, #672]	; 0x2a0
 801bc7e:	f7e4 fcad 	bl	80005dc <__aeabi_dmul>
 801bc82:	4602      	mov	r2, r0
 801bc84:	460b      	mov	r3, r1
 801bc86:	e9c4 2300 	strd	r2, r3, [r4]
    for (kk = 0; kk < 9; kk++) {
 801bc8a:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801bc8e:	3301      	adds	r3, #1
 801bc90:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 801bc94:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801bc98:	2b08      	cmp	r3, #8
 801bc9a:	dde0      	ble.n	801bc5e <UTMeanCovSqrt_C2vgLQ4W+0x892>
 801bc9c:	f000 bf6e 	b.w	801cb7c <UTMeanCovSqrt_C2vgLQ4W+0x17b0>
    }
  } else {
    boolean_T errorCondition;
    boolean_T guard1 = false;
 801bca0:	2300      	movs	r3, #0
 801bca2:	f887 328a 	strb.w	r3, [r7, #650]	; 0x28a
    for (iAcol = 0; iAcol < 2; iAcol++) {
 801bca6:	2300      	movs	r3, #0
 801bca8:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 801bcac:	e011      	b.n	801bcd2 <UTMeanCovSqrt_C2vgLQ4W+0x906>
      Sy[iAcol + 1] = 0.0;
 801bcae:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801bcb2:	3301      	adds	r3, #1
 801bcb4:	00db      	lsls	r3, r3, #3
 801bcb6:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801bcba:	18d1      	adds	r1, r2, r3
 801bcbc:	f04f 0200 	mov.w	r2, #0
 801bcc0:	f04f 0300 	mov.w	r3, #0
 801bcc4:	e9c1 2300 	strd	r2, r3, [r1]
    for (iAcol = 0; iAcol < 2; iAcol++) {
 801bcc8:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801bccc:	3301      	adds	r3, #1
 801bcce:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 801bcd2:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801bcd6:	2b01      	cmp	r3, #1
 801bcd8:	dde9      	ble.n	801bcae <UTMeanCovSqrt_C2vgLQ4W+0x8e2>
    }

    Sy[5] = 0.0;
 801bcda:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 801bcde:	f103 0128 	add.w	r1, r3, #40	; 0x28
 801bce2:	f04f 0200 	mov.w	r2, #0
 801bce6:	f04f 0300 	mov.w	r3, #0
 801bcea:	e9c1 2300 	strd	r2, r3, [r1]
    errorCondition = (Sy[0] == 0.0);
 801bcee:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 801bcf2:	e9d3 0100 	ldrd	r0, r1, [r3]
 801bcf6:	2301      	movs	r3, #1
 801bcf8:	461c      	mov	r4, r3
 801bcfa:	f04f 0200 	mov.w	r2, #0
 801bcfe:	f04f 0300 	mov.w	r3, #0
 801bd02:	f7e4 fed3 	bl	8000aac <__aeabi_dcmpeq>
 801bd06:	4603      	mov	r3, r0
 801bd08:	2b00      	cmp	r3, #0
 801bd0a:	d101      	bne.n	801bd10 <UTMeanCovSqrt_C2vgLQ4W+0x944>
 801bd0c:	2300      	movs	r3, #0
 801bd0e:	461c      	mov	r4, r3
 801bd10:	b2e3      	uxtb	r3, r4
 801bd12:	f887 328b 	strb.w	r3, [r7, #651]	; 0x28b
    if (!errorCondition) {
 801bd16:	f897 328b 	ldrb.w	r3, [r7, #651]	; 0x28b
 801bd1a:	2b00      	cmp	r3, #0
 801bd1c:	d114      	bne.n	801bd48 <UTMeanCovSqrt_C2vgLQ4W+0x97c>
      errorCondition = (Sy[4] == 0.0);
 801bd1e:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 801bd22:	3320      	adds	r3, #32
 801bd24:	e9d3 0100 	ldrd	r0, r1, [r3]
 801bd28:	2301      	movs	r3, #1
 801bd2a:	461c      	mov	r4, r3
 801bd2c:	f04f 0200 	mov.w	r2, #0
 801bd30:	f04f 0300 	mov.w	r3, #0
 801bd34:	f7e4 feba 	bl	8000aac <__aeabi_dcmpeq>
 801bd38:	4603      	mov	r3, r0
 801bd3a:	2b00      	cmp	r3, #0
 801bd3c:	d101      	bne.n	801bd42 <UTMeanCovSqrt_C2vgLQ4W+0x976>
 801bd3e:	2300      	movs	r3, #0
 801bd40:	461c      	mov	r4, r3
 801bd42:	b2e3      	uxtb	r3, r4
 801bd44:	f887 328b 	strb.w	r3, [r7, #651]	; 0x28b
    }

    if (!errorCondition) {
 801bd48:	f897 328b 	ldrb.w	r3, [r7, #651]	; 0x28b
 801bd4c:	2b00      	cmp	r3, #0
 801bd4e:	d114      	bne.n	801bd7a <UTMeanCovSqrt_C2vgLQ4W+0x9ae>
      errorCondition = (Sy[8] == 0.0);
 801bd50:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 801bd54:	3340      	adds	r3, #64	; 0x40
 801bd56:	e9d3 0100 	ldrd	r0, r1, [r3]
 801bd5a:	2301      	movs	r3, #1
 801bd5c:	461c      	mov	r4, r3
 801bd5e:	f04f 0200 	mov.w	r2, #0
 801bd62:	f04f 0300 	mov.w	r3, #0
 801bd66:	f7e4 fea1 	bl	8000aac <__aeabi_dcmpeq>
 801bd6a:	4603      	mov	r3, r0
 801bd6c:	2b00      	cmp	r3, #0
 801bd6e:	d101      	bne.n	801bd74 <UTMeanCovSqrt_C2vgLQ4W+0x9a8>
 801bd70:	2300      	movs	r3, #0
 801bd72:	461c      	mov	r4, r3
 801bd74:	b2e3      	uxtb	r3, r4
 801bd76:	f887 328b 	strb.w	r3, [r7, #651]	; 0x28b
    }

    guard1 = false;
 801bd7a:	2300      	movs	r3, #0
 801bd7c:	f887 328a 	strb.w	r3, [r7, #650]	; 0x28a
    if (errorCondition) {
 801bd80:	f897 328b 	ldrb.w	r3, [r7, #651]	; 0x28b
 801bd84:	2b00      	cmp	r3, #0
 801bd86:	d003      	beq.n	801bd90 <UTMeanCovSqrt_C2vgLQ4W+0x9c4>
      guard1 = true;
 801bd88:	2301      	movs	r3, #1
 801bd8a:	f887 328a 	strb.w	r3, [r7, #650]	; 0x28a
 801bd8e:	e394      	b.n	801c4ba <UTMeanCovSqrt_C2vgLQ4W+0x10ee>
    } else {
      x[2] = b_t;
 801bd90:	f107 0120 	add.w	r1, r7, #32
 801bd94:	e9d7 239c 	ldrd	r2, r3, [r7, #624]	; 0x270
 801bd98:	e9c1 2304 	strd	r2, r3, [r1, #16]
      x[0] = scale / Sy[0];
 801bd9c:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 801bda0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bda4:	e9d7 01aa 	ldrd	r0, r1, [r7, #680]	; 0x2a8
 801bda8:	f7e4 fd42 	bl	8000830 <__aeabi_ddiv>
 801bdac:	4602      	mov	r2, r0
 801bdae:	460b      	mov	r3, r1
 801bdb0:	f107 0120 	add.w	r1, r7, #32
 801bdb4:	e9c1 2300 	strd	r2, r3, [r1]
      x[1] = (absxk - x[0] * Sy[3]) / Sy[4];
 801bdb8:	f107 0320 	add.w	r3, r7, #32
 801bdbc:	e9d3 0100 	ldrd	r0, r1, [r3]
 801bdc0:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 801bdc4:	3318      	adds	r3, #24
 801bdc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bdca:	f7e4 fc07 	bl	80005dc <__aeabi_dmul>
 801bdce:	4602      	mov	r2, r0
 801bdd0:	460b      	mov	r3, r1
 801bdd2:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	; 0x278
 801bdd6:	f7e4 fa49 	bl	800026c <__aeabi_dsub>
 801bdda:	4602      	mov	r2, r0
 801bddc:	460b      	mov	r3, r1
 801bdde:	4610      	mov	r0, r2
 801bde0:	4619      	mov	r1, r3
 801bde2:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 801bde6:	3320      	adds	r3, #32
 801bde8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bdec:	f7e4 fd20 	bl	8000830 <__aeabi_ddiv>
 801bdf0:	4602      	mov	r2, r0
 801bdf2:	460b      	mov	r3, r1
 801bdf4:	f107 0120 	add.w	r1, r7, #32
 801bdf8:	e9c1 2302 	strd	r2, r3, [r1, #8]
      temp = b_t;
 801bdfc:	f107 0118 	add.w	r1, r7, #24
 801be00:	e9d7 239c 	ldrd	r2, r3, [r7, #624]	; 0x270
 801be04:	e9c1 2300 	strd	r2, r3, [r1]
      for (kk = 0; kk < 2; kk++) {
 801be08:	2300      	movs	r3, #0
 801be0a:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 801be0e:	e027      	b.n	801be60 <UTMeanCovSqrt_C2vgLQ4W+0xa94>
        temp -= Sy[kk + 6] * x[kk];
 801be10:	f107 0318 	add.w	r3, r7, #24
 801be14:	e9d3 4500 	ldrd	r4, r5, [r3]
 801be18:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801be1c:	3306      	adds	r3, #6
 801be1e:	00db      	lsls	r3, r3, #3
 801be20:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801be24:	4413      	add	r3, r2
 801be26:	e9d3 0100 	ldrd	r0, r1, [r3]
 801be2a:	f107 0220 	add.w	r2, r7, #32
 801be2e:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801be32:	00db      	lsls	r3, r3, #3
 801be34:	4413      	add	r3, r2
 801be36:	e9d3 2300 	ldrd	r2, r3, [r3]
 801be3a:	f7e4 fbcf 	bl	80005dc <__aeabi_dmul>
 801be3e:	4602      	mov	r2, r0
 801be40:	460b      	mov	r3, r1
 801be42:	4620      	mov	r0, r4
 801be44:	4629      	mov	r1, r5
 801be46:	f7e4 fa11 	bl	800026c <__aeabi_dsub>
 801be4a:	4602      	mov	r2, r0
 801be4c:	460b      	mov	r3, r1
 801be4e:	f107 0118 	add.w	r1, r7, #24
 801be52:	e9c1 2300 	strd	r2, r3, [r1]
      for (kk = 0; kk < 2; kk++) {
 801be56:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801be5a:	3301      	adds	r3, #1
 801be5c:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 801be60:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801be64:	2b01      	cmp	r3, #1
 801be66:	ddd3      	ble.n	801be10 <UTMeanCovSqrt_C2vgLQ4W+0xa44>
      }

      x[2] = temp / Sy[8];
 801be68:	f107 0318 	add.w	r3, r7, #24
 801be6c:	e9d3 0100 	ldrd	r0, r1, [r3]
 801be70:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 801be74:	3340      	adds	r3, #64	; 0x40
 801be76:	e9d3 2300 	ldrd	r2, r3, [r3]
 801be7a:	f7e4 fcd9 	bl	8000830 <__aeabi_ddiv>
 801be7e:	4602      	mov	r2, r0
 801be80:	460b      	mov	r3, r1
 801be82:	f107 0120 	add.w	r1, r7, #32
 801be86:	e9c1 2304 	strd	r2, r3, [r1, #16]
      scale = 3.3121686421112381E-170;
 801be8a:	f04f 0200 	mov.w	r2, #0
 801be8e:	f04f 53e6 	mov.w	r3, #482344960	; 0x1cc00000
 801be92:	e9c7 23aa 	strd	r2, r3, [r7, #680]	; 0x2a8
      absxk = fabs(x[0]);
 801be96:	f107 0320 	add.w	r3, r7, #32
 801be9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801be9e:	4611      	mov	r1, r2
 801bea0:	f8c7 1278 	str.w	r1, [r7, #632]	; 0x278
 801bea4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801bea8:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
      if (absxk > 3.3121686421112381E-170) {
 801beac:	f04f 0200 	mov.w	r2, #0
 801beb0:	f04f 53e6 	mov.w	r3, #482344960	; 0x1cc00000
 801beb4:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	; 0x278
 801beb8:	f7e4 fe20 	bl	8000afc <__aeabi_dcmpgt>
 801bebc:	4603      	mov	r3, r0
 801bebe:	2b00      	cmp	r3, #0
 801bec0:	d00b      	beq.n	801beda <UTMeanCovSqrt_C2vgLQ4W+0xb0e>
        temp = 1.0;
 801bec2:	f107 0118 	add.w	r1, r7, #24
 801bec6:	f04f 0200 	mov.w	r2, #0
 801beca:	4b85      	ldr	r3, [pc, #532]	; (801c0e0 <UTMeanCovSqrt_C2vgLQ4W+0xd14>)
 801becc:	e9c1 2300 	strd	r2, r3, [r1]
        scale = absxk;
 801bed0:	e9d7 239e 	ldrd	r2, r3, [r7, #632]	; 0x278
 801bed4:	e9c7 23aa 	strd	r2, r3, [r7, #680]	; 0x2a8
 801bed8:	e017      	b.n	801bf0a <UTMeanCovSqrt_C2vgLQ4W+0xb3e>
      } else {
        b_t = absxk / 3.3121686421112381E-170;
 801beda:	f04f 0200 	mov.w	r2, #0
 801bede:	f04f 53e6 	mov.w	r3, #482344960	; 0x1cc00000
 801bee2:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	; 0x278
 801bee6:	f7e4 fca3 	bl	8000830 <__aeabi_ddiv>
 801beea:	4602      	mov	r2, r0
 801beec:	460b      	mov	r3, r1
 801beee:	e9c7 239c 	strd	r2, r3, [r7, #624]	; 0x270
        temp = b_t * b_t;
 801bef2:	e9d7 239c 	ldrd	r2, r3, [r7, #624]	; 0x270
 801bef6:	e9d7 019c 	ldrd	r0, r1, [r7, #624]	; 0x270
 801befa:	f7e4 fb6f 	bl	80005dc <__aeabi_dmul>
 801befe:	4602      	mov	r2, r0
 801bf00:	460b      	mov	r3, r1
 801bf02:	f107 0118 	add.w	r1, r7, #24
 801bf06:	e9c1 2300 	strd	r2, r3, [r1]
      }

      absxk = fabs(x[1]);
 801bf0a:	f107 0320 	add.w	r3, r7, #32
 801bf0e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 801bf12:	4611      	mov	r1, r2
 801bf14:	f8c7 1278 	str.w	r1, [r7, #632]	; 0x278
 801bf18:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801bf1c:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
      if (absxk > scale) {
 801bf20:	e9d7 23aa 	ldrd	r2, r3, [r7, #680]	; 0x2a8
 801bf24:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	; 0x278
 801bf28:	f7e4 fde8 	bl	8000afc <__aeabi_dcmpgt>
 801bf2c:	4603      	mov	r3, r0
 801bf2e:	2b00      	cmp	r3, #0
 801bf30:	d02d      	beq.n	801bf8e <UTMeanCovSqrt_C2vgLQ4W+0xbc2>
        b_t = scale / absxk;
 801bf32:	e9d7 239e 	ldrd	r2, r3, [r7, #632]	; 0x278
 801bf36:	e9d7 01aa 	ldrd	r0, r1, [r7, #680]	; 0x2a8
 801bf3a:	f7e4 fc79 	bl	8000830 <__aeabi_ddiv>
 801bf3e:	4602      	mov	r2, r0
 801bf40:	460b      	mov	r3, r1
 801bf42:	e9c7 239c 	strd	r2, r3, [r7, #624]	; 0x270
        temp = temp * b_t * b_t + 1.0;
 801bf46:	f107 0318 	add.w	r3, r7, #24
 801bf4a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801bf4e:	e9d7 239c 	ldrd	r2, r3, [r7, #624]	; 0x270
 801bf52:	f7e4 fb43 	bl	80005dc <__aeabi_dmul>
 801bf56:	4602      	mov	r2, r0
 801bf58:	460b      	mov	r3, r1
 801bf5a:	4610      	mov	r0, r2
 801bf5c:	4619      	mov	r1, r3
 801bf5e:	e9d7 239c 	ldrd	r2, r3, [r7, #624]	; 0x270
 801bf62:	f7e4 fb3b 	bl	80005dc <__aeabi_dmul>
 801bf66:	4602      	mov	r2, r0
 801bf68:	460b      	mov	r3, r1
 801bf6a:	4610      	mov	r0, r2
 801bf6c:	4619      	mov	r1, r3
 801bf6e:	f04f 0200 	mov.w	r2, #0
 801bf72:	4b5b      	ldr	r3, [pc, #364]	; (801c0e0 <UTMeanCovSqrt_C2vgLQ4W+0xd14>)
 801bf74:	f7e4 f97c 	bl	8000270 <__adddf3>
 801bf78:	4602      	mov	r2, r0
 801bf7a:	460b      	mov	r3, r1
 801bf7c:	f107 0118 	add.w	r1, r7, #24
 801bf80:	e9c1 2300 	strd	r2, r3, [r1]
        scale = absxk;
 801bf84:	e9d7 239e 	ldrd	r2, r3, [r7, #632]	; 0x278
 801bf88:	e9c7 23aa 	strd	r2, r3, [r7, #680]	; 0x2a8
 801bf8c:	e01f      	b.n	801bfce <UTMeanCovSqrt_C2vgLQ4W+0xc02>
      } else {
        b_t = absxk / scale;
 801bf8e:	e9d7 23aa 	ldrd	r2, r3, [r7, #680]	; 0x2a8
 801bf92:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	; 0x278
 801bf96:	f7e4 fc4b 	bl	8000830 <__aeabi_ddiv>
 801bf9a:	4602      	mov	r2, r0
 801bf9c:	460b      	mov	r3, r1
 801bf9e:	e9c7 239c 	strd	r2, r3, [r7, #624]	; 0x270
        temp += b_t * b_t;
 801bfa2:	e9d7 239c 	ldrd	r2, r3, [r7, #624]	; 0x270
 801bfa6:	e9d7 019c 	ldrd	r0, r1, [r7, #624]	; 0x270
 801bfaa:	f7e4 fb17 	bl	80005dc <__aeabi_dmul>
 801bfae:	4602      	mov	r2, r0
 801bfb0:	460b      	mov	r3, r1
 801bfb2:	4610      	mov	r0, r2
 801bfb4:	4619      	mov	r1, r3
 801bfb6:	f107 0318 	add.w	r3, r7, #24
 801bfba:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bfbe:	f7e4 f957 	bl	8000270 <__adddf3>
 801bfc2:	4602      	mov	r2, r0
 801bfc4:	460b      	mov	r3, r1
 801bfc6:	f107 0118 	add.w	r1, r7, #24
 801bfca:	e9c1 2300 	strd	r2, r3, [r1]
      }

      absxk = fabs(x[2]);
 801bfce:	f107 0320 	add.w	r3, r7, #32
 801bfd2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 801bfd6:	4611      	mov	r1, r2
 801bfd8:	f8c7 1278 	str.w	r1, [r7, #632]	; 0x278
 801bfdc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801bfe0:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
      if (absxk > scale) {
 801bfe4:	e9d7 23aa 	ldrd	r2, r3, [r7, #680]	; 0x2a8
 801bfe8:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	; 0x278
 801bfec:	f7e4 fd86 	bl	8000afc <__aeabi_dcmpgt>
 801bff0:	4603      	mov	r3, r0
 801bff2:	2b00      	cmp	r3, #0
 801bff4:	d02d      	beq.n	801c052 <UTMeanCovSqrt_C2vgLQ4W+0xc86>
        b_t = scale / absxk;
 801bff6:	e9d7 239e 	ldrd	r2, r3, [r7, #632]	; 0x278
 801bffa:	e9d7 01aa 	ldrd	r0, r1, [r7, #680]	; 0x2a8
 801bffe:	f7e4 fc17 	bl	8000830 <__aeabi_ddiv>
 801c002:	4602      	mov	r2, r0
 801c004:	460b      	mov	r3, r1
 801c006:	e9c7 239c 	strd	r2, r3, [r7, #624]	; 0x270
        temp = temp * b_t * b_t + 1.0;
 801c00a:	f107 0318 	add.w	r3, r7, #24
 801c00e:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c012:	e9d7 239c 	ldrd	r2, r3, [r7, #624]	; 0x270
 801c016:	f7e4 fae1 	bl	80005dc <__aeabi_dmul>
 801c01a:	4602      	mov	r2, r0
 801c01c:	460b      	mov	r3, r1
 801c01e:	4610      	mov	r0, r2
 801c020:	4619      	mov	r1, r3
 801c022:	e9d7 239c 	ldrd	r2, r3, [r7, #624]	; 0x270
 801c026:	f7e4 fad9 	bl	80005dc <__aeabi_dmul>
 801c02a:	4602      	mov	r2, r0
 801c02c:	460b      	mov	r3, r1
 801c02e:	4610      	mov	r0, r2
 801c030:	4619      	mov	r1, r3
 801c032:	f04f 0200 	mov.w	r2, #0
 801c036:	4b2a      	ldr	r3, [pc, #168]	; (801c0e0 <UTMeanCovSqrt_C2vgLQ4W+0xd14>)
 801c038:	f7e4 f91a 	bl	8000270 <__adddf3>
 801c03c:	4602      	mov	r2, r0
 801c03e:	460b      	mov	r3, r1
 801c040:	f107 0118 	add.w	r1, r7, #24
 801c044:	e9c1 2300 	strd	r2, r3, [r1]
        scale = absxk;
 801c048:	e9d7 239e 	ldrd	r2, r3, [r7, #632]	; 0x278
 801c04c:	e9c7 23aa 	strd	r2, r3, [r7, #680]	; 0x2a8
 801c050:	e01f      	b.n	801c092 <UTMeanCovSqrt_C2vgLQ4W+0xcc6>
      } else {
        b_t = absxk / scale;
 801c052:	e9d7 23aa 	ldrd	r2, r3, [r7, #680]	; 0x2a8
 801c056:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	; 0x278
 801c05a:	f7e4 fbe9 	bl	8000830 <__aeabi_ddiv>
 801c05e:	4602      	mov	r2, r0
 801c060:	460b      	mov	r3, r1
 801c062:	e9c7 239c 	strd	r2, r3, [r7, #624]	; 0x270
        temp += b_t * b_t;
 801c066:	e9d7 239c 	ldrd	r2, r3, [r7, #624]	; 0x270
 801c06a:	e9d7 019c 	ldrd	r0, r1, [r7, #624]	; 0x270
 801c06e:	f7e4 fab5 	bl	80005dc <__aeabi_dmul>
 801c072:	4602      	mov	r2, r0
 801c074:	460b      	mov	r3, r1
 801c076:	4610      	mov	r0, r2
 801c078:	4619      	mov	r1, r3
 801c07a:	f107 0318 	add.w	r3, r7, #24
 801c07e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c082:	f7e4 f8f5 	bl	8000270 <__adddf3>
 801c086:	4602      	mov	r2, r0
 801c088:	460b      	mov	r3, r1
 801c08a:	f107 0118 	add.w	r1, r7, #24
 801c08e:	e9c1 2300 	strd	r2, r3, [r1]
      }

      temp = scale * sqrt(temp);
 801c092:	f107 0318 	add.w	r3, r7, #24
 801c096:	ed93 7b00 	vldr	d7, [r3]
 801c09a:	eeb0 0a47 	vmov.f32	s0, s14
 801c09e:	eef0 0a67 	vmov.f32	s1, s15
 801c0a2:	f012 fc3d 	bl	802e920 <sqrt>
 801c0a6:	ec51 0b10 	vmov	r0, r1, d0
 801c0aa:	e9d7 23aa 	ldrd	r2, r3, [r7, #680]	; 0x2a8
 801c0ae:	f7e4 fa95 	bl	80005dc <__aeabi_dmul>
 801c0b2:	4602      	mov	r2, r0
 801c0b4:	460b      	mov	r3, r1
 801c0b6:	f107 0118 	add.w	r1, r7, #24
 801c0ba:	e9c1 2300 	strd	r2, r3, [r1]
      if (temp >= 1.0) {
 801c0be:	f107 0318 	add.w	r3, r7, #24
 801c0c2:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c0c6:	f04f 0200 	mov.w	r2, #0
 801c0ca:	4b05      	ldr	r3, [pc, #20]	; (801c0e0 <UTMeanCovSqrt_C2vgLQ4W+0xd14>)
 801c0cc:	f7e4 fd0c 	bl	8000ae8 <__aeabi_dcmpge>
 801c0d0:	4603      	mov	r3, r0
 801c0d2:	2b00      	cmp	r3, #0
 801c0d4:	d006      	beq.n	801c0e4 <UTMeanCovSqrt_C2vgLQ4W+0xd18>
        guard1 = true;
 801c0d6:	2301      	movs	r3, #1
 801c0d8:	f887 328a 	strb.w	r3, [r7, #650]	; 0x28a
 801c0dc:	e1ed      	b.n	801c4ba <UTMeanCovSqrt_C2vgLQ4W+0x10ee>
 801c0de:	bf00      	nop
 801c0e0:	3ff00000 	.word	0x3ff00000
      } else {
        rotate_LZ7ctbe0(sqrt(1.0 - temp * temp), x[2], &c[2], &s[2], &temp);
 801c0e4:	f107 0318 	add.w	r3, r7, #24
 801c0e8:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c0ec:	f107 0318 	add.w	r3, r7, #24
 801c0f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c0f4:	f7e4 fa72 	bl	80005dc <__aeabi_dmul>
 801c0f8:	4602      	mov	r2, r0
 801c0fa:	460b      	mov	r3, r1
 801c0fc:	f04f 0000 	mov.w	r0, #0
 801c100:	49b4      	ldr	r1, [pc, #720]	; (801c3d4 <UTMeanCovSqrt_C2vgLQ4W+0x1008>)
 801c102:	f7e4 f8b3 	bl	800026c <__aeabi_dsub>
 801c106:	4602      	mov	r2, r0
 801c108:	460b      	mov	r3, r1
 801c10a:	ec43 2b17 	vmov	d7, r2, r3
 801c10e:	eeb0 0a47 	vmov.f32	s0, s14
 801c112:	eef0 0a67 	vmov.f32	s1, s15
 801c116:	f012 fc03 	bl	802e920 <sqrt>
 801c11a:	eeb0 6a40 	vmov.f32	s12, s0
 801c11e:	eef0 6a60 	vmov.f32	s13, s1
 801c122:	f107 0320 	add.w	r3, r7, #32
 801c126:	ed93 7b04 	vldr	d7, [r3, #16]
 801c12a:	f107 0218 	add.w	r2, r7, #24
 801c12e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801c132:	f103 0110 	add.w	r1, r3, #16
 801c136:	f107 0350 	add.w	r3, r7, #80	; 0x50
 801c13a:	3310      	adds	r3, #16
 801c13c:	4618      	mov	r0, r3
 801c13e:	eeb0 1a47 	vmov.f32	s2, s14
 801c142:	eef0 1a67 	vmov.f32	s3, s15
 801c146:	eeb0 0a46 	vmov.f32	s0, s12
 801c14a:	eef0 0a66 	vmov.f32	s1, s13
 801c14e:	f003 fc45 	bl	801f9dc <rotate_LZ7ctbe0>
        x[2] = 0.0;
 801c152:	f107 0120 	add.w	r1, r7, #32
 801c156:	f04f 0200 	mov.w	r2, #0
 801c15a:	f04f 0300 	mov.w	r3, #0
 801c15e:	e9c1 2304 	strd	r2, r3, [r1, #16]
        rotate_LZ7ctbe0(temp, x[1], &c[1], &s[1], &temp);
 801c162:	f107 0318 	add.w	r3, r7, #24
 801c166:	ed93 7b00 	vldr	d7, [r3]
 801c16a:	f107 0320 	add.w	r3, r7, #32
 801c16e:	ed93 6b02 	vldr	d6, [r3, #8]
 801c172:	f107 0218 	add.w	r2, r7, #24
 801c176:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801c17a:	f103 0108 	add.w	r1, r3, #8
 801c17e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 801c182:	3308      	adds	r3, #8
 801c184:	4618      	mov	r0, r3
 801c186:	eeb0 1a46 	vmov.f32	s2, s12
 801c18a:	eef0 1a66 	vmov.f32	s3, s13
 801c18e:	eeb0 0a47 	vmov.f32	s0, s14
 801c192:	eef0 0a67 	vmov.f32	s1, s15
 801c196:	f003 fc21 	bl	801f9dc <rotate_LZ7ctbe0>
        x[1] = 0.0;
 801c19a:	f107 0120 	add.w	r1, r7, #32
 801c19e:	f04f 0200 	mov.w	r2, #0
 801c1a2:	f04f 0300 	mov.w	r3, #0
 801c1a6:	e9c1 2302 	strd	r2, r3, [r1, #8]
        rotate_LZ7ctbe0(temp, x[0], &c[0], &s[0], &temp);
 801c1aa:	f107 0318 	add.w	r3, r7, #24
 801c1ae:	ed93 7b00 	vldr	d7, [r3]
 801c1b2:	f107 0320 	add.w	r3, r7, #32
 801c1b6:	ed93 6b00 	vldr	d6, [r3]
 801c1ba:	f107 0218 	add.w	r2, r7, #24
 801c1be:	f107 0138 	add.w	r1, r7, #56	; 0x38
 801c1c2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 801c1c6:	4618      	mov	r0, r3
 801c1c8:	eeb0 1a46 	vmov.f32	s2, s12
 801c1cc:	eef0 1a66 	vmov.f32	s3, s13
 801c1d0:	eeb0 0a47 	vmov.f32	s0, s14
 801c1d4:	eef0 0a67 	vmov.f32	s1, s15
 801c1d8:	f003 fc00 	bl	801f9dc <rotate_LZ7ctbe0>
        x[0] = 0.0;
 801c1dc:	f107 0120 	add.w	r1, r7, #32
 801c1e0:	f04f 0200 	mov.w	r2, #0
 801c1e4:	f04f 0300 	mov.w	r3, #0
 801c1e8:	e9c1 2300 	strd	r2, r3, [r1]
        for (iAcol = 0; iAcol + 1 > 0; iAcol--) {
 801c1ec:	2300      	movs	r3, #0
 801c1ee:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 801c1f2:	e072      	b.n	801c2da <UTMeanCovSqrt_C2vgLQ4W+0xf0e>
          temp = s[iAcol] * Sy[iAcol];
 801c1f4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 801c1f8:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c1fc:	00db      	lsls	r3, r3, #3
 801c1fe:	4413      	add	r3, r2
 801c200:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c204:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c208:	00db      	lsls	r3, r3, #3
 801c20a:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801c20e:	4413      	add	r3, r2
 801c210:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c214:	f7e4 f9e2 	bl	80005dc <__aeabi_dmul>
 801c218:	4602      	mov	r2, r0
 801c21a:	460b      	mov	r3, r1
 801c21c:	f107 0118 	add.w	r1, r7, #24
 801c220:	e9c1 2300 	strd	r2, r3, [r1]
          Sy[iAcol] = c[iAcol] * Sy[iAcol] - s[iAcol] * x[0];
 801c224:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801c228:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c22c:	00db      	lsls	r3, r3, #3
 801c22e:	4413      	add	r3, r2
 801c230:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c234:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c238:	00db      	lsls	r3, r3, #3
 801c23a:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801c23e:	4413      	add	r3, r2
 801c240:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c244:	f7e4 f9ca 	bl	80005dc <__aeabi_dmul>
 801c248:	4602      	mov	r2, r0
 801c24a:	460b      	mov	r3, r1
 801c24c:	4690      	mov	r8, r2
 801c24e:	4699      	mov	r9, r3
 801c250:	f107 0238 	add.w	r2, r7, #56	; 0x38
 801c254:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c258:	00db      	lsls	r3, r3, #3
 801c25a:	4413      	add	r3, r2
 801c25c:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c260:	f107 0320 	add.w	r3, r7, #32
 801c264:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c268:	f7e4 f9b8 	bl	80005dc <__aeabi_dmul>
 801c26c:	4602      	mov	r2, r0
 801c26e:	460b      	mov	r3, r1
 801c270:	4610      	mov	r0, r2
 801c272:	4619      	mov	r1, r3
 801c274:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c278:	00db      	lsls	r3, r3, #3
 801c27a:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801c27e:	18d4      	adds	r4, r2, r3
 801c280:	4602      	mov	r2, r0
 801c282:	460b      	mov	r3, r1
 801c284:	4640      	mov	r0, r8
 801c286:	4649      	mov	r1, r9
 801c288:	f7e3 fff0 	bl	800026c <__aeabi_dsub>
 801c28c:	4602      	mov	r2, r0
 801c28e:	460b      	mov	r3, r1
 801c290:	e9c4 2300 	strd	r2, r3, [r4]
          x[0] = c[iAcol] * x[0] + temp;
 801c294:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801c298:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c29c:	00db      	lsls	r3, r3, #3
 801c29e:	4413      	add	r3, r2
 801c2a0:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c2a4:	f107 0320 	add.w	r3, r7, #32
 801c2a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c2ac:	f7e4 f996 	bl	80005dc <__aeabi_dmul>
 801c2b0:	4602      	mov	r2, r0
 801c2b2:	460b      	mov	r3, r1
 801c2b4:	4610      	mov	r0, r2
 801c2b6:	4619      	mov	r1, r3
 801c2b8:	f107 0318 	add.w	r3, r7, #24
 801c2bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c2c0:	f7e3 ffd6 	bl	8000270 <__adddf3>
 801c2c4:	4602      	mov	r2, r0
 801c2c6:	460b      	mov	r3, r1
 801c2c8:	f107 0120 	add.w	r1, r7, #32
 801c2cc:	e9c1 2300 	strd	r2, r3, [r1]
        for (iAcol = 0; iAcol + 1 > 0; iAcol--) {
 801c2d0:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c2d4:	3b01      	subs	r3, #1
 801c2d6:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 801c2da:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c2de:	2b00      	cmp	r3, #0
 801c2e0:	da88      	bge.n	801c1f4 <UTMeanCovSqrt_C2vgLQ4W+0xe28>
        }

        for (iAcol = 1; iAcol + 1 > 0; iAcol--) {
 801c2e2:	2301      	movs	r3, #1
 801c2e4:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 801c2e8:	e06c      	b.n	801c3c4 <UTMeanCovSqrt_C2vgLQ4W+0xff8>
          absxk = Sy[iAcol + 3];
 801c2ea:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c2ee:	3303      	adds	r3, #3
 801c2f0:	00db      	lsls	r3, r3, #3
 801c2f2:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801c2f6:	4413      	add	r3, r2
 801c2f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c2fc:	e9c7 239e 	strd	r2, r3, [r7, #632]	; 0x278
          Sy[iAcol + 3] = absxk * c[iAcol] - s[iAcol] * x[1];
 801c300:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801c304:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c308:	00db      	lsls	r3, r3, #3
 801c30a:	4413      	add	r3, r2
 801c30c:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c310:	e9d7 239e 	ldrd	r2, r3, [r7, #632]	; 0x278
 801c314:	f7e4 f962 	bl	80005dc <__aeabi_dmul>
 801c318:	4602      	mov	r2, r0
 801c31a:	460b      	mov	r3, r1
 801c31c:	4690      	mov	r8, r2
 801c31e:	4699      	mov	r9, r3
 801c320:	f107 0238 	add.w	r2, r7, #56	; 0x38
 801c324:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c328:	00db      	lsls	r3, r3, #3
 801c32a:	4413      	add	r3, r2
 801c32c:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c330:	f107 0320 	add.w	r3, r7, #32
 801c334:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 801c338:	f7e4 f950 	bl	80005dc <__aeabi_dmul>
 801c33c:	4602      	mov	r2, r0
 801c33e:	460b      	mov	r3, r1
 801c340:	4610      	mov	r0, r2
 801c342:	4619      	mov	r1, r3
 801c344:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c348:	3303      	adds	r3, #3
 801c34a:	00db      	lsls	r3, r3, #3
 801c34c:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801c350:	18d4      	adds	r4, r2, r3
 801c352:	4602      	mov	r2, r0
 801c354:	460b      	mov	r3, r1
 801c356:	4640      	mov	r0, r8
 801c358:	4649      	mov	r1, r9
 801c35a:	f7e3 ff87 	bl	800026c <__aeabi_dsub>
 801c35e:	4602      	mov	r2, r0
 801c360:	460b      	mov	r3, r1
 801c362:	e9c4 2300 	strd	r2, r3, [r4]
          x[1] = c[iAcol] * x[1] + absxk * s[iAcol];
 801c366:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801c36a:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c36e:	00db      	lsls	r3, r3, #3
 801c370:	4413      	add	r3, r2
 801c372:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c376:	f107 0320 	add.w	r3, r7, #32
 801c37a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 801c37e:	f7e4 f92d 	bl	80005dc <__aeabi_dmul>
 801c382:	4602      	mov	r2, r0
 801c384:	460b      	mov	r3, r1
 801c386:	4614      	mov	r4, r2
 801c388:	461d      	mov	r5, r3
 801c38a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 801c38e:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c392:	00db      	lsls	r3, r3, #3
 801c394:	4413      	add	r3, r2
 801c396:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c39a:	e9d7 239e 	ldrd	r2, r3, [r7, #632]	; 0x278
 801c39e:	f7e4 f91d 	bl	80005dc <__aeabi_dmul>
 801c3a2:	4602      	mov	r2, r0
 801c3a4:	460b      	mov	r3, r1
 801c3a6:	4620      	mov	r0, r4
 801c3a8:	4629      	mov	r1, r5
 801c3aa:	f7e3 ff61 	bl	8000270 <__adddf3>
 801c3ae:	4602      	mov	r2, r0
 801c3b0:	460b      	mov	r3, r1
 801c3b2:	f107 0120 	add.w	r1, r7, #32
 801c3b6:	e9c1 2302 	strd	r2, r3, [r1, #8]
        for (iAcol = 1; iAcol + 1 > 0; iAcol--) {
 801c3ba:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c3be:	3b01      	subs	r3, #1
 801c3c0:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 801c3c4:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c3c8:	2b00      	cmp	r3, #0
 801c3ca:	da8e      	bge.n	801c2ea <UTMeanCovSqrt_C2vgLQ4W+0xf1e>
        }

        for (iAcol = 2; iAcol + 1 > 0; iAcol--) {
 801c3cc:	2302      	movs	r3, #2
 801c3ce:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 801c3d2:	e06e      	b.n	801c4b2 <UTMeanCovSqrt_C2vgLQ4W+0x10e6>
 801c3d4:	3ff00000 	.word	0x3ff00000
          absxk = Sy[iAcol + 6];
 801c3d8:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c3dc:	3306      	adds	r3, #6
 801c3de:	00db      	lsls	r3, r3, #3
 801c3e0:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801c3e4:	4413      	add	r3, r2
 801c3e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c3ea:	e9c7 239e 	strd	r2, r3, [r7, #632]	; 0x278
          Sy[iAcol + 6] = absxk * c[iAcol] - s[iAcol] * x[2];
 801c3ee:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801c3f2:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c3f6:	00db      	lsls	r3, r3, #3
 801c3f8:	4413      	add	r3, r2
 801c3fa:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c3fe:	e9d7 239e 	ldrd	r2, r3, [r7, #632]	; 0x278
 801c402:	f7e4 f8eb 	bl	80005dc <__aeabi_dmul>
 801c406:	4602      	mov	r2, r0
 801c408:	460b      	mov	r3, r1
 801c40a:	4690      	mov	r8, r2
 801c40c:	4699      	mov	r9, r3
 801c40e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 801c412:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c416:	00db      	lsls	r3, r3, #3
 801c418:	4413      	add	r3, r2
 801c41a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c41e:	f107 0320 	add.w	r3, r7, #32
 801c422:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 801c426:	f7e4 f8d9 	bl	80005dc <__aeabi_dmul>
 801c42a:	4602      	mov	r2, r0
 801c42c:	460b      	mov	r3, r1
 801c42e:	4610      	mov	r0, r2
 801c430:	4619      	mov	r1, r3
 801c432:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c436:	3306      	adds	r3, #6
 801c438:	00db      	lsls	r3, r3, #3
 801c43a:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801c43e:	18d4      	adds	r4, r2, r3
 801c440:	4602      	mov	r2, r0
 801c442:	460b      	mov	r3, r1
 801c444:	4640      	mov	r0, r8
 801c446:	4649      	mov	r1, r9
 801c448:	f7e3 ff10 	bl	800026c <__aeabi_dsub>
 801c44c:	4602      	mov	r2, r0
 801c44e:	460b      	mov	r3, r1
 801c450:	e9c4 2300 	strd	r2, r3, [r4]
          x[2] = c[iAcol] * x[2] + absxk * s[iAcol];
 801c454:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801c458:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c45c:	00db      	lsls	r3, r3, #3
 801c45e:	4413      	add	r3, r2
 801c460:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c464:	f107 0320 	add.w	r3, r7, #32
 801c468:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 801c46c:	f7e4 f8b6 	bl	80005dc <__aeabi_dmul>
 801c470:	4602      	mov	r2, r0
 801c472:	460b      	mov	r3, r1
 801c474:	4614      	mov	r4, r2
 801c476:	461d      	mov	r5, r3
 801c478:	f107 0238 	add.w	r2, r7, #56	; 0x38
 801c47c:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c480:	00db      	lsls	r3, r3, #3
 801c482:	4413      	add	r3, r2
 801c484:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c488:	e9d7 239e 	ldrd	r2, r3, [r7, #632]	; 0x278
 801c48c:	f7e4 f8a6 	bl	80005dc <__aeabi_dmul>
 801c490:	4602      	mov	r2, r0
 801c492:	460b      	mov	r3, r1
 801c494:	4620      	mov	r0, r4
 801c496:	4629      	mov	r1, r5
 801c498:	f7e3 feea 	bl	8000270 <__adddf3>
 801c49c:	4602      	mov	r2, r0
 801c49e:	460b      	mov	r3, r1
 801c4a0:	f107 0120 	add.w	r1, r7, #32
 801c4a4:	e9c1 2304 	strd	r2, r3, [r1, #16]
        for (iAcol = 2; iAcol + 1 > 0; iAcol--) {
 801c4a8:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c4ac:	3b01      	subs	r3, #1
 801c4ae:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 801c4b2:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c4b6:	2b00      	cmp	r3, #0
 801c4b8:	da8e      	bge.n	801c3d8 <UTMeanCovSqrt_C2vgLQ4W+0x100c>
        }
      }
    }

    if (guard1) {
 801c4ba:	f897 328a 	ldrb.w	r3, [r7, #650]	; 0x28a
 801c4be:	2b00      	cmp	r3, #0
 801c4c0:	f000 82f0 	beq.w	801caa4 <UTMeanCovSqrt_C2vgLQ4W+0x16d8>
      boolean_T exitg2;
      kk = 0;
 801c4c4:	2300      	movs	r3, #0
 801c4c6:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
      for (iAcol = 0; iAcol < 3; iAcol++) {
 801c4ca:	2300      	movs	r3, #0
 801c4cc:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 801c4d0:	e0d3      	b.n	801c67a <UTMeanCovSqrt_C2vgLQ4W+0x12ae>
        i_1 = 0;
 801c4d2:	2300      	movs	r3, #0
 801c4d4:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
        for (i = 0; i < 3; i++) {
 801c4d8:	2300      	movs	r3, #0
 801c4da:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
 801c4de:	e0bd      	b.n	801c65c <UTMeanCovSqrt_C2vgLQ4W+0x1290>
          Sy_tmp = i_1 + iAcol;
 801c4e0:	f8d7 2290 	ldr.w	r2, [r7, #656]	; 0x290
 801c4e4:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c4e8:	4413      	add	r3, r2
 801c4ea:	f8c7 3264 	str.w	r3, [r7, #612]	; 0x264
          Sy_0[Sy_tmp] = 0.0;
 801c4ee:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 801c4f2:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 801c4f6:	00db      	lsls	r3, r3, #3
 801c4f8:	18d1      	adds	r1, r2, r3
 801c4fa:	f04f 0200 	mov.w	r2, #0
 801c4fe:	f04f 0300 	mov.w	r3, #0
 801c502:	e9c1 2300 	strd	r2, r3, [r1]
          Sy_0[Sy_tmp] += Sy[kk] * Sy[i_1];
 801c506:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 801c50a:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 801c50e:	00db      	lsls	r3, r3, #3
 801c510:	4413      	add	r3, r2
 801c512:	e9d3 4500 	ldrd	r4, r5, [r3]
 801c516:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801c51a:	00db      	lsls	r3, r3, #3
 801c51c:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801c520:	4413      	add	r3, r2
 801c522:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c526:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 801c52a:	00db      	lsls	r3, r3, #3
 801c52c:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801c530:	4413      	add	r3, r2
 801c532:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c536:	f7e4 f851 	bl	80005dc <__aeabi_dmul>
 801c53a:	4602      	mov	r2, r0
 801c53c:	460b      	mov	r3, r1
 801c53e:	4620      	mov	r0, r4
 801c540:	4629      	mov	r1, r5
 801c542:	f7e3 fe95 	bl	8000270 <__adddf3>
 801c546:	4602      	mov	r2, r0
 801c548:	460b      	mov	r3, r1
 801c54a:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 801c54e:	f8d7 1264 	ldr.w	r1, [r7, #612]	; 0x264
 801c552:	00c9      	lsls	r1, r1, #3
 801c554:	4401      	add	r1, r0
 801c556:	e9c1 2300 	strd	r2, r3, [r1]
          Sy_0[Sy_tmp] += Sy[kk + 1] * Sy[i_1 + 1];
 801c55a:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 801c55e:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 801c562:	00db      	lsls	r3, r3, #3
 801c564:	4413      	add	r3, r2
 801c566:	e9d3 4500 	ldrd	r4, r5, [r3]
 801c56a:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801c56e:	3301      	adds	r3, #1
 801c570:	00db      	lsls	r3, r3, #3
 801c572:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801c576:	4413      	add	r3, r2
 801c578:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c57c:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 801c580:	3301      	adds	r3, #1
 801c582:	00db      	lsls	r3, r3, #3
 801c584:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801c588:	4413      	add	r3, r2
 801c58a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c58e:	f7e4 f825 	bl	80005dc <__aeabi_dmul>
 801c592:	4602      	mov	r2, r0
 801c594:	460b      	mov	r3, r1
 801c596:	4620      	mov	r0, r4
 801c598:	4629      	mov	r1, r5
 801c59a:	f7e3 fe69 	bl	8000270 <__adddf3>
 801c59e:	4602      	mov	r2, r0
 801c5a0:	460b      	mov	r3, r1
 801c5a2:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 801c5a6:	f8d7 1264 	ldr.w	r1, [r7, #612]	; 0x264
 801c5aa:	00c9      	lsls	r1, r1, #3
 801c5ac:	4401      	add	r1, r0
 801c5ae:	e9c1 2300 	strd	r2, r3, [r1]
          Sy_0[Sy_tmp] += Sy[kk + 2] * Sy[i_1 + 2];
 801c5b2:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 801c5b6:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 801c5ba:	00db      	lsls	r3, r3, #3
 801c5bc:	4413      	add	r3, r2
 801c5be:	e9d3 4500 	ldrd	r4, r5, [r3]
 801c5c2:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801c5c6:	3302      	adds	r3, #2
 801c5c8:	00db      	lsls	r3, r3, #3
 801c5ca:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801c5ce:	4413      	add	r3, r2
 801c5d0:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c5d4:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 801c5d8:	3302      	adds	r3, #2
 801c5da:	00db      	lsls	r3, r3, #3
 801c5dc:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801c5e0:	4413      	add	r3, r2
 801c5e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c5e6:	f7e3 fff9 	bl	80005dc <__aeabi_dmul>
 801c5ea:	4602      	mov	r2, r0
 801c5ec:	460b      	mov	r3, r1
 801c5ee:	4620      	mov	r0, r4
 801c5f0:	4629      	mov	r1, r5
 801c5f2:	f7e3 fe3d 	bl	8000270 <__adddf3>
 801c5f6:	4602      	mov	r2, r0
 801c5f8:	460b      	mov	r3, r1
 801c5fa:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 801c5fe:	f8d7 1264 	ldr.w	r1, [r7, #612]	; 0x264
 801c602:	00c9      	lsls	r1, r1, #3
 801c604:	4401      	add	r1, r0
 801c606:	e9c1 2300 	strd	r2, r3, [r1]
          Y1_0[i + kk] = Y1[i] * Y1[iAcol];
 801c60a:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 801c60e:	00db      	lsls	r3, r3, #3
 801c610:	1d3a      	adds	r2, r7, #4
 801c612:	6812      	ldr	r2, [r2, #0]
 801c614:	4413      	add	r3, r2
 801c616:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c61a:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c61e:	00db      	lsls	r3, r3, #3
 801c620:	1d3a      	adds	r2, r7, #4
 801c622:	6812      	ldr	r2, [r2, #0]
 801c624:	4413      	add	r3, r2
 801c626:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c62a:	f8d7 529c 	ldr.w	r5, [r7, #668]	; 0x29c
 801c62e:	f8d7 428c 	ldr.w	r4, [r7, #652]	; 0x28c
 801c632:	442c      	add	r4, r5
 801c634:	f7e3 ffd2 	bl	80005dc <__aeabi_dmul>
 801c638:	4602      	mov	r2, r0
 801c63a:	460b      	mov	r3, r1
 801c63c:	f107 0068 	add.w	r0, r7, #104	; 0x68
 801c640:	00e1      	lsls	r1, r4, #3
 801c642:	4401      	add	r1, r0
 801c644:	e9c1 2300 	strd	r2, r3, [r1]
          i_1 += 3;
 801c648:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 801c64c:	3303      	adds	r3, #3
 801c64e:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
        for (i = 0; i < 3; i++) {
 801c652:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 801c656:	3301      	adds	r3, #1
 801c658:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
 801c65c:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 801c660:	2b02      	cmp	r3, #2
 801c662:	f77f af3d 	ble.w	801c4e0 <UTMeanCovSqrt_C2vgLQ4W+0x1114>
        }

        kk += 3;
 801c666:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801c66a:	3303      	adds	r3, #3
 801c66c:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
      for (iAcol = 0; iAcol < 3; iAcol++) {
 801c670:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c674:	3301      	adds	r3, #1
 801c676:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 801c67a:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c67e:	2b02      	cmp	r3, #2
 801c680:	f77f af27 	ble.w	801c4d2 <UTMeanCovSqrt_C2vgLQ4W+0x1106>
      }

      errorCondition = true;
 801c684:	2301      	movs	r3, #1
 801c686:	f887 328b 	strb.w	r3, [r7, #651]	; 0x28b
      for (iAcol = 0; iAcol < 9; iAcol++) {
 801c68a:	2300      	movs	r3, #0
 801c68c:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 801c690:	e049      	b.n	801c726 <UTMeanCovSqrt_C2vgLQ4W+0x135a>
        temp = Sy_0[iAcol] - Y1_0[iAcol];
 801c692:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 801c696:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c69a:	00db      	lsls	r3, r3, #3
 801c69c:	4413      	add	r3, r2
 801c69e:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c6a2:	f107 0268 	add.w	r2, r7, #104	; 0x68
 801c6a6:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c6aa:	00db      	lsls	r3, r3, #3
 801c6ac:	4413      	add	r3, r2
 801c6ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c6b2:	f7e3 fddb 	bl	800026c <__aeabi_dsub>
 801c6b6:	4602      	mov	r2, r0
 801c6b8:	460b      	mov	r3, r1
 801c6ba:	f107 0118 	add.w	r1, r7, #24
 801c6be:	e9c1 2300 	strd	r2, r3, [r1]
        if (errorCondition && (rtIsInf(temp) || rtIsNaN(temp))) {
 801c6c2:	f897 328b 	ldrb.w	r3, [r7, #651]	; 0x28b
 801c6c6:	2b00      	cmp	r3, #0
 801c6c8:	d01c      	beq.n	801c704 <UTMeanCovSqrt_C2vgLQ4W+0x1338>
 801c6ca:	f107 0318 	add.w	r3, r7, #24
 801c6ce:	ed93 7b00 	vldr	d7, [r3]
 801c6d2:	eeb0 0a47 	vmov.f32	s0, s14
 801c6d6:	eef0 0a67 	vmov.f32	s1, s15
 801c6da:	f003 fbf3 	bl	801fec4 <rtIsInf>
 801c6de:	4603      	mov	r3, r0
 801c6e0:	2b00      	cmp	r3, #0
 801c6e2:	d10c      	bne.n	801c6fe <UTMeanCovSqrt_C2vgLQ4W+0x1332>
 801c6e4:	f107 0318 	add.w	r3, r7, #24
 801c6e8:	ed93 7b00 	vldr	d7, [r3]
 801c6ec:	eeb0 0a47 	vmov.f32	s0, s14
 801c6f0:	eef0 0a67 	vmov.f32	s1, s15
 801c6f4:	f003 fc0a 	bl	801ff0c <rtIsNaN>
 801c6f8:	4603      	mov	r3, r0
 801c6fa:	2b00      	cmp	r3, #0
 801c6fc:	d002      	beq.n	801c704 <UTMeanCovSqrt_C2vgLQ4W+0x1338>
          errorCondition = false;
 801c6fe:	2300      	movs	r3, #0
 801c700:	f887 328b 	strb.w	r3, [r7, #651]	; 0x28b
        }

        Ss[iAcol] = temp;
 801c704:	f107 0318 	add.w	r3, r7, #24
 801c708:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c70c:	f107 00f8 	add.w	r0, r7, #248	; 0xf8
 801c710:	f8d7 1298 	ldr.w	r1, [r7, #664]	; 0x298
 801c714:	00c9      	lsls	r1, r1, #3
 801c716:	4401      	add	r1, r0
 801c718:	e9c1 2300 	strd	r2, r3, [r1]
      for (iAcol = 0; iAcol < 9; iAcol++) {
 801c71c:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c720:	3301      	adds	r3, #1
 801c722:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 801c726:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c72a:	2b08      	cmp	r3, #8
 801c72c:	ddb1      	ble.n	801c692 <UTMeanCovSqrt_C2vgLQ4W+0x12c6>
      }

      if (errorCondition) {
 801c72e:	f897 328b 	ldrb.w	r3, [r7, #651]	; 0x28b
 801c732:	2b00      	cmp	r3, #0
 801c734:	d00a      	beq.n	801c74c <UTMeanCovSqrt_C2vgLQ4W+0x1380>
        svd_u3DvUgOe(Ss, Y1_0, s, Sy_0);
 801c736:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 801c73a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 801c73e:	f107 0168 	add.w	r1, r7, #104	; 0x68
 801c742:	f107 00f8 	add.w	r0, r7, #248	; 0xf8
 801c746:	f003 fc33 	bl	801ffb0 <svd_u3DvUgOe>
 801c74a:	e02c      	b.n	801c7a6 <UTMeanCovSqrt_C2vgLQ4W+0x13da>
      } else {
        s[0] = (rtNaN);
 801c74c:	4bbc      	ldr	r3, [pc, #752]	; (801ca40 <UTMeanCovSqrt_C2vgLQ4W+0x1674>)
 801c74e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c752:	f107 0138 	add.w	r1, r7, #56	; 0x38
 801c756:	e9c1 2300 	strd	r2, r3, [r1]
        s[1] = (rtNaN);
 801c75a:	4bb9      	ldr	r3, [pc, #740]	; (801ca40 <UTMeanCovSqrt_C2vgLQ4W+0x1674>)
 801c75c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c760:	f107 0138 	add.w	r1, r7, #56	; 0x38
 801c764:	e9c1 2302 	strd	r2, r3, [r1, #8]
        s[2] = (rtNaN);
 801c768:	4bb5      	ldr	r3, [pc, #724]	; (801ca40 <UTMeanCovSqrt_C2vgLQ4W+0x1674>)
 801c76a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c76e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 801c772:	e9c1 2304 	strd	r2, r3, [r1, #16]
        for (kk = 0; kk < 9; kk++) {
 801c776:	2300      	movs	r3, #0
 801c778:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 801c77c:	e00f      	b.n	801c79e <UTMeanCovSqrt_C2vgLQ4W+0x13d2>
          Sy_0[kk] = (rtNaN);
 801c77e:	4bb0      	ldr	r3, [pc, #704]	; (801ca40 <UTMeanCovSqrt_C2vgLQ4W+0x1674>)
 801c780:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c784:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 801c788:	f8d7 128c 	ldr.w	r1, [r7, #652]	; 0x28c
 801c78c:	00c9      	lsls	r1, r1, #3
 801c78e:	4401      	add	r1, r0
 801c790:	e9c1 2300 	strd	r2, r3, [r1]
        for (kk = 0; kk < 9; kk++) {
 801c794:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801c798:	3301      	adds	r3, #1
 801c79a:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 801c79e:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801c7a2:	2b08      	cmp	r3, #8
 801c7a4:	ddeb      	ble.n	801c77e <UTMeanCovSqrt_C2vgLQ4W+0x13b2>
        }
      }

      memset(&Ss[0], 0, 9U * sizeof(real_T));
 801c7a6:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 801c7aa:	2248      	movs	r2, #72	; 0x48
 801c7ac:	2100      	movs	r1, #0
 801c7ae:	4618      	mov	r0, r3
 801c7b0:	f011 fefe 	bl	802e5b0 <memset>
      Ss[0] = s[0];
 801c7b4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801c7b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c7bc:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
 801c7c0:	e9c1 2300 	strd	r2, r3, [r1]
      Ss[4] = s[1];
 801c7c4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801c7c8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 801c7cc:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
 801c7d0:	e9c1 2308 	strd	r2, r3, [r1, #32]
      Ss[8] = s[2];
 801c7d4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801c7d8:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 801c7dc:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
 801c7e0:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
      for (kk = 0; kk < 9; kk++) {
 801c7e4:	2300      	movs	r3, #0
 801c7e6:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 801c7ea:	e01e      	b.n	801c82a <UTMeanCovSqrt_C2vgLQ4W+0x145e>
        Ss[kk] = sqrt(Ss[kk]);
 801c7ec:	f107 02f8 	add.w	r2, r7, #248	; 0xf8
 801c7f0:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801c7f4:	00db      	lsls	r3, r3, #3
 801c7f6:	4413      	add	r3, r2
 801c7f8:	ed93 7b00 	vldr	d7, [r3]
 801c7fc:	eeb0 0a47 	vmov.f32	s0, s14
 801c800:	eef0 0a67 	vmov.f32	s1, s15
 801c804:	f012 f88c 	bl	802e920 <sqrt>
 801c808:	eeb0 7a40 	vmov.f32	s14, s0
 801c80c:	eef0 7a60 	vmov.f32	s15, s1
 801c810:	f107 02f8 	add.w	r2, r7, #248	; 0xf8
 801c814:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801c818:	00db      	lsls	r3, r3, #3
 801c81a:	4413      	add	r3, r2
 801c81c:	ed83 7b00 	vstr	d7, [r3]
      for (kk = 0; kk < 9; kk++) {
 801c820:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801c824:	3301      	adds	r3, #1
 801c826:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 801c82a:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801c82e:	2b08      	cmp	r3, #8
 801c830:	dddc      	ble.n	801c7ec <UTMeanCovSqrt_C2vgLQ4W+0x1420>
      }

      kk = 0;
 801c832:	2300      	movs	r3, #0
 801c834:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
      for (iAcol = 0; iAcol < 3; iAcol++) {
 801c838:	2300      	movs	r3, #0
 801c83a:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 801c83e:	e0c0      	b.n	801c9c2 <UTMeanCovSqrt_C2vgLQ4W+0x15f6>
        i_1 = 0;
 801c840:	2300      	movs	r3, #0
 801c842:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
        for (i = 0; i < 3; i++) {
 801c846:	2300      	movs	r3, #0
 801c848:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
 801c84c:	e0aa      	b.n	801c9a4 <UTMeanCovSqrt_C2vgLQ4W+0x15d8>
          Sy_tmp = i_1 + iAcol;
 801c84e:	f8d7 2290 	ldr.w	r2, [r7, #656]	; 0x290
 801c852:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c856:	4413      	add	r3, r2
 801c858:	f8c7 3264 	str.w	r3, [r7, #612]	; 0x264
          Sy[Sy_tmp] = 0.0;
 801c85c:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 801c860:	00db      	lsls	r3, r3, #3
 801c862:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801c866:	18d1      	adds	r1, r2, r3
 801c868:	f04f 0200 	mov.w	r2, #0
 801c86c:	f04f 0300 	mov.w	r3, #0
 801c870:	e9c1 2300 	strd	r2, r3, [r1]
          Sy[Sy_tmp] += Ss[kk] * Sy_0[i];
 801c874:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 801c878:	00db      	lsls	r3, r3, #3
 801c87a:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801c87e:	4413      	add	r3, r2
 801c880:	e9d3 4500 	ldrd	r4, r5, [r3]
 801c884:	f107 02f8 	add.w	r2, r7, #248	; 0xf8
 801c888:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801c88c:	00db      	lsls	r3, r3, #3
 801c88e:	4413      	add	r3, r2
 801c890:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c894:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 801c898:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 801c89c:	00db      	lsls	r3, r3, #3
 801c89e:	4413      	add	r3, r2
 801c8a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c8a4:	f7e3 fe9a 	bl	80005dc <__aeabi_dmul>
 801c8a8:	4602      	mov	r2, r0
 801c8aa:	460b      	mov	r3, r1
 801c8ac:	4610      	mov	r0, r2
 801c8ae:	4619      	mov	r1, r3
 801c8b0:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 801c8b4:	00db      	lsls	r3, r3, #3
 801c8b6:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801c8ba:	18d6      	adds	r6, r2, r3
 801c8bc:	4602      	mov	r2, r0
 801c8be:	460b      	mov	r3, r1
 801c8c0:	4620      	mov	r0, r4
 801c8c2:	4629      	mov	r1, r5
 801c8c4:	f7e3 fcd4 	bl	8000270 <__adddf3>
 801c8c8:	4602      	mov	r2, r0
 801c8ca:	460b      	mov	r3, r1
 801c8cc:	e9c6 2300 	strd	r2, r3, [r6]
          Sy[Sy_tmp] += Ss[kk + 1] * Sy_0[i + 3];
 801c8d0:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 801c8d4:	00db      	lsls	r3, r3, #3
 801c8d6:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801c8da:	4413      	add	r3, r2
 801c8dc:	e9d3 4500 	ldrd	r4, r5, [r3]
 801c8e0:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801c8e4:	3301      	adds	r3, #1
 801c8e6:	f107 02f8 	add.w	r2, r7, #248	; 0xf8
 801c8ea:	00db      	lsls	r3, r3, #3
 801c8ec:	4413      	add	r3, r2
 801c8ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c8f2:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 801c8f6:	3303      	adds	r3, #3
 801c8f8:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 801c8fc:	00db      	lsls	r3, r3, #3
 801c8fe:	4413      	add	r3, r2
 801c900:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c904:	f7e3 fe6a 	bl	80005dc <__aeabi_dmul>
 801c908:	4602      	mov	r2, r0
 801c90a:	460b      	mov	r3, r1
 801c90c:	4610      	mov	r0, r2
 801c90e:	4619      	mov	r1, r3
 801c910:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 801c914:	00db      	lsls	r3, r3, #3
 801c916:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801c91a:	18d6      	adds	r6, r2, r3
 801c91c:	4602      	mov	r2, r0
 801c91e:	460b      	mov	r3, r1
 801c920:	4620      	mov	r0, r4
 801c922:	4629      	mov	r1, r5
 801c924:	f7e3 fca4 	bl	8000270 <__adddf3>
 801c928:	4602      	mov	r2, r0
 801c92a:	460b      	mov	r3, r1
 801c92c:	e9c6 2300 	strd	r2, r3, [r6]
          Sy[Sy_tmp] += Ss[kk + 2] * Sy_0[i + 6];
 801c930:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 801c934:	00db      	lsls	r3, r3, #3
 801c936:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801c93a:	4413      	add	r3, r2
 801c93c:	e9d3 4500 	ldrd	r4, r5, [r3]
 801c940:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801c944:	3302      	adds	r3, #2
 801c946:	f107 02f8 	add.w	r2, r7, #248	; 0xf8
 801c94a:	00db      	lsls	r3, r3, #3
 801c94c:	4413      	add	r3, r2
 801c94e:	e9d3 0100 	ldrd	r0, r1, [r3]
 801c952:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 801c956:	3306      	adds	r3, #6
 801c958:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 801c95c:	00db      	lsls	r3, r3, #3
 801c95e:	4413      	add	r3, r2
 801c960:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c964:	f7e3 fe3a 	bl	80005dc <__aeabi_dmul>
 801c968:	4602      	mov	r2, r0
 801c96a:	460b      	mov	r3, r1
 801c96c:	4610      	mov	r0, r2
 801c96e:	4619      	mov	r1, r3
 801c970:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 801c974:	00db      	lsls	r3, r3, #3
 801c976:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801c97a:	18d6      	adds	r6, r2, r3
 801c97c:	4602      	mov	r2, r0
 801c97e:	460b      	mov	r3, r1
 801c980:	4620      	mov	r0, r4
 801c982:	4629      	mov	r1, r5
 801c984:	f7e3 fc74 	bl	8000270 <__adddf3>
 801c988:	4602      	mov	r2, r0
 801c98a:	460b      	mov	r3, r1
 801c98c:	e9c6 2300 	strd	r2, r3, [r6]
          i_1 += 3;
 801c990:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 801c994:	3303      	adds	r3, #3
 801c996:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
        for (i = 0; i < 3; i++) {
 801c99a:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 801c99e:	3301      	adds	r3, #1
 801c9a0:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
 801c9a4:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 801c9a8:	2b02      	cmp	r3, #2
 801c9aa:	f77f af50 	ble.w	801c84e <UTMeanCovSqrt_C2vgLQ4W+0x1482>
        }

        kk += 3;
 801c9ae:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801c9b2:	3303      	adds	r3, #3
 801c9b4:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
      for (iAcol = 0; iAcol < 3; iAcol++) {
 801c9b8:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c9bc:	3301      	adds	r3, #1
 801c9be:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 801c9c2:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c9c6:	2b02      	cmp	r3, #2
 801c9c8:	f77f af3a 	ble.w	801c840 <UTMeanCovSqrt_C2vgLQ4W+0x1474>
      }

      errorCondition = true;
 801c9cc:	2301      	movs	r3, #1
 801c9ce:	f887 328b 	strb.w	r3, [r7, #651]	; 0x28b
      kk = 0;
 801c9d2:	2300      	movs	r3, #0
 801c9d4:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
      exitg2 = false;
 801c9d8:	2300      	movs	r3, #0
 801c9da:	f887 3289 	strb.w	r3, [r7, #649]	; 0x289
      while ((!exitg2) && (kk < 3)) {
 801c9de:	e044      	b.n	801ca6a <UTMeanCovSqrt_C2vgLQ4W+0x169e>
        int32_T exitg1;
        iAcol = kk + 1;
 801c9e0:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801c9e4:	3301      	adds	r3, #1
 801c9e6:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
        do {
          exitg1 = 0;
 801c9ea:	2300      	movs	r3, #0
 801c9ec:	f8c7 3284 	str.w	r3, [r7, #644]	; 0x284
          if (iAcol + 1 < 4) {
 801c9f0:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801c9f4:	2b02      	cmp	r3, #2
 801c9f6:	dc25      	bgt.n	801ca44 <UTMeanCovSqrt_C2vgLQ4W+0x1678>
            if (!(Sy[3 * kk + iAcol] == 0.0)) {
 801c9f8:	f8d7 228c 	ldr.w	r2, [r7, #652]	; 0x28c
 801c9fc:	4613      	mov	r3, r2
 801c9fe:	005b      	lsls	r3, r3, #1
 801ca00:	441a      	add	r2, r3
 801ca02:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801ca06:	4413      	add	r3, r2
 801ca08:	00db      	lsls	r3, r3, #3
 801ca0a:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801ca0e:	4413      	add	r3, r2
 801ca10:	e9d3 0100 	ldrd	r0, r1, [r3]
 801ca14:	f04f 0200 	mov.w	r2, #0
 801ca18:	f04f 0300 	mov.w	r3, #0
 801ca1c:	f7e4 f846 	bl	8000aac <__aeabi_dcmpeq>
 801ca20:	4603      	mov	r3, r0
 801ca22:	2b00      	cmp	r3, #0
 801ca24:	d106      	bne.n	801ca34 <UTMeanCovSqrt_C2vgLQ4W+0x1668>
              errorCondition = false;
 801ca26:	2300      	movs	r3, #0
 801ca28:	f887 328b 	strb.w	r3, [r7, #651]	; 0x28b
              exitg1 = 1;
 801ca2c:	2301      	movs	r3, #1
 801ca2e:	f8c7 3284 	str.w	r3, [r7, #644]	; 0x284
 801ca32:	e00f      	b.n	801ca54 <UTMeanCovSqrt_C2vgLQ4W+0x1688>
            } else {
              iAcol++;
 801ca34:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801ca38:	3301      	adds	r3, #1
 801ca3a:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 801ca3e:	e009      	b.n	801ca54 <UTMeanCovSqrt_C2vgLQ4W+0x1688>
 801ca40:	2001ed60 	.word	0x2001ed60
            }
          } else {
            kk++;
 801ca44:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801ca48:	3301      	adds	r3, #1
 801ca4a:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
            exitg1 = 2;
 801ca4e:	2302      	movs	r3, #2
 801ca50:	f8c7 3284 	str.w	r3, [r7, #644]	; 0x284
          }
        } while (exitg1 == 0);
 801ca54:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 801ca58:	2b00      	cmp	r3, #0
 801ca5a:	d0c6      	beq.n	801c9ea <UTMeanCovSqrt_C2vgLQ4W+0x161e>

        if (exitg1 == 1) {
 801ca5c:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 801ca60:	2b01      	cmp	r3, #1
 801ca62:	d102      	bne.n	801ca6a <UTMeanCovSqrt_C2vgLQ4W+0x169e>
          exitg2 = true;
 801ca64:	2301      	movs	r3, #1
 801ca66:	f887 3289 	strb.w	r3, [r7, #649]	; 0x289
      while ((!exitg2) && (kk < 3)) {
 801ca6a:	f897 3289 	ldrb.w	r3, [r7, #649]	; 0x289
 801ca6e:	2b00      	cmp	r3, #0
 801ca70:	d103      	bne.n	801ca7a <UTMeanCovSqrt_C2vgLQ4W+0x16ae>
 801ca72:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801ca76:	2b02      	cmp	r3, #2
 801ca78:	ddb2      	ble.n	801c9e0 <UTMeanCovSqrt_C2vgLQ4W+0x1614>
        }
      }

      if (!errorCondition) {
 801ca7a:	f897 328b 	ldrb.w	r3, [r7, #651]	; 0x28b
 801ca7e:	2b00      	cmp	r3, #0
 801ca80:	d110      	bne.n	801caa4 <UTMeanCovSqrt_C2vgLQ4W+0x16d8>
        memcpy(&Sy_0[0], &Sy[0], 9U * sizeof(real_T));
 801ca82:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 801ca86:	2248      	movs	r2, #72	; 0x48
 801ca88:	f8d7 12e4 	ldr.w	r1, [r7, #740]	; 0x2e4
 801ca8c:	4618      	mov	r0, r3
 801ca8e:	f011 fd81 	bl	802e594 <memcpy>
        qr_5a2P8Gh6(Sy_0, Y1_0, Sy);
 801ca92:	f107 0168 	add.w	r1, r7, #104	; 0x68
 801ca96:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 801ca9a:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801ca9e:	4618      	mov	r0, r3
 801caa0:	f000 fec4 	bl	801d82c <qr_5a2P8Gh6>
      }
    }

    kk = 0;
 801caa4:	2300      	movs	r3, #0
 801caa6:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
    for (iAcol = 0; iAcol < 3; iAcol++) {
 801caaa:	2300      	movs	r3, #0
 801caac:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 801cab0:	e03d      	b.n	801cb2e <UTMeanCovSqrt_C2vgLQ4W+0x1762>
      Sy_0[kk] = Sy[iAcol];
 801cab2:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801cab6:	00db      	lsls	r3, r3, #3
 801cab8:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801cabc:	4413      	add	r3, r2
 801cabe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cac2:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 801cac6:	f8d7 128c 	ldr.w	r1, [r7, #652]	; 0x28c
 801caca:	00c9      	lsls	r1, r1, #3
 801cacc:	4401      	add	r1, r0
 801cace:	e9c1 2300 	strd	r2, r3, [r1]
      Sy_0[kk + 1] = Sy[iAcol + 3];
 801cad2:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801cad6:	3303      	adds	r3, #3
 801cad8:	00db      	lsls	r3, r3, #3
 801cada:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801cade:	4413      	add	r3, r2
 801cae0:	f8d7 228c 	ldr.w	r2, [r7, #652]	; 0x28c
 801cae4:	1c51      	adds	r1, r2, #1
 801cae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801caea:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 801caee:	00c9      	lsls	r1, r1, #3
 801caf0:	4401      	add	r1, r0
 801caf2:	e9c1 2300 	strd	r2, r3, [r1]
      Sy_0[kk + 2] = Sy[iAcol + 6];
 801caf6:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801cafa:	3306      	adds	r3, #6
 801cafc:	00db      	lsls	r3, r3, #3
 801cafe:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801cb02:	4413      	add	r3, r2
 801cb04:	f8d7 228c 	ldr.w	r2, [r7, #652]	; 0x28c
 801cb08:	1c91      	adds	r1, r2, #2
 801cb0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cb0e:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 801cb12:	00c9      	lsls	r1, r1, #3
 801cb14:	4401      	add	r1, r0
 801cb16:	e9c1 2300 	strd	r2, r3, [r1]
      kk += 3;
 801cb1a:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801cb1e:	3303      	adds	r3, #3
 801cb20:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
    for (iAcol = 0; iAcol < 3; iAcol++) {
 801cb24:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801cb28:	3301      	adds	r3, #1
 801cb2a:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 801cb2e:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801cb32:	2b02      	cmp	r3, #2
 801cb34:	ddbd      	ble.n	801cab2 <UTMeanCovSqrt_C2vgLQ4W+0x16e6>
    }

    for (kk = 0; kk < 9; kk++) {
 801cb36:	2300      	movs	r3, #0
 801cb38:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 801cb3c:	e01a      	b.n	801cb74 <UTMeanCovSqrt_C2vgLQ4W+0x17a8>
      Sy[kk] = signOOM * Sy_0[kk];
 801cb3e:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 801cb42:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801cb46:	00db      	lsls	r3, r3, #3
 801cb48:	4413      	add	r3, r2
 801cb4a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801cb4e:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801cb52:	00db      	lsls	r3, r3, #3
 801cb54:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 801cb58:	18d4      	adds	r4, r2, r3
 801cb5a:	e9d7 23a8 	ldrd	r2, r3, [r7, #672]	; 0x2a0
 801cb5e:	f7e3 fd3d 	bl	80005dc <__aeabi_dmul>
 801cb62:	4602      	mov	r2, r0
 801cb64:	460b      	mov	r3, r1
 801cb66:	e9c4 2300 	strd	r2, r3, [r4]
    for (kk = 0; kk < 9; kk++) {
 801cb6a:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801cb6e:	3301      	adds	r3, #1
 801cb70:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 801cb74:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801cb78:	2b08      	cmp	r3, #8
 801cb7a:	dde0      	ble.n	801cb3e <UTMeanCovSqrt_C2vgLQ4W+0x1772>
    }
  }

  iAcol = 0;
 801cb7c:	2300      	movs	r3, #0
 801cb7e:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
  for (kk = 0; kk < 6; kk++) {
 801cb82:	2300      	movs	r3, #0
 801cb84:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 801cb88:	e057      	b.n	801cc3a <UTMeanCovSqrt_C2vgLQ4W+0x186e>
    X2[iAcol] -= X1[0];
 801cb8a:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801cb8e:	00db      	lsls	r3, r3, #3
 801cb90:	f8d7 22dc 	ldr.w	r2, [r7, #732]	; 0x2dc
 801cb94:	4413      	add	r3, r2
 801cb96:	e9d3 0100 	ldrd	r0, r1, [r3]
 801cb9a:	f8d7 32d8 	ldr.w	r3, [r7, #728]	; 0x2d8
 801cb9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cba2:	f8d7 4298 	ldr.w	r4, [r7, #664]	; 0x298
 801cba6:	00e4      	lsls	r4, r4, #3
 801cba8:	f8d7 52dc 	ldr.w	r5, [r7, #732]	; 0x2dc
 801cbac:	442c      	add	r4, r5
 801cbae:	f7e3 fb5d 	bl	800026c <__aeabi_dsub>
 801cbb2:	4602      	mov	r2, r0
 801cbb4:	460b      	mov	r3, r1
 801cbb6:	e9c4 2300 	strd	r2, r3, [r4]
    X2[iAcol + 1] -= X1[1];
 801cbba:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801cbbe:	3301      	adds	r3, #1
 801cbc0:	00db      	lsls	r3, r3, #3
 801cbc2:	f8d7 22dc 	ldr.w	r2, [r7, #732]	; 0x2dc
 801cbc6:	4413      	add	r3, r2
 801cbc8:	e9d3 0100 	ldrd	r0, r1, [r3]
 801cbcc:	f8d7 32d8 	ldr.w	r3, [r7, #728]	; 0x2d8
 801cbd0:	3308      	adds	r3, #8
 801cbd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cbd6:	f8d7 4298 	ldr.w	r4, [r7, #664]	; 0x298
 801cbda:	3401      	adds	r4, #1
 801cbdc:	00e4      	lsls	r4, r4, #3
 801cbde:	f8d7 52dc 	ldr.w	r5, [r7, #732]	; 0x2dc
 801cbe2:	442c      	add	r4, r5
 801cbe4:	f7e3 fb42 	bl	800026c <__aeabi_dsub>
 801cbe8:	4602      	mov	r2, r0
 801cbea:	460b      	mov	r3, r1
 801cbec:	e9c4 2300 	strd	r2, r3, [r4]
    X2[iAcol + 2] -= X1[2];
 801cbf0:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801cbf4:	3302      	adds	r3, #2
 801cbf6:	00db      	lsls	r3, r3, #3
 801cbf8:	f8d7 22dc 	ldr.w	r2, [r7, #732]	; 0x2dc
 801cbfc:	4413      	add	r3, r2
 801cbfe:	e9d3 0100 	ldrd	r0, r1, [r3]
 801cc02:	f8d7 32d8 	ldr.w	r3, [r7, #728]	; 0x2d8
 801cc06:	3310      	adds	r3, #16
 801cc08:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cc0c:	f8d7 4298 	ldr.w	r4, [r7, #664]	; 0x298
 801cc10:	3402      	adds	r4, #2
 801cc12:	00e4      	lsls	r4, r4, #3
 801cc14:	f8d7 52dc 	ldr.w	r5, [r7, #732]	; 0x2dc
 801cc18:	442c      	add	r4, r5
 801cc1a:	f7e3 fb27 	bl	800026c <__aeabi_dsub>
 801cc1e:	4602      	mov	r2, r0
 801cc20:	460b      	mov	r3, r1
 801cc22:	e9c4 2300 	strd	r2, r3, [r4]
    iAcol += 3;
 801cc26:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801cc2a:	3303      	adds	r3, #3
 801cc2c:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
  for (kk = 0; kk < 6; kk++) {
 801cc30:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801cc34:	3301      	adds	r3, #1
 801cc36:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 801cc3a:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801cc3e:	2b05      	cmp	r3, #5
 801cc40:	dda3      	ble.n	801cb8a <UTMeanCovSqrt_C2vgLQ4W+0x17be>
  }

  signOOM = covWeights_1 * OOM;
 801cc42:	f107 0308 	add.w	r3, r7, #8
 801cc46:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cc4a:	e9d7 019a 	ldrd	r0, r1, [r7, #616]	; 0x268
 801cc4e:	f7e3 fcc5 	bl	80005dc <__aeabi_dmul>
 801cc52:	4602      	mov	r2, r0
 801cc54:	460b      	mov	r3, r1
 801cc56:	e9c7 23a8 	strd	r2, r3, [r7, #672]	; 0x2a0
  for (kk = 0; kk < 3; kk++) {
 801cc5a:	2300      	movs	r3, #0
 801cc5c:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 801cc60:	e071      	b.n	801cd46 <UTMeanCovSqrt_C2vgLQ4W+0x197a>
    iAcol = 0;
 801cc62:	2300      	movs	r3, #0
 801cc64:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
    for (i_1 = 0; i_1 < 3; i_1++) {
 801cc68:	2300      	movs	r3, #0
 801cc6a:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
 801cc6e:	e061      	b.n	801cd34 <UTMeanCovSqrt_C2vgLQ4W+0x1968>
      Sy_tmp = iAcol + kk;
 801cc70:	f8d7 2298 	ldr.w	r2, [r7, #664]	; 0x298
 801cc74:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801cc78:	4413      	add	r3, r2
 801cc7a:	f8c7 3264 	str.w	r3, [r7, #612]	; 0x264
      Ss[Sy_tmp] = 0.0;
 801cc7e:	f107 02f8 	add.w	r2, r7, #248	; 0xf8
 801cc82:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 801cc86:	00db      	lsls	r3, r3, #3
 801cc88:	18d1      	adds	r1, r2, r3
 801cc8a:	f04f 0200 	mov.w	r2, #0
 801cc8e:	f04f 0300 	mov.w	r3, #0
 801cc92:	e9c1 2300 	strd	r2, r3, [r1]
      i = 0;
 801cc96:	2300      	movs	r3, #0
 801cc98:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
      for (i_0 = 0; i_0 < 6; i_0++) {
 801cc9c:	2300      	movs	r3, #0
 801cc9e:	f8c7 3294 	str.w	r3, [r7, #660]	; 0x294
 801cca2:	e039      	b.n	801cd18 <UTMeanCovSqrt_C2vgLQ4W+0x194c>
        Ss[Sy_tmp] += X2[i + kk] * Y2[i + i_1];
 801cca4:	f107 02f8 	add.w	r2, r7, #248	; 0xf8
 801cca8:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 801ccac:	00db      	lsls	r3, r3, #3
 801ccae:	4413      	add	r3, r2
 801ccb0:	e9d3 4500 	ldrd	r4, r5, [r3]
 801ccb4:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 801ccb8:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801ccbc:	4413      	add	r3, r2
 801ccbe:	00db      	lsls	r3, r3, #3
 801ccc0:	f8d7 22dc 	ldr.w	r2, [r7, #732]	; 0x2dc
 801ccc4:	4413      	add	r3, r2
 801ccc6:	e9d3 0100 	ldrd	r0, r1, [r3]
 801ccca:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 801ccce:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 801ccd2:	4413      	add	r3, r2
 801ccd4:	00db      	lsls	r3, r3, #3
 801ccd6:	463a      	mov	r2, r7
 801ccd8:	6812      	ldr	r2, [r2, #0]
 801ccda:	4413      	add	r3, r2
 801ccdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cce0:	f7e3 fc7c 	bl	80005dc <__aeabi_dmul>
 801cce4:	4602      	mov	r2, r0
 801cce6:	460b      	mov	r3, r1
 801cce8:	4620      	mov	r0, r4
 801ccea:	4629      	mov	r1, r5
 801ccec:	f7e3 fac0 	bl	8000270 <__adddf3>
 801ccf0:	4602      	mov	r2, r0
 801ccf2:	460b      	mov	r3, r1
 801ccf4:	f107 00f8 	add.w	r0, r7, #248	; 0xf8
 801ccf8:	f8d7 1264 	ldr.w	r1, [r7, #612]	; 0x264
 801ccfc:	00c9      	lsls	r1, r1, #3
 801ccfe:	4401      	add	r1, r0
 801cd00:	e9c1 2300 	strd	r2, r3, [r1]
        i += 3;
 801cd04:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 801cd08:	3303      	adds	r3, #3
 801cd0a:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
      for (i_0 = 0; i_0 < 6; i_0++) {
 801cd0e:	f8d7 3294 	ldr.w	r3, [r7, #660]	; 0x294
 801cd12:	3301      	adds	r3, #1
 801cd14:	f8c7 3294 	str.w	r3, [r7, #660]	; 0x294
 801cd18:	f8d7 3294 	ldr.w	r3, [r7, #660]	; 0x294
 801cd1c:	2b05      	cmp	r3, #5
 801cd1e:	ddc1      	ble.n	801cca4 <UTMeanCovSqrt_C2vgLQ4W+0x18d8>
      }

      iAcol += 3;
 801cd20:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801cd24:	3303      	adds	r3, #3
 801cd26:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
    for (i_1 = 0; i_1 < 3; i_1++) {
 801cd2a:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 801cd2e:	3301      	adds	r3, #1
 801cd30:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
 801cd34:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 801cd38:	2b02      	cmp	r3, #2
 801cd3a:	dd99      	ble.n	801cc70 <UTMeanCovSqrt_C2vgLQ4W+0x18a4>
  for (kk = 0; kk < 3; kk++) {
 801cd3c:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801cd40:	3301      	adds	r3, #1
 801cd42:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 801cd46:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801cd4a:	2b02      	cmp	r3, #2
 801cd4c:	dd89      	ble.n	801cc62 <UTMeanCovSqrt_C2vgLQ4W+0x1896>
    }
  }

  for (kk = 0; kk < 9; kk++) {
 801cd4e:	2300      	movs	r3, #0
 801cd50:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 801cd54:	e01a      	b.n	801cd8c <UTMeanCovSqrt_C2vgLQ4W+0x19c0>
    Pxy[kk] = Ss[kk] * signOOM;
 801cd56:	f107 02f8 	add.w	r2, r7, #248	; 0xf8
 801cd5a:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801cd5e:	00db      	lsls	r3, r3, #3
 801cd60:	4413      	add	r3, r2
 801cd62:	e9d3 0100 	ldrd	r0, r1, [r3]
 801cd66:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801cd6a:	00db      	lsls	r3, r3, #3
 801cd6c:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 801cd70:	18d4      	adds	r4, r2, r3
 801cd72:	e9d7 23a8 	ldrd	r2, r3, [r7, #672]	; 0x2a0
 801cd76:	f7e3 fc31 	bl	80005dc <__aeabi_dmul>
 801cd7a:	4602      	mov	r2, r0
 801cd7c:	460b      	mov	r3, r1
 801cd7e:	e9c4 2300 	strd	r2, r3, [r4]
  for (kk = 0; kk < 9; kk++) {
 801cd82:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801cd86:	3301      	adds	r3, #1
 801cd88:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 801cd8c:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801cd90:	2b08      	cmp	r3, #8
 801cd92:	dde0      	ble.n	801cd56 <UTMeanCovSqrt_C2vgLQ4W+0x198a>
  }
}
 801cd94:	bf00      	nop
 801cd96:	bf00      	nop
 801cd98:	f507 772f 	add.w	r7, r7, #700	; 0x2bc
 801cd9c:	46bd      	mov	sp, r7
 801cd9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801cda2:	bf00      	nop

0801cda4 <UTMeanCovSqrt_C6QfB9Td>:
#include "rotate_LZ7ctbe0.h"

void UTMeanCovSqrt_C6QfB9Td(const real_T meanWeights[2], const real_T
  covWeights[2], real_T OOM, real_T Y1, real_T Y2[6], const real_T X1[3], real_T
  X2[18], real_T *Ymean, real_T *Sy, real_T Pxy[3])
{
 801cda4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801cda8:	ed2d 8b02 	vpush	{d8}
 801cdac:	b0ac      	sub	sp, #176	; 0xb0
 801cdae:	af00      	add	r7, sp, #0
 801cdb0:	6378      	str	r0, [r7, #52]	; 0x34
 801cdb2:	6339      	str	r1, [r7, #48]	; 0x30
 801cdb4:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
 801cdb8:	ed87 1b08 	vstr	d1, [r7, #32]
 801cdbc:	61fa      	str	r2, [r7, #28]
 801cdbe:	61bb      	str	r3, [r7, #24]
  real_T signOOM;
  real_T xnorm;
  int32_T b_k;
  int32_T i;
  int32_T knt;
  *Ymean = Y1 * meanWeights[0];
 801cdc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801cdc2:	e9d3 0100 	ldrd	r0, r1, [r3]
 801cdc6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801cdca:	f7e3 fc07 	bl	80005dc <__aeabi_dmul>
 801cdce:	4602      	mov	r2, r0
 801cdd0:	460b      	mov	r3, r1
 801cdd2:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 801cdd6:	e9c1 2300 	strd	r2, r3, [r1]
  for (knt = 0; knt < 6; knt++) {
 801cdda:	2300      	movs	r3, #0
 801cddc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 801cde0:	e021      	b.n	801ce26 <UTMeanCovSqrt_C6QfB9Td+0x82>
    *Ymean += Y2[knt] * meanWeights[1];
 801cde2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801cde6:	e9d3 4500 	ldrd	r4, r5, [r3]
 801cdea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801cdee:	00db      	lsls	r3, r3, #3
 801cdf0:	69fa      	ldr	r2, [r7, #28]
 801cdf2:	4413      	add	r3, r2
 801cdf4:	e9d3 0100 	ldrd	r0, r1, [r3]
 801cdf8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801cdfa:	3308      	adds	r3, #8
 801cdfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ce00:	f7e3 fbec 	bl	80005dc <__aeabi_dmul>
 801ce04:	4602      	mov	r2, r0
 801ce06:	460b      	mov	r3, r1
 801ce08:	4620      	mov	r0, r4
 801ce0a:	4629      	mov	r1, r5
 801ce0c:	f7e3 fa30 	bl	8000270 <__adddf3>
 801ce10:	4602      	mov	r2, r0
 801ce12:	460b      	mov	r3, r1
 801ce14:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 801ce18:	e9c1 2300 	strd	r2, r3, [r1]
  for (knt = 0; knt < 6; knt++) {
 801ce1c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801ce20:	3301      	adds	r3, #1
 801ce22:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 801ce26:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801ce2a:	2b05      	cmp	r3, #5
 801ce2c:	ddd9      	ble.n	801cde2 <UTMeanCovSqrt_C6QfB9Td+0x3e>
  }

  *Ymean *= OOM;
 801ce2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801ce32:	e9d3 0100 	ldrd	r0, r1, [r3]
 801ce36:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 801ce3a:	f7e3 fbcf 	bl	80005dc <__aeabi_dmul>
 801ce3e:	4602      	mov	r2, r0
 801ce40:	460b      	mov	r3, r1
 801ce42:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 801ce46:	e9c1 2300 	strd	r2, r3, [r1]
  Y1 -= *Ymean;
 801ce4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801ce4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ce52:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 801ce56:	f7e3 fa09 	bl	800026c <__aeabi_dsub>
 801ce5a:	4602      	mov	r2, r0
 801ce5c:	460b      	mov	r3, r1
 801ce5e:	e9c7 2308 	strd	r2, r3, [r7, #32]
  for (knt = 0; knt < 6; knt++) {
 801ce62:	2300      	movs	r3, #0
 801ce64:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 801ce68:	e01c      	b.n	801cea4 <UTMeanCovSqrt_C6QfB9Td+0x100>
    Y2[knt] -= *Ymean;
 801ce6a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801ce6e:	00db      	lsls	r3, r3, #3
 801ce70:	69fa      	ldr	r2, [r7, #28]
 801ce72:	4413      	add	r3, r2
 801ce74:	e9d3 0100 	ldrd	r0, r1, [r3]
 801ce78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801ce7c:	e9d3 8900 	ldrd	r8, r9, [r3]
 801ce80:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801ce84:	00db      	lsls	r3, r3, #3
 801ce86:	69fa      	ldr	r2, [r7, #28]
 801ce88:	18d4      	adds	r4, r2, r3
 801ce8a:	4642      	mov	r2, r8
 801ce8c:	464b      	mov	r3, r9
 801ce8e:	f7e3 f9ed 	bl	800026c <__aeabi_dsub>
 801ce92:	4602      	mov	r2, r0
 801ce94:	460b      	mov	r3, r1
 801ce96:	e9c4 2300 	strd	r2, r3, [r4]
  for (knt = 0; knt < 6; knt++) {
 801ce9a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801ce9e:	3301      	adds	r3, #1
 801cea0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 801cea4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801cea8:	2b05      	cmp	r3, #5
 801ceaa:	ddde      	ble.n	801ce6a <UTMeanCovSqrt_C6QfB9Td+0xc6>
  }

  if (rtIsNaN(OOM)) {
 801ceac:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 801ceb0:	f003 f82c 	bl	801ff0c <rtIsNaN>
 801ceb4:	4603      	mov	r3, r0
 801ceb6:	2b00      	cmp	r3, #0
 801ceb8:	d004      	beq.n	801cec4 <UTMeanCovSqrt_C6QfB9Td+0x120>
    signOOM = OOM;
 801ceba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 801cebe:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 801cec2:	e025      	b.n	801cf10 <UTMeanCovSqrt_C6QfB9Td+0x16c>
  } else if (OOM < 0.0) {
 801cec4:	f04f 0200 	mov.w	r2, #0
 801cec8:	f04f 0300 	mov.w	r3, #0
 801cecc:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 801ced0:	f7e3 fdf6 	bl	8000ac0 <__aeabi_dcmplt>
 801ced4:	4603      	mov	r3, r0
 801ced6:	2b00      	cmp	r3, #0
 801ced8:	d005      	beq.n	801cee6 <UTMeanCovSqrt_C6QfB9Td+0x142>
    signOOM = -1.0;
 801ceda:	f04f 0200 	mov.w	r2, #0
 801cede:	4bc3      	ldr	r3, [pc, #780]	; (801d1ec <UTMeanCovSqrt_C6QfB9Td+0x448>)
 801cee0:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 801cee4:	e014      	b.n	801cf10 <UTMeanCovSqrt_C6QfB9Td+0x16c>
  } else {
    signOOM = (OOM > 0.0);
 801cee6:	f04f 0200 	mov.w	r2, #0
 801ceea:	f04f 0300 	mov.w	r3, #0
 801ceee:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 801cef2:	f7e3 fe03 	bl	8000afc <__aeabi_dcmpgt>
 801cef6:	4603      	mov	r3, r0
 801cef8:	2b00      	cmp	r3, #0
 801cefa:	d003      	beq.n	801cf04 <UTMeanCovSqrt_C6QfB9Td+0x160>
 801cefc:	f04f 0200 	mov.w	r2, #0
 801cf00:	4bbb      	ldr	r3, [pc, #748]	; (801d1f0 <UTMeanCovSqrt_C6QfB9Td+0x44c>)
 801cf02:	e003      	b.n	801cf0c <UTMeanCovSqrt_C6QfB9Td+0x168>
 801cf04:	f04f 0200 	mov.w	r2, #0
 801cf08:	f04f 0300 	mov.w	r3, #0
 801cf0c:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  }

  covWeights_0 = signOOM * covWeights[0];
 801cf10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801cf12:	e9d3 0100 	ldrd	r0, r1, [r3]
 801cf16:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 801cf1a:	f7e3 fb5f 	bl	80005dc <__aeabi_dmul>
 801cf1e:	4602      	mov	r2, r0
 801cf20:	460b      	mov	r3, r1
 801cf22:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
  covWeights_1 = signOOM * covWeights[1];
 801cf26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801cf28:	3308      	adds	r3, #8
 801cf2a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801cf2e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 801cf32:	f7e3 fb53 	bl	80005dc <__aeabi_dmul>
 801cf36:	4602      	mov	r2, r0
 801cf38:	460b      	mov	r3, r1
 801cf3a:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98
  OOM *= signOOM;
 801cf3e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 801cf42:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 801cf46:	f7e3 fb49 	bl	80005dc <__aeabi_dmul>
 801cf4a:	4602      	mov	r2, r0
 801cf4c:	460b      	mov	r3, r1
 801cf4e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  signOOM = sqrt(covWeights_1);
 801cf52:	ed97 0b26 	vldr	d0, [r7, #152]	; 0x98
 801cf56:	f011 fce3 	bl	802e920 <sqrt>
 801cf5a:	eeb0 7a40 	vmov.f32	s14, s0
 801cf5e:	eef0 7a60 	vmov.f32	s15, s1
 801cf62:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40
  for (knt = 0; knt < 6; knt++) {
 801cf66:	2300      	movs	r3, #0
 801cf68:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 801cf6c:	e01a      	b.n	801cfa4 <UTMeanCovSqrt_C6QfB9Td+0x200>
    A[knt] = signOOM * Y2[knt];
 801cf6e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801cf72:	00db      	lsls	r3, r3, #3
 801cf74:	69fa      	ldr	r2, [r7, #28]
 801cf76:	4413      	add	r3, r2
 801cf78:	e9d3 0100 	ldrd	r0, r1, [r3]
 801cf7c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 801cf80:	f7e3 fb2c 	bl	80005dc <__aeabi_dmul>
 801cf84:	4602      	mov	r2, r0
 801cf86:	460b      	mov	r3, r1
 801cf88:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 801cf8c:	00c9      	lsls	r1, r1, #3
 801cf8e:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 801cf92:	4401      	add	r1, r0
 801cf94:	3948      	subs	r1, #72	; 0x48
 801cf96:	e9c1 2300 	strd	r2, r3, [r1]
  for (knt = 0; knt < 6; knt++) {
 801cf9a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801cf9e:	3301      	adds	r3, #1
 801cfa0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 801cfa4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801cfa8:	2b05      	cmp	r3, #5
 801cfaa:	dde0      	ble.n	801cf6e <UTMeanCovSqrt_C6QfB9Td+0x1ca>
  }

  signOOM = A[0];
 801cfac:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 801cfb0:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  xnorm = xnrm2_7bm34mDQ(5, A, 2);
 801cfb4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 801cfb8:	2202      	movs	r2, #2
 801cfba:	4619      	mov	r1, r3
 801cfbc:	2005      	movs	r0, #5
 801cfbe:	f005 f973 	bl	80222a8 <xnrm2_7bm34mDQ>
 801cfc2:	eeb0 7a40 	vmov.f32	s14, s0
 801cfc6:	eef0 7a60 	vmov.f32	s15, s1
 801cfca:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
  if (xnorm != 0.0) {
 801cfce:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 801cfd2:	f04f 0200 	mov.w	r2, #0
 801cfd6:	f04f 0300 	mov.w	r3, #0
 801cfda:	f7e3 fd67 	bl	8000aac <__aeabi_dcmpeq>
 801cfde:	4603      	mov	r3, r0
 801cfe0:	2b00      	cmp	r3, #0
 801cfe2:	f040 80e7 	bne.w	801d1b4 <UTMeanCovSqrt_C6QfB9Td+0x410>
    xnorm = rt_hypotd_snf(A[0], xnorm);
 801cfe6:	ed97 7b1a 	vldr	d7, [r7, #104]	; 0x68
 801cfea:	ed97 6b0e 	vldr	d6, [r7, #56]	; 0x38
 801cfee:	eeb0 1a46 	vmov.f32	s2, s12
 801cff2:	eef0 1a66 	vmov.f32	s3, s13
 801cff6:	eeb0 0a47 	vmov.f32	s0, s14
 801cffa:	eef0 0a67 	vmov.f32	s1, s15
 801cffe:	f002 fe77 	bl	801fcf0 <rt_hypotd_snf>
 801d002:	eeb0 7a40 	vmov.f32	s14, s0
 801d006:	eef0 7a60 	vmov.f32	s15, s1
 801d00a:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
    if (A[0] >= 0.0) {
 801d00e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 801d012:	f04f 0200 	mov.w	r2, #0
 801d016:	f04f 0300 	mov.w	r3, #0
 801d01a:	f7e3 fd65 	bl	8000ae8 <__aeabi_dcmpge>
 801d01e:	4603      	mov	r3, r0
 801d020:	2b00      	cmp	r3, #0
 801d022:	d009      	beq.n	801d038 <UTMeanCovSqrt_C6QfB9Td+0x294>
      xnorm = -xnorm;
 801d024:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 801d028:	613a      	str	r2, [r7, #16]
 801d02a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801d02e:	617b      	str	r3, [r7, #20]
 801d030:	ed97 7b04 	vldr	d7, [r7, #16]
 801d034:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
    }

    if (fabs(xnorm) < 1.0020841800044864E-292) {
 801d038:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 801d03c:	60ba      	str	r2, [r7, #8]
 801d03e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801d042:	60fb      	str	r3, [r7, #12]
 801d044:	f04f 0200 	mov.w	r2, #0
 801d048:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 801d04c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801d050:	f7e3 fd36 	bl	8000ac0 <__aeabi_dcmplt>
 801d054:	4603      	mov	r3, r0
 801d056:	2b00      	cmp	r3, #0
 801d058:	f000 80a8 	beq.w	801d1ac <UTMeanCovSqrt_C6QfB9Td+0x408>
      knt = 0;
 801d05c:	2300      	movs	r3, #0
 801d05e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
      do {
        knt++;
 801d062:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801d066:	3301      	adds	r3, #1
 801d068:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        for (b_k = 1; b_k < 6; b_k++) {
 801d06c:	2301      	movs	r3, #1
 801d06e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 801d072:	e01d      	b.n	801d0b0 <UTMeanCovSqrt_C6QfB9Td+0x30c>
          A[b_k] *= 9.9792015476736E+291;
 801d074:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801d078:	00db      	lsls	r3, r3, #3
 801d07a:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 801d07e:	4413      	add	r3, r2
 801d080:	3b48      	subs	r3, #72	; 0x48
 801d082:	e9d3 0100 	ldrd	r0, r1, [r3]
 801d086:	f04f 0200 	mov.w	r2, #0
 801d08a:	4b5a      	ldr	r3, [pc, #360]	; (801d1f4 <UTMeanCovSqrt_C6QfB9Td+0x450>)
 801d08c:	f7e3 faa6 	bl	80005dc <__aeabi_dmul>
 801d090:	4602      	mov	r2, r0
 801d092:	460b      	mov	r3, r1
 801d094:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 801d098:	00c9      	lsls	r1, r1, #3
 801d09a:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 801d09e:	4401      	add	r1, r0
 801d0a0:	3948      	subs	r1, #72	; 0x48
 801d0a2:	e9c1 2300 	strd	r2, r3, [r1]
        for (b_k = 1; b_k < 6; b_k++) {
 801d0a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801d0aa:	3301      	adds	r3, #1
 801d0ac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 801d0b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801d0b4:	2b05      	cmp	r3, #5
 801d0b6:	dddd      	ble.n	801d074 <UTMeanCovSqrt_C6QfB9Td+0x2d0>
        }

        xnorm *= 9.9792015476736E+291;
 801d0b8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 801d0bc:	f04f 0200 	mov.w	r2, #0
 801d0c0:	4b4c      	ldr	r3, [pc, #304]	; (801d1f4 <UTMeanCovSqrt_C6QfB9Td+0x450>)
 801d0c2:	f7e3 fa8b 	bl	80005dc <__aeabi_dmul>
 801d0c6:	4602      	mov	r2, r0
 801d0c8:	460b      	mov	r3, r1
 801d0ca:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
        signOOM *= 9.9792015476736E+291;
 801d0ce:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 801d0d2:	f04f 0200 	mov.w	r2, #0
 801d0d6:	4b47      	ldr	r3, [pc, #284]	; (801d1f4 <UTMeanCovSqrt_C6QfB9Td+0x450>)
 801d0d8:	f7e3 fa80 	bl	80005dc <__aeabi_dmul>
 801d0dc:	4602      	mov	r2, r0
 801d0de:	460b      	mov	r3, r1
 801d0e0:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
      } while ((fabs(xnorm) < 1.0020841800044864E-292) && (knt < 20));
 801d0e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 801d0e8:	603a      	str	r2, [r7, #0]
 801d0ea:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801d0ee:	607b      	str	r3, [r7, #4]
 801d0f0:	f04f 0200 	mov.w	r2, #0
 801d0f4:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 801d0f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 801d0fc:	f7e3 fce0 	bl	8000ac0 <__aeabi_dcmplt>
 801d100:	4603      	mov	r3, r0
 801d102:	2b00      	cmp	r3, #0
 801d104:	d003      	beq.n	801d10e <UTMeanCovSqrt_C6QfB9Td+0x36a>
 801d106:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801d10a:	2b13      	cmp	r3, #19
 801d10c:	dda9      	ble.n	801d062 <UTMeanCovSqrt_C6QfB9Td+0x2be>

      xnorm = rt_hypotd_snf(signOOM, xnrm2_7bm34mDQ(5, A, 2));
 801d10e:	ed97 8b10 	vldr	d8, [r7, #64]	; 0x40
 801d112:	f107 0368 	add.w	r3, r7, #104	; 0x68
 801d116:	2202      	movs	r2, #2
 801d118:	4619      	mov	r1, r3
 801d11a:	2005      	movs	r0, #5
 801d11c:	f005 f8c4 	bl	80222a8 <xnrm2_7bm34mDQ>
 801d120:	eeb0 7a40 	vmov.f32	s14, s0
 801d124:	eef0 7a60 	vmov.f32	s15, s1
 801d128:	eeb0 1a47 	vmov.f32	s2, s14
 801d12c:	eef0 1a67 	vmov.f32	s3, s15
 801d130:	eeb0 0a48 	vmov.f32	s0, s16
 801d134:	eef0 0a68 	vmov.f32	s1, s17
 801d138:	f002 fdda 	bl	801fcf0 <rt_hypotd_snf>
 801d13c:	eeb0 7a40 	vmov.f32	s14, s0
 801d140:	eef0 7a60 	vmov.f32	s15, s1
 801d144:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
      if (signOOM >= 0.0) {
 801d148:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 801d14c:	f04f 0200 	mov.w	r2, #0
 801d150:	f04f 0300 	mov.w	r3, #0
 801d154:	f7e3 fcc8 	bl	8000ae8 <__aeabi_dcmpge>
 801d158:	4603      	mov	r3, r0
 801d15a:	2b00      	cmp	r3, #0
 801d15c:	d006      	beq.n	801d16c <UTMeanCovSqrt_C6QfB9Td+0x3c8>
        xnorm = -xnorm;
 801d15e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 801d162:	4692      	mov	sl, r2
 801d164:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 801d168:	e9c7 ab0e 	strd	sl, fp, [r7, #56]	; 0x38
      }

      for (b_k = 0; b_k < knt; b_k++) {
 801d16c:	2300      	movs	r3, #0
 801d16e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 801d172:	e010      	b.n	801d196 <UTMeanCovSqrt_C6QfB9Td+0x3f2>
        xnorm *= 1.0020841800044864E-292;
 801d174:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 801d178:	f04f 0200 	mov.w	r2, #0
 801d17c:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 801d180:	f7e3 fa2c 	bl	80005dc <__aeabi_dmul>
 801d184:	4602      	mov	r2, r0
 801d186:	460b      	mov	r3, r1
 801d188:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
      for (b_k = 0; b_k < knt; b_k++) {
 801d18c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801d190:	3301      	adds	r3, #1
 801d192:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 801d196:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 801d19a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801d19e:	429a      	cmp	r2, r3
 801d1a0:	dbe8      	blt.n	801d174 <UTMeanCovSqrt_C6QfB9Td+0x3d0>
      }

      signOOM = xnorm;
 801d1a2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 801d1a6:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 801d1aa:	e003      	b.n	801d1b4 <UTMeanCovSqrt_C6QfB9Td+0x410>
    } else {
      signOOM = xnorm;
 801d1ac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 801d1b0:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    }
  }

  if (!rtIsNaN(covWeights_0)) {
 801d1b4:	ed97 7b12 	vldr	d7, [r7, #72]	; 0x48
 801d1b8:	eeb0 0a47 	vmov.f32	s0, s14
 801d1bc:	eef0 0a67 	vmov.f32	s1, s15
 801d1c0:	f002 fea4 	bl	801ff0c <rtIsNaN>
 801d1c4:	4603      	mov	r3, r0
 801d1c6:	2b00      	cmp	r3, #0
 801d1c8:	d12b      	bne.n	801d222 <UTMeanCovSqrt_C6QfB9Td+0x47e>
    if (covWeights_0 < 0.0) {
 801d1ca:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 801d1ce:	f04f 0200 	mov.w	r2, #0
 801d1d2:	f04f 0300 	mov.w	r3, #0
 801d1d6:	f7e3 fc73 	bl	8000ac0 <__aeabi_dcmplt>
 801d1da:	4603      	mov	r3, r0
 801d1dc:	2b00      	cmp	r3, #0
 801d1de:	d00b      	beq.n	801d1f8 <UTMeanCovSqrt_C6QfB9Td+0x454>
      covWeights_0 = -1.0;
 801d1e0:	f04f 0200 	mov.w	r2, #0
 801d1e4:	4b01      	ldr	r3, [pc, #4]	; (801d1ec <UTMeanCovSqrt_C6QfB9Td+0x448>)
 801d1e6:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 801d1ea:	e01a      	b.n	801d222 <UTMeanCovSqrt_C6QfB9Td+0x47e>
 801d1ec:	bff00000 	.word	0xbff00000
 801d1f0:	3ff00000 	.word	0x3ff00000
 801d1f4:	7c900000 	.word	0x7c900000
    } else {
      covWeights_0 = (covWeights_0 > 0.0);
 801d1f8:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 801d1fc:	f04f 0200 	mov.w	r2, #0
 801d200:	f04f 0300 	mov.w	r3, #0
 801d204:	f7e3 fc7a 	bl	8000afc <__aeabi_dcmpgt>
 801d208:	4603      	mov	r3, r0
 801d20a:	2b00      	cmp	r3, #0
 801d20c:	d003      	beq.n	801d216 <UTMeanCovSqrt_C6QfB9Td+0x472>
 801d20e:	f04f 0200 	mov.w	r2, #0
 801d212:	4b99      	ldr	r3, [pc, #612]	; (801d478 <UTMeanCovSqrt_C6QfB9Td+0x6d4>)
 801d214:	e003      	b.n	801d21e <UTMeanCovSqrt_C6QfB9Td+0x47a>
 801d216:	f04f 0200 	mov.w	r2, #0
 801d21a:	f04f 0300 	mov.w	r3, #0
 801d21e:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    }
  }

  if (covWeights_0 == 1.0) {
 801d222:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 801d226:	f04f 0200 	mov.w	r2, #0
 801d22a:	4b93      	ldr	r3, [pc, #588]	; (801d478 <UTMeanCovSqrt_C6QfB9Td+0x6d4>)
 801d22c:	f7e3 fc3e 	bl	8000aac <__aeabi_dcmpeq>
 801d230:	4603      	mov	r3, r0
 801d232:	2b00      	cmp	r3, #0
 801d234:	d021      	beq.n	801d27a <UTMeanCovSqrt_C6QfB9Td+0x4d6>
    rotate_LZ7ctbe0(signOOM, Y1, &signOOM, &xnorm, &covWeights_0);
 801d236:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 801d23a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 801d23e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 801d242:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801d246:	4618      	mov	r0, r3
 801d248:	ed97 1b08 	vldr	d1, [r7, #32]
 801d24c:	eeb0 0a47 	vmov.f32	s0, s14
 801d250:	eef0 0a67 	vmov.f32	s1, s15
 801d254:	f002 fbc2 	bl	801f9dc <rotate_LZ7ctbe0>
    *Sy = sqrt(OOM) * covWeights_0;
 801d258:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 801d25c:	f011 fb60 	bl	802e920 <sqrt>
 801d260:	ec51 0b10 	vmov	r0, r1, d0
 801d264:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 801d268:	f7e3 f9b8 	bl	80005dc <__aeabi_dmul>
 801d26c:	4602      	mov	r2, r0
 801d26e:	460b      	mov	r3, r1
 801d270:	f8d7 10e0 	ldr.w	r1, [r7, #224]	; 0xe0
 801d274:	e9c1 2300 	strd	r2, r3, [r1]
 801d278:	e016      	b.n	801d2a8 <UTMeanCovSqrt_C6QfB9Td+0x504>
  } else {
    cholUpdateFactor_HBMX5a5h(&signOOM, Y1);
 801d27a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801d27e:	ed97 0b08 	vldr	d0, [r7, #32]
 801d282:	4618      	mov	r0, r3
 801d284:	f000 f8fa 	bl	801d47c <cholUpdateFactor_HBMX5a5h>
    *Sy = sqrt(OOM) * signOOM;
 801d288:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 801d28c:	f011 fb48 	bl	802e920 <sqrt>
 801d290:	ec51 0b10 	vmov	r0, r1, d0
 801d294:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 801d298:	f7e3 f9a0 	bl	80005dc <__aeabi_dmul>
 801d29c:	4602      	mov	r2, r0
 801d29e:	460b      	mov	r3, r1
 801d2a0:	f8d7 10e0 	ldr.w	r1, [r7, #224]	; 0xe0
 801d2a4:	e9c1 2300 	strd	r2, r3, [r1]
  }

  b_k = 0;
 801d2a8:	2300      	movs	r3, #0
 801d2aa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  for (knt = 0; knt < 6; knt++) {
 801d2ae:	2300      	movs	r3, #0
 801d2b0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 801d2b4:	e054      	b.n	801d360 <UTMeanCovSqrt_C6QfB9Td+0x5bc>
    X2[b_k] -= X1[0];
 801d2b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801d2ba:	00db      	lsls	r3, r3, #3
 801d2bc:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 801d2c0:	4413      	add	r3, r2
 801d2c2:	e9d3 0100 	ldrd	r0, r1, [r3]
 801d2c6:	69bb      	ldr	r3, [r7, #24]
 801d2c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d2cc:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 801d2d0:	00e4      	lsls	r4, r4, #3
 801d2d2:	f8d7 50d8 	ldr.w	r5, [r7, #216]	; 0xd8
 801d2d6:	442c      	add	r4, r5
 801d2d8:	f7e2 ffc8 	bl	800026c <__aeabi_dsub>
 801d2dc:	4602      	mov	r2, r0
 801d2de:	460b      	mov	r3, r1
 801d2e0:	e9c4 2300 	strd	r2, r3, [r4]
    X2[b_k + 1] -= X1[1];
 801d2e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801d2e8:	3301      	adds	r3, #1
 801d2ea:	00db      	lsls	r3, r3, #3
 801d2ec:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 801d2f0:	4413      	add	r3, r2
 801d2f2:	e9d3 0100 	ldrd	r0, r1, [r3]
 801d2f6:	69bb      	ldr	r3, [r7, #24]
 801d2f8:	3308      	adds	r3, #8
 801d2fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d2fe:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 801d302:	3401      	adds	r4, #1
 801d304:	00e4      	lsls	r4, r4, #3
 801d306:	f8d7 50d8 	ldr.w	r5, [r7, #216]	; 0xd8
 801d30a:	442c      	add	r4, r5
 801d30c:	f7e2 ffae 	bl	800026c <__aeabi_dsub>
 801d310:	4602      	mov	r2, r0
 801d312:	460b      	mov	r3, r1
 801d314:	e9c4 2300 	strd	r2, r3, [r4]
    X2[b_k + 2] -= X1[2];
 801d318:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801d31c:	3302      	adds	r3, #2
 801d31e:	00db      	lsls	r3, r3, #3
 801d320:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 801d324:	4413      	add	r3, r2
 801d326:	e9d3 0100 	ldrd	r0, r1, [r3]
 801d32a:	69bb      	ldr	r3, [r7, #24]
 801d32c:	3310      	adds	r3, #16
 801d32e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d332:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 801d336:	3402      	adds	r4, #2
 801d338:	00e4      	lsls	r4, r4, #3
 801d33a:	f8d7 50d8 	ldr.w	r5, [r7, #216]	; 0xd8
 801d33e:	442c      	add	r4, r5
 801d340:	f7e2 ff94 	bl	800026c <__aeabi_dsub>
 801d344:	4602      	mov	r2, r0
 801d346:	460b      	mov	r3, r1
 801d348:	e9c4 2300 	strd	r2, r3, [r4]
    b_k += 3;
 801d34c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801d350:	3303      	adds	r3, #3
 801d352:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  for (knt = 0; knt < 6; knt++) {
 801d356:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801d35a:	3301      	adds	r3, #1
 801d35c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 801d360:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801d364:	2b05      	cmp	r3, #5
 801d366:	dda6      	ble.n	801d2b6 <UTMeanCovSqrt_C6QfB9Td+0x512>
  }

  signOOM = covWeights_1 * OOM;
 801d368:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 801d36c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 801d370:	f7e3 f934 	bl	80005dc <__aeabi_dmul>
 801d374:	4602      	mov	r2, r0
 801d376:	460b      	mov	r3, r1
 801d378:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  for (knt = 0; knt < 3; knt++) {
 801d37c:	2300      	movs	r3, #0
 801d37e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 801d382:	e06c      	b.n	801d45e <UTMeanCovSqrt_C6QfB9Td+0x6ba>
    X2_0[knt] = 0.0;
 801d384:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801d388:	00db      	lsls	r3, r3, #3
 801d38a:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 801d38e:	4413      	add	r3, r2
 801d390:	f1a3 0160 	sub.w	r1, r3, #96	; 0x60
 801d394:	f04f 0200 	mov.w	r2, #0
 801d398:	f04f 0300 	mov.w	r3, #0
 801d39c:	e9c1 2300 	strd	r2, r3, [r1]
    b_k = 0;
 801d3a0:	2300      	movs	r3, #0
 801d3a2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    for (i = 0; i < 6; i++) {
 801d3a6:	2300      	movs	r3, #0
 801d3a8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 801d3ac:	e037      	b.n	801d41e <UTMeanCovSqrt_C6QfB9Td+0x67a>
      X2_0[knt] += X2[b_k + knt] * Y2[i];
 801d3ae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801d3b2:	00db      	lsls	r3, r3, #3
 801d3b4:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 801d3b8:	4413      	add	r3, r2
 801d3ba:	3b60      	subs	r3, #96	; 0x60
 801d3bc:	e9d3 4500 	ldrd	r4, r5, [r3]
 801d3c0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 801d3c4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801d3c8:	4413      	add	r3, r2
 801d3ca:	00db      	lsls	r3, r3, #3
 801d3cc:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 801d3d0:	4413      	add	r3, r2
 801d3d2:	e9d3 0100 	ldrd	r0, r1, [r3]
 801d3d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 801d3da:	00db      	lsls	r3, r3, #3
 801d3dc:	69fa      	ldr	r2, [r7, #28]
 801d3de:	4413      	add	r3, r2
 801d3e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d3e4:	f7e3 f8fa 	bl	80005dc <__aeabi_dmul>
 801d3e8:	4602      	mov	r2, r0
 801d3ea:	460b      	mov	r3, r1
 801d3ec:	4620      	mov	r0, r4
 801d3ee:	4629      	mov	r1, r5
 801d3f0:	f7e2 ff3e 	bl	8000270 <__adddf3>
 801d3f4:	4602      	mov	r2, r0
 801d3f6:	460b      	mov	r3, r1
 801d3f8:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 801d3fc:	00c9      	lsls	r1, r1, #3
 801d3fe:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 801d402:	4401      	add	r1, r0
 801d404:	3960      	subs	r1, #96	; 0x60
 801d406:	e9c1 2300 	strd	r2, r3, [r1]
      b_k += 3;
 801d40a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801d40e:	3303      	adds	r3, #3
 801d410:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    for (i = 0; i < 6; i++) {
 801d414:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 801d418:	3301      	adds	r3, #1
 801d41a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 801d41e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 801d422:	2b05      	cmp	r3, #5
 801d424:	ddc3      	ble.n	801d3ae <UTMeanCovSqrt_C6QfB9Td+0x60a>
    }

    Pxy[knt] = X2_0[knt] * signOOM;
 801d426:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801d42a:	00db      	lsls	r3, r3, #3
 801d42c:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 801d430:	4413      	add	r3, r2
 801d432:	3b60      	subs	r3, #96	; 0x60
 801d434:	e9d3 0100 	ldrd	r0, r1, [r3]
 801d438:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 801d43c:	f8d7 40a4 	ldr.w	r4, [r7, #164]	; 0xa4
 801d440:	00e4      	lsls	r4, r4, #3
 801d442:	f8d7 50e4 	ldr.w	r5, [r7, #228]	; 0xe4
 801d446:	442c      	add	r4, r5
 801d448:	f7e3 f8c8 	bl	80005dc <__aeabi_dmul>
 801d44c:	4602      	mov	r2, r0
 801d44e:	460b      	mov	r3, r1
 801d450:	e9c4 2300 	strd	r2, r3, [r4]
  for (knt = 0; knt < 3; knt++) {
 801d454:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801d458:	3301      	adds	r3, #1
 801d45a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 801d45e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801d462:	2b02      	cmp	r3, #2
 801d464:	dd8e      	ble.n	801d384 <UTMeanCovSqrt_C6QfB9Td+0x5e0>
  }
}
 801d466:	bf00      	nop
 801d468:	bf00      	nop
 801d46a:	37b0      	adds	r7, #176	; 0xb0
 801d46c:	46bd      	mov	sp, r7
 801d46e:	ecbd 8b02 	vpop	{d8}
 801d472:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801d476:	bf00      	nop
 801d478:	3ff00000 	.word	0x3ff00000

0801d47c <cholUpdateFactor_HBMX5a5h>:
#include "rotate_LZ7ctbe0.h"
#include "rt_nonfinite.h"
#include "rtGetNaN.h"

void cholUpdateFactor_HBMX5a5h(real_T *S, real_T U)
{
 801d47c:	b5b0      	push	{r4, r5, r7, lr}
 801d47e:	b090      	sub	sp, #64	; 0x40
 801d480:	af00      	add	r7, sp, #0
 801d482:	60f8      	str	r0, [r7, #12]
 801d484:	ed87 0b00 	vstr	d0, [r7]
  real_T alpha;
  real_T c;
  real_T nrmx;
  real_T s;
  int8_T p;
  R = *S;
 801d488:	68fb      	ldr	r3, [r7, #12]
 801d48a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d48e:	e9c7 2308 	strd	r2, r3, [r7, #32]
  p = 0;
 801d492:	2300      	movs	r3, #0
 801d494:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (*S == 0.0) {
 801d498:	68fb      	ldr	r3, [r7, #12]
 801d49a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801d49e:	f04f 0200 	mov.w	r2, #0
 801d4a2:	f04f 0300 	mov.w	r3, #0
 801d4a6:	f7e3 fb01 	bl	8000aac <__aeabi_dcmpeq>
 801d4aa:	4603      	mov	r3, r0
 801d4ac:	2b00      	cmp	r3, #0
 801d4ae:	d003      	beq.n	801d4b8 <cholUpdateFactor_HBMX5a5h+0x3c>
    p = 2;
 801d4b0:	2302      	movs	r3, #2
 801d4b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 801d4b6:	e065      	b.n	801d584 <cholUpdateFactor_HBMX5a5h+0x108>
  } else {
    s = U / *S;
 801d4b8:	68fb      	ldr	r3, [r7, #12]
 801d4ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d4be:	e9d7 0100 	ldrd	r0, r1, [r7]
 801d4c2:	f7e3 f9b5 	bl	8000830 <__aeabi_ddiv>
 801d4c6:	4602      	mov	r2, r0
 801d4c8:	460b      	mov	r3, r1
 801d4ca:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    nrmx = fabs(s);
 801d4ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d4d0:	63bb      	str	r3, [r7, #56]	; 0x38
 801d4d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801d4d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801d4d8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (nrmx >= 1.0) {
 801d4da:	f04f 0200 	mov.w	r2, #0
 801d4de:	4b5c      	ldr	r3, [pc, #368]	; (801d650 <cholUpdateFactor_HBMX5a5h+0x1d4>)
 801d4e0:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 801d4e4:	f7e3 fb00 	bl	8000ae8 <__aeabi_dcmpge>
 801d4e8:	4603      	mov	r3, r0
 801d4ea:	2b00      	cmp	r3, #0
 801d4ec:	d003      	beq.n	801d4f6 <cholUpdateFactor_HBMX5a5h+0x7a>
      p = 1;
 801d4ee:	2301      	movs	r3, #1
 801d4f0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 801d4f4:	e046      	b.n	801d584 <cholUpdateFactor_HBMX5a5h+0x108>
    } else {
      rotate_LZ7ctbe0(sqrt(1.0 - nrmx * nrmx), s, &R, &c, &alpha);
 801d4f6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 801d4fa:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 801d4fe:	f7e3 f86d 	bl	80005dc <__aeabi_dmul>
 801d502:	4602      	mov	r2, r0
 801d504:	460b      	mov	r3, r1
 801d506:	f04f 0000 	mov.w	r0, #0
 801d50a:	4951      	ldr	r1, [pc, #324]	; (801d650 <cholUpdateFactor_HBMX5a5h+0x1d4>)
 801d50c:	f7e2 feae 	bl	800026c <__aeabi_dsub>
 801d510:	4602      	mov	r2, r0
 801d512:	460b      	mov	r3, r1
 801d514:	ec43 2b17 	vmov	d7, r2, r3
 801d518:	eeb0 0a47 	vmov.f32	s0, s14
 801d51c:	eef0 0a67 	vmov.f32	s1, s15
 801d520:	f011 f9fe 	bl	802e920 <sqrt>
 801d524:	eeb0 7a40 	vmov.f32	s14, s0
 801d528:	eef0 7a60 	vmov.f32	s15, s1
 801d52c:	f107 0218 	add.w	r2, r7, #24
 801d530:	f107 0110 	add.w	r1, r7, #16
 801d534:	f107 0320 	add.w	r3, r7, #32
 801d538:	4618      	mov	r0, r3
 801d53a:	ed97 1b0c 	vldr	d1, [r7, #48]	; 0x30
 801d53e:	eeb0 0a47 	vmov.f32	s0, s14
 801d542:	eef0 0a67 	vmov.f32	s1, s15
 801d546:	f002 fa49 	bl	801f9dc <rotate_LZ7ctbe0>
      R = R * *S - c * 0.0;
 801d54a:	68fb      	ldr	r3, [r7, #12]
 801d54c:	e9d3 0100 	ldrd	r0, r1, [r3]
 801d550:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801d554:	f7e3 f842 	bl	80005dc <__aeabi_dmul>
 801d558:	4602      	mov	r2, r0
 801d55a:	460b      	mov	r3, r1
 801d55c:	4614      	mov	r4, r2
 801d55e:	461d      	mov	r5, r3
 801d560:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 801d564:	f04f 0200 	mov.w	r2, #0
 801d568:	f04f 0300 	mov.w	r3, #0
 801d56c:	f7e3 f836 	bl	80005dc <__aeabi_dmul>
 801d570:	4602      	mov	r2, r0
 801d572:	460b      	mov	r3, r1
 801d574:	4620      	mov	r0, r4
 801d576:	4629      	mov	r1, r5
 801d578:	f7e2 fe78 	bl	800026c <__aeabi_dsub>
 801d57c:	4602      	mov	r2, r0
 801d57e:	460b      	mov	r3, r1
 801d580:	e9c7 2308 	strd	r2, r3, [r7, #32]
    }
  }

  *S = R;
 801d584:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801d588:	68f9      	ldr	r1, [r7, #12]
 801d58a:	e9c1 2300 	strd	r2, r3, [r1]
  if (p != 0) {
 801d58e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 801d592:	2b00      	cmp	r3, #0
 801d594:	d057      	beq.n	801d646 <cholUpdateFactor_HBMX5a5h+0x1ca>
    s = R * R - U * U;
 801d596:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 801d59a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801d59e:	f7e3 f81d 	bl	80005dc <__aeabi_dmul>
 801d5a2:	4602      	mov	r2, r0
 801d5a4:	460b      	mov	r3, r1
 801d5a6:	4614      	mov	r4, r2
 801d5a8:	461d      	mov	r5, r3
 801d5aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 801d5ae:	e9d7 0100 	ldrd	r0, r1, [r7]
 801d5b2:	f7e3 f813 	bl	80005dc <__aeabi_dmul>
 801d5b6:	4602      	mov	r2, r0
 801d5b8:	460b      	mov	r3, r1
 801d5ba:	4620      	mov	r0, r4
 801d5bc:	4629      	mov	r1, r5
 801d5be:	f7e2 fe55 	bl	800026c <__aeabi_dsub>
 801d5c2:	4602      	mov	r2, r0
 801d5c4:	460b      	mov	r3, r1
 801d5c6:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    if ((!rtIsInf(s)) && (!rtIsNaN(s))) {
 801d5ca:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 801d5ce:	f002 fc79 	bl	801fec4 <rtIsInf>
 801d5d2:	4603      	mov	r3, r0
 801d5d4:	2b00      	cmp	r3, #0
 801d5d6:	d11d      	bne.n	801d614 <cholUpdateFactor_HBMX5a5h+0x198>
 801d5d8:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 801d5dc:	f002 fc96 	bl	801ff0c <rtIsNaN>
 801d5e0:	4603      	mov	r3, r0
 801d5e2:	2b00      	cmp	r3, #0
 801d5e4:	d116      	bne.n	801d614 <cholUpdateFactor_HBMX5a5h+0x198>
      nrmx = 1.0;
 801d5e6:	f04f 0200 	mov.w	r2, #0
 801d5ea:	4b19      	ldr	r3, [pc, #100]	; (801d650 <cholUpdateFactor_HBMX5a5h+0x1d4>)
 801d5ec:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
      if (s != 0.0) {
 801d5f0:	f04f 0200 	mov.w	r2, #0
 801d5f4:	f04f 0300 	mov.w	r3, #0
 801d5f8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 801d5fc:	f7e3 fa56 	bl	8000aac <__aeabi_dcmpeq>
 801d600:	4603      	mov	r3, r0
 801d602:	2b00      	cmp	r3, #0
 801d604:	d110      	bne.n	801d628 <cholUpdateFactor_HBMX5a5h+0x1ac>
        s = fabs(s);
 801d606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d608:	633b      	str	r3, [r7, #48]	; 0x30
 801d60a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801d60c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801d610:	637b      	str	r3, [r7, #52]	; 0x34
      if (s != 0.0) {
 801d612:	e009      	b.n	801d628 <cholUpdateFactor_HBMX5a5h+0x1ac>
      }
    } else {
      s = (rtNaN);
 801d614:	4b0f      	ldr	r3, [pc, #60]	; (801d654 <cholUpdateFactor_HBMX5a5h+0x1d8>)
 801d616:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d61a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
      nrmx = (rtNaN);
 801d61e:	4b0d      	ldr	r3, [pc, #52]	; (801d654 <cholUpdateFactor_HBMX5a5h+0x1d8>)
 801d620:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d624:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    }

    *S = nrmx * sqrt(s);
 801d628:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 801d62c:	f011 f978 	bl	802e920 <sqrt>
 801d630:	ec51 0b10 	vmov	r0, r1, d0
 801d634:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 801d638:	f7e2 ffd0 	bl	80005dc <__aeabi_dmul>
 801d63c:	4602      	mov	r2, r0
 801d63e:	460b      	mov	r3, r1
 801d640:	68f9      	ldr	r1, [r7, #12]
 801d642:	e9c1 2300 	strd	r2, r3, [r1]
  }
}
 801d646:	bf00      	nop
 801d648:	3740      	adds	r7, #64	; 0x40
 801d64a:	46bd      	mov	sp, r7
 801d64c:	bdb0      	pop	{r4, r5, r7, pc}
 801d64e:	bf00      	nop
 801d650:	3ff00000 	.word	0x3ff00000
 801d654:	2001ed60 	.word	0x2001ed60

0801d658 <look1_binlxpw>:
#include "look1_binlxpw.h"
#include "rtwtypes.h"

real_T look1_binlxpw(real_T u0, const real_T bp0[], const real_T table[],
                     uint32_T maxIndex)
{
 801d658:	b5b0      	push	{r4, r5, r7, lr}
 801d65a:	b08e      	sub	sp, #56	; 0x38
 801d65c:	af00      	add	r7, sp, #0
 801d65e:	ed87 0b04 	vstr	d0, [r7, #16]
 801d662:	60f8      	str	r0, [r7, #12]
 801d664:	60b9      	str	r1, [r7, #8]
 801d666:	607a      	str	r2, [r7, #4]
  real_T frac;
  real_T yL_0d0;
  uint32_T iLeft;
  if (u0 <= bp0[0U]) {
 801d668:	68fb      	ldr	r3, [r7, #12]
 801d66a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d66e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 801d672:	f7e3 fa2f 	bl	8000ad4 <__aeabi_dcmple>
 801d676:	4603      	mov	r3, r0
 801d678:	2b00      	cmp	r3, #0
 801d67a:	d020      	beq.n	801d6be <look1_binlxpw+0x66>
    iLeft = 0U;
 801d67c:	2300      	movs	r3, #0
 801d67e:	62fb      	str	r3, [r7, #44]	; 0x2c
    frac = (u0 - bp0[0U]) / (bp0[1U] - bp0[0U]);
 801d680:	68fb      	ldr	r3, [r7, #12]
 801d682:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d686:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 801d68a:	f7e2 fdef 	bl	800026c <__aeabi_dsub>
 801d68e:	4602      	mov	r2, r0
 801d690:	460b      	mov	r3, r1
 801d692:	4614      	mov	r4, r2
 801d694:	461d      	mov	r5, r3
 801d696:	68fb      	ldr	r3, [r7, #12]
 801d698:	3308      	adds	r3, #8
 801d69a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801d69e:	68fb      	ldr	r3, [r7, #12]
 801d6a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d6a4:	f7e2 fde2 	bl	800026c <__aeabi_dsub>
 801d6a8:	4602      	mov	r2, r0
 801d6aa:	460b      	mov	r3, r1
 801d6ac:	4620      	mov	r0, r4
 801d6ae:	4629      	mov	r1, r5
 801d6b0:	f7e3 f8be 	bl	8000830 <__aeabi_ddiv>
 801d6b4:	4602      	mov	r2, r0
 801d6b6:	460b      	mov	r3, r1
 801d6b8:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 801d6bc:	e087      	b.n	801d7ce <look1_binlxpw+0x176>
  } else if (u0 < bp0[maxIndex]) {
 801d6be:	687b      	ldr	r3, [r7, #4]
 801d6c0:	00db      	lsls	r3, r3, #3
 801d6c2:	68fa      	ldr	r2, [r7, #12]
 801d6c4:	4413      	add	r3, r2
 801d6c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d6ca:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 801d6ce:	f7e3 f9f7 	bl	8000ac0 <__aeabi_dcmplt>
 801d6d2:	4603      	mov	r3, r0
 801d6d4:	2b00      	cmp	r3, #0
 801d6d6:	d04b      	beq.n	801d770 <look1_binlxpw+0x118>
    uint32_T bpIdx;
    uint32_T iRght;
    bpIdx = maxIndex >> 1U;
 801d6d8:	687b      	ldr	r3, [r7, #4]
 801d6da:	085b      	lsrs	r3, r3, #1
 801d6dc:	62bb      	str	r3, [r7, #40]	; 0x28
    iLeft = 0U;
 801d6de:	2300      	movs	r3, #0
 801d6e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    iRght = maxIndex;
 801d6e2:	687b      	ldr	r3, [r7, #4]
 801d6e4:	627b      	str	r3, [r7, #36]	; 0x24
    while (iRght - iLeft > 1U) {
 801d6e6:	e016      	b.n	801d716 <look1_binlxpw+0xbe>
      if (u0 < bp0[bpIdx]) {
 801d6e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d6ea:	00db      	lsls	r3, r3, #3
 801d6ec:	68fa      	ldr	r2, [r7, #12]
 801d6ee:	4413      	add	r3, r2
 801d6f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d6f4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 801d6f8:	f7e3 f9e2 	bl	8000ac0 <__aeabi_dcmplt>
 801d6fc:	4603      	mov	r3, r0
 801d6fe:	2b00      	cmp	r3, #0
 801d700:	d002      	beq.n	801d708 <look1_binlxpw+0xb0>
        iRght = bpIdx;
 801d702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d704:	627b      	str	r3, [r7, #36]	; 0x24
 801d706:	e001      	b.n	801d70c <look1_binlxpw+0xb4>
      } else {
        iLeft = bpIdx;
 801d708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d70a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      bpIdx = (iRght + iLeft) >> 1U;
 801d70c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801d70e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d710:	4413      	add	r3, r2
 801d712:	085b      	lsrs	r3, r3, #1
 801d714:	62bb      	str	r3, [r7, #40]	; 0x28
    while (iRght - iLeft > 1U) {
 801d716:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801d718:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d71a:	1ad3      	subs	r3, r2, r3
 801d71c:	2b01      	cmp	r3, #1
 801d71e:	d8e3      	bhi.n	801d6e8 <look1_binlxpw+0x90>
    }

    frac = (u0 - bp0[iLeft]) / (bp0[iLeft + 1U] - bp0[iLeft]);
 801d720:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d722:	00db      	lsls	r3, r3, #3
 801d724:	68fa      	ldr	r2, [r7, #12]
 801d726:	4413      	add	r3, r2
 801d728:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d72c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 801d730:	f7e2 fd9c 	bl	800026c <__aeabi_dsub>
 801d734:	4602      	mov	r2, r0
 801d736:	460b      	mov	r3, r1
 801d738:	4614      	mov	r4, r2
 801d73a:	461d      	mov	r5, r3
 801d73c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d73e:	3301      	adds	r3, #1
 801d740:	00db      	lsls	r3, r3, #3
 801d742:	68fa      	ldr	r2, [r7, #12]
 801d744:	4413      	add	r3, r2
 801d746:	e9d3 0100 	ldrd	r0, r1, [r3]
 801d74a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d74c:	00db      	lsls	r3, r3, #3
 801d74e:	68fa      	ldr	r2, [r7, #12]
 801d750:	4413      	add	r3, r2
 801d752:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d756:	f7e2 fd89 	bl	800026c <__aeabi_dsub>
 801d75a:	4602      	mov	r2, r0
 801d75c:	460b      	mov	r3, r1
 801d75e:	4620      	mov	r0, r4
 801d760:	4629      	mov	r1, r5
 801d762:	f7e3 f865 	bl	8000830 <__aeabi_ddiv>
 801d766:	4602      	mov	r2, r0
 801d768:	460b      	mov	r3, r1
 801d76a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 801d76e:	e02e      	b.n	801d7ce <look1_binlxpw+0x176>
  } else {
    iLeft = maxIndex - 1U;
 801d770:	687b      	ldr	r3, [r7, #4]
 801d772:	3b01      	subs	r3, #1
 801d774:	62fb      	str	r3, [r7, #44]	; 0x2c
    frac = (u0 - bp0[maxIndex - 1U]) / (bp0[maxIndex] - bp0[maxIndex - 1U]);
 801d776:	687b      	ldr	r3, [r7, #4]
 801d778:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 801d77c:	3b01      	subs	r3, #1
 801d77e:	00db      	lsls	r3, r3, #3
 801d780:	68fa      	ldr	r2, [r7, #12]
 801d782:	4413      	add	r3, r2
 801d784:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d788:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 801d78c:	f7e2 fd6e 	bl	800026c <__aeabi_dsub>
 801d790:	4602      	mov	r2, r0
 801d792:	460b      	mov	r3, r1
 801d794:	4614      	mov	r4, r2
 801d796:	461d      	mov	r5, r3
 801d798:	687b      	ldr	r3, [r7, #4]
 801d79a:	00db      	lsls	r3, r3, #3
 801d79c:	68fa      	ldr	r2, [r7, #12]
 801d79e:	4413      	add	r3, r2
 801d7a0:	e9d3 0100 	ldrd	r0, r1, [r3]
 801d7a4:	687b      	ldr	r3, [r7, #4]
 801d7a6:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 801d7aa:	3b01      	subs	r3, #1
 801d7ac:	00db      	lsls	r3, r3, #3
 801d7ae:	68fa      	ldr	r2, [r7, #12]
 801d7b0:	4413      	add	r3, r2
 801d7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d7b6:	f7e2 fd59 	bl	800026c <__aeabi_dsub>
 801d7ba:	4602      	mov	r2, r0
 801d7bc:	460b      	mov	r3, r1
 801d7be:	4620      	mov	r0, r4
 801d7c0:	4629      	mov	r1, r5
 801d7c2:	f7e3 f835 	bl	8000830 <__aeabi_ddiv>
 801d7c6:	4602      	mov	r2, r0
 801d7c8:	460b      	mov	r3, r1
 801d7ca:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  }

  yL_0d0 = table[iLeft];
 801d7ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d7d0:	00db      	lsls	r3, r3, #3
 801d7d2:	68ba      	ldr	r2, [r7, #8]
 801d7d4:	4413      	add	r3, r2
 801d7d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d7da:	e9c7 2306 	strd	r2, r3, [r7, #24]
  return (table[iLeft + 1U] - yL_0d0) * frac + yL_0d0;
 801d7de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d7e0:	3301      	adds	r3, #1
 801d7e2:	00db      	lsls	r3, r3, #3
 801d7e4:	68ba      	ldr	r2, [r7, #8]
 801d7e6:	4413      	add	r3, r2
 801d7e8:	e9d3 0100 	ldrd	r0, r1, [r3]
 801d7ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801d7f0:	f7e2 fd3c 	bl	800026c <__aeabi_dsub>
 801d7f4:	4602      	mov	r2, r0
 801d7f6:	460b      	mov	r3, r1
 801d7f8:	4610      	mov	r0, r2
 801d7fa:	4619      	mov	r1, r3
 801d7fc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 801d800:	f7e2 feec 	bl	80005dc <__aeabi_dmul>
 801d804:	4602      	mov	r2, r0
 801d806:	460b      	mov	r3, r1
 801d808:	4610      	mov	r0, r2
 801d80a:	4619      	mov	r1, r3
 801d80c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801d810:	f7e2 fd2e 	bl	8000270 <__adddf3>
 801d814:	4602      	mov	r2, r0
 801d816:	460b      	mov	r3, r1
 801d818:	ec43 2b17 	vmov	d7, r2, r3
}
 801d81c:	eeb0 0a47 	vmov.f32	s0, s14
 801d820:	eef0 0a67 	vmov.f32	s1, s15
 801d824:	3738      	adds	r7, #56	; 0x38
 801d826:	46bd      	mov	sp, r7
 801d828:	bdb0      	pop	{r4, r5, r7, pc}
	...

0801d82c <qr_5a2P8Gh6>:
#include <math.h>
#include "xgemv_fRiR1I1O.h"
#include "xgerc_tNNiazQU.h"

void qr_5a2P8Gh6(const real_T A[9], real_T Q[9], real_T R[9])
{
 801d82c:	b5b0      	push	{r4, r5, r7, lr}
 801d82e:	b0c0      	sub	sp, #256	; 0x100
 801d830:	af04      	add	r7, sp, #16
 801d832:	6578      	str	r0, [r7, #84]	; 0x54
 801d834:	6539      	str	r1, [r7, #80]	; 0x50
 801d836:	64fa      	str	r2, [r7, #76]	; 0x4c
  int32_T c_lastc;
  int32_T coltop;
  int32_T exitg1;
  int32_T knt;
  boolean_T exitg2;
  memcpy(&b_A[0], &A[0], 9U * sizeof(real_T));
 801d838:	f107 0370 	add.w	r3, r7, #112	; 0x70
 801d83c:	2248      	movs	r2, #72	; 0x48
 801d83e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801d840:	4618      	mov	r0, r3
 801d842:	f010 fea7 	bl	802e594 <memcpy>
  tau_idx_0 = 0.0;
 801d846:	f04f 0200 	mov.w	r2, #0
 801d84a:	f04f 0300 	mov.w	r3, #0
 801d84e:	e9c7 2336 	strd	r2, r3, [r7, #216]	; 0xd8
  work[0] = 0.0;
 801d852:	f04f 0200 	mov.w	r2, #0
 801d856:	f04f 0300 	mov.w	r3, #0
 801d85a:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
  tau_idx_1 = 0.0;
 801d85e:	f04f 0200 	mov.w	r2, #0
 801d862:	f04f 0300 	mov.w	r3, #0
 801d866:	e9c7 2334 	strd	r2, r3, [r7, #208]	; 0xd0
  work[1] = 0.0;
 801d86a:	f04f 0200 	mov.w	r2, #0
 801d86e:	f04f 0300 	mov.w	r3, #0
 801d872:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
  work[2] = 0.0;
 801d876:	f04f 0200 	mov.w	r2, #0
 801d87a:	f04f 0300 	mov.w	r3, #0
 801d87e:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
  atmp = b_A[0];
 801d882:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 801d886:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
  beta1 = xnrm2_xDOlDEtw(2, b_A, 2);
 801d88a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 801d88e:	2202      	movs	r2, #2
 801d890:	4619      	mov	r1, r3
 801d892:	2002      	movs	r0, #2
 801d894:	f004 ffc0 	bl	8022818 <xnrm2_xDOlDEtw>
 801d898:	ed87 0b38 	vstr	d0, [r7, #224]	; 0xe0
  if (beta1 != 0.0) {
 801d89c:	f04f 0200 	mov.w	r2, #0
 801d8a0:	f04f 0300 	mov.w	r3, #0
 801d8a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 801d8a8:	f7e3 f900 	bl	8000aac <__aeabi_dcmpeq>
 801d8ac:	4603      	mov	r3, r0
 801d8ae:	2b00      	cmp	r3, #0
 801d8b0:	f040 8172 	bne.w	801db98 <qr_5a2P8Gh6+0x36c>
    beta1 = rt_hypotd_snf(b_A[0], beta1);
 801d8b4:	ed97 7b1c 	vldr	d7, [r7, #112]	; 0x70
 801d8b8:	ed97 1b38 	vldr	d1, [r7, #224]	; 0xe0
 801d8bc:	eeb0 0a47 	vmov.f32	s0, s14
 801d8c0:	eef0 0a67 	vmov.f32	s1, s15
 801d8c4:	f002 fa14 	bl	801fcf0 <rt_hypotd_snf>
 801d8c8:	ed87 0b38 	vstr	d0, [r7, #224]	; 0xe0
    if (b_A[0] >= 0.0) {
 801d8cc:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 801d8d0:	f04f 0200 	mov.w	r2, #0
 801d8d4:	f04f 0300 	mov.w	r3, #0
 801d8d8:	f7e3 f906 	bl	8000ae8 <__aeabi_dcmpge>
 801d8dc:	4603      	mov	r3, r0
 801d8de:	2b00      	cmp	r3, #0
 801d8e0:	d009      	beq.n	801d8f6 <qr_5a2P8Gh6+0xca>
      beta1 = -beta1;
 801d8e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801d8e6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 801d8ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801d8ee:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801d8f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    }

    if (fabs(beta1) < 1.0020841800044864E-292) {
 801d8f6:	f8d7 40e0 	ldr.w	r4, [r7, #224]	; 0xe0
 801d8fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801d8fe:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 801d902:	f04f 0200 	mov.w	r2, #0
 801d906:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 801d90a:	4620      	mov	r0, r4
 801d90c:	4629      	mov	r1, r5
 801d90e:	f7e3 f8d7 	bl	8000ac0 <__aeabi_dcmplt>
 801d912:	4603      	mov	r3, r0
 801d914:	2b00      	cmp	r3, #0
 801d916:	f000 80f1 	beq.w	801dafc <qr_5a2P8Gh6+0x2d0>
      knt = 0;
 801d91a:	2300      	movs	r3, #0
 801d91c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
      do {
        knt++;
 801d920:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801d924:	3301      	adds	r3, #1
 801d926:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
        for (b_coltop = 1; b_coltop < 3; b_coltop++) {
 801d92a:	2301      	movs	r3, #1
 801d92c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 801d930:	e01f      	b.n	801d972 <qr_5a2P8Gh6+0x146>
          b_A[b_coltop] *= 9.9792015476736E+291;
 801d932:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801d936:	00db      	lsls	r3, r3, #3
 801d938:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801d93c:	4413      	add	r3, r2
 801d93e:	3b80      	subs	r3, #128	; 0x80
 801d940:	e9d3 0100 	ldrd	r0, r1, [r3]
 801d944:	f04f 0200 	mov.w	r2, #0
 801d948:	4bc9      	ldr	r3, [pc, #804]	; (801dc70 <qr_5a2P8Gh6+0x444>)
 801d94a:	f7e2 fe47 	bl	80005dc <__aeabi_dmul>
 801d94e:	4602      	mov	r2, r0
 801d950:	460b      	mov	r3, r1
 801d952:	4610      	mov	r0, r2
 801d954:	4619      	mov	r1, r3
 801d956:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801d95a:	00db      	lsls	r3, r3, #3
 801d95c:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801d960:	4413      	add	r3, r2
 801d962:	3b80      	subs	r3, #128	; 0x80
 801d964:	e9c3 0100 	strd	r0, r1, [r3]
        for (b_coltop = 1; b_coltop < 3; b_coltop++) {
 801d968:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801d96c:	3301      	adds	r3, #1
 801d96e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 801d972:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801d976:	2b02      	cmp	r3, #2
 801d978:	dddb      	ble.n	801d932 <qr_5a2P8Gh6+0x106>
        }

        beta1 *= 9.9792015476736E+291;
 801d97a:	f04f 0200 	mov.w	r2, #0
 801d97e:	4bbc      	ldr	r3, [pc, #752]	; (801dc70 <qr_5a2P8Gh6+0x444>)
 801d980:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 801d984:	f7e2 fe2a 	bl	80005dc <__aeabi_dmul>
 801d988:	4602      	mov	r2, r0
 801d98a:	460b      	mov	r3, r1
 801d98c:	e9c7 2338 	strd	r2, r3, [r7, #224]	; 0xe0
        atmp *= 9.9792015476736E+291;
 801d990:	f04f 0200 	mov.w	r2, #0
 801d994:	4bb6      	ldr	r3, [pc, #728]	; (801dc70 <qr_5a2P8Gh6+0x444>)
 801d996:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	; 0xe8
 801d99a:	f7e2 fe1f 	bl	80005dc <__aeabi_dmul>
 801d99e:	4602      	mov	r2, r0
 801d9a0:	460b      	mov	r3, r1
 801d9a2:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
      } while ((fabs(beta1) < 1.0020841800044864E-292) && (knt < 20));
 801d9a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801d9aa:	643b      	str	r3, [r7, #64]	; 0x40
 801d9ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801d9b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801d9b4:	647b      	str	r3, [r7, #68]	; 0x44
 801d9b6:	f04f 0200 	mov.w	r2, #0
 801d9ba:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 801d9be:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 801d9c2:	f7e3 f87d 	bl	8000ac0 <__aeabi_dcmplt>
 801d9c6:	4603      	mov	r3, r0
 801d9c8:	2b00      	cmp	r3, #0
 801d9ca:	d003      	beq.n	801d9d4 <qr_5a2P8Gh6+0x1a8>
 801d9cc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801d9d0:	2b13      	cmp	r3, #19
 801d9d2:	dda5      	ble.n	801d920 <qr_5a2P8Gh6+0xf4>

      beta1 = rt_hypotd_snf(atmp, xnrm2_xDOlDEtw(2, b_A, 2));
 801d9d4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 801d9d8:	2202      	movs	r2, #2
 801d9da:	4619      	mov	r1, r3
 801d9dc:	2002      	movs	r0, #2
 801d9de:	f004 ff1b 	bl	8022818 <xnrm2_xDOlDEtw>
 801d9e2:	eeb0 7a40 	vmov.f32	s14, s0
 801d9e6:	eef0 7a60 	vmov.f32	s15, s1
 801d9ea:	eeb0 1a47 	vmov.f32	s2, s14
 801d9ee:	eef0 1a67 	vmov.f32	s3, s15
 801d9f2:	ed97 0b3a 	vldr	d0, [r7, #232]	; 0xe8
 801d9f6:	f002 f97b 	bl	801fcf0 <rt_hypotd_snf>
 801d9fa:	ed87 0b38 	vstr	d0, [r7, #224]	; 0xe0
      if (atmp >= 0.0) {
 801d9fe:	f04f 0200 	mov.w	r2, #0
 801da02:	f04f 0300 	mov.w	r3, #0
 801da06:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	; 0xe8
 801da0a:	f7e3 f86d 	bl	8000ae8 <__aeabi_dcmpge>
 801da0e:	4603      	mov	r3, r0
 801da10:	2b00      	cmp	r3, #0
 801da12:	d009      	beq.n	801da28 <qr_5a2P8Gh6+0x1fc>
        beta1 = -beta1;
 801da14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801da18:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 801da1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801da20:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801da24:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
      }

      tau_idx_0 = (beta1 - atmp) / beta1;
 801da28:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 801da2c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 801da30:	f7e2 fc1c 	bl	800026c <__aeabi_dsub>
 801da34:	4602      	mov	r2, r0
 801da36:	460b      	mov	r3, r1
 801da38:	4610      	mov	r0, r2
 801da3a:	4619      	mov	r1, r3
 801da3c:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 801da40:	f7e2 fef6 	bl	8000830 <__aeabi_ddiv>
 801da44:	4602      	mov	r2, r0
 801da46:	460b      	mov	r3, r1
 801da48:	e9c7 2336 	strd	r2, r3, [r7, #216]	; 0xd8
      atmp = 1.0 / (atmp - beta1);
 801da4c:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 801da50:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	; 0xe8
 801da54:	f7e2 fc0a 	bl	800026c <__aeabi_dsub>
 801da58:	4602      	mov	r2, r0
 801da5a:	460b      	mov	r3, r1
 801da5c:	f04f 0000 	mov.w	r0, #0
 801da60:	4984      	ldr	r1, [pc, #528]	; (801dc74 <qr_5a2P8Gh6+0x448>)
 801da62:	f7e2 fee5 	bl	8000830 <__aeabi_ddiv>
 801da66:	4602      	mov	r2, r0
 801da68:	460b      	mov	r3, r1
 801da6a:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
      for (b_coltop = 1; b_coltop < 3; b_coltop++) {
 801da6e:	2301      	movs	r3, #1
 801da70:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 801da74:	e01e      	b.n	801dab4 <qr_5a2P8Gh6+0x288>
        b_A[b_coltop] *= atmp;
 801da76:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801da7a:	00db      	lsls	r3, r3, #3
 801da7c:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801da80:	4413      	add	r3, r2
 801da82:	3b80      	subs	r3, #128	; 0x80
 801da84:	e9d3 0100 	ldrd	r0, r1, [r3]
 801da88:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 801da8c:	f7e2 fda6 	bl	80005dc <__aeabi_dmul>
 801da90:	4602      	mov	r2, r0
 801da92:	460b      	mov	r3, r1
 801da94:	4610      	mov	r0, r2
 801da96:	4619      	mov	r1, r3
 801da98:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801da9c:	00db      	lsls	r3, r3, #3
 801da9e:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801daa2:	4413      	add	r3, r2
 801daa4:	3b80      	subs	r3, #128	; 0x80
 801daa6:	e9c3 0100 	strd	r0, r1, [r3]
      for (b_coltop = 1; b_coltop < 3; b_coltop++) {
 801daaa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801daae:	3301      	adds	r3, #1
 801dab0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 801dab4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801dab8:	2b02      	cmp	r3, #2
 801daba:	dddc      	ble.n	801da76 <qr_5a2P8Gh6+0x24a>
      }

      for (c_lastc = 0; c_lastc < knt; c_lastc++) {
 801dabc:	2300      	movs	r3, #0
 801dabe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 801dac2:	e010      	b.n	801dae6 <qr_5a2P8Gh6+0x2ba>
        beta1 *= 1.0020841800044864E-292;
 801dac4:	f04f 0200 	mov.w	r2, #0
 801dac8:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 801dacc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 801dad0:	f7e2 fd84 	bl	80005dc <__aeabi_dmul>
 801dad4:	4602      	mov	r2, r0
 801dad6:	460b      	mov	r3, r1
 801dad8:	e9c7 2338 	strd	r2, r3, [r7, #224]	; 0xe0
      for (c_lastc = 0; c_lastc < knt; c_lastc++) {
 801dadc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801dae0:	3301      	adds	r3, #1
 801dae2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 801dae6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 801daea:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801daee:	429a      	cmp	r2, r3
 801daf0:	dbe8      	blt.n	801dac4 <qr_5a2P8Gh6+0x298>
      }

      atmp = beta1;
 801daf2:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 801daf6:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
 801dafa:	e04d      	b.n	801db98 <qr_5a2P8Gh6+0x36c>
    } else {
      tau_idx_0 = (beta1 - b_A[0]) / beta1;
 801dafc:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 801db00:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 801db04:	f7e2 fbb2 	bl	800026c <__aeabi_dsub>
 801db08:	4602      	mov	r2, r0
 801db0a:	460b      	mov	r3, r1
 801db0c:	4610      	mov	r0, r2
 801db0e:	4619      	mov	r1, r3
 801db10:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 801db14:	f7e2 fe8c 	bl	8000830 <__aeabi_ddiv>
 801db18:	4602      	mov	r2, r0
 801db1a:	460b      	mov	r3, r1
 801db1c:	e9c7 2336 	strd	r2, r3, [r7, #216]	; 0xd8
      atmp = 1.0 / (b_A[0] - beta1);
 801db20:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 801db24:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 801db28:	f7e2 fba0 	bl	800026c <__aeabi_dsub>
 801db2c:	4602      	mov	r2, r0
 801db2e:	460b      	mov	r3, r1
 801db30:	f04f 0000 	mov.w	r0, #0
 801db34:	494f      	ldr	r1, [pc, #316]	; (801dc74 <qr_5a2P8Gh6+0x448>)
 801db36:	f7e2 fe7b 	bl	8000830 <__aeabi_ddiv>
 801db3a:	4602      	mov	r2, r0
 801db3c:	460b      	mov	r3, r1
 801db3e:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
      for (c_lastc = 1; c_lastc < 3; c_lastc++) {
 801db42:	2301      	movs	r3, #1
 801db44:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 801db48:	e01e      	b.n	801db88 <qr_5a2P8Gh6+0x35c>
        b_A[c_lastc] *= atmp;
 801db4a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801db4e:	00db      	lsls	r3, r3, #3
 801db50:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801db54:	4413      	add	r3, r2
 801db56:	3b80      	subs	r3, #128	; 0x80
 801db58:	e9d3 0100 	ldrd	r0, r1, [r3]
 801db5c:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 801db60:	f7e2 fd3c 	bl	80005dc <__aeabi_dmul>
 801db64:	4602      	mov	r2, r0
 801db66:	460b      	mov	r3, r1
 801db68:	4610      	mov	r0, r2
 801db6a:	4619      	mov	r1, r3
 801db6c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801db70:	00db      	lsls	r3, r3, #3
 801db72:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801db76:	4413      	add	r3, r2
 801db78:	3b80      	subs	r3, #128	; 0x80
 801db7a:	e9c3 0100 	strd	r0, r1, [r3]
      for (c_lastc = 1; c_lastc < 3; c_lastc++) {
 801db7e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801db82:	3301      	adds	r3, #1
 801db84:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 801db88:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801db8c:	2b02      	cmp	r3, #2
 801db8e:	dddc      	ble.n	801db4a <qr_5a2P8Gh6+0x31e>
      }

      atmp = beta1;
 801db90:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 801db94:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
    }
  }

  b_A[0] = 1.0;
 801db98:	f04f 0200 	mov.w	r2, #0
 801db9c:	4b35      	ldr	r3, [pc, #212]	; (801dc74 <qr_5a2P8Gh6+0x448>)
 801db9e:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
  if (tau_idx_0 != 0.0) {
 801dba2:	f04f 0200 	mov.w	r2, #0
 801dba6:	f04f 0300 	mov.w	r3, #0
 801dbaa:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 801dbae:	f7e2 ff7d 	bl	8000aac <__aeabi_dcmpeq>
 801dbb2:	4603      	mov	r3, r0
 801dbb4:	2b00      	cmp	r3, #0
 801dbb6:	f040 8081 	bne.w	801dcbc <qr_5a2P8Gh6+0x490>
    knt = 3;
 801dbba:	2303      	movs	r3, #3
 801dbbc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    c_lastc = 2;
 801dbc0:	2302      	movs	r3, #2
 801dbc2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    while ((knt > 0) && (b_A[c_lastc] == 0.0)) {
 801dbc6:	e009      	b.n	801dbdc <qr_5a2P8Gh6+0x3b0>
      knt--;
 801dbc8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801dbcc:	3b01      	subs	r3, #1
 801dbce:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
      c_lastc--;
 801dbd2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801dbd6:	3b01      	subs	r3, #1
 801dbd8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    while ((knt > 0) && (b_A[c_lastc] == 0.0)) {
 801dbdc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801dbe0:	2b00      	cmp	r3, #0
 801dbe2:	dd11      	ble.n	801dc08 <qr_5a2P8Gh6+0x3dc>
 801dbe4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801dbe8:	00db      	lsls	r3, r3, #3
 801dbea:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801dbee:	4413      	add	r3, r2
 801dbf0:	3b80      	subs	r3, #128	; 0x80
 801dbf2:	e9d3 0100 	ldrd	r0, r1, [r3]
 801dbf6:	f04f 0200 	mov.w	r2, #0
 801dbfa:	f04f 0300 	mov.w	r3, #0
 801dbfe:	f7e2 ff55 	bl	8000aac <__aeabi_dcmpeq>
 801dc02:	4603      	mov	r3, r0
 801dc04:	2b00      	cmp	r3, #0
 801dc06:	d1df      	bne.n	801dbc8 <qr_5a2P8Gh6+0x39c>
    }

    c_lastc = 2;
 801dc08:	2302      	movs	r3, #2
 801dc0a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    exitg2 = false;
 801dc0e:	2300      	movs	r3, #0
 801dc10:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
    while ((!exitg2) && (c_lastc > 0)) {
 801dc14:	e049      	b.n	801dcaa <qr_5a2P8Gh6+0x47e>
      b_coltop = (c_lastc - 1) * 3 + 3;
 801dc16:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 801dc1a:	4613      	mov	r3, r2
 801dc1c:	005b      	lsls	r3, r3, #1
 801dc1e:	4413      	add	r3, r2
 801dc20:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
      coltop = b_coltop;
 801dc24:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801dc28:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
      do {
        exitg1 = 0;
 801dc2c:	2300      	movs	r3, #0
 801dc2e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
        if (coltop + 1 <= b_coltop + knt) {
 801dc32:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 801dc36:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801dc3a:	441a      	add	r2, r3
 801dc3c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 801dc40:	4293      	cmp	r3, r2
 801dc42:	da1f      	bge.n	801dc84 <qr_5a2P8Gh6+0x458>
          if (b_A[coltop] != 0.0) {
 801dc44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 801dc48:	00db      	lsls	r3, r3, #3
 801dc4a:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801dc4e:	4413      	add	r3, r2
 801dc50:	3b80      	subs	r3, #128	; 0x80
 801dc52:	e9d3 0100 	ldrd	r0, r1, [r3]
 801dc56:	f04f 0200 	mov.w	r2, #0
 801dc5a:	f04f 0300 	mov.w	r3, #0
 801dc5e:	f7e2 ff25 	bl	8000aac <__aeabi_dcmpeq>
 801dc62:	4603      	mov	r3, r0
 801dc64:	2b00      	cmp	r3, #0
 801dc66:	d107      	bne.n	801dc78 <qr_5a2P8Gh6+0x44c>
            exitg1 = 1;
 801dc68:	2301      	movs	r3, #1
 801dc6a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 801dc6e:	e011      	b.n	801dc94 <qr_5a2P8Gh6+0x468>
 801dc70:	7c900000 	.word	0x7c900000
 801dc74:	3ff00000 	.word	0x3ff00000
          } else {
            coltop++;
 801dc78:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 801dc7c:	3301      	adds	r3, #1
 801dc7e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 801dc82:	e007      	b.n	801dc94 <qr_5a2P8Gh6+0x468>
          }
        } else {
          c_lastc--;
 801dc84:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801dc88:	3b01      	subs	r3, #1
 801dc8a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
          exitg1 = 2;
 801dc8e:	2302      	movs	r3, #2
 801dc90:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
        }
      } while (exitg1 == 0);
 801dc94:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 801dc98:	2b00      	cmp	r3, #0
 801dc9a:	d0c7      	beq.n	801dc2c <qr_5a2P8Gh6+0x400>

      if (exitg1 == 1) {
 801dc9c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 801dca0:	2b01      	cmp	r3, #1
 801dca2:	d102      	bne.n	801dcaa <qr_5a2P8Gh6+0x47e>
        exitg2 = true;
 801dca4:	2301      	movs	r3, #1
 801dca6:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
    while ((!exitg2) && (c_lastc > 0)) {
 801dcaa:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 801dcae:	2b00      	cmp	r3, #0
 801dcb0:	d10a      	bne.n	801dcc8 <qr_5a2P8Gh6+0x49c>
 801dcb2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801dcb6:	2b00      	cmp	r3, #0
 801dcb8:	dcad      	bgt.n	801dc16 <qr_5a2P8Gh6+0x3ea>
 801dcba:	e005      	b.n	801dcc8 <qr_5a2P8Gh6+0x49c>
      }
    }
  } else {
    knt = 0;
 801dcbc:	2300      	movs	r3, #0
 801dcbe:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    c_lastc = 0;
 801dcc2:	2300      	movs	r3, #0
 801dcc4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  }

  if (knt > 0) {
 801dcc8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801dccc:	2b00      	cmp	r3, #0
 801dcce:	dd29      	ble.n	801dd24 <qr_5a2P8Gh6+0x4f8>
    xgemv_fRiR1I1O(knt, c_lastc, b_A, 4, b_A, 1, work);
 801dcd0:	f107 0270 	add.w	r2, r7, #112	; 0x70
 801dcd4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 801dcd8:	9302      	str	r3, [sp, #8]
 801dcda:	2301      	movs	r3, #1
 801dcdc:	9301      	str	r3, [sp, #4]
 801dcde:	f107 0370 	add.w	r3, r7, #112	; 0x70
 801dce2:	9300      	str	r3, [sp, #0]
 801dce4:	2304      	movs	r3, #4
 801dce6:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 801dcea:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 801dcee:	f004 f94f 	bl	8021f90 <xgemv_fRiR1I1O>
    xgerc_tNNiazQU(knt, c_lastc, -tau_idx_0, 1, work, b_A, 4);
 801dcf2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 801dcf6:	63bb      	str	r3, [r7, #56]	; 0x38
 801dcf8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801dcfc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801dd00:	63fb      	str	r3, [r7, #60]	; 0x3c
 801dd02:	f107 0258 	add.w	r2, r7, #88	; 0x58
 801dd06:	2304      	movs	r3, #4
 801dd08:	9301      	str	r3, [sp, #4]
 801dd0a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 801dd0e:	9300      	str	r3, [sp, #0]
 801dd10:	4613      	mov	r3, r2
 801dd12:	2201      	movs	r2, #1
 801dd14:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 801dd18:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 801dd1c:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 801dd20:	f004 fa3f 	bl	80221a2 <xgerc_tNNiazQU>
  }

  b_A[0] = atmp;
 801dd24:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 801dd28:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
  atmp = b_A[4];
 801dd2c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 801dd30:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
  beta1 = xnrm2_xDOlDEtw(1, b_A, 6);
 801dd34:	f107 0370 	add.w	r3, r7, #112	; 0x70
 801dd38:	2206      	movs	r2, #6
 801dd3a:	4619      	mov	r1, r3
 801dd3c:	2001      	movs	r0, #1
 801dd3e:	f004 fd6b 	bl	8022818 <xnrm2_xDOlDEtw>
 801dd42:	ed87 0b38 	vstr	d0, [r7, #224]	; 0xe0
  if (beta1 != 0.0) {
 801dd46:	f04f 0200 	mov.w	r2, #0
 801dd4a:	f04f 0300 	mov.w	r3, #0
 801dd4e:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 801dd52:	f7e2 feab 	bl	8000aac <__aeabi_dcmpeq>
 801dd56:	4603      	mov	r3, r0
 801dd58:	2b00      	cmp	r3, #0
 801dd5a:	f040 8170 	bne.w	801e03e <qr_5a2P8Gh6+0x812>
    beta1 = rt_hypotd_snf(b_A[4], beta1);
 801dd5e:	ed97 7b24 	vldr	d7, [r7, #144]	; 0x90
 801dd62:	ed97 1b38 	vldr	d1, [r7, #224]	; 0xe0
 801dd66:	eeb0 0a47 	vmov.f32	s0, s14
 801dd6a:	eef0 0a67 	vmov.f32	s1, s15
 801dd6e:	f001 ffbf 	bl	801fcf0 <rt_hypotd_snf>
 801dd72:	ed87 0b38 	vstr	d0, [r7, #224]	; 0xe0
    if (b_A[4] >= 0.0) {
 801dd76:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 801dd7a:	f04f 0200 	mov.w	r2, #0
 801dd7e:	f04f 0300 	mov.w	r3, #0
 801dd82:	f7e2 feb1 	bl	8000ae8 <__aeabi_dcmpge>
 801dd86:	4603      	mov	r3, r0
 801dd88:	2b00      	cmp	r3, #0
 801dd8a:	d009      	beq.n	801dda0 <qr_5a2P8Gh6+0x574>
      beta1 = -beta1;
 801dd8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801dd90:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 801dd94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801dd98:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801dd9c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    }

    if (fabs(beta1) < 1.0020841800044864E-292) {
 801dda0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801dda4:	633b      	str	r3, [r7, #48]	; 0x30
 801dda6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801ddaa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801ddae:	637b      	str	r3, [r7, #52]	; 0x34
 801ddb0:	f04f 0200 	mov.w	r2, #0
 801ddb4:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 801ddb8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 801ddbc:	f7e2 fe80 	bl	8000ac0 <__aeabi_dcmplt>
 801ddc0:	4603      	mov	r3, r0
 801ddc2:	2b00      	cmp	r3, #0
 801ddc4:	f000 80ef 	beq.w	801dfa6 <qr_5a2P8Gh6+0x77a>
      knt = 0;
 801ddc8:	2300      	movs	r3, #0
 801ddca:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
      do {
        knt++;
 801ddce:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801ddd2:	3301      	adds	r3, #1
 801ddd4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
        for (b_coltop = 5; b_coltop < 6; b_coltop++) {
 801ddd8:	2305      	movs	r3, #5
 801ddda:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 801ddde:	e01f      	b.n	801de20 <qr_5a2P8Gh6+0x5f4>
          b_A[b_coltop] *= 9.9792015476736E+291;
 801dde0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801dde4:	00db      	lsls	r3, r3, #3
 801dde6:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801ddea:	4413      	add	r3, r2
 801ddec:	3b80      	subs	r3, #128	; 0x80
 801ddee:	e9d3 0100 	ldrd	r0, r1, [r3]
 801ddf2:	f04f 0200 	mov.w	r2, #0
 801ddf6:	4bc9      	ldr	r3, [pc, #804]	; (801e11c <qr_5a2P8Gh6+0x8f0>)
 801ddf8:	f7e2 fbf0 	bl	80005dc <__aeabi_dmul>
 801ddfc:	4602      	mov	r2, r0
 801ddfe:	460b      	mov	r3, r1
 801de00:	4610      	mov	r0, r2
 801de02:	4619      	mov	r1, r3
 801de04:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801de08:	00db      	lsls	r3, r3, #3
 801de0a:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801de0e:	4413      	add	r3, r2
 801de10:	3b80      	subs	r3, #128	; 0x80
 801de12:	e9c3 0100 	strd	r0, r1, [r3]
        for (b_coltop = 5; b_coltop < 6; b_coltop++) {
 801de16:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801de1a:	3301      	adds	r3, #1
 801de1c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 801de20:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801de24:	2b05      	cmp	r3, #5
 801de26:	dddb      	ble.n	801dde0 <qr_5a2P8Gh6+0x5b4>
        }

        beta1 *= 9.9792015476736E+291;
 801de28:	f04f 0200 	mov.w	r2, #0
 801de2c:	4bbb      	ldr	r3, [pc, #748]	; (801e11c <qr_5a2P8Gh6+0x8f0>)
 801de2e:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 801de32:	f7e2 fbd3 	bl	80005dc <__aeabi_dmul>
 801de36:	4602      	mov	r2, r0
 801de38:	460b      	mov	r3, r1
 801de3a:	e9c7 2338 	strd	r2, r3, [r7, #224]	; 0xe0
        atmp *= 9.9792015476736E+291;
 801de3e:	f04f 0200 	mov.w	r2, #0
 801de42:	4bb6      	ldr	r3, [pc, #728]	; (801e11c <qr_5a2P8Gh6+0x8f0>)
 801de44:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	; 0xe8
 801de48:	f7e2 fbc8 	bl	80005dc <__aeabi_dmul>
 801de4c:	4602      	mov	r2, r0
 801de4e:	460b      	mov	r3, r1
 801de50:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
      } while ((fabs(beta1) < 1.0020841800044864E-292) && (knt < 20));
 801de54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801de58:	62bb      	str	r3, [r7, #40]	; 0x28
 801de5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801de5e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801de62:	62fb      	str	r3, [r7, #44]	; 0x2c
 801de64:	f04f 0200 	mov.w	r2, #0
 801de68:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 801de6c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 801de70:	f7e2 fe26 	bl	8000ac0 <__aeabi_dcmplt>
 801de74:	4603      	mov	r3, r0
 801de76:	2b00      	cmp	r3, #0
 801de78:	d003      	beq.n	801de82 <qr_5a2P8Gh6+0x656>
 801de7a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801de7e:	2b13      	cmp	r3, #19
 801de80:	dda5      	ble.n	801ddce <qr_5a2P8Gh6+0x5a2>

      beta1 = rt_hypotd_snf(atmp, xnrm2_xDOlDEtw(1, b_A, 6));
 801de82:	f107 0370 	add.w	r3, r7, #112	; 0x70
 801de86:	2206      	movs	r2, #6
 801de88:	4619      	mov	r1, r3
 801de8a:	2001      	movs	r0, #1
 801de8c:	f004 fcc4 	bl	8022818 <xnrm2_xDOlDEtw>
 801de90:	eeb0 7a40 	vmov.f32	s14, s0
 801de94:	eef0 7a60 	vmov.f32	s15, s1
 801de98:	eeb0 1a47 	vmov.f32	s2, s14
 801de9c:	eef0 1a67 	vmov.f32	s3, s15
 801dea0:	ed97 0b3a 	vldr	d0, [r7, #232]	; 0xe8
 801dea4:	f001 ff24 	bl	801fcf0 <rt_hypotd_snf>
 801dea8:	ed87 0b38 	vstr	d0, [r7, #224]	; 0xe0
      if (atmp >= 0.0) {
 801deac:	f04f 0200 	mov.w	r2, #0
 801deb0:	f04f 0300 	mov.w	r3, #0
 801deb4:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	; 0xe8
 801deb8:	f7e2 fe16 	bl	8000ae8 <__aeabi_dcmpge>
 801debc:	4603      	mov	r3, r0
 801debe:	2b00      	cmp	r3, #0
 801dec0:	d009      	beq.n	801ded6 <qr_5a2P8Gh6+0x6aa>
        beta1 = -beta1;
 801dec2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801dec6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 801deca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801dece:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801ded2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
      }

      tau_idx_1 = (beta1 - atmp) / beta1;
 801ded6:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 801deda:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 801dede:	f7e2 f9c5 	bl	800026c <__aeabi_dsub>
 801dee2:	4602      	mov	r2, r0
 801dee4:	460b      	mov	r3, r1
 801dee6:	4610      	mov	r0, r2
 801dee8:	4619      	mov	r1, r3
 801deea:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 801deee:	f7e2 fc9f 	bl	8000830 <__aeabi_ddiv>
 801def2:	4602      	mov	r2, r0
 801def4:	460b      	mov	r3, r1
 801def6:	e9c7 2334 	strd	r2, r3, [r7, #208]	; 0xd0
      atmp = 1.0 / (atmp - beta1);
 801defa:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 801defe:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	; 0xe8
 801df02:	f7e2 f9b3 	bl	800026c <__aeabi_dsub>
 801df06:	4602      	mov	r2, r0
 801df08:	460b      	mov	r3, r1
 801df0a:	f04f 0000 	mov.w	r0, #0
 801df0e:	4984      	ldr	r1, [pc, #528]	; (801e120 <qr_5a2P8Gh6+0x8f4>)
 801df10:	f7e2 fc8e 	bl	8000830 <__aeabi_ddiv>
 801df14:	4602      	mov	r2, r0
 801df16:	460b      	mov	r3, r1
 801df18:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
      for (b_coltop = 5; b_coltop < 6; b_coltop++) {
 801df1c:	2305      	movs	r3, #5
 801df1e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 801df22:	e01c      	b.n	801df5e <qr_5a2P8Gh6+0x732>
        b_A[b_coltop] *= atmp;
 801df24:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801df28:	00db      	lsls	r3, r3, #3
 801df2a:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801df2e:	4413      	add	r3, r2
 801df30:	3b80      	subs	r3, #128	; 0x80
 801df32:	e9d3 0100 	ldrd	r0, r1, [r3]
 801df36:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 801df3a:	f7e2 fb4f 	bl	80005dc <__aeabi_dmul>
 801df3e:	4602      	mov	r2, r0
 801df40:	460b      	mov	r3, r1
 801df42:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 801df46:	00c9      	lsls	r1, r1, #3
 801df48:	f107 00f0 	add.w	r0, r7, #240	; 0xf0
 801df4c:	4401      	add	r1, r0
 801df4e:	3980      	subs	r1, #128	; 0x80
 801df50:	e9c1 2300 	strd	r2, r3, [r1]
      for (b_coltop = 5; b_coltop < 6; b_coltop++) {
 801df54:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801df58:	3301      	adds	r3, #1
 801df5a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 801df5e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801df62:	2b05      	cmp	r3, #5
 801df64:	ddde      	ble.n	801df24 <qr_5a2P8Gh6+0x6f8>
      }

      for (c_lastc = 0; c_lastc < knt; c_lastc++) {
 801df66:	2300      	movs	r3, #0
 801df68:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 801df6c:	e010      	b.n	801df90 <qr_5a2P8Gh6+0x764>
        beta1 *= 1.0020841800044864E-292;
 801df6e:	f04f 0200 	mov.w	r2, #0
 801df72:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 801df76:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 801df7a:	f7e2 fb2f 	bl	80005dc <__aeabi_dmul>
 801df7e:	4602      	mov	r2, r0
 801df80:	460b      	mov	r3, r1
 801df82:	e9c7 2338 	strd	r2, r3, [r7, #224]	; 0xe0
      for (c_lastc = 0; c_lastc < knt; c_lastc++) {
 801df86:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801df8a:	3301      	adds	r3, #1
 801df8c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 801df90:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 801df94:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801df98:	429a      	cmp	r2, r3
 801df9a:	dbe8      	blt.n	801df6e <qr_5a2P8Gh6+0x742>
      }

      atmp = beta1;
 801df9c:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 801dfa0:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
 801dfa4:	e04b      	b.n	801e03e <qr_5a2P8Gh6+0x812>
    } else {
      tau_idx_1 = (beta1 - b_A[4]) / beta1;
 801dfa6:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 801dfaa:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 801dfae:	f7e2 f95d 	bl	800026c <__aeabi_dsub>
 801dfb2:	4602      	mov	r2, r0
 801dfb4:	460b      	mov	r3, r1
 801dfb6:	4610      	mov	r0, r2
 801dfb8:	4619      	mov	r1, r3
 801dfba:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 801dfbe:	f7e2 fc37 	bl	8000830 <__aeabi_ddiv>
 801dfc2:	4602      	mov	r2, r0
 801dfc4:	460b      	mov	r3, r1
 801dfc6:	e9c7 2334 	strd	r2, r3, [r7, #208]	; 0xd0
      atmp = 1.0 / (b_A[4] - beta1);
 801dfca:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 801dfce:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 801dfd2:	f7e2 f94b 	bl	800026c <__aeabi_dsub>
 801dfd6:	4602      	mov	r2, r0
 801dfd8:	460b      	mov	r3, r1
 801dfda:	f04f 0000 	mov.w	r0, #0
 801dfde:	4950      	ldr	r1, [pc, #320]	; (801e120 <qr_5a2P8Gh6+0x8f4>)
 801dfe0:	f7e2 fc26 	bl	8000830 <__aeabi_ddiv>
 801dfe4:	4602      	mov	r2, r0
 801dfe6:	460b      	mov	r3, r1
 801dfe8:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
      for (c_lastc = 5; c_lastc < 6; c_lastc++) {
 801dfec:	2305      	movs	r3, #5
 801dfee:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 801dff2:	e01c      	b.n	801e02e <qr_5a2P8Gh6+0x802>
        b_A[c_lastc] *= atmp;
 801dff4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801dff8:	00db      	lsls	r3, r3, #3
 801dffa:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801dffe:	4413      	add	r3, r2
 801e000:	3b80      	subs	r3, #128	; 0x80
 801e002:	e9d3 0100 	ldrd	r0, r1, [r3]
 801e006:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 801e00a:	f7e2 fae7 	bl	80005dc <__aeabi_dmul>
 801e00e:	4602      	mov	r2, r0
 801e010:	460b      	mov	r3, r1
 801e012:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 801e016:	00c9      	lsls	r1, r1, #3
 801e018:	f107 00f0 	add.w	r0, r7, #240	; 0xf0
 801e01c:	4401      	add	r1, r0
 801e01e:	3980      	subs	r1, #128	; 0x80
 801e020:	e9c1 2300 	strd	r2, r3, [r1]
      for (c_lastc = 5; c_lastc < 6; c_lastc++) {
 801e024:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e028:	3301      	adds	r3, #1
 801e02a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 801e02e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e032:	2b05      	cmp	r3, #5
 801e034:	ddde      	ble.n	801dff4 <qr_5a2P8Gh6+0x7c8>
      }

      atmp = beta1;
 801e036:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 801e03a:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
    }
  }

  b_A[4] = 1.0;
 801e03e:	f04f 0200 	mov.w	r2, #0
 801e042:	4b37      	ldr	r3, [pc, #220]	; (801e120 <qr_5a2P8Gh6+0x8f4>)
 801e044:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
  if (tau_idx_1 != 0.0) {
 801e048:	f04f 0200 	mov.w	r2, #0
 801e04c:	f04f 0300 	mov.w	r3, #0
 801e050:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 801e054:	f7e2 fd2a 	bl	8000aac <__aeabi_dcmpeq>
 801e058:	4603      	mov	r3, r0
 801e05a:	2b00      	cmp	r3, #0
 801e05c:	d162      	bne.n	801e124 <qr_5a2P8Gh6+0x8f8>
    knt = 2;
 801e05e:	2302      	movs	r3, #2
 801e060:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    c_lastc = 5;
 801e064:	2305      	movs	r3, #5
 801e066:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    while ((knt > 0) && (b_A[c_lastc] == 0.0)) {
 801e06a:	e009      	b.n	801e080 <qr_5a2P8Gh6+0x854>
      knt--;
 801e06c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801e070:	3b01      	subs	r3, #1
 801e072:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
      c_lastc--;
 801e076:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e07a:	3b01      	subs	r3, #1
 801e07c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    while ((knt > 0) && (b_A[c_lastc] == 0.0)) {
 801e080:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801e084:	2b00      	cmp	r3, #0
 801e086:	dd11      	ble.n	801e0ac <qr_5a2P8Gh6+0x880>
 801e088:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e08c:	00db      	lsls	r3, r3, #3
 801e08e:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801e092:	4413      	add	r3, r2
 801e094:	3b80      	subs	r3, #128	; 0x80
 801e096:	e9d3 0100 	ldrd	r0, r1, [r3]
 801e09a:	f04f 0200 	mov.w	r2, #0
 801e09e:	f04f 0300 	mov.w	r3, #0
 801e0a2:	f7e2 fd03 	bl	8000aac <__aeabi_dcmpeq>
 801e0a6:	4603      	mov	r3, r0
 801e0a8:	2b00      	cmp	r3, #0
 801e0aa:	d1df      	bne.n	801e06c <qr_5a2P8Gh6+0x840>
    }

    c_lastc = 1;
 801e0ac:	2301      	movs	r3, #1
 801e0ae:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    coltop = 7;
 801e0b2:	2307      	movs	r3, #7
 801e0b4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    do {
      exitg1 = 0;
 801e0b8:	2300      	movs	r3, #0
 801e0ba:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
      if (coltop + 1 <= knt + 7) {
 801e0be:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801e0c2:	3306      	adds	r3, #6
 801e0c4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 801e0c8:	429a      	cmp	r2, r3
 801e0ca:	dc1b      	bgt.n	801e104 <qr_5a2P8Gh6+0x8d8>
        if (b_A[coltop] != 0.0) {
 801e0cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 801e0d0:	00db      	lsls	r3, r3, #3
 801e0d2:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801e0d6:	4413      	add	r3, r2
 801e0d8:	3b80      	subs	r3, #128	; 0x80
 801e0da:	e9d3 0100 	ldrd	r0, r1, [r3]
 801e0de:	f04f 0200 	mov.w	r2, #0
 801e0e2:	f04f 0300 	mov.w	r3, #0
 801e0e6:	f7e2 fce1 	bl	8000aac <__aeabi_dcmpeq>
 801e0ea:	4603      	mov	r3, r0
 801e0ec:	2b00      	cmp	r3, #0
 801e0ee:	d103      	bne.n	801e0f8 <qr_5a2P8Gh6+0x8cc>
          exitg1 = 1;
 801e0f0:	2301      	movs	r3, #1
 801e0f2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 801e0f6:	e00b      	b.n	801e110 <qr_5a2P8Gh6+0x8e4>
        } else {
          coltop++;
 801e0f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 801e0fc:	3301      	adds	r3, #1
 801e0fe:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 801e102:	e005      	b.n	801e110 <qr_5a2P8Gh6+0x8e4>
        }
      } else {
        c_lastc = 0;
 801e104:	2300      	movs	r3, #0
 801e106:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
        exitg1 = 1;
 801e10a:	2301      	movs	r3, #1
 801e10c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
      }
    } while (exitg1 == 0);
 801e110:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 801e114:	2b00      	cmp	r3, #0
 801e116:	d0cf      	beq.n	801e0b8 <qr_5a2P8Gh6+0x88c>
 801e118:	e00a      	b.n	801e130 <qr_5a2P8Gh6+0x904>
 801e11a:	bf00      	nop
 801e11c:	7c900000 	.word	0x7c900000
 801e120:	3ff00000 	.word	0x3ff00000
  } else {
    knt = 0;
 801e124:	2300      	movs	r3, #0
 801e126:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    c_lastc = 0;
 801e12a:	2300      	movs	r3, #0
 801e12c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  }

  if (knt > 0) {
 801e130:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801e134:	2b00      	cmp	r3, #0
 801e136:	dd29      	ble.n	801e18c <qr_5a2P8Gh6+0x960>
    xgemv_fRiR1I1O(knt, c_lastc, b_A, 8, b_A, 5, work);
 801e138:	f107 0270 	add.w	r2, r7, #112	; 0x70
 801e13c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 801e140:	9302      	str	r3, [sp, #8]
 801e142:	2305      	movs	r3, #5
 801e144:	9301      	str	r3, [sp, #4]
 801e146:	f107 0370 	add.w	r3, r7, #112	; 0x70
 801e14a:	9300      	str	r3, [sp, #0]
 801e14c:	2308      	movs	r3, #8
 801e14e:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 801e152:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 801e156:	f003 ff1b 	bl	8021f90 <xgemv_fRiR1I1O>
    xgerc_tNNiazQU(knt, c_lastc, -tau_idx_1, 5, work, b_A, 8);
 801e15a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 801e15e:	623b      	str	r3, [r7, #32]
 801e160:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 801e164:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801e168:	627b      	str	r3, [r7, #36]	; 0x24
 801e16a:	f107 0258 	add.w	r2, r7, #88	; 0x58
 801e16e:	2308      	movs	r3, #8
 801e170:	9301      	str	r3, [sp, #4]
 801e172:	f107 0370 	add.w	r3, r7, #112	; 0x70
 801e176:	9300      	str	r3, [sp, #0]
 801e178:	4613      	mov	r3, r2
 801e17a:	2205      	movs	r2, #5
 801e17c:	ed97 0b08 	vldr	d0, [r7, #32]
 801e180:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 801e184:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 801e188:	f004 f80b 	bl	80221a2 <xgerc_tNNiazQU>
  }

  b_A[4] = atmp;
 801e18c:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 801e190:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
  R[0] = b_A[0];
 801e194:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 801e198:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 801e19a:	e9c1 2300 	strd	r2, r3, [r1]
  for (c_lastc = 1; c_lastc + 1 < 4; c_lastc++) {
 801e19e:	2301      	movs	r3, #1
 801e1a0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 801e1a4:	e00f      	b.n	801e1c6 <qr_5a2P8Gh6+0x99a>
    R[c_lastc] = 0.0;
 801e1a6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e1aa:	00db      	lsls	r3, r3, #3
 801e1ac:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801e1ae:	18d1      	adds	r1, r2, r3
 801e1b0:	f04f 0200 	mov.w	r2, #0
 801e1b4:	f04f 0300 	mov.w	r3, #0
 801e1b8:	e9c1 2300 	strd	r2, r3, [r1]
  for (c_lastc = 1; c_lastc + 1 < 4; c_lastc++) {
 801e1bc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e1c0:	3301      	adds	r3, #1
 801e1c2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 801e1c6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e1ca:	2b02      	cmp	r3, #2
 801e1cc:	ddeb      	ble.n	801e1a6 <qr_5a2P8Gh6+0x97a>
  }

  work[0] = 0.0;
 801e1ce:	f04f 0200 	mov.w	r2, #0
 801e1d2:	f04f 0300 	mov.w	r3, #0
 801e1d6:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
  for (c_lastc = 0; c_lastc < 2; c_lastc++) {
 801e1da:	2300      	movs	r3, #0
 801e1dc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 801e1e0:	e016      	b.n	801e210 <qr_5a2P8Gh6+0x9e4>
    R[c_lastc + 3] = b_A[c_lastc + 3];
 801e1e2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e1e6:	3303      	adds	r3, #3
 801e1e8:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 801e1ec:	3203      	adds	r2, #3
 801e1ee:	00d2      	lsls	r2, r2, #3
 801e1f0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 801e1f2:	4411      	add	r1, r2
 801e1f4:	00db      	lsls	r3, r3, #3
 801e1f6:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801e1fa:	4413      	add	r3, r2
 801e1fc:	3b80      	subs	r3, #128	; 0x80
 801e1fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e202:	e9c1 2300 	strd	r2, r3, [r1]
  for (c_lastc = 0; c_lastc < 2; c_lastc++) {
 801e206:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e20a:	3301      	adds	r3, #1
 801e20c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 801e210:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e214:	2b01      	cmp	r3, #1
 801e216:	dde4      	ble.n	801e1e2 <qr_5a2P8Gh6+0x9b6>
  }

  while (c_lastc + 1 < 4) {
 801e218:	e010      	b.n	801e23c <qr_5a2P8Gh6+0xa10>
    R[c_lastc + 3] = 0.0;
 801e21a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e21e:	3303      	adds	r3, #3
 801e220:	00db      	lsls	r3, r3, #3
 801e222:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801e224:	18d1      	adds	r1, r2, r3
 801e226:	f04f 0200 	mov.w	r2, #0
 801e22a:	f04f 0300 	mov.w	r3, #0
 801e22e:	e9c1 2300 	strd	r2, r3, [r1]
    c_lastc++;
 801e232:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e236:	3301      	adds	r3, #1
 801e238:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  while (c_lastc + 1 < 4) {
 801e23c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e240:	2b02      	cmp	r3, #2
 801e242:	ddea      	ble.n	801e21a <qr_5a2P8Gh6+0x9ee>
  }

  work[1] = 0.0;
 801e244:	f04f 0200 	mov.w	r2, #0
 801e248:	f04f 0300 	mov.w	r3, #0
 801e24c:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
  for (c_lastc = 0; c_lastc < 3; c_lastc++) {
 801e250:	2300      	movs	r3, #0
 801e252:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 801e256:	e016      	b.n	801e286 <qr_5a2P8Gh6+0xa5a>
    R[c_lastc + 6] = b_A[c_lastc + 6];
 801e258:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e25c:	3306      	adds	r3, #6
 801e25e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 801e262:	3206      	adds	r2, #6
 801e264:	00d2      	lsls	r2, r2, #3
 801e266:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 801e268:	4411      	add	r1, r2
 801e26a:	00db      	lsls	r3, r3, #3
 801e26c:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801e270:	4413      	add	r3, r2
 801e272:	3b80      	subs	r3, #128	; 0x80
 801e274:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e278:	e9c1 2300 	strd	r2, r3, [r1]
  for (c_lastc = 0; c_lastc < 3; c_lastc++) {
 801e27c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e280:	3301      	adds	r3, #1
 801e282:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 801e286:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e28a:	2b02      	cmp	r3, #2
 801e28c:	dde4      	ble.n	801e258 <qr_5a2P8Gh6+0xa2c>
  }

  work[2] = 0.0;
 801e28e:	f04f 0200 	mov.w	r2, #0
 801e292:	f04f 0300 	mov.w	r3, #0
 801e296:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
  b_A[8] = 1.0;
 801e29a:	f04f 0200 	mov.w	r2, #0
 801e29e:	4bc8      	ldr	r3, [pc, #800]	; (801e5c0 <qr_5a2P8Gh6+0xd94>)
 801e2a0:	e9c7 232c 	strd	r2, r3, [r7, #176]	; 0xb0
  for (c_lastc = 0; c_lastc < 2; c_lastc++) {
 801e2a4:	2300      	movs	r3, #0
 801e2a6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 801e2aa:	e014      	b.n	801e2d6 <qr_5a2P8Gh6+0xaaa>
    b_A[7 - c_lastc] = 0.0;
 801e2ac:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e2b0:	f1c3 0307 	rsb	r3, r3, #7
 801e2b4:	00db      	lsls	r3, r3, #3
 801e2b6:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801e2ba:	4413      	add	r3, r2
 801e2bc:	f1a3 0180 	sub.w	r1, r3, #128	; 0x80
 801e2c0:	f04f 0200 	mov.w	r2, #0
 801e2c4:	f04f 0300 	mov.w	r3, #0
 801e2c8:	e9c1 2300 	strd	r2, r3, [r1]
  for (c_lastc = 0; c_lastc < 2; c_lastc++) {
 801e2cc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e2d0:	3301      	adds	r3, #1
 801e2d2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 801e2d6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e2da:	2b01      	cmp	r3, #1
 801e2dc:	dde6      	ble.n	801e2ac <qr_5a2P8Gh6+0xa80>
  }

  b_A[4] = 1.0;
 801e2de:	f04f 0200 	mov.w	r2, #0
 801e2e2:	4bb7      	ldr	r3, [pc, #732]	; (801e5c0 <qr_5a2P8Gh6+0xd94>)
 801e2e4:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
  if (tau_idx_1 != 0.0) {
 801e2e8:	f04f 0200 	mov.w	r2, #0
 801e2ec:	f04f 0300 	mov.w	r3, #0
 801e2f0:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 801e2f4:	f7e2 fbda 	bl	8000aac <__aeabi_dcmpeq>
 801e2f8:	4603      	mov	r3, r0
 801e2fa:	2b00      	cmp	r3, #0
 801e2fc:	d15c      	bne.n	801e3b8 <qr_5a2P8Gh6+0xb8c>
    b_coltop = 7;
 801e2fe:	2307      	movs	r3, #7
 801e300:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    while ((c_lastc > 0) && (b_A[b_coltop - 2] == 0.0)) {
 801e304:	e009      	b.n	801e31a <qr_5a2P8Gh6+0xaee>
      c_lastc--;
 801e306:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e30a:	3b01      	subs	r3, #1
 801e30c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
      b_coltop--;
 801e310:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801e314:	3b01      	subs	r3, #1
 801e316:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    while ((c_lastc > 0) && (b_A[b_coltop - 2] == 0.0)) {
 801e31a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e31e:	2b00      	cmp	r3, #0
 801e320:	dd12      	ble.n	801e348 <qr_5a2P8Gh6+0xb1c>
 801e322:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801e326:	3b02      	subs	r3, #2
 801e328:	00db      	lsls	r3, r3, #3
 801e32a:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801e32e:	4413      	add	r3, r2
 801e330:	3b80      	subs	r3, #128	; 0x80
 801e332:	e9d3 0100 	ldrd	r0, r1, [r3]
 801e336:	f04f 0200 	mov.w	r2, #0
 801e33a:	f04f 0300 	mov.w	r3, #0
 801e33e:	f7e2 fbb5 	bl	8000aac <__aeabi_dcmpeq>
 801e342:	4603      	mov	r3, r0
 801e344:	2b00      	cmp	r3, #0
 801e346:	d1de      	bne.n	801e306 <qr_5a2P8Gh6+0xada>
    }

    b_coltop = 1;
 801e348:	2301      	movs	r3, #1
 801e34a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    knt = 8;
 801e34e:	2308      	movs	r3, #8
 801e350:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    do {
      exitg1 = 0;
 801e354:	2300      	movs	r3, #0
 801e356:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
      if (knt <= c_lastc + 7) {
 801e35a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e35e:	3307      	adds	r3, #7
 801e360:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 801e364:	429a      	cmp	r2, r3
 801e366:	dc1c      	bgt.n	801e3a2 <qr_5a2P8Gh6+0xb76>
        if (b_A[knt - 1] != 0.0) {
 801e368:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801e36c:	3b01      	subs	r3, #1
 801e36e:	00db      	lsls	r3, r3, #3
 801e370:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801e374:	4413      	add	r3, r2
 801e376:	3b80      	subs	r3, #128	; 0x80
 801e378:	e9d3 0100 	ldrd	r0, r1, [r3]
 801e37c:	f04f 0200 	mov.w	r2, #0
 801e380:	f04f 0300 	mov.w	r3, #0
 801e384:	f7e2 fb92 	bl	8000aac <__aeabi_dcmpeq>
 801e388:	4603      	mov	r3, r0
 801e38a:	2b00      	cmp	r3, #0
 801e38c:	d103      	bne.n	801e396 <qr_5a2P8Gh6+0xb6a>
          exitg1 = 1;
 801e38e:	2301      	movs	r3, #1
 801e390:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 801e394:	e00b      	b.n	801e3ae <qr_5a2P8Gh6+0xb82>
        } else {
          knt++;
 801e396:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801e39a:	3301      	adds	r3, #1
 801e39c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 801e3a0:	e005      	b.n	801e3ae <qr_5a2P8Gh6+0xb82>
        }
      } else {
        b_coltop = 0;
 801e3a2:	2300      	movs	r3, #0
 801e3a4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
        exitg1 = 1;
 801e3a8:	2301      	movs	r3, #1
 801e3aa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
      }
    } while (exitg1 == 0);
 801e3ae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 801e3b2:	2b00      	cmp	r3, #0
 801e3b4:	d0ce      	beq.n	801e354 <qr_5a2P8Gh6+0xb28>
 801e3b6:	e005      	b.n	801e3c4 <qr_5a2P8Gh6+0xb98>
  } else {
    c_lastc = 0;
 801e3b8:	2300      	movs	r3, #0
 801e3ba:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    b_coltop = 0;
 801e3be:	2300      	movs	r3, #0
 801e3c0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  }

  if (c_lastc > 0) {
 801e3c4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e3c8:	2b00      	cmp	r3, #0
 801e3ca:	dd29      	ble.n	801e420 <qr_5a2P8Gh6+0xbf4>
    xgemv_fRiR1I1O(c_lastc, b_coltop, b_A, 8, b_A, 5, work);
 801e3cc:	f107 0270 	add.w	r2, r7, #112	; 0x70
 801e3d0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 801e3d4:	9302      	str	r3, [sp, #8]
 801e3d6:	2305      	movs	r3, #5
 801e3d8:	9301      	str	r3, [sp, #4]
 801e3da:	f107 0370 	add.w	r3, r7, #112	; 0x70
 801e3de:	9300      	str	r3, [sp, #0]
 801e3e0:	2308      	movs	r3, #8
 801e3e2:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 801e3e6:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 801e3ea:	f003 fdd1 	bl	8021f90 <xgemv_fRiR1I1O>
    xgerc_tNNiazQU(c_lastc, b_coltop, -tau_idx_1, 5, work, b_A, 8);
 801e3ee:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 801e3f2:	61bb      	str	r3, [r7, #24]
 801e3f4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 801e3f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801e3fc:	61fb      	str	r3, [r7, #28]
 801e3fe:	f107 0258 	add.w	r2, r7, #88	; 0x58
 801e402:	2308      	movs	r3, #8
 801e404:	9301      	str	r3, [sp, #4]
 801e406:	f107 0370 	add.w	r3, r7, #112	; 0x70
 801e40a:	9300      	str	r3, [sp, #0]
 801e40c:	4613      	mov	r3, r2
 801e40e:	2205      	movs	r2, #5
 801e410:	ed97 0b06 	vldr	d0, [r7, #24]
 801e414:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 801e418:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 801e41c:	f003 fec1 	bl	80221a2 <xgerc_tNNiazQU>
  }

  for (b_coltop = 5; b_coltop < 6; b_coltop++) {
 801e420:	2305      	movs	r3, #5
 801e422:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 801e426:	e024      	b.n	801e472 <qr_5a2P8Gh6+0xc46>
    b_A[b_coltop] *= -tau_idx_1;
 801e428:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801e42c:	00db      	lsls	r3, r3, #3
 801e42e:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801e432:	4413      	add	r3, r2
 801e434:	3b80      	subs	r3, #128	; 0x80
 801e436:	e9d3 0100 	ldrd	r0, r1, [r3]
 801e43a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 801e43e:	613b      	str	r3, [r7, #16]
 801e440:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 801e444:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801e448:	617b      	str	r3, [r7, #20]
 801e44a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 801e44e:	f7e2 f8c5 	bl	80005dc <__aeabi_dmul>
 801e452:	4602      	mov	r2, r0
 801e454:	460b      	mov	r3, r1
 801e456:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 801e45a:	00c9      	lsls	r1, r1, #3
 801e45c:	f107 00f0 	add.w	r0, r7, #240	; 0xf0
 801e460:	4401      	add	r1, r0
 801e462:	3980      	subs	r1, #128	; 0x80
 801e464:	e9c1 2300 	strd	r2, r3, [r1]
  for (b_coltop = 5; b_coltop < 6; b_coltop++) {
 801e468:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801e46c:	3301      	adds	r3, #1
 801e46e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 801e472:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801e476:	2b05      	cmp	r3, #5
 801e478:	ddd6      	ble.n	801e428 <qr_5a2P8Gh6+0xbfc>
  }

  b_A[4] = 1.0 - tau_idx_1;
 801e47a:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 801e47e:	f04f 0000 	mov.w	r0, #0
 801e482:	494f      	ldr	r1, [pc, #316]	; (801e5c0 <qr_5a2P8Gh6+0xd94>)
 801e484:	f7e1 fef2 	bl	800026c <__aeabi_dsub>
 801e488:	4602      	mov	r2, r0
 801e48a:	460b      	mov	r3, r1
 801e48c:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
  b_A[3] = 0.0;
 801e490:	f04f 0200 	mov.w	r2, #0
 801e494:	f04f 0300 	mov.w	r3, #0
 801e498:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
  b_A[0] = 1.0;
 801e49c:	f04f 0200 	mov.w	r2, #0
 801e4a0:	4b47      	ldr	r3, [pc, #284]	; (801e5c0 <qr_5a2P8Gh6+0xd94>)
 801e4a2:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
  if (tau_idx_0 != 0.0) {
 801e4a6:	f04f 0200 	mov.w	r2, #0
 801e4aa:	f04f 0300 	mov.w	r3, #0
 801e4ae:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 801e4b2:	f7e2 fafb 	bl	8000aac <__aeabi_dcmpeq>
 801e4b6:	4603      	mov	r3, r0
 801e4b8:	2b00      	cmp	r3, #0
 801e4ba:	f040 8083 	bne.w	801e5c4 <qr_5a2P8Gh6+0xd98>
    c_lastc = 3;
 801e4be:	2303      	movs	r3, #3
 801e4c0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    b_coltop = 4;
 801e4c4:	2304      	movs	r3, #4
 801e4c6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    while ((c_lastc > 0) && (b_A[b_coltop - 2] == 0.0)) {
 801e4ca:	e009      	b.n	801e4e0 <qr_5a2P8Gh6+0xcb4>
      c_lastc--;
 801e4cc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e4d0:	3b01      	subs	r3, #1
 801e4d2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
      b_coltop--;
 801e4d6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801e4da:	3b01      	subs	r3, #1
 801e4dc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    while ((c_lastc > 0) && (b_A[b_coltop - 2] == 0.0)) {
 801e4e0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e4e4:	2b00      	cmp	r3, #0
 801e4e6:	dd12      	ble.n	801e50e <qr_5a2P8Gh6+0xce2>
 801e4e8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801e4ec:	3b02      	subs	r3, #2
 801e4ee:	00db      	lsls	r3, r3, #3
 801e4f0:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801e4f4:	4413      	add	r3, r2
 801e4f6:	3b80      	subs	r3, #128	; 0x80
 801e4f8:	e9d3 0100 	ldrd	r0, r1, [r3]
 801e4fc:	f04f 0200 	mov.w	r2, #0
 801e500:	f04f 0300 	mov.w	r3, #0
 801e504:	f7e2 fad2 	bl	8000aac <__aeabi_dcmpeq>
 801e508:	4603      	mov	r3, r0
 801e50a:	2b00      	cmp	r3, #0
 801e50c:	d1de      	bne.n	801e4cc <qr_5a2P8Gh6+0xca0>
    }

    b_coltop = 2;
 801e50e:	2302      	movs	r3, #2
 801e510:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    exitg2 = false;
 801e514:	2300      	movs	r3, #0
 801e516:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
    while ((!exitg2) && (b_coltop > 0)) {
 801e51a:	e048      	b.n	801e5ae <qr_5a2P8Gh6+0xd82>
      coltop = (b_coltop - 1) * 3 + 4;
 801e51c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801e520:	1e5a      	subs	r2, r3, #1
 801e522:	4613      	mov	r3, r2
 801e524:	005b      	lsls	r3, r3, #1
 801e526:	4413      	add	r3, r2
 801e528:	3304      	adds	r3, #4
 801e52a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
      knt = coltop;
 801e52e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 801e532:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
      do {
        exitg1 = 0;
 801e536:	2300      	movs	r3, #0
 801e538:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
        if (knt <= (coltop + c_lastc) - 1) {
 801e53c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 801e540:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e544:	4413      	add	r3, r2
 801e546:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 801e54a:	429a      	cmp	r2, r3
 801e54c:	da1c      	bge.n	801e588 <qr_5a2P8Gh6+0xd5c>
          if (b_A[knt - 1] != 0.0) {
 801e54e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801e552:	3b01      	subs	r3, #1
 801e554:	00db      	lsls	r3, r3, #3
 801e556:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801e55a:	4413      	add	r3, r2
 801e55c:	3b80      	subs	r3, #128	; 0x80
 801e55e:	e9d3 0100 	ldrd	r0, r1, [r3]
 801e562:	f04f 0200 	mov.w	r2, #0
 801e566:	f04f 0300 	mov.w	r3, #0
 801e56a:	f7e2 fa9f 	bl	8000aac <__aeabi_dcmpeq>
 801e56e:	4603      	mov	r3, r0
 801e570:	2b00      	cmp	r3, #0
 801e572:	d103      	bne.n	801e57c <qr_5a2P8Gh6+0xd50>
            exitg1 = 1;
 801e574:	2301      	movs	r3, #1
 801e576:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 801e57a:	e00d      	b.n	801e598 <qr_5a2P8Gh6+0xd6c>
          } else {
            knt++;
 801e57c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801e580:	3301      	adds	r3, #1
 801e582:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 801e586:	e007      	b.n	801e598 <qr_5a2P8Gh6+0xd6c>
          }
        } else {
          b_coltop--;
 801e588:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801e58c:	3b01      	subs	r3, #1
 801e58e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
          exitg1 = 2;
 801e592:	2302      	movs	r3, #2
 801e594:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
        }
      } while (exitg1 == 0);
 801e598:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 801e59c:	2b00      	cmp	r3, #0
 801e59e:	d0ca      	beq.n	801e536 <qr_5a2P8Gh6+0xd0a>

      if (exitg1 == 1) {
 801e5a0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 801e5a4:	2b01      	cmp	r3, #1
 801e5a6:	d102      	bne.n	801e5ae <qr_5a2P8Gh6+0xd82>
        exitg2 = true;
 801e5a8:	2301      	movs	r3, #1
 801e5aa:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
    while ((!exitg2) && (b_coltop > 0)) {
 801e5ae:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 801e5b2:	2b00      	cmp	r3, #0
 801e5b4:	d10c      	bne.n	801e5d0 <qr_5a2P8Gh6+0xda4>
 801e5b6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801e5ba:	2b00      	cmp	r3, #0
 801e5bc:	dcae      	bgt.n	801e51c <qr_5a2P8Gh6+0xcf0>
 801e5be:	e007      	b.n	801e5d0 <qr_5a2P8Gh6+0xda4>
 801e5c0:	3ff00000 	.word	0x3ff00000
      }
    }
  } else {
    c_lastc = 0;
 801e5c4:	2300      	movs	r3, #0
 801e5c6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    b_coltop = 0;
 801e5ca:	2300      	movs	r3, #0
 801e5cc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  }

  if (c_lastc > 0) {
 801e5d0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e5d4:	2b00      	cmp	r3, #0
 801e5d6:	dd29      	ble.n	801e62c <qr_5a2P8Gh6+0xe00>
    xgemv_fRiR1I1O(c_lastc, b_coltop, b_A, 4, b_A, 1, work);
 801e5d8:	f107 0270 	add.w	r2, r7, #112	; 0x70
 801e5dc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 801e5e0:	9302      	str	r3, [sp, #8]
 801e5e2:	2301      	movs	r3, #1
 801e5e4:	9301      	str	r3, [sp, #4]
 801e5e6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 801e5ea:	9300      	str	r3, [sp, #0]
 801e5ec:	2304      	movs	r3, #4
 801e5ee:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 801e5f2:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 801e5f6:	f003 fccb 	bl	8021f90 <xgemv_fRiR1I1O>
    xgerc_tNNiazQU(c_lastc, b_coltop, -tau_idx_0, 1, work, b_A, 4);
 801e5fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 801e5fe:	60bb      	str	r3, [r7, #8]
 801e600:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801e604:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801e608:	60fb      	str	r3, [r7, #12]
 801e60a:	f107 0258 	add.w	r2, r7, #88	; 0x58
 801e60e:	2304      	movs	r3, #4
 801e610:	9301      	str	r3, [sp, #4]
 801e612:	f107 0370 	add.w	r3, r7, #112	; 0x70
 801e616:	9300      	str	r3, [sp, #0]
 801e618:	4613      	mov	r3, r2
 801e61a:	2201      	movs	r2, #1
 801e61c:	ed97 0b02 	vldr	d0, [r7, #8]
 801e620:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 801e624:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 801e628:	f003 fdbb 	bl	80221a2 <xgerc_tNNiazQU>
  }

  for (b_coltop = 1; b_coltop < 3; b_coltop++) {
 801e62c:	2301      	movs	r3, #1
 801e62e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 801e632:	e024      	b.n	801e67e <qr_5a2P8Gh6+0xe52>
    b_A[b_coltop] *= -tau_idx_0;
 801e634:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801e638:	00db      	lsls	r3, r3, #3
 801e63a:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801e63e:	4413      	add	r3, r2
 801e640:	3b80      	subs	r3, #128	; 0x80
 801e642:	e9d3 0100 	ldrd	r0, r1, [r3]
 801e646:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 801e64a:	603b      	str	r3, [r7, #0]
 801e64c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801e650:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801e654:	607b      	str	r3, [r7, #4]
 801e656:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e65a:	f7e1 ffbf 	bl	80005dc <__aeabi_dmul>
 801e65e:	4602      	mov	r2, r0
 801e660:	460b      	mov	r3, r1
 801e662:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 801e666:	00c9      	lsls	r1, r1, #3
 801e668:	f107 00f0 	add.w	r0, r7, #240	; 0xf0
 801e66c:	4401      	add	r1, r0
 801e66e:	3980      	subs	r1, #128	; 0x80
 801e670:	e9c1 2300 	strd	r2, r3, [r1]
  for (b_coltop = 1; b_coltop < 3; b_coltop++) {
 801e674:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801e678:	3301      	adds	r3, #1
 801e67a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 801e67e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801e682:	2b02      	cmp	r3, #2
 801e684:	ddd6      	ble.n	801e634 <qr_5a2P8Gh6+0xe08>
  }

  b_A[0] = 1.0 - tau_idx_0;
 801e686:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	; 0xd8
 801e68a:	f04f 0000 	mov.w	r0, #0
 801e68e:	492a      	ldr	r1, [pc, #168]	; (801e738 <qr_5a2P8Gh6+0xf0c>)
 801e690:	f7e1 fdec 	bl	800026c <__aeabi_dsub>
 801e694:	4602      	mov	r2, r0
 801e696:	460b      	mov	r3, r1
 801e698:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
  c_lastc = 0;
 801e69c:	2300      	movs	r3, #0
 801e69e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  for (b_coltop = 0; b_coltop < 3; b_coltop++) {
 801e6a2:	2300      	movs	r3, #0
 801e6a4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 801e6a8:	e03d      	b.n	801e726 <qr_5a2P8Gh6+0xefa>
    Q[c_lastc] = b_A[c_lastc];
 801e6aa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e6ae:	00db      	lsls	r3, r3, #3
 801e6b0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801e6b2:	18d1      	adds	r1, r2, r3
 801e6b4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e6b8:	00db      	lsls	r3, r3, #3
 801e6ba:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801e6be:	4413      	add	r3, r2
 801e6c0:	3b80      	subs	r3, #128	; 0x80
 801e6c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e6c6:	e9c1 2300 	strd	r2, r3, [r1]
    Q[c_lastc + 1] = b_A[c_lastc + 1];
 801e6ca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e6ce:	3301      	adds	r3, #1
 801e6d0:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 801e6d4:	3201      	adds	r2, #1
 801e6d6:	00d2      	lsls	r2, r2, #3
 801e6d8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801e6da:	4411      	add	r1, r2
 801e6dc:	00db      	lsls	r3, r3, #3
 801e6de:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801e6e2:	4413      	add	r3, r2
 801e6e4:	3b80      	subs	r3, #128	; 0x80
 801e6e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e6ea:	e9c1 2300 	strd	r2, r3, [r1]
    Q[c_lastc + 2] = b_A[c_lastc + 2];
 801e6ee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e6f2:	3302      	adds	r3, #2
 801e6f4:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 801e6f8:	3202      	adds	r2, #2
 801e6fa:	00d2      	lsls	r2, r2, #3
 801e6fc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801e6fe:	4411      	add	r1, r2
 801e700:	00db      	lsls	r3, r3, #3
 801e702:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 801e706:	4413      	add	r3, r2
 801e708:	3b80      	subs	r3, #128	; 0x80
 801e70a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e70e:	e9c1 2300 	strd	r2, r3, [r1]
    c_lastc += 3;
 801e712:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801e716:	3303      	adds	r3, #3
 801e718:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  for (b_coltop = 0; b_coltop < 3; b_coltop++) {
 801e71c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801e720:	3301      	adds	r3, #1
 801e722:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 801e726:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 801e72a:	2b02      	cmp	r3, #2
 801e72c:	ddbd      	ble.n	801e6aa <qr_5a2P8Gh6+0xe7e>
  }
}
 801e72e:	bf00      	nop
 801e730:	bf00      	nop
 801e732:	37f0      	adds	r7, #240	; 0xf0
 801e734:	46bd      	mov	sp, r7
 801e736:	bdb0      	pop	{r4, r5, r7, pc}
 801e738:	3ff00000 	.word	0x3ff00000

0801e73c <qr_DvOBrgQi>:
#include <math.h>
#include "xgemv_NQlWbt2i.h"
#include "xgerc_R09LiDgJ.h"

void qr_DvOBrgQi(const real_T A[18], real_T Q[18], real_T R[9])
{
 801e73c:	b5b0      	push	{r4, r5, r7, lr}
 801e73e:	b0da      	sub	sp, #360	; 0x168
 801e740:	af04      	add	r7, sp, #16
 801e742:	66f8      	str	r0, [r7, #108]	; 0x6c
 801e744:	66b9      	str	r1, [r7, #104]	; 0x68
 801e746:	667a      	str	r2, [r7, #100]	; 0x64
  int32_T c_lastc;
  int32_T coltop;
  int32_T exitg1;
  int32_T knt;
  boolean_T exitg2;
  memcpy(&b_A[0], &A[0], 18U * sizeof(real_T));
 801e748:	f107 0388 	add.w	r3, r7, #136	; 0x88
 801e74c:	2290      	movs	r2, #144	; 0x90
 801e74e:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 801e750:	4618      	mov	r0, r3
 801e752:	f00f ff1f 	bl	802e594 <memcpy>
  work[0] = 0.0;
 801e756:	f04f 0200 	mov.w	r2, #0
 801e75a:	f04f 0300 	mov.w	r3, #0
 801e75e:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
  work[1] = 0.0;
 801e762:	f04f 0200 	mov.w	r2, #0
 801e766:	f04f 0300 	mov.w	r3, #0
 801e76a:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
  work[2] = 0.0;
 801e76e:	f04f 0200 	mov.w	r2, #0
 801e772:	f04f 0300 	mov.w	r3, #0
 801e776:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
  atmp = b_A[0];
 801e77a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 801e77e:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
  tau_idx_0 = 0.0;
 801e782:	f04f 0200 	mov.w	r2, #0
 801e786:	f04f 0300 	mov.w	r3, #0
 801e78a:	e9c7 2350 	strd	r2, r3, [r7, #320]	; 0x140
  beta1 = xnrm2_nLdASVZH(5, b_A, 2);
 801e78e:	f107 0388 	add.w	r3, r7, #136	; 0x88
 801e792:	2202      	movs	r2, #2
 801e794:	4619      	mov	r1, r3
 801e796:	2005      	movs	r0, #5
 801e798:	f003 ff90 	bl	80226bc <xnrm2_nLdASVZH>
 801e79c:	ed87 0b52 	vstr	d0, [r7, #328]	; 0x148
  if (beta1 != 0.0) {
 801e7a0:	f04f 0200 	mov.w	r2, #0
 801e7a4:	f04f 0300 	mov.w	r3, #0
 801e7a8:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 801e7ac:	f7e2 f97e 	bl	8000aac <__aeabi_dcmpeq>
 801e7b0:	4603      	mov	r3, r0
 801e7b2:	2b00      	cmp	r3, #0
 801e7b4:	f040 8172 	bne.w	801ea9c <qr_DvOBrgQi+0x360>
    beta1 = rt_hypotd_snf(b_A[0], beta1);
 801e7b8:	ed97 7b22 	vldr	d7, [r7, #136]	; 0x88
 801e7bc:	ed97 1b52 	vldr	d1, [r7, #328]	; 0x148
 801e7c0:	eeb0 0a47 	vmov.f32	s0, s14
 801e7c4:	eef0 0a67 	vmov.f32	s1, s15
 801e7c8:	f001 fa92 	bl	801fcf0 <rt_hypotd_snf>
 801e7cc:	ed87 0b52 	vstr	d0, [r7, #328]	; 0x148
    if (b_A[0] >= 0.0) {
 801e7d0:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 801e7d4:	f04f 0200 	mov.w	r2, #0
 801e7d8:	f04f 0300 	mov.w	r3, #0
 801e7dc:	f7e2 f984 	bl	8000ae8 <__aeabi_dcmpge>
 801e7e0:	4603      	mov	r3, r0
 801e7e2:	2b00      	cmp	r3, #0
 801e7e4:	d009      	beq.n	801e7fa <qr_DvOBrgQi+0xbe>
      beta1 = -beta1;
 801e7e6:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 801e7ea:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 801e7ee:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 801e7f2:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801e7f6:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
    }

    if (fabs(beta1) < 1.0020841800044864E-292) {
 801e7fa:	f8d7 4148 	ldr.w	r4, [r7, #328]	; 0x148
 801e7fe:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 801e802:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 801e806:	f04f 0200 	mov.w	r2, #0
 801e80a:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 801e80e:	4620      	mov	r0, r4
 801e810:	4629      	mov	r1, r5
 801e812:	f7e2 f955 	bl	8000ac0 <__aeabi_dcmplt>
 801e816:	4603      	mov	r3, r0
 801e818:	2b00      	cmp	r3, #0
 801e81a:	f000 80f1 	beq.w	801ea00 <qr_DvOBrgQi+0x2c4>
      knt = 0;
 801e81e:	2300      	movs	r3, #0
 801e820:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
      do {
        knt++;
 801e824:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 801e828:	3301      	adds	r3, #1
 801e82a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        for (b_coltop = 1; b_coltop < 6; b_coltop++) {
 801e82e:	2301      	movs	r3, #1
 801e830:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 801e834:	e01f      	b.n	801e876 <qr_DvOBrgQi+0x13a>
          b_A[b_coltop] *= 9.9792015476736E+291;
 801e836:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801e83a:	00db      	lsls	r3, r3, #3
 801e83c:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801e840:	4413      	add	r3, r2
 801e842:	3bd0      	subs	r3, #208	; 0xd0
 801e844:	e9d3 0100 	ldrd	r0, r1, [r3]
 801e848:	f04f 0200 	mov.w	r2, #0
 801e84c:	4bca      	ldr	r3, [pc, #808]	; (801eb78 <qr_DvOBrgQi+0x43c>)
 801e84e:	f7e1 fec5 	bl	80005dc <__aeabi_dmul>
 801e852:	4602      	mov	r2, r0
 801e854:	460b      	mov	r3, r1
 801e856:	4610      	mov	r0, r2
 801e858:	4619      	mov	r1, r3
 801e85a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801e85e:	00db      	lsls	r3, r3, #3
 801e860:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801e864:	4413      	add	r3, r2
 801e866:	3bd0      	subs	r3, #208	; 0xd0
 801e868:	e9c3 0100 	strd	r0, r1, [r3]
        for (b_coltop = 1; b_coltop < 6; b_coltop++) {
 801e86c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801e870:	3301      	adds	r3, #1
 801e872:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 801e876:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801e87a:	2b05      	cmp	r3, #5
 801e87c:	dddb      	ble.n	801e836 <qr_DvOBrgQi+0xfa>
        }

        beta1 *= 9.9792015476736E+291;
 801e87e:	f04f 0200 	mov.w	r2, #0
 801e882:	4bbd      	ldr	r3, [pc, #756]	; (801eb78 <qr_DvOBrgQi+0x43c>)
 801e884:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 801e888:	f7e1 fea8 	bl	80005dc <__aeabi_dmul>
 801e88c:	4602      	mov	r2, r0
 801e88e:	460b      	mov	r3, r1
 801e890:	e9c7 2352 	strd	r2, r3, [r7, #328]	; 0x148
        atmp *= 9.9792015476736E+291;
 801e894:	f04f 0200 	mov.w	r2, #0
 801e898:	4bb7      	ldr	r3, [pc, #732]	; (801eb78 <qr_DvOBrgQi+0x43c>)
 801e89a:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	; 0x150
 801e89e:	f7e1 fe9d 	bl	80005dc <__aeabi_dmul>
 801e8a2:	4602      	mov	r2, r0
 801e8a4:	460b      	mov	r3, r1
 801e8a6:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
      } while ((fabs(beta1) < 1.0020841800044864E-292) && (knt < 20));
 801e8aa:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 801e8ae:	65bb      	str	r3, [r7, #88]	; 0x58
 801e8b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 801e8b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801e8b8:	65fb      	str	r3, [r7, #92]	; 0x5c
 801e8ba:	f04f 0200 	mov.w	r2, #0
 801e8be:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 801e8c2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 801e8c6:	f7e2 f8fb 	bl	8000ac0 <__aeabi_dcmplt>
 801e8ca:	4603      	mov	r3, r0
 801e8cc:	2b00      	cmp	r3, #0
 801e8ce:	d003      	beq.n	801e8d8 <qr_DvOBrgQi+0x19c>
 801e8d0:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 801e8d4:	2b13      	cmp	r3, #19
 801e8d6:	dda5      	ble.n	801e824 <qr_DvOBrgQi+0xe8>

      beta1 = rt_hypotd_snf(atmp, xnrm2_nLdASVZH(5, b_A, 2));
 801e8d8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 801e8dc:	2202      	movs	r2, #2
 801e8de:	4619      	mov	r1, r3
 801e8e0:	2005      	movs	r0, #5
 801e8e2:	f003 feeb 	bl	80226bc <xnrm2_nLdASVZH>
 801e8e6:	eeb0 7a40 	vmov.f32	s14, s0
 801e8ea:	eef0 7a60 	vmov.f32	s15, s1
 801e8ee:	eeb0 1a47 	vmov.f32	s2, s14
 801e8f2:	eef0 1a67 	vmov.f32	s3, s15
 801e8f6:	ed97 0b54 	vldr	d0, [r7, #336]	; 0x150
 801e8fa:	f001 f9f9 	bl	801fcf0 <rt_hypotd_snf>
 801e8fe:	ed87 0b52 	vstr	d0, [r7, #328]	; 0x148
      if (atmp >= 0.0) {
 801e902:	f04f 0200 	mov.w	r2, #0
 801e906:	f04f 0300 	mov.w	r3, #0
 801e90a:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	; 0x150
 801e90e:	f7e2 f8eb 	bl	8000ae8 <__aeabi_dcmpge>
 801e912:	4603      	mov	r3, r0
 801e914:	2b00      	cmp	r3, #0
 801e916:	d009      	beq.n	801e92c <qr_DvOBrgQi+0x1f0>
        beta1 = -beta1;
 801e918:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 801e91c:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 801e920:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 801e924:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801e928:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
      }

      tau_idx_0 = (beta1 - atmp) / beta1;
 801e92c:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 801e930:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 801e934:	f7e1 fc9a 	bl	800026c <__aeabi_dsub>
 801e938:	4602      	mov	r2, r0
 801e93a:	460b      	mov	r3, r1
 801e93c:	4610      	mov	r0, r2
 801e93e:	4619      	mov	r1, r3
 801e940:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 801e944:	f7e1 ff74 	bl	8000830 <__aeabi_ddiv>
 801e948:	4602      	mov	r2, r0
 801e94a:	460b      	mov	r3, r1
 801e94c:	e9c7 2350 	strd	r2, r3, [r7, #320]	; 0x140
      atmp = 1.0 / (atmp - beta1);
 801e950:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 801e954:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	; 0x150
 801e958:	f7e1 fc88 	bl	800026c <__aeabi_dsub>
 801e95c:	4602      	mov	r2, r0
 801e95e:	460b      	mov	r3, r1
 801e960:	f04f 0000 	mov.w	r0, #0
 801e964:	4985      	ldr	r1, [pc, #532]	; (801eb7c <qr_DvOBrgQi+0x440>)
 801e966:	f7e1 ff63 	bl	8000830 <__aeabi_ddiv>
 801e96a:	4602      	mov	r2, r0
 801e96c:	460b      	mov	r3, r1
 801e96e:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
      for (b_coltop = 1; b_coltop < 6; b_coltop++) {
 801e972:	2301      	movs	r3, #1
 801e974:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 801e978:	e01e      	b.n	801e9b8 <qr_DvOBrgQi+0x27c>
        b_A[b_coltop] *= atmp;
 801e97a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801e97e:	00db      	lsls	r3, r3, #3
 801e980:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801e984:	4413      	add	r3, r2
 801e986:	3bd0      	subs	r3, #208	; 0xd0
 801e988:	e9d3 0100 	ldrd	r0, r1, [r3]
 801e98c:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 801e990:	f7e1 fe24 	bl	80005dc <__aeabi_dmul>
 801e994:	4602      	mov	r2, r0
 801e996:	460b      	mov	r3, r1
 801e998:	4610      	mov	r0, r2
 801e99a:	4619      	mov	r1, r3
 801e99c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801e9a0:	00db      	lsls	r3, r3, #3
 801e9a2:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801e9a6:	4413      	add	r3, r2
 801e9a8:	3bd0      	subs	r3, #208	; 0xd0
 801e9aa:	e9c3 0100 	strd	r0, r1, [r3]
      for (b_coltop = 1; b_coltop < 6; b_coltop++) {
 801e9ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801e9b2:	3301      	adds	r3, #1
 801e9b4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 801e9b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801e9bc:	2b05      	cmp	r3, #5
 801e9be:	dddc      	ble.n	801e97a <qr_DvOBrgQi+0x23e>
      }

      for (c_lastc = 0; c_lastc < knt; c_lastc++) {
 801e9c0:	2300      	movs	r3, #0
 801e9c2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 801e9c6:	e010      	b.n	801e9ea <qr_DvOBrgQi+0x2ae>
        beta1 *= 1.0020841800044864E-292;
 801e9c8:	f04f 0200 	mov.w	r2, #0
 801e9cc:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 801e9d0:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 801e9d4:	f7e1 fe02 	bl	80005dc <__aeabi_dmul>
 801e9d8:	4602      	mov	r2, r0
 801e9da:	460b      	mov	r3, r1
 801e9dc:	e9c7 2352 	strd	r2, r3, [r7, #328]	; 0x148
      for (c_lastc = 0; c_lastc < knt; c_lastc++) {
 801e9e0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801e9e4:	3301      	adds	r3, #1
 801e9e6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 801e9ea:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 801e9ee:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 801e9f2:	429a      	cmp	r2, r3
 801e9f4:	dbe8      	blt.n	801e9c8 <qr_DvOBrgQi+0x28c>
      }

      atmp = beta1;
 801e9f6:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 801e9fa:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
 801e9fe:	e04d      	b.n	801ea9c <qr_DvOBrgQi+0x360>
    } else {
      tau_idx_0 = (beta1 - b_A[0]) / beta1;
 801ea00:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 801ea04:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 801ea08:	f7e1 fc30 	bl	800026c <__aeabi_dsub>
 801ea0c:	4602      	mov	r2, r0
 801ea0e:	460b      	mov	r3, r1
 801ea10:	4610      	mov	r0, r2
 801ea12:	4619      	mov	r1, r3
 801ea14:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 801ea18:	f7e1 ff0a 	bl	8000830 <__aeabi_ddiv>
 801ea1c:	4602      	mov	r2, r0
 801ea1e:	460b      	mov	r3, r1
 801ea20:	e9c7 2350 	strd	r2, r3, [r7, #320]	; 0x140
      atmp = 1.0 / (b_A[0] - beta1);
 801ea24:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 801ea28:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 801ea2c:	f7e1 fc1e 	bl	800026c <__aeabi_dsub>
 801ea30:	4602      	mov	r2, r0
 801ea32:	460b      	mov	r3, r1
 801ea34:	f04f 0000 	mov.w	r0, #0
 801ea38:	4950      	ldr	r1, [pc, #320]	; (801eb7c <qr_DvOBrgQi+0x440>)
 801ea3a:	f7e1 fef9 	bl	8000830 <__aeabi_ddiv>
 801ea3e:	4602      	mov	r2, r0
 801ea40:	460b      	mov	r3, r1
 801ea42:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
      for (c_lastc = 1; c_lastc < 6; c_lastc++) {
 801ea46:	2301      	movs	r3, #1
 801ea48:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 801ea4c:	e01e      	b.n	801ea8c <qr_DvOBrgQi+0x350>
        b_A[c_lastc] *= atmp;
 801ea4e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801ea52:	00db      	lsls	r3, r3, #3
 801ea54:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801ea58:	4413      	add	r3, r2
 801ea5a:	3bd0      	subs	r3, #208	; 0xd0
 801ea5c:	e9d3 0100 	ldrd	r0, r1, [r3]
 801ea60:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 801ea64:	f7e1 fdba 	bl	80005dc <__aeabi_dmul>
 801ea68:	4602      	mov	r2, r0
 801ea6a:	460b      	mov	r3, r1
 801ea6c:	4610      	mov	r0, r2
 801ea6e:	4619      	mov	r1, r3
 801ea70:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801ea74:	00db      	lsls	r3, r3, #3
 801ea76:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801ea7a:	4413      	add	r3, r2
 801ea7c:	3bd0      	subs	r3, #208	; 0xd0
 801ea7e:	e9c3 0100 	strd	r0, r1, [r3]
      for (c_lastc = 1; c_lastc < 6; c_lastc++) {
 801ea82:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801ea86:	3301      	adds	r3, #1
 801ea88:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 801ea8c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801ea90:	2b05      	cmp	r3, #5
 801ea92:	dddc      	ble.n	801ea4e <qr_DvOBrgQi+0x312>
      }

      atmp = beta1;
 801ea94:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 801ea98:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
    }
  }

  b_A[0] = 1.0;
 801ea9c:	f04f 0200 	mov.w	r2, #0
 801eaa0:	4b36      	ldr	r3, [pc, #216]	; (801eb7c <qr_DvOBrgQi+0x440>)
 801eaa2:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
  if (tau_idx_0 != 0.0) {
 801eaa6:	f04f 0200 	mov.w	r2, #0
 801eaaa:	f04f 0300 	mov.w	r3, #0
 801eaae:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 801eab2:	f7e1 fffb 	bl	8000aac <__aeabi_dcmpeq>
 801eab6:	4603      	mov	r3, r0
 801eab8:	2b00      	cmp	r3, #0
 801eaba:	f040 8083 	bne.w	801ebc4 <qr_DvOBrgQi+0x488>
    knt = 6;
 801eabe:	2306      	movs	r3, #6
 801eac0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    c_lastc = 5;
 801eac4:	2305      	movs	r3, #5
 801eac6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    while ((knt > 0) && (b_A[c_lastc] == 0.0)) {
 801eaca:	e009      	b.n	801eae0 <qr_DvOBrgQi+0x3a4>
      knt--;
 801eacc:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 801ead0:	3b01      	subs	r3, #1
 801ead2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
      c_lastc--;
 801ead6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801eada:	3b01      	subs	r3, #1
 801eadc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    while ((knt > 0) && (b_A[c_lastc] == 0.0)) {
 801eae0:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 801eae4:	2b00      	cmp	r3, #0
 801eae6:	dd11      	ble.n	801eb0c <qr_DvOBrgQi+0x3d0>
 801eae8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801eaec:	00db      	lsls	r3, r3, #3
 801eaee:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801eaf2:	4413      	add	r3, r2
 801eaf4:	3bd0      	subs	r3, #208	; 0xd0
 801eaf6:	e9d3 0100 	ldrd	r0, r1, [r3]
 801eafa:	f04f 0200 	mov.w	r2, #0
 801eafe:	f04f 0300 	mov.w	r3, #0
 801eb02:	f7e1 ffd3 	bl	8000aac <__aeabi_dcmpeq>
 801eb06:	4603      	mov	r3, r0
 801eb08:	2b00      	cmp	r3, #0
 801eb0a:	d1df      	bne.n	801eacc <qr_DvOBrgQi+0x390>
    }

    c_lastc = 2;
 801eb0c:	2302      	movs	r3, #2
 801eb0e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    exitg2 = false;
 801eb12:	2300      	movs	r3, #0
 801eb14:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
    while ((!exitg2) && (c_lastc > 0)) {
 801eb18:	e04b      	b.n	801ebb2 <qr_DvOBrgQi+0x476>
      b_coltop = (c_lastc - 1) * 6 + 6;
 801eb1a:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 801eb1e:	4613      	mov	r3, r2
 801eb20:	005b      	lsls	r3, r3, #1
 801eb22:	4413      	add	r3, r2
 801eb24:	005b      	lsls	r3, r3, #1
 801eb26:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
      coltop = b_coltop;
 801eb2a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801eb2e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
      do {
        exitg1 = 0;
 801eb32:	2300      	movs	r3, #0
 801eb34:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
        if (coltop + 1 <= b_coltop + knt) {
 801eb38:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 801eb3c:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 801eb40:	441a      	add	r2, r3
 801eb42:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 801eb46:	4293      	cmp	r3, r2
 801eb48:	da20      	bge.n	801eb8c <qr_DvOBrgQi+0x450>
          if (b_A[coltop] != 0.0) {
 801eb4a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 801eb4e:	00db      	lsls	r3, r3, #3
 801eb50:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801eb54:	4413      	add	r3, r2
 801eb56:	3bd0      	subs	r3, #208	; 0xd0
 801eb58:	e9d3 0100 	ldrd	r0, r1, [r3]
 801eb5c:	f04f 0200 	mov.w	r2, #0
 801eb60:	f04f 0300 	mov.w	r3, #0
 801eb64:	f7e1 ffa2 	bl	8000aac <__aeabi_dcmpeq>
 801eb68:	4603      	mov	r3, r0
 801eb6a:	2b00      	cmp	r3, #0
 801eb6c:	d108      	bne.n	801eb80 <qr_DvOBrgQi+0x444>
            exitg1 = 1;
 801eb6e:	2301      	movs	r3, #1
 801eb70:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 801eb74:	e012      	b.n	801eb9c <qr_DvOBrgQi+0x460>
 801eb76:	bf00      	nop
 801eb78:	7c900000 	.word	0x7c900000
 801eb7c:	3ff00000 	.word	0x3ff00000
          } else {
            coltop++;
 801eb80:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 801eb84:	3301      	adds	r3, #1
 801eb86:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 801eb8a:	e007      	b.n	801eb9c <qr_DvOBrgQi+0x460>
          }
        } else {
          c_lastc--;
 801eb8c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801eb90:	3b01      	subs	r3, #1
 801eb92:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
          exitg1 = 2;
 801eb96:	2302      	movs	r3, #2
 801eb98:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
        }
      } while (exitg1 == 0);
 801eb9c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 801eba0:	2b00      	cmp	r3, #0
 801eba2:	d0c6      	beq.n	801eb32 <qr_DvOBrgQi+0x3f6>

      if (exitg1 == 1) {
 801eba4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 801eba8:	2b01      	cmp	r3, #1
 801ebaa:	d102      	bne.n	801ebb2 <qr_DvOBrgQi+0x476>
        exitg2 = true;
 801ebac:	2301      	movs	r3, #1
 801ebae:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
    while ((!exitg2) && (c_lastc > 0)) {
 801ebb2:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 801ebb6:	2b00      	cmp	r3, #0
 801ebb8:	d10a      	bne.n	801ebd0 <qr_DvOBrgQi+0x494>
 801ebba:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801ebbe:	2b00      	cmp	r3, #0
 801ebc0:	dcab      	bgt.n	801eb1a <qr_DvOBrgQi+0x3de>
 801ebc2:	e005      	b.n	801ebd0 <qr_DvOBrgQi+0x494>
      }
    }
  } else {
    knt = 0;
 801ebc4:	2300      	movs	r3, #0
 801ebc6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    c_lastc = 0;
 801ebca:	2300      	movs	r3, #0
 801ebcc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }

  if (knt > 0) {
 801ebd0:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 801ebd4:	2b00      	cmp	r3, #0
 801ebd6:	dd29      	ble.n	801ec2c <qr_DvOBrgQi+0x4f0>
    xgemv_NQlWbt2i(knt, c_lastc, b_A, 7, b_A, 1, work);
 801ebd8:	f107 0288 	add.w	r2, r7, #136	; 0x88
 801ebdc:	f107 0370 	add.w	r3, r7, #112	; 0x70
 801ebe0:	9302      	str	r3, [sp, #8]
 801ebe2:	2301      	movs	r3, #1
 801ebe4:	9301      	str	r3, [sp, #4]
 801ebe6:	f107 0388 	add.w	r3, r7, #136	; 0x88
 801ebea:	9300      	str	r3, [sp, #0]
 801ebec:	2307      	movs	r3, #7
 801ebee:	f8d7 1128 	ldr.w	r1, [r7, #296]	; 0x128
 801ebf2:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 801ebf6:	f003 f943 	bl	8021e80 <xgemv_NQlWbt2i>
    xgerc_R09LiDgJ(knt, c_lastc, -tau_idx_0, 1, work, b_A, 7);
 801ebfa:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 801ebfe:	653b      	str	r3, [r7, #80]	; 0x50
 801ec00:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 801ec04:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801ec08:	657b      	str	r3, [r7, #84]	; 0x54
 801ec0a:	f107 0270 	add.w	r2, r7, #112	; 0x70
 801ec0e:	2307      	movs	r3, #7
 801ec10:	9301      	str	r3, [sp, #4]
 801ec12:	f107 0388 	add.w	r3, r7, #136	; 0x88
 801ec16:	9300      	str	r3, [sp, #0]
 801ec18:	4613      	mov	r3, r2
 801ec1a:	2201      	movs	r2, #1
 801ec1c:	ed97 0b14 	vldr	d0, [r7, #80]	; 0x50
 801ec20:	f8d7 1128 	ldr.w	r1, [r7, #296]	; 0x128
 801ec24:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 801ec28:	f003 fa38 	bl	802209c <xgerc_R09LiDgJ>
  }

  b_A[0] = atmp;
 801ec2c:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 801ec30:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
  atmp = b_A[7];
 801ec34:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 801ec38:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
  tau_idx_1 = 0.0;
 801ec3c:	f04f 0200 	mov.w	r2, #0
 801ec40:	f04f 0300 	mov.w	r3, #0
 801ec44:	e9c7 234e 	strd	r2, r3, [r7, #312]	; 0x138
  beta1 = xnrm2_nLdASVZH(4, b_A, 9);
 801ec48:	f107 0388 	add.w	r3, r7, #136	; 0x88
 801ec4c:	2209      	movs	r2, #9
 801ec4e:	4619      	mov	r1, r3
 801ec50:	2004      	movs	r0, #4
 801ec52:	f003 fd33 	bl	80226bc <xnrm2_nLdASVZH>
 801ec56:	ed87 0b52 	vstr	d0, [r7, #328]	; 0x148
  if (beta1 != 0.0) {
 801ec5a:	f04f 0200 	mov.w	r2, #0
 801ec5e:	f04f 0300 	mov.w	r3, #0
 801ec62:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 801ec66:	f7e1 ff21 	bl	8000aac <__aeabi_dcmpeq>
 801ec6a:	4603      	mov	r3, r0
 801ec6c:	2b00      	cmp	r3, #0
 801ec6e:	f040 8174 	bne.w	801ef5a <qr_DvOBrgQi+0x81e>
    beta1 = rt_hypotd_snf(b_A[7], beta1);
 801ec72:	ed97 7b30 	vldr	d7, [r7, #192]	; 0xc0
 801ec76:	ed97 1b52 	vldr	d1, [r7, #328]	; 0x148
 801ec7a:	eeb0 0a47 	vmov.f32	s0, s14
 801ec7e:	eef0 0a67 	vmov.f32	s1, s15
 801ec82:	f001 f835 	bl	801fcf0 <rt_hypotd_snf>
 801ec86:	ed87 0b52 	vstr	d0, [r7, #328]	; 0x148
    if (b_A[7] >= 0.0) {
 801ec8a:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 801ec8e:	f04f 0200 	mov.w	r2, #0
 801ec92:	f04f 0300 	mov.w	r3, #0
 801ec96:	f7e1 ff27 	bl	8000ae8 <__aeabi_dcmpge>
 801ec9a:	4603      	mov	r3, r0
 801ec9c:	2b00      	cmp	r3, #0
 801ec9e:	d009      	beq.n	801ecb4 <qr_DvOBrgQi+0x578>
      beta1 = -beta1;
 801eca0:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 801eca4:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 801eca8:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 801ecac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801ecb0:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
    }

    if (fabs(beta1) < 1.0020841800044864E-292) {
 801ecb4:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 801ecb8:	64bb      	str	r3, [r7, #72]	; 0x48
 801ecba:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 801ecbe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801ecc2:	64fb      	str	r3, [r7, #76]	; 0x4c
 801ecc4:	f04f 0200 	mov.w	r2, #0
 801ecc8:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 801eccc:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 801ecd0:	f7e1 fef6 	bl	8000ac0 <__aeabi_dcmplt>
 801ecd4:	4603      	mov	r3, r0
 801ecd6:	2b00      	cmp	r3, #0
 801ecd8:	f000 80f1 	beq.w	801eebe <qr_DvOBrgQi+0x782>
      knt = 0;
 801ecdc:	2300      	movs	r3, #0
 801ecde:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
      do {
        knt++;
 801ece2:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 801ece6:	3301      	adds	r3, #1
 801ece8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        for (b_coltop = 8; b_coltop < 12; b_coltop++) {
 801ecec:	2308      	movs	r3, #8
 801ecee:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 801ecf2:	e01f      	b.n	801ed34 <qr_DvOBrgQi+0x5f8>
          b_A[b_coltop] *= 9.9792015476736E+291;
 801ecf4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801ecf8:	00db      	lsls	r3, r3, #3
 801ecfa:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801ecfe:	4413      	add	r3, r2
 801ed00:	3bd0      	subs	r3, #208	; 0xd0
 801ed02:	e9d3 0100 	ldrd	r0, r1, [r3]
 801ed06:	f04f 0200 	mov.w	r2, #0
 801ed0a:	4bc6      	ldr	r3, [pc, #792]	; (801f024 <qr_DvOBrgQi+0x8e8>)
 801ed0c:	f7e1 fc66 	bl	80005dc <__aeabi_dmul>
 801ed10:	4602      	mov	r2, r0
 801ed12:	460b      	mov	r3, r1
 801ed14:	4610      	mov	r0, r2
 801ed16:	4619      	mov	r1, r3
 801ed18:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801ed1c:	00db      	lsls	r3, r3, #3
 801ed1e:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801ed22:	4413      	add	r3, r2
 801ed24:	3bd0      	subs	r3, #208	; 0xd0
 801ed26:	e9c3 0100 	strd	r0, r1, [r3]
        for (b_coltop = 8; b_coltop < 12; b_coltop++) {
 801ed2a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801ed2e:	3301      	adds	r3, #1
 801ed30:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 801ed34:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801ed38:	2b0b      	cmp	r3, #11
 801ed3a:	dddb      	ble.n	801ecf4 <qr_DvOBrgQi+0x5b8>
        }

        beta1 *= 9.9792015476736E+291;
 801ed3c:	f04f 0200 	mov.w	r2, #0
 801ed40:	4bb8      	ldr	r3, [pc, #736]	; (801f024 <qr_DvOBrgQi+0x8e8>)
 801ed42:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 801ed46:	f7e1 fc49 	bl	80005dc <__aeabi_dmul>
 801ed4a:	4602      	mov	r2, r0
 801ed4c:	460b      	mov	r3, r1
 801ed4e:	e9c7 2352 	strd	r2, r3, [r7, #328]	; 0x148
        atmp *= 9.9792015476736E+291;
 801ed52:	f04f 0200 	mov.w	r2, #0
 801ed56:	4bb3      	ldr	r3, [pc, #716]	; (801f024 <qr_DvOBrgQi+0x8e8>)
 801ed58:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	; 0x150
 801ed5c:	f7e1 fc3e 	bl	80005dc <__aeabi_dmul>
 801ed60:	4602      	mov	r2, r0
 801ed62:	460b      	mov	r3, r1
 801ed64:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
      } while ((fabs(beta1) < 1.0020841800044864E-292) && (knt < 20));
 801ed68:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 801ed6c:	643b      	str	r3, [r7, #64]	; 0x40
 801ed6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 801ed72:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801ed76:	647b      	str	r3, [r7, #68]	; 0x44
 801ed78:	f04f 0200 	mov.w	r2, #0
 801ed7c:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 801ed80:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 801ed84:	f7e1 fe9c 	bl	8000ac0 <__aeabi_dcmplt>
 801ed88:	4603      	mov	r3, r0
 801ed8a:	2b00      	cmp	r3, #0
 801ed8c:	d003      	beq.n	801ed96 <qr_DvOBrgQi+0x65a>
 801ed8e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 801ed92:	2b13      	cmp	r3, #19
 801ed94:	dda5      	ble.n	801ece2 <qr_DvOBrgQi+0x5a6>

      beta1 = rt_hypotd_snf(atmp, xnrm2_nLdASVZH(4, b_A, 9));
 801ed96:	f107 0388 	add.w	r3, r7, #136	; 0x88
 801ed9a:	2209      	movs	r2, #9
 801ed9c:	4619      	mov	r1, r3
 801ed9e:	2004      	movs	r0, #4
 801eda0:	f003 fc8c 	bl	80226bc <xnrm2_nLdASVZH>
 801eda4:	eeb0 7a40 	vmov.f32	s14, s0
 801eda8:	eef0 7a60 	vmov.f32	s15, s1
 801edac:	eeb0 1a47 	vmov.f32	s2, s14
 801edb0:	eef0 1a67 	vmov.f32	s3, s15
 801edb4:	ed97 0b54 	vldr	d0, [r7, #336]	; 0x150
 801edb8:	f000 ff9a 	bl	801fcf0 <rt_hypotd_snf>
 801edbc:	ed87 0b52 	vstr	d0, [r7, #328]	; 0x148
      if (atmp >= 0.0) {
 801edc0:	f04f 0200 	mov.w	r2, #0
 801edc4:	f04f 0300 	mov.w	r3, #0
 801edc8:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	; 0x150
 801edcc:	f7e1 fe8c 	bl	8000ae8 <__aeabi_dcmpge>
 801edd0:	4603      	mov	r3, r0
 801edd2:	2b00      	cmp	r3, #0
 801edd4:	d009      	beq.n	801edea <qr_DvOBrgQi+0x6ae>
        beta1 = -beta1;
 801edd6:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 801edda:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 801edde:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 801ede2:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801ede6:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
      }

      tau_idx_1 = (beta1 - atmp) / beta1;
 801edea:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 801edee:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 801edf2:	f7e1 fa3b 	bl	800026c <__aeabi_dsub>
 801edf6:	4602      	mov	r2, r0
 801edf8:	460b      	mov	r3, r1
 801edfa:	4610      	mov	r0, r2
 801edfc:	4619      	mov	r1, r3
 801edfe:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 801ee02:	f7e1 fd15 	bl	8000830 <__aeabi_ddiv>
 801ee06:	4602      	mov	r2, r0
 801ee08:	460b      	mov	r3, r1
 801ee0a:	e9c7 234e 	strd	r2, r3, [r7, #312]	; 0x138
      atmp = 1.0 / (atmp - beta1);
 801ee0e:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 801ee12:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	; 0x150
 801ee16:	f7e1 fa29 	bl	800026c <__aeabi_dsub>
 801ee1a:	4602      	mov	r2, r0
 801ee1c:	460b      	mov	r3, r1
 801ee1e:	f04f 0000 	mov.w	r0, #0
 801ee22:	4981      	ldr	r1, [pc, #516]	; (801f028 <qr_DvOBrgQi+0x8ec>)
 801ee24:	f7e1 fd04 	bl	8000830 <__aeabi_ddiv>
 801ee28:	4602      	mov	r2, r0
 801ee2a:	460b      	mov	r3, r1
 801ee2c:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
      for (b_coltop = 8; b_coltop < 12; b_coltop++) {
 801ee30:	2308      	movs	r3, #8
 801ee32:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 801ee36:	e01e      	b.n	801ee76 <qr_DvOBrgQi+0x73a>
        b_A[b_coltop] *= atmp;
 801ee38:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801ee3c:	00db      	lsls	r3, r3, #3
 801ee3e:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801ee42:	4413      	add	r3, r2
 801ee44:	3bd0      	subs	r3, #208	; 0xd0
 801ee46:	e9d3 0100 	ldrd	r0, r1, [r3]
 801ee4a:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 801ee4e:	f7e1 fbc5 	bl	80005dc <__aeabi_dmul>
 801ee52:	4602      	mov	r2, r0
 801ee54:	460b      	mov	r3, r1
 801ee56:	4610      	mov	r0, r2
 801ee58:	4619      	mov	r1, r3
 801ee5a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801ee5e:	00db      	lsls	r3, r3, #3
 801ee60:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801ee64:	4413      	add	r3, r2
 801ee66:	3bd0      	subs	r3, #208	; 0xd0
 801ee68:	e9c3 0100 	strd	r0, r1, [r3]
      for (b_coltop = 8; b_coltop < 12; b_coltop++) {
 801ee6c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801ee70:	3301      	adds	r3, #1
 801ee72:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 801ee76:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801ee7a:	2b0b      	cmp	r3, #11
 801ee7c:	dddc      	ble.n	801ee38 <qr_DvOBrgQi+0x6fc>
      }

      for (c_lastc = 0; c_lastc < knt; c_lastc++) {
 801ee7e:	2300      	movs	r3, #0
 801ee80:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 801ee84:	e010      	b.n	801eea8 <qr_DvOBrgQi+0x76c>
        beta1 *= 1.0020841800044864E-292;
 801ee86:	f04f 0200 	mov.w	r2, #0
 801ee8a:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 801ee8e:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 801ee92:	f7e1 fba3 	bl	80005dc <__aeabi_dmul>
 801ee96:	4602      	mov	r2, r0
 801ee98:	460b      	mov	r3, r1
 801ee9a:	e9c7 2352 	strd	r2, r3, [r7, #328]	; 0x148
      for (c_lastc = 0; c_lastc < knt; c_lastc++) {
 801ee9e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801eea2:	3301      	adds	r3, #1
 801eea4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 801eea8:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 801eeac:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 801eeb0:	429a      	cmp	r2, r3
 801eeb2:	dbe8      	blt.n	801ee86 <qr_DvOBrgQi+0x74a>
      }

      atmp = beta1;
 801eeb4:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 801eeb8:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
 801eebc:	e04d      	b.n	801ef5a <qr_DvOBrgQi+0x81e>
    } else {
      tau_idx_1 = (beta1 - b_A[7]) / beta1;
 801eebe:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 801eec2:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 801eec6:	f7e1 f9d1 	bl	800026c <__aeabi_dsub>
 801eeca:	4602      	mov	r2, r0
 801eecc:	460b      	mov	r3, r1
 801eece:	4610      	mov	r0, r2
 801eed0:	4619      	mov	r1, r3
 801eed2:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 801eed6:	f7e1 fcab 	bl	8000830 <__aeabi_ddiv>
 801eeda:	4602      	mov	r2, r0
 801eedc:	460b      	mov	r3, r1
 801eede:	e9c7 234e 	strd	r2, r3, [r7, #312]	; 0x138
      atmp = 1.0 / (b_A[7] - beta1);
 801eee2:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 801eee6:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 801eeea:	f7e1 f9bf 	bl	800026c <__aeabi_dsub>
 801eeee:	4602      	mov	r2, r0
 801eef0:	460b      	mov	r3, r1
 801eef2:	f04f 0000 	mov.w	r0, #0
 801eef6:	494c      	ldr	r1, [pc, #304]	; (801f028 <qr_DvOBrgQi+0x8ec>)
 801eef8:	f7e1 fc9a 	bl	8000830 <__aeabi_ddiv>
 801eefc:	4602      	mov	r2, r0
 801eefe:	460b      	mov	r3, r1
 801ef00:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
      for (c_lastc = 8; c_lastc < 12; c_lastc++) {
 801ef04:	2308      	movs	r3, #8
 801ef06:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 801ef0a:	e01e      	b.n	801ef4a <qr_DvOBrgQi+0x80e>
        b_A[c_lastc] *= atmp;
 801ef0c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801ef10:	00db      	lsls	r3, r3, #3
 801ef12:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801ef16:	4413      	add	r3, r2
 801ef18:	3bd0      	subs	r3, #208	; 0xd0
 801ef1a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801ef1e:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 801ef22:	f7e1 fb5b 	bl	80005dc <__aeabi_dmul>
 801ef26:	4602      	mov	r2, r0
 801ef28:	460b      	mov	r3, r1
 801ef2a:	4610      	mov	r0, r2
 801ef2c:	4619      	mov	r1, r3
 801ef2e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801ef32:	00db      	lsls	r3, r3, #3
 801ef34:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801ef38:	4413      	add	r3, r2
 801ef3a:	3bd0      	subs	r3, #208	; 0xd0
 801ef3c:	e9c3 0100 	strd	r0, r1, [r3]
      for (c_lastc = 8; c_lastc < 12; c_lastc++) {
 801ef40:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801ef44:	3301      	adds	r3, #1
 801ef46:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 801ef4a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801ef4e:	2b0b      	cmp	r3, #11
 801ef50:	dddc      	ble.n	801ef0c <qr_DvOBrgQi+0x7d0>
      }

      atmp = beta1;
 801ef52:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 801ef56:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
    }
  }

  b_A[7] = 1.0;
 801ef5a:	f04f 0200 	mov.w	r2, #0
 801ef5e:	4b32      	ldr	r3, [pc, #200]	; (801f028 <qr_DvOBrgQi+0x8ec>)
 801ef60:	e9c7 2330 	strd	r2, r3, [r7, #192]	; 0xc0
  if (tau_idx_1 != 0.0) {
 801ef64:	f04f 0200 	mov.w	r2, #0
 801ef68:	f04f 0300 	mov.w	r3, #0
 801ef6c:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 801ef70:	f7e1 fd9c 	bl	8000aac <__aeabi_dcmpeq>
 801ef74:	4603      	mov	r3, r0
 801ef76:	2b00      	cmp	r3, #0
 801ef78:	d163      	bne.n	801f042 <qr_DvOBrgQi+0x906>
    knt = 5;
 801ef7a:	2305      	movs	r3, #5
 801ef7c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    c_lastc = 11;
 801ef80:	230b      	movs	r3, #11
 801ef82:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    while ((knt > 0) && (b_A[c_lastc] == 0.0)) {
 801ef86:	e009      	b.n	801ef9c <qr_DvOBrgQi+0x860>
      knt--;
 801ef88:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 801ef8c:	3b01      	subs	r3, #1
 801ef8e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
      c_lastc--;
 801ef92:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801ef96:	3b01      	subs	r3, #1
 801ef98:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    while ((knt > 0) && (b_A[c_lastc] == 0.0)) {
 801ef9c:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 801efa0:	2b00      	cmp	r3, #0
 801efa2:	dd11      	ble.n	801efc8 <qr_DvOBrgQi+0x88c>
 801efa4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801efa8:	00db      	lsls	r3, r3, #3
 801efaa:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801efae:	4413      	add	r3, r2
 801efb0:	3bd0      	subs	r3, #208	; 0xd0
 801efb2:	e9d3 0100 	ldrd	r0, r1, [r3]
 801efb6:	f04f 0200 	mov.w	r2, #0
 801efba:	f04f 0300 	mov.w	r3, #0
 801efbe:	f7e1 fd75 	bl	8000aac <__aeabi_dcmpeq>
 801efc2:	4603      	mov	r3, r0
 801efc4:	2b00      	cmp	r3, #0
 801efc6:	d1df      	bne.n	801ef88 <qr_DvOBrgQi+0x84c>
    }

    c_lastc = 1;
 801efc8:	2301      	movs	r3, #1
 801efca:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    coltop = 13;
 801efce:	230d      	movs	r3, #13
 801efd0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
    do {
      exitg1 = 0;
 801efd4:	2300      	movs	r3, #0
 801efd6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
      if (coltop + 1 <= knt + 13) {
 801efda:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 801efde:	f103 020c 	add.w	r2, r3, #12
 801efe2:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 801efe6:	4293      	cmp	r3, r2
 801efe8:	dc20      	bgt.n	801f02c <qr_DvOBrgQi+0x8f0>
        if (b_A[coltop] != 0.0) {
 801efea:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 801efee:	00db      	lsls	r3, r3, #3
 801eff0:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801eff4:	4413      	add	r3, r2
 801eff6:	3bd0      	subs	r3, #208	; 0xd0
 801eff8:	e9d3 0100 	ldrd	r0, r1, [r3]
 801effc:	f04f 0200 	mov.w	r2, #0
 801f000:	f04f 0300 	mov.w	r3, #0
 801f004:	f7e1 fd52 	bl	8000aac <__aeabi_dcmpeq>
 801f008:	4603      	mov	r3, r0
 801f00a:	2b00      	cmp	r3, #0
 801f00c:	d103      	bne.n	801f016 <qr_DvOBrgQi+0x8da>
          exitg1 = 1;
 801f00e:	2301      	movs	r3, #1
 801f010:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 801f014:	e010      	b.n	801f038 <qr_DvOBrgQi+0x8fc>
        } else {
          coltop++;
 801f016:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 801f01a:	3301      	adds	r3, #1
 801f01c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 801f020:	e00a      	b.n	801f038 <qr_DvOBrgQi+0x8fc>
 801f022:	bf00      	nop
 801f024:	7c900000 	.word	0x7c900000
 801f028:	3ff00000 	.word	0x3ff00000
        }
      } else {
        c_lastc = 0;
 801f02c:	2300      	movs	r3, #0
 801f02e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
        exitg1 = 1;
 801f032:	2301      	movs	r3, #1
 801f034:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
      }
    } while (exitg1 == 0);
 801f038:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 801f03c:	2b00      	cmp	r3, #0
 801f03e:	d0c9      	beq.n	801efd4 <qr_DvOBrgQi+0x898>
 801f040:	e005      	b.n	801f04e <qr_DvOBrgQi+0x912>
  } else {
    knt = 0;
 801f042:	2300      	movs	r3, #0
 801f044:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    c_lastc = 0;
 801f048:	2300      	movs	r3, #0
 801f04a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }

  if (knt > 0) {
 801f04e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 801f052:	2b00      	cmp	r3, #0
 801f054:	dd29      	ble.n	801f0aa <qr_DvOBrgQi+0x96e>
    xgemv_NQlWbt2i(knt, c_lastc, b_A, 14, b_A, 8, work);
 801f056:	f107 0288 	add.w	r2, r7, #136	; 0x88
 801f05a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 801f05e:	9302      	str	r3, [sp, #8]
 801f060:	2308      	movs	r3, #8
 801f062:	9301      	str	r3, [sp, #4]
 801f064:	f107 0388 	add.w	r3, r7, #136	; 0x88
 801f068:	9300      	str	r3, [sp, #0]
 801f06a:	230e      	movs	r3, #14
 801f06c:	f8d7 1128 	ldr.w	r1, [r7, #296]	; 0x128
 801f070:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 801f074:	f002 ff04 	bl	8021e80 <xgemv_NQlWbt2i>
    xgerc_R09LiDgJ(knt, c_lastc, -tau_idx_1, 8, work, b_A, 14);
 801f078:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 801f07c:	63bb      	str	r3, [r7, #56]	; 0x38
 801f07e:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 801f082:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801f086:	63fb      	str	r3, [r7, #60]	; 0x3c
 801f088:	f107 0270 	add.w	r2, r7, #112	; 0x70
 801f08c:	230e      	movs	r3, #14
 801f08e:	9301      	str	r3, [sp, #4]
 801f090:	f107 0388 	add.w	r3, r7, #136	; 0x88
 801f094:	9300      	str	r3, [sp, #0]
 801f096:	4613      	mov	r3, r2
 801f098:	2208      	movs	r2, #8
 801f09a:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 801f09e:	f8d7 1128 	ldr.w	r1, [r7, #296]	; 0x128
 801f0a2:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 801f0a6:	f002 fff9 	bl	802209c <xgerc_R09LiDgJ>
  }

  b_A[7] = atmp;
 801f0aa:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 801f0ae:	e9c7 2330 	strd	r2, r3, [r7, #192]	; 0xc0
  atmp = b_A[14];
 801f0b2:	e9d7 233e 	ldrd	r2, r3, [r7, #248]	; 0xf8
 801f0b6:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
  tau_idx_2 = 0.0;
 801f0ba:	f04f 0200 	mov.w	r2, #0
 801f0be:	f04f 0300 	mov.w	r3, #0
 801f0c2:	e9c7 234c 	strd	r2, r3, [r7, #304]	; 0x130
  beta1 = xnrm2_nLdASVZH(3, b_A, 16);
 801f0c6:	f107 0388 	add.w	r3, r7, #136	; 0x88
 801f0ca:	2210      	movs	r2, #16
 801f0cc:	4619      	mov	r1, r3
 801f0ce:	2003      	movs	r0, #3
 801f0d0:	f003 faf4 	bl	80226bc <xnrm2_nLdASVZH>
 801f0d4:	ed87 0b52 	vstr	d0, [r7, #328]	; 0x148
  if (beta1 != 0.0) {
 801f0d8:	f04f 0200 	mov.w	r2, #0
 801f0dc:	f04f 0300 	mov.w	r3, #0
 801f0e0:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 801f0e4:	f7e1 fce2 	bl	8000aac <__aeabi_dcmpeq>
 801f0e8:	4603      	mov	r3, r0
 801f0ea:	2b00      	cmp	r3, #0
 801f0ec:	f040 8170 	bne.w	801f3d0 <qr_DvOBrgQi+0xc94>
    beta1 = rt_hypotd_snf(b_A[14], beta1);
 801f0f0:	ed97 7b3e 	vldr	d7, [r7, #248]	; 0xf8
 801f0f4:	ed97 1b52 	vldr	d1, [r7, #328]	; 0x148
 801f0f8:	eeb0 0a47 	vmov.f32	s0, s14
 801f0fc:	eef0 0a67 	vmov.f32	s1, s15
 801f100:	f000 fdf6 	bl	801fcf0 <rt_hypotd_snf>
 801f104:	ed87 0b52 	vstr	d0, [r7, #328]	; 0x148
    if (b_A[14] >= 0.0) {
 801f108:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 801f10c:	f04f 0200 	mov.w	r2, #0
 801f110:	f04f 0300 	mov.w	r3, #0
 801f114:	f7e1 fce8 	bl	8000ae8 <__aeabi_dcmpge>
 801f118:	4603      	mov	r3, r0
 801f11a:	2b00      	cmp	r3, #0
 801f11c:	d009      	beq.n	801f132 <qr_DvOBrgQi+0x9f6>
      beta1 = -beta1;
 801f11e:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 801f122:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 801f126:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 801f12a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801f12e:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
    }

    if (fabs(beta1) < 1.0020841800044864E-292) {
 801f132:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 801f136:	633b      	str	r3, [r7, #48]	; 0x30
 801f138:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 801f13c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801f140:	637b      	str	r3, [r7, #52]	; 0x34
 801f142:	f04f 0200 	mov.w	r2, #0
 801f146:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 801f14a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 801f14e:	f7e1 fcb7 	bl	8000ac0 <__aeabi_dcmplt>
 801f152:	4603      	mov	r3, r0
 801f154:	2b00      	cmp	r3, #0
 801f156:	f000 80ef 	beq.w	801f338 <qr_DvOBrgQi+0xbfc>
      knt = 0;
 801f15a:	2300      	movs	r3, #0
 801f15c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
      do {
        knt++;
 801f160:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 801f164:	3301      	adds	r3, #1
 801f166:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        for (b_coltop = 15; b_coltop < 18; b_coltop++) {
 801f16a:	230f      	movs	r3, #15
 801f16c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 801f170:	e01f      	b.n	801f1b2 <qr_DvOBrgQi+0xa76>
          b_A[b_coltop] *= 9.9792015476736E+291;
 801f172:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801f176:	00db      	lsls	r3, r3, #3
 801f178:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801f17c:	4413      	add	r3, r2
 801f17e:	3bd0      	subs	r3, #208	; 0xd0
 801f180:	e9d3 0100 	ldrd	r0, r1, [r3]
 801f184:	f04f 0200 	mov.w	r2, #0
 801f188:	4bb5      	ldr	r3, [pc, #724]	; (801f460 <qr_DvOBrgQi+0xd24>)
 801f18a:	f7e1 fa27 	bl	80005dc <__aeabi_dmul>
 801f18e:	4602      	mov	r2, r0
 801f190:	460b      	mov	r3, r1
 801f192:	4610      	mov	r0, r2
 801f194:	4619      	mov	r1, r3
 801f196:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801f19a:	00db      	lsls	r3, r3, #3
 801f19c:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801f1a0:	4413      	add	r3, r2
 801f1a2:	3bd0      	subs	r3, #208	; 0xd0
 801f1a4:	e9c3 0100 	strd	r0, r1, [r3]
        for (b_coltop = 15; b_coltop < 18; b_coltop++) {
 801f1a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801f1ac:	3301      	adds	r3, #1
 801f1ae:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 801f1b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801f1b6:	2b11      	cmp	r3, #17
 801f1b8:	dddb      	ble.n	801f172 <qr_DvOBrgQi+0xa36>
        }

        beta1 *= 9.9792015476736E+291;
 801f1ba:	f04f 0200 	mov.w	r2, #0
 801f1be:	4ba8      	ldr	r3, [pc, #672]	; (801f460 <qr_DvOBrgQi+0xd24>)
 801f1c0:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 801f1c4:	f7e1 fa0a 	bl	80005dc <__aeabi_dmul>
 801f1c8:	4602      	mov	r2, r0
 801f1ca:	460b      	mov	r3, r1
 801f1cc:	e9c7 2352 	strd	r2, r3, [r7, #328]	; 0x148
        atmp *= 9.9792015476736E+291;
 801f1d0:	f04f 0200 	mov.w	r2, #0
 801f1d4:	4ba2      	ldr	r3, [pc, #648]	; (801f460 <qr_DvOBrgQi+0xd24>)
 801f1d6:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	; 0x150
 801f1da:	f7e1 f9ff 	bl	80005dc <__aeabi_dmul>
 801f1de:	4602      	mov	r2, r0
 801f1e0:	460b      	mov	r3, r1
 801f1e2:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
      } while ((fabs(beta1) < 1.0020841800044864E-292) && (knt < 20));
 801f1e6:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 801f1ea:	62bb      	str	r3, [r7, #40]	; 0x28
 801f1ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 801f1f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801f1f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 801f1f6:	f04f 0200 	mov.w	r2, #0
 801f1fa:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 801f1fe:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 801f202:	f7e1 fc5d 	bl	8000ac0 <__aeabi_dcmplt>
 801f206:	4603      	mov	r3, r0
 801f208:	2b00      	cmp	r3, #0
 801f20a:	d003      	beq.n	801f214 <qr_DvOBrgQi+0xad8>
 801f20c:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 801f210:	2b13      	cmp	r3, #19
 801f212:	dda5      	ble.n	801f160 <qr_DvOBrgQi+0xa24>

      beta1 = rt_hypotd_snf(atmp, xnrm2_nLdASVZH(3, b_A, 16));
 801f214:	f107 0388 	add.w	r3, r7, #136	; 0x88
 801f218:	2210      	movs	r2, #16
 801f21a:	4619      	mov	r1, r3
 801f21c:	2003      	movs	r0, #3
 801f21e:	f003 fa4d 	bl	80226bc <xnrm2_nLdASVZH>
 801f222:	eeb0 7a40 	vmov.f32	s14, s0
 801f226:	eef0 7a60 	vmov.f32	s15, s1
 801f22a:	eeb0 1a47 	vmov.f32	s2, s14
 801f22e:	eef0 1a67 	vmov.f32	s3, s15
 801f232:	ed97 0b54 	vldr	d0, [r7, #336]	; 0x150
 801f236:	f000 fd5b 	bl	801fcf0 <rt_hypotd_snf>
 801f23a:	ed87 0b52 	vstr	d0, [r7, #328]	; 0x148
      if (atmp >= 0.0) {
 801f23e:	f04f 0200 	mov.w	r2, #0
 801f242:	f04f 0300 	mov.w	r3, #0
 801f246:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	; 0x150
 801f24a:	f7e1 fc4d 	bl	8000ae8 <__aeabi_dcmpge>
 801f24e:	4603      	mov	r3, r0
 801f250:	2b00      	cmp	r3, #0
 801f252:	d009      	beq.n	801f268 <qr_DvOBrgQi+0xb2c>
        beta1 = -beta1;
 801f254:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 801f258:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 801f25c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 801f260:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801f264:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
      }

      tau_idx_2 = (beta1 - atmp) / beta1;
 801f268:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 801f26c:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 801f270:	f7e0 fffc 	bl	800026c <__aeabi_dsub>
 801f274:	4602      	mov	r2, r0
 801f276:	460b      	mov	r3, r1
 801f278:	4610      	mov	r0, r2
 801f27a:	4619      	mov	r1, r3
 801f27c:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 801f280:	f7e1 fad6 	bl	8000830 <__aeabi_ddiv>
 801f284:	4602      	mov	r2, r0
 801f286:	460b      	mov	r3, r1
 801f288:	e9c7 234c 	strd	r2, r3, [r7, #304]	; 0x130
      atmp = 1.0 / (atmp - beta1);
 801f28c:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 801f290:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	; 0x150
 801f294:	f7e0 ffea 	bl	800026c <__aeabi_dsub>
 801f298:	4602      	mov	r2, r0
 801f29a:	460b      	mov	r3, r1
 801f29c:	f04f 0000 	mov.w	r0, #0
 801f2a0:	4970      	ldr	r1, [pc, #448]	; (801f464 <qr_DvOBrgQi+0xd28>)
 801f2a2:	f7e1 fac5 	bl	8000830 <__aeabi_ddiv>
 801f2a6:	4602      	mov	r2, r0
 801f2a8:	460b      	mov	r3, r1
 801f2aa:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
      for (b_coltop = 15; b_coltop < 18; b_coltop++) {
 801f2ae:	230f      	movs	r3, #15
 801f2b0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 801f2b4:	e01c      	b.n	801f2f0 <qr_DvOBrgQi+0xbb4>
        b_A[b_coltop] *= atmp;
 801f2b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801f2ba:	00db      	lsls	r3, r3, #3
 801f2bc:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801f2c0:	4413      	add	r3, r2
 801f2c2:	3bd0      	subs	r3, #208	; 0xd0
 801f2c4:	e9d3 0100 	ldrd	r0, r1, [r3]
 801f2c8:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 801f2cc:	f7e1 f986 	bl	80005dc <__aeabi_dmul>
 801f2d0:	4602      	mov	r2, r0
 801f2d2:	460b      	mov	r3, r1
 801f2d4:	f8d7 112c 	ldr.w	r1, [r7, #300]	; 0x12c
 801f2d8:	00c9      	lsls	r1, r1, #3
 801f2da:	f507 70ac 	add.w	r0, r7, #344	; 0x158
 801f2de:	4401      	add	r1, r0
 801f2e0:	39d0      	subs	r1, #208	; 0xd0
 801f2e2:	e9c1 2300 	strd	r2, r3, [r1]
      for (b_coltop = 15; b_coltop < 18; b_coltop++) {
 801f2e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801f2ea:	3301      	adds	r3, #1
 801f2ec:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 801f2f0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801f2f4:	2b11      	cmp	r3, #17
 801f2f6:	ddde      	ble.n	801f2b6 <qr_DvOBrgQi+0xb7a>
      }

      for (c_lastc = 0; c_lastc < knt; c_lastc++) {
 801f2f8:	2300      	movs	r3, #0
 801f2fa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 801f2fe:	e010      	b.n	801f322 <qr_DvOBrgQi+0xbe6>
        beta1 *= 1.0020841800044864E-292;
 801f300:	f04f 0200 	mov.w	r2, #0
 801f304:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 801f308:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 801f30c:	f7e1 f966 	bl	80005dc <__aeabi_dmul>
 801f310:	4602      	mov	r2, r0
 801f312:	460b      	mov	r3, r1
 801f314:	e9c7 2352 	strd	r2, r3, [r7, #328]	; 0x148
      for (c_lastc = 0; c_lastc < knt; c_lastc++) {
 801f318:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f31c:	3301      	adds	r3, #1
 801f31e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 801f322:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 801f326:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 801f32a:	429a      	cmp	r2, r3
 801f32c:	dbe8      	blt.n	801f300 <qr_DvOBrgQi+0xbc4>
      }

      atmp = beta1;
 801f32e:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 801f332:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
 801f336:	e04b      	b.n	801f3d0 <qr_DvOBrgQi+0xc94>
    } else {
      tau_idx_2 = (beta1 - b_A[14]) / beta1;
 801f338:	e9d7 233e 	ldrd	r2, r3, [r7, #248]	; 0xf8
 801f33c:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 801f340:	f7e0 ff94 	bl	800026c <__aeabi_dsub>
 801f344:	4602      	mov	r2, r0
 801f346:	460b      	mov	r3, r1
 801f348:	4610      	mov	r0, r2
 801f34a:	4619      	mov	r1, r3
 801f34c:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 801f350:	f7e1 fa6e 	bl	8000830 <__aeabi_ddiv>
 801f354:	4602      	mov	r2, r0
 801f356:	460b      	mov	r3, r1
 801f358:	e9c7 234c 	strd	r2, r3, [r7, #304]	; 0x130
      atmp = 1.0 / (b_A[14] - beta1);
 801f35c:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 801f360:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 801f364:	f7e0 ff82 	bl	800026c <__aeabi_dsub>
 801f368:	4602      	mov	r2, r0
 801f36a:	460b      	mov	r3, r1
 801f36c:	f04f 0000 	mov.w	r0, #0
 801f370:	493c      	ldr	r1, [pc, #240]	; (801f464 <qr_DvOBrgQi+0xd28>)
 801f372:	f7e1 fa5d 	bl	8000830 <__aeabi_ddiv>
 801f376:	4602      	mov	r2, r0
 801f378:	460b      	mov	r3, r1
 801f37a:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
      for (c_lastc = 15; c_lastc < 18; c_lastc++) {
 801f37e:	230f      	movs	r3, #15
 801f380:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 801f384:	e01c      	b.n	801f3c0 <qr_DvOBrgQi+0xc84>
        b_A[c_lastc] *= atmp;
 801f386:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f38a:	00db      	lsls	r3, r3, #3
 801f38c:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801f390:	4413      	add	r3, r2
 801f392:	3bd0      	subs	r3, #208	; 0xd0
 801f394:	e9d3 0100 	ldrd	r0, r1, [r3]
 801f398:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 801f39c:	f7e1 f91e 	bl	80005dc <__aeabi_dmul>
 801f3a0:	4602      	mov	r2, r0
 801f3a2:	460b      	mov	r3, r1
 801f3a4:	f8d7 1128 	ldr.w	r1, [r7, #296]	; 0x128
 801f3a8:	00c9      	lsls	r1, r1, #3
 801f3aa:	f507 70ac 	add.w	r0, r7, #344	; 0x158
 801f3ae:	4401      	add	r1, r0
 801f3b0:	39d0      	subs	r1, #208	; 0xd0
 801f3b2:	e9c1 2300 	strd	r2, r3, [r1]
      for (c_lastc = 15; c_lastc < 18; c_lastc++) {
 801f3b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f3ba:	3301      	adds	r3, #1
 801f3bc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 801f3c0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f3c4:	2b11      	cmp	r3, #17
 801f3c6:	ddde      	ble.n	801f386 <qr_DvOBrgQi+0xc4a>
      }

      atmp = beta1;
 801f3c8:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 801f3cc:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
    }
  }

  b_A[14] = atmp;
 801f3d0:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 801f3d4:	e9c7 233e 	strd	r2, r3, [r7, #248]	; 0xf8
  R[0] = b_A[0];
 801f3d8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 801f3dc:	6e79      	ldr	r1, [r7, #100]	; 0x64
 801f3de:	e9c1 2300 	strd	r2, r3, [r1]
  for (c_lastc = 1; c_lastc + 1 < 4; c_lastc++) {
 801f3e2:	2301      	movs	r3, #1
 801f3e4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 801f3e8:	e00f      	b.n	801f40a <qr_DvOBrgQi+0xcce>
    R[c_lastc] = 0.0;
 801f3ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f3ee:	00db      	lsls	r3, r3, #3
 801f3f0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 801f3f2:	18d1      	adds	r1, r2, r3
 801f3f4:	f04f 0200 	mov.w	r2, #0
 801f3f8:	f04f 0300 	mov.w	r3, #0
 801f3fc:	e9c1 2300 	strd	r2, r3, [r1]
  for (c_lastc = 1; c_lastc + 1 < 4; c_lastc++) {
 801f400:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f404:	3301      	adds	r3, #1
 801f406:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 801f40a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f40e:	2b02      	cmp	r3, #2
 801f410:	ddeb      	ble.n	801f3ea <qr_DvOBrgQi+0xcae>
  }

  work[0] = 0.0;
 801f412:	f04f 0200 	mov.w	r2, #0
 801f416:	f04f 0300 	mov.w	r3, #0
 801f41a:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
  for (c_lastc = 0; c_lastc < 2; c_lastc++) {
 801f41e:	2300      	movs	r3, #0
 801f420:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 801f424:	e016      	b.n	801f454 <qr_DvOBrgQi+0xd18>
    R[c_lastc + 3] = b_A[c_lastc + 6];
 801f426:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f42a:	3306      	adds	r3, #6
 801f42c:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 801f430:	3203      	adds	r2, #3
 801f432:	00d2      	lsls	r2, r2, #3
 801f434:	6e79      	ldr	r1, [r7, #100]	; 0x64
 801f436:	4411      	add	r1, r2
 801f438:	00db      	lsls	r3, r3, #3
 801f43a:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801f43e:	4413      	add	r3, r2
 801f440:	3bd0      	subs	r3, #208	; 0xd0
 801f442:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f446:	e9c1 2300 	strd	r2, r3, [r1]
  for (c_lastc = 0; c_lastc < 2; c_lastc++) {
 801f44a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f44e:	3301      	adds	r3, #1
 801f450:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 801f454:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f458:	2b01      	cmp	r3, #1
 801f45a:	dde4      	ble.n	801f426 <qr_DvOBrgQi+0xcea>
  }

  while (c_lastc + 1 < 4) {
 801f45c:	e015      	b.n	801f48a <qr_DvOBrgQi+0xd4e>
 801f45e:	bf00      	nop
 801f460:	7c900000 	.word	0x7c900000
 801f464:	3ff00000 	.word	0x3ff00000
    R[c_lastc + 3] = 0.0;
 801f468:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f46c:	3303      	adds	r3, #3
 801f46e:	00db      	lsls	r3, r3, #3
 801f470:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 801f472:	18d1      	adds	r1, r2, r3
 801f474:	f04f 0200 	mov.w	r2, #0
 801f478:	f04f 0300 	mov.w	r3, #0
 801f47c:	e9c1 2300 	strd	r2, r3, [r1]
    c_lastc++;
 801f480:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f484:	3301      	adds	r3, #1
 801f486:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  while (c_lastc + 1 < 4) {
 801f48a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f48e:	2b02      	cmp	r3, #2
 801f490:	ddea      	ble.n	801f468 <qr_DvOBrgQi+0xd2c>
  }

  work[1] = 0.0;
 801f492:	f04f 0200 	mov.w	r2, #0
 801f496:	f04f 0300 	mov.w	r3, #0
 801f49a:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
  for (c_lastc = 0; c_lastc < 3; c_lastc++) {
 801f49e:	2300      	movs	r3, #0
 801f4a0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 801f4a4:	e016      	b.n	801f4d4 <qr_DvOBrgQi+0xd98>
    R[c_lastc + 6] = b_A[c_lastc + 12];
 801f4a6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f4aa:	330c      	adds	r3, #12
 801f4ac:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 801f4b0:	3206      	adds	r2, #6
 801f4b2:	00d2      	lsls	r2, r2, #3
 801f4b4:	6e79      	ldr	r1, [r7, #100]	; 0x64
 801f4b6:	4411      	add	r1, r2
 801f4b8:	00db      	lsls	r3, r3, #3
 801f4ba:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801f4be:	4413      	add	r3, r2
 801f4c0:	3bd0      	subs	r3, #208	; 0xd0
 801f4c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f4c6:	e9c1 2300 	strd	r2, r3, [r1]
  for (c_lastc = 0; c_lastc < 3; c_lastc++) {
 801f4ca:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f4ce:	3301      	adds	r3, #1
 801f4d0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 801f4d4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f4d8:	2b02      	cmp	r3, #2
 801f4da:	dde4      	ble.n	801f4a6 <qr_DvOBrgQi+0xd6a>
  }

  work[2] = 0.0;
 801f4dc:	f04f 0200 	mov.w	r2, #0
 801f4e0:	f04f 0300 	mov.w	r3, #0
 801f4e4:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
  for (b_coltop = 15; b_coltop < 18; b_coltop++) {
 801f4e8:	230f      	movs	r3, #15
 801f4ea:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 801f4ee:	e024      	b.n	801f53a <qr_DvOBrgQi+0xdfe>
    b_A[b_coltop] *= -tau_idx_2;
 801f4f0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801f4f4:	00db      	lsls	r3, r3, #3
 801f4f6:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801f4fa:	4413      	add	r3, r2
 801f4fc:	3bd0      	subs	r3, #208	; 0xd0
 801f4fe:	e9d3 0100 	ldrd	r0, r1, [r3]
 801f502:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 801f506:	623b      	str	r3, [r7, #32]
 801f508:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 801f50c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801f510:	627b      	str	r3, [r7, #36]	; 0x24
 801f512:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801f516:	f7e1 f861 	bl	80005dc <__aeabi_dmul>
 801f51a:	4602      	mov	r2, r0
 801f51c:	460b      	mov	r3, r1
 801f51e:	f8d7 112c 	ldr.w	r1, [r7, #300]	; 0x12c
 801f522:	00c9      	lsls	r1, r1, #3
 801f524:	f507 70ac 	add.w	r0, r7, #344	; 0x158
 801f528:	4401      	add	r1, r0
 801f52a:	39d0      	subs	r1, #208	; 0xd0
 801f52c:	e9c1 2300 	strd	r2, r3, [r1]
  for (b_coltop = 15; b_coltop < 18; b_coltop++) {
 801f530:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801f534:	3301      	adds	r3, #1
 801f536:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 801f53a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801f53e:	2b11      	cmp	r3, #17
 801f540:	ddd6      	ble.n	801f4f0 <qr_DvOBrgQi+0xdb4>
  }

  b_A[14] = 1.0 - tau_idx_2;
 801f542:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 801f546:	f04f 0000 	mov.w	r0, #0
 801f54a:	49cc      	ldr	r1, [pc, #816]	; (801f87c <qr_DvOBrgQi+0x1140>)
 801f54c:	f7e0 fe8e 	bl	800026c <__aeabi_dsub>
 801f550:	4602      	mov	r2, r0
 801f552:	460b      	mov	r3, r1
 801f554:	e9c7 233e 	strd	r2, r3, [r7, #248]	; 0xf8
  for (c_lastc = 0; c_lastc < 2; c_lastc++) {
 801f558:	2300      	movs	r3, #0
 801f55a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 801f55e:	e014      	b.n	801f58a <qr_DvOBrgQi+0xe4e>
    b_A[13 - c_lastc] = 0.0;
 801f560:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f564:	f1c3 030d 	rsb	r3, r3, #13
 801f568:	00db      	lsls	r3, r3, #3
 801f56a:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801f56e:	4413      	add	r3, r2
 801f570:	f1a3 01d0 	sub.w	r1, r3, #208	; 0xd0
 801f574:	f04f 0200 	mov.w	r2, #0
 801f578:	f04f 0300 	mov.w	r3, #0
 801f57c:	e9c1 2300 	strd	r2, r3, [r1]
  for (c_lastc = 0; c_lastc < 2; c_lastc++) {
 801f580:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f584:	3301      	adds	r3, #1
 801f586:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 801f58a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f58e:	2b01      	cmp	r3, #1
 801f590:	dde6      	ble.n	801f560 <qr_DvOBrgQi+0xe24>
  }

  b_A[7] = 1.0;
 801f592:	f04f 0200 	mov.w	r2, #0
 801f596:	4bb9      	ldr	r3, [pc, #740]	; (801f87c <qr_DvOBrgQi+0x1140>)
 801f598:	e9c7 2330 	strd	r2, r3, [r7, #192]	; 0xc0
  if (tau_idx_1 != 0.0) {
 801f59c:	f04f 0200 	mov.w	r2, #0
 801f5a0:	f04f 0300 	mov.w	r3, #0
 801f5a4:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 801f5a8:	f7e1 fa80 	bl	8000aac <__aeabi_dcmpeq>
 801f5ac:	4603      	mov	r3, r0
 801f5ae:	2b00      	cmp	r3, #0
 801f5b0:	d15f      	bne.n	801f672 <qr_DvOBrgQi+0xf36>
    c_lastc = 5;
 801f5b2:	2305      	movs	r3, #5
 801f5b4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    b_coltop = 13;
 801f5b8:	230d      	movs	r3, #13
 801f5ba:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    while ((c_lastc > 0) && (b_A[b_coltop - 2] == 0.0)) {
 801f5be:	e009      	b.n	801f5d4 <qr_DvOBrgQi+0xe98>
      c_lastc--;
 801f5c0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f5c4:	3b01      	subs	r3, #1
 801f5c6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
      b_coltop--;
 801f5ca:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801f5ce:	3b01      	subs	r3, #1
 801f5d0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    while ((c_lastc > 0) && (b_A[b_coltop - 2] == 0.0)) {
 801f5d4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f5d8:	2b00      	cmp	r3, #0
 801f5da:	dd12      	ble.n	801f602 <qr_DvOBrgQi+0xec6>
 801f5dc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801f5e0:	3b02      	subs	r3, #2
 801f5e2:	00db      	lsls	r3, r3, #3
 801f5e4:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801f5e8:	4413      	add	r3, r2
 801f5ea:	3bd0      	subs	r3, #208	; 0xd0
 801f5ec:	e9d3 0100 	ldrd	r0, r1, [r3]
 801f5f0:	f04f 0200 	mov.w	r2, #0
 801f5f4:	f04f 0300 	mov.w	r3, #0
 801f5f8:	f7e1 fa58 	bl	8000aac <__aeabi_dcmpeq>
 801f5fc:	4603      	mov	r3, r0
 801f5fe:	2b00      	cmp	r3, #0
 801f600:	d1de      	bne.n	801f5c0 <qr_DvOBrgQi+0xe84>
    }

    b_coltop = 1;
 801f602:	2301      	movs	r3, #1
 801f604:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    knt = 14;
 801f608:	230e      	movs	r3, #14
 801f60a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    do {
      exitg1 = 0;
 801f60e:	2300      	movs	r3, #0
 801f610:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
      if (knt <= c_lastc + 13) {
 801f614:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f618:	330d      	adds	r3, #13
 801f61a:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 801f61e:	429a      	cmp	r2, r3
 801f620:	dc1c      	bgt.n	801f65c <qr_DvOBrgQi+0xf20>
        if (b_A[knt - 1] != 0.0) {
 801f622:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 801f626:	3b01      	subs	r3, #1
 801f628:	00db      	lsls	r3, r3, #3
 801f62a:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801f62e:	4413      	add	r3, r2
 801f630:	3bd0      	subs	r3, #208	; 0xd0
 801f632:	e9d3 0100 	ldrd	r0, r1, [r3]
 801f636:	f04f 0200 	mov.w	r2, #0
 801f63a:	f04f 0300 	mov.w	r3, #0
 801f63e:	f7e1 fa35 	bl	8000aac <__aeabi_dcmpeq>
 801f642:	4603      	mov	r3, r0
 801f644:	2b00      	cmp	r3, #0
 801f646:	d103      	bne.n	801f650 <qr_DvOBrgQi+0xf14>
          exitg1 = 1;
 801f648:	2301      	movs	r3, #1
 801f64a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 801f64e:	e00b      	b.n	801f668 <qr_DvOBrgQi+0xf2c>
        } else {
          knt++;
 801f650:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 801f654:	3301      	adds	r3, #1
 801f656:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 801f65a:	e005      	b.n	801f668 <qr_DvOBrgQi+0xf2c>
        }
      } else {
        b_coltop = 0;
 801f65c:	2300      	movs	r3, #0
 801f65e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        exitg1 = 1;
 801f662:	2301      	movs	r3, #1
 801f664:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
      }
    } while (exitg1 == 0);
 801f668:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 801f66c:	2b00      	cmp	r3, #0
 801f66e:	d0ce      	beq.n	801f60e <qr_DvOBrgQi+0xed2>
 801f670:	e005      	b.n	801f67e <qr_DvOBrgQi+0xf42>
  } else {
    c_lastc = 0;
 801f672:	2300      	movs	r3, #0
 801f674:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    b_coltop = 0;
 801f678:	2300      	movs	r3, #0
 801f67a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  }

  if (c_lastc > 0) {
 801f67e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f682:	2b00      	cmp	r3, #0
 801f684:	dd29      	ble.n	801f6da <qr_DvOBrgQi+0xf9e>
    xgemv_NQlWbt2i(c_lastc, b_coltop, b_A, 14, b_A, 8, work);
 801f686:	f107 0288 	add.w	r2, r7, #136	; 0x88
 801f68a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 801f68e:	9302      	str	r3, [sp, #8]
 801f690:	2308      	movs	r3, #8
 801f692:	9301      	str	r3, [sp, #4]
 801f694:	f107 0388 	add.w	r3, r7, #136	; 0x88
 801f698:	9300      	str	r3, [sp, #0]
 801f69a:	230e      	movs	r3, #14
 801f69c:	f8d7 112c 	ldr.w	r1, [r7, #300]	; 0x12c
 801f6a0:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 801f6a4:	f002 fbec 	bl	8021e80 <xgemv_NQlWbt2i>
    xgerc_R09LiDgJ(c_lastc, b_coltop, -tau_idx_1, 8, work, b_A, 14);
 801f6a8:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 801f6ac:	61bb      	str	r3, [r7, #24]
 801f6ae:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 801f6b2:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801f6b6:	61fb      	str	r3, [r7, #28]
 801f6b8:	f107 0270 	add.w	r2, r7, #112	; 0x70
 801f6bc:	230e      	movs	r3, #14
 801f6be:	9301      	str	r3, [sp, #4]
 801f6c0:	f107 0388 	add.w	r3, r7, #136	; 0x88
 801f6c4:	9300      	str	r3, [sp, #0]
 801f6c6:	4613      	mov	r3, r2
 801f6c8:	2208      	movs	r2, #8
 801f6ca:	ed97 0b06 	vldr	d0, [r7, #24]
 801f6ce:	f8d7 112c 	ldr.w	r1, [r7, #300]	; 0x12c
 801f6d2:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 801f6d6:	f002 fce1 	bl	802209c <xgerc_R09LiDgJ>
  }

  for (b_coltop = 8; b_coltop < 12; b_coltop++) {
 801f6da:	2308      	movs	r3, #8
 801f6dc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 801f6e0:	e024      	b.n	801f72c <qr_DvOBrgQi+0xff0>
    b_A[b_coltop] *= -tau_idx_1;
 801f6e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801f6e6:	00db      	lsls	r3, r3, #3
 801f6e8:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801f6ec:	4413      	add	r3, r2
 801f6ee:	3bd0      	subs	r3, #208	; 0xd0
 801f6f0:	e9d3 0100 	ldrd	r0, r1, [r3]
 801f6f4:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 801f6f8:	613b      	str	r3, [r7, #16]
 801f6fa:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 801f6fe:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801f702:	617b      	str	r3, [r7, #20]
 801f704:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 801f708:	f7e0 ff68 	bl	80005dc <__aeabi_dmul>
 801f70c:	4602      	mov	r2, r0
 801f70e:	460b      	mov	r3, r1
 801f710:	f8d7 112c 	ldr.w	r1, [r7, #300]	; 0x12c
 801f714:	00c9      	lsls	r1, r1, #3
 801f716:	f507 70ac 	add.w	r0, r7, #344	; 0x158
 801f71a:	4401      	add	r1, r0
 801f71c:	39d0      	subs	r1, #208	; 0xd0
 801f71e:	e9c1 2300 	strd	r2, r3, [r1]
  for (b_coltop = 8; b_coltop < 12; b_coltop++) {
 801f722:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801f726:	3301      	adds	r3, #1
 801f728:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 801f72c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801f730:	2b0b      	cmp	r3, #11
 801f732:	ddd6      	ble.n	801f6e2 <qr_DvOBrgQi+0xfa6>
  }

  b_A[7] = 1.0 - tau_idx_1;
 801f734:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	; 0x138
 801f738:	f04f 0000 	mov.w	r0, #0
 801f73c:	494f      	ldr	r1, [pc, #316]	; (801f87c <qr_DvOBrgQi+0x1140>)
 801f73e:	f7e0 fd95 	bl	800026c <__aeabi_dsub>
 801f742:	4602      	mov	r2, r0
 801f744:	460b      	mov	r3, r1
 801f746:	e9c7 2330 	strd	r2, r3, [r7, #192]	; 0xc0
  b_A[6] = 0.0;
 801f74a:	f04f 0200 	mov.w	r2, #0
 801f74e:	f04f 0300 	mov.w	r3, #0
 801f752:	e9c7 232e 	strd	r2, r3, [r7, #184]	; 0xb8
  b_A[0] = 1.0;
 801f756:	f04f 0200 	mov.w	r2, #0
 801f75a:	4b48      	ldr	r3, [pc, #288]	; (801f87c <qr_DvOBrgQi+0x1140>)
 801f75c:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
  if (tau_idx_0 != 0.0) {
 801f760:	f04f 0200 	mov.w	r2, #0
 801f764:	f04f 0300 	mov.w	r3, #0
 801f768:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 801f76c:	f7e1 f99e 	bl	8000aac <__aeabi_dcmpeq>
 801f770:	4603      	mov	r3, r0
 801f772:	2b00      	cmp	r3, #0
 801f774:	f040 8084 	bne.w	801f880 <qr_DvOBrgQi+0x1144>
    c_lastc = 6;
 801f778:	2306      	movs	r3, #6
 801f77a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    b_coltop = 7;
 801f77e:	2307      	movs	r3, #7
 801f780:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    while ((c_lastc > 0) && (b_A[b_coltop - 2] == 0.0)) {
 801f784:	e009      	b.n	801f79a <qr_DvOBrgQi+0x105e>
      c_lastc--;
 801f786:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f78a:	3b01      	subs	r3, #1
 801f78c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
      b_coltop--;
 801f790:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801f794:	3b01      	subs	r3, #1
 801f796:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    while ((c_lastc > 0) && (b_A[b_coltop - 2] == 0.0)) {
 801f79a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f79e:	2b00      	cmp	r3, #0
 801f7a0:	dd12      	ble.n	801f7c8 <qr_DvOBrgQi+0x108c>
 801f7a2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801f7a6:	3b02      	subs	r3, #2
 801f7a8:	00db      	lsls	r3, r3, #3
 801f7aa:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801f7ae:	4413      	add	r3, r2
 801f7b0:	3bd0      	subs	r3, #208	; 0xd0
 801f7b2:	e9d3 0100 	ldrd	r0, r1, [r3]
 801f7b6:	f04f 0200 	mov.w	r2, #0
 801f7ba:	f04f 0300 	mov.w	r3, #0
 801f7be:	f7e1 f975 	bl	8000aac <__aeabi_dcmpeq>
 801f7c2:	4603      	mov	r3, r0
 801f7c4:	2b00      	cmp	r3, #0
 801f7c6:	d1de      	bne.n	801f786 <qr_DvOBrgQi+0x104a>
    }

    b_coltop = 2;
 801f7c8:	2302      	movs	r3, #2
 801f7ca:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    exitg2 = false;
 801f7ce:	2300      	movs	r3, #0
 801f7d0:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
    while ((!exitg2) && (b_coltop > 0)) {
 801f7d4:	e049      	b.n	801f86a <qr_DvOBrgQi+0x112e>
      coltop = (b_coltop - 1) * 6 + 7;
 801f7d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801f7da:	1e5a      	subs	r2, r3, #1
 801f7dc:	4613      	mov	r3, r2
 801f7de:	005b      	lsls	r3, r3, #1
 801f7e0:	4413      	add	r3, r2
 801f7e2:	005b      	lsls	r3, r3, #1
 801f7e4:	3307      	adds	r3, #7
 801f7e6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
      knt = coltop;
 801f7ea:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 801f7ee:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
      do {
        exitg1 = 0;
 801f7f2:	2300      	movs	r3, #0
 801f7f4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
        if (knt <= (coltop + c_lastc) - 1) {
 801f7f8:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 801f7fc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f800:	4413      	add	r3, r2
 801f802:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 801f806:	429a      	cmp	r2, r3
 801f808:	da1c      	bge.n	801f844 <qr_DvOBrgQi+0x1108>
          if (b_A[knt - 1] != 0.0) {
 801f80a:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 801f80e:	3b01      	subs	r3, #1
 801f810:	00db      	lsls	r3, r3, #3
 801f812:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801f816:	4413      	add	r3, r2
 801f818:	3bd0      	subs	r3, #208	; 0xd0
 801f81a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801f81e:	f04f 0200 	mov.w	r2, #0
 801f822:	f04f 0300 	mov.w	r3, #0
 801f826:	f7e1 f941 	bl	8000aac <__aeabi_dcmpeq>
 801f82a:	4603      	mov	r3, r0
 801f82c:	2b00      	cmp	r3, #0
 801f82e:	d103      	bne.n	801f838 <qr_DvOBrgQi+0x10fc>
            exitg1 = 1;
 801f830:	2301      	movs	r3, #1
 801f832:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 801f836:	e00d      	b.n	801f854 <qr_DvOBrgQi+0x1118>
          } else {
            knt++;
 801f838:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 801f83c:	3301      	adds	r3, #1
 801f83e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 801f842:	e007      	b.n	801f854 <qr_DvOBrgQi+0x1118>
          }
        } else {
          b_coltop--;
 801f844:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801f848:	3b01      	subs	r3, #1
 801f84a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          exitg1 = 2;
 801f84e:	2302      	movs	r3, #2
 801f850:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
        }
      } while (exitg1 == 0);
 801f854:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 801f858:	2b00      	cmp	r3, #0
 801f85a:	d0ca      	beq.n	801f7f2 <qr_DvOBrgQi+0x10b6>

      if (exitg1 == 1) {
 801f85c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 801f860:	2b01      	cmp	r3, #1
 801f862:	d102      	bne.n	801f86a <qr_DvOBrgQi+0x112e>
        exitg2 = true;
 801f864:	2301      	movs	r3, #1
 801f866:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
    while ((!exitg2) && (b_coltop > 0)) {
 801f86a:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 801f86e:	2b00      	cmp	r3, #0
 801f870:	d10c      	bne.n	801f88c <qr_DvOBrgQi+0x1150>
 801f872:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801f876:	2b00      	cmp	r3, #0
 801f878:	dcad      	bgt.n	801f7d6 <qr_DvOBrgQi+0x109a>
 801f87a:	e007      	b.n	801f88c <qr_DvOBrgQi+0x1150>
 801f87c:	3ff00000 	.word	0x3ff00000
      }
    }
  } else {
    c_lastc = 0;
 801f880:	2300      	movs	r3, #0
 801f882:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    b_coltop = 0;
 801f886:	2300      	movs	r3, #0
 801f888:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  }

  if (c_lastc > 0) {
 801f88c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f890:	2b00      	cmp	r3, #0
 801f892:	dd29      	ble.n	801f8e8 <qr_DvOBrgQi+0x11ac>
    xgemv_NQlWbt2i(c_lastc, b_coltop, b_A, 7, b_A, 1, work);
 801f894:	f107 0288 	add.w	r2, r7, #136	; 0x88
 801f898:	f107 0370 	add.w	r3, r7, #112	; 0x70
 801f89c:	9302      	str	r3, [sp, #8]
 801f89e:	2301      	movs	r3, #1
 801f8a0:	9301      	str	r3, [sp, #4]
 801f8a2:	f107 0388 	add.w	r3, r7, #136	; 0x88
 801f8a6:	9300      	str	r3, [sp, #0]
 801f8a8:	2307      	movs	r3, #7
 801f8aa:	f8d7 112c 	ldr.w	r1, [r7, #300]	; 0x12c
 801f8ae:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 801f8b2:	f002 fae5 	bl	8021e80 <xgemv_NQlWbt2i>
    xgerc_R09LiDgJ(c_lastc, b_coltop, -tau_idx_0, 1, work, b_A, 7);
 801f8b6:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 801f8ba:	60bb      	str	r3, [r7, #8]
 801f8bc:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 801f8c0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801f8c4:	60fb      	str	r3, [r7, #12]
 801f8c6:	f107 0270 	add.w	r2, r7, #112	; 0x70
 801f8ca:	2307      	movs	r3, #7
 801f8cc:	9301      	str	r3, [sp, #4]
 801f8ce:	f107 0388 	add.w	r3, r7, #136	; 0x88
 801f8d2:	9300      	str	r3, [sp, #0]
 801f8d4:	4613      	mov	r3, r2
 801f8d6:	2201      	movs	r2, #1
 801f8d8:	ed97 0b02 	vldr	d0, [r7, #8]
 801f8dc:	f8d7 112c 	ldr.w	r1, [r7, #300]	; 0x12c
 801f8e0:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 801f8e4:	f002 fbda 	bl	802209c <xgerc_R09LiDgJ>
  }

  for (b_coltop = 1; b_coltop < 6; b_coltop++) {
 801f8e8:	2301      	movs	r3, #1
 801f8ea:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 801f8ee:	e024      	b.n	801f93a <qr_DvOBrgQi+0x11fe>
    b_A[b_coltop] *= -tau_idx_0;
 801f8f0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801f8f4:	00db      	lsls	r3, r3, #3
 801f8f6:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801f8fa:	4413      	add	r3, r2
 801f8fc:	3bd0      	subs	r3, #208	; 0xd0
 801f8fe:	e9d3 0100 	ldrd	r0, r1, [r3]
 801f902:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 801f906:	603b      	str	r3, [r7, #0]
 801f908:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 801f90c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801f910:	607b      	str	r3, [r7, #4]
 801f912:	e9d7 2300 	ldrd	r2, r3, [r7]
 801f916:	f7e0 fe61 	bl	80005dc <__aeabi_dmul>
 801f91a:	4602      	mov	r2, r0
 801f91c:	460b      	mov	r3, r1
 801f91e:	f8d7 112c 	ldr.w	r1, [r7, #300]	; 0x12c
 801f922:	00c9      	lsls	r1, r1, #3
 801f924:	f507 70ac 	add.w	r0, r7, #344	; 0x158
 801f928:	4401      	add	r1, r0
 801f92a:	39d0      	subs	r1, #208	; 0xd0
 801f92c:	e9c1 2300 	strd	r2, r3, [r1]
  for (b_coltop = 1; b_coltop < 6; b_coltop++) {
 801f930:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801f934:	3301      	adds	r3, #1
 801f936:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 801f93a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801f93e:	2b05      	cmp	r3, #5
 801f940:	ddd6      	ble.n	801f8f0 <qr_DvOBrgQi+0x11b4>
  }

  b_A[0] = 1.0 - tau_idx_0;
 801f942:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 801f946:	f04f 0000 	mov.w	r0, #0
 801f94a:	4923      	ldr	r1, [pc, #140]	; (801f9d8 <qr_DvOBrgQi+0x129c>)
 801f94c:	f7e0 fc8e 	bl	800026c <__aeabi_dsub>
 801f950:	4602      	mov	r2, r0
 801f952:	460b      	mov	r3, r1
 801f954:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
  b_coltop = 0;
 801f958:	2300      	movs	r3, #0
 801f95a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  for (coltop = 0; coltop < 3; coltop++) {
 801f95e:	2300      	movs	r3, #0
 801f960:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 801f964:	e02d      	b.n	801f9c2 <qr_DvOBrgQi+0x1286>
    for (c_lastc = 0; c_lastc < 6; c_lastc++) {
 801f966:	2300      	movs	r3, #0
 801f968:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 801f96c:	e01b      	b.n	801f9a6 <qr_DvOBrgQi+0x126a>
      knt = c_lastc + b_coltop;
 801f96e:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 801f972:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801f976:	4413      	add	r3, r2
 801f978:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
      Q[knt] = b_A[knt];
 801f97c:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 801f980:	00db      	lsls	r3, r3, #3
 801f982:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801f984:	18d1      	adds	r1, r2, r3
 801f986:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 801f98a:	00db      	lsls	r3, r3, #3
 801f98c:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801f990:	4413      	add	r3, r2
 801f992:	3bd0      	subs	r3, #208	; 0xd0
 801f994:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f998:	e9c1 2300 	strd	r2, r3, [r1]
    for (c_lastc = 0; c_lastc < 6; c_lastc++) {
 801f99c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f9a0:	3301      	adds	r3, #1
 801f9a2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 801f9a6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 801f9aa:	2b05      	cmp	r3, #5
 801f9ac:	dddf      	ble.n	801f96e <qr_DvOBrgQi+0x1232>
    }

    b_coltop += 6;
 801f9ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 801f9b2:	3306      	adds	r3, #6
 801f9b4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  for (coltop = 0; coltop < 3; coltop++) {
 801f9b8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 801f9bc:	3301      	adds	r3, #1
 801f9be:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 801f9c2:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 801f9c6:	2b02      	cmp	r3, #2
 801f9c8:	ddcd      	ble.n	801f966 <qr_DvOBrgQi+0x122a>
  }
}
 801f9ca:	bf00      	nop
 801f9cc:	bf00      	nop
 801f9ce:	f507 77ac 	add.w	r7, r7, #344	; 0x158
 801f9d2:	46bd      	mov	sp, r7
 801f9d4:	bdb0      	pop	{r4, r5, r7, pc}
 801f9d6:	bf00      	nop
 801f9d8:	3ff00000 	.word	0x3ff00000

0801f9dc <rotate_LZ7ctbe0>:
#include "rotate_LZ7ctbe0.h"
#include <math.h>
#include "rt_hypotd_snf.h"

void rotate_LZ7ctbe0(real_T x, real_T y, real_T *c, real_T *s, real_T *r)
{
 801f9dc:	b5b0      	push	{r4, r5, r7, lr}
 801f9de:	b092      	sub	sp, #72	; 0x48
 801f9e0:	af00      	add	r7, sp, #0
 801f9e2:	ed87 0b06 	vstr	d0, [r7, #24]
 801f9e6:	ed87 1b04 	vstr	d1, [r7, #16]
 801f9ea:	60f8      	str	r0, [r7, #12]
 801f9ec:	60b9      	str	r1, [r7, #8]
 801f9ee:	607a      	str	r2, [r7, #4]
  real_T absx;
  real_T absy;
  absx = fabs(x);
 801f9f0:	69bb      	ldr	r3, [r7, #24]
 801f9f2:	643b      	str	r3, [r7, #64]	; 0x40
 801f9f4:	69fb      	ldr	r3, [r7, #28]
 801f9f6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801f9fa:	647b      	str	r3, [r7, #68]	; 0x44
  absy = fabs(y);
 801f9fc:	693b      	ldr	r3, [r7, #16]
 801f9fe:	63bb      	str	r3, [r7, #56]	; 0x38
 801fa00:	697b      	ldr	r3, [r7, #20]
 801fa02:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801fa06:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (absy == 0.0) {
 801fa08:	f04f 0200 	mov.w	r2, #0
 801fa0c:	f04f 0300 	mov.w	r3, #0
 801fa10:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 801fa14:	f7e1 f84a 	bl	8000aac <__aeabi_dcmpeq>
 801fa18:	4603      	mov	r3, r0
 801fa1a:	2b00      	cmp	r3, #0
 801fa1c:	d012      	beq.n	801fa44 <rotate_LZ7ctbe0+0x68>
    *c = 1.0;
 801fa1e:	68f9      	ldr	r1, [r7, #12]
 801fa20:	f04f 0200 	mov.w	r2, #0
 801fa24:	4b4e      	ldr	r3, [pc, #312]	; (801fb60 <rotate_LZ7ctbe0+0x184>)
 801fa26:	e9c1 2300 	strd	r2, r3, [r1]
    *s = 0.0;
 801fa2a:	68b9      	ldr	r1, [r7, #8]
 801fa2c:	f04f 0200 	mov.w	r2, #0
 801fa30:	f04f 0300 	mov.w	r3, #0
 801fa34:	e9c1 2300 	strd	r2, r3, [r1]
    *r = x;
 801fa38:	6879      	ldr	r1, [r7, #4]
 801fa3a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801fa3e:	e9c1 2300 	strd	r2, r3, [r1]
    *c = absx / rho;
    xx /= absx;
    *s = xx * yy / rho;
    *r = rho * absy * xx;
  }
}
 801fa42:	e088      	b.n	801fb56 <rotate_LZ7ctbe0+0x17a>
  } else if (absx == 0.0) {
 801fa44:	f04f 0200 	mov.w	r2, #0
 801fa48:	f04f 0300 	mov.w	r3, #0
 801fa4c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 801fa50:	f7e1 f82c 	bl	8000aac <__aeabi_dcmpeq>
 801fa54:	4603      	mov	r3, r0
 801fa56:	2b00      	cmp	r3, #0
 801fa58:	d012      	beq.n	801fa80 <rotate_LZ7ctbe0+0xa4>
    *c = 0.0;
 801fa5a:	68f9      	ldr	r1, [r7, #12]
 801fa5c:	f04f 0200 	mov.w	r2, #0
 801fa60:	f04f 0300 	mov.w	r3, #0
 801fa64:	e9c1 2300 	strd	r2, r3, [r1]
    *s = 1.0;
 801fa68:	68b9      	ldr	r1, [r7, #8]
 801fa6a:	f04f 0200 	mov.w	r2, #0
 801fa6e:	4b3c      	ldr	r3, [pc, #240]	; (801fb60 <rotate_LZ7ctbe0+0x184>)
 801fa70:	e9c1 2300 	strd	r2, r3, [r1]
    *r = y;
 801fa74:	6879      	ldr	r1, [r7, #4]
 801fa76:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 801fa7a:	e9c1 2300 	strd	r2, r3, [r1]
}
 801fa7e:	e06a      	b.n	801fb56 <rotate_LZ7ctbe0+0x17a>
    absy += absx;
 801fa80:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 801fa84:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 801fa88:	f7e0 fbf2 	bl	8000270 <__adddf3>
 801fa8c:	4602      	mov	r2, r0
 801fa8e:	460b      	mov	r3, r1
 801fa90:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    xx = x / absy;
 801fa94:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 801fa98:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 801fa9c:	f7e0 fec8 	bl	8000830 <__aeabi_ddiv>
 801faa0:	4602      	mov	r2, r0
 801faa2:	460b      	mov	r3, r1
 801faa4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    yy = y / absy;
 801faa8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 801faac:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 801fab0:	f7e0 febe 	bl	8000830 <__aeabi_ddiv>
 801fab4:	4602      	mov	r2, r0
 801fab6:	460b      	mov	r3, r1
 801fab8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    absx = fabs(xx);
 801fabc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fabe:	643b      	str	r3, [r7, #64]	; 0x40
 801fac0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801fac2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801fac6:	647b      	str	r3, [r7, #68]	; 0x44
    rho = rt_hypotd_snf(absx, fabs(yy));
 801fac8:	6abc      	ldr	r4, [r7, #40]	; 0x28
 801faca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801facc:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 801fad0:	ec45 4b11 	vmov	d1, r4, r5
 801fad4:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 801fad8:	f000 f90a 	bl	801fcf0 <rt_hypotd_snf>
 801fadc:	ed87 0b08 	vstr	d0, [r7, #32]
    *c = absx / rho;
 801fae0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801fae4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 801fae8:	f7e0 fea2 	bl	8000830 <__aeabi_ddiv>
 801faec:	4602      	mov	r2, r0
 801faee:	460b      	mov	r3, r1
 801faf0:	68f9      	ldr	r1, [r7, #12]
 801faf2:	e9c1 2300 	strd	r2, r3, [r1]
    xx /= absx;
 801faf6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 801fafa:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 801fafe:	f7e0 fe97 	bl	8000830 <__aeabi_ddiv>
 801fb02:	4602      	mov	r2, r0
 801fb04:	460b      	mov	r3, r1
 801fb06:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    *s = xx * yy / rho;
 801fb0a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 801fb0e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 801fb12:	f7e0 fd63 	bl	80005dc <__aeabi_dmul>
 801fb16:	4602      	mov	r2, r0
 801fb18:	460b      	mov	r3, r1
 801fb1a:	4610      	mov	r0, r2
 801fb1c:	4619      	mov	r1, r3
 801fb1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801fb22:	f7e0 fe85 	bl	8000830 <__aeabi_ddiv>
 801fb26:	4602      	mov	r2, r0
 801fb28:	460b      	mov	r3, r1
 801fb2a:	68b9      	ldr	r1, [r7, #8]
 801fb2c:	e9c1 2300 	strd	r2, r3, [r1]
    *r = rho * absy * xx;
 801fb30:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 801fb34:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 801fb38:	f7e0 fd50 	bl	80005dc <__aeabi_dmul>
 801fb3c:	4602      	mov	r2, r0
 801fb3e:	460b      	mov	r3, r1
 801fb40:	4610      	mov	r0, r2
 801fb42:	4619      	mov	r1, r3
 801fb44:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 801fb48:	f7e0 fd48 	bl	80005dc <__aeabi_dmul>
 801fb4c:	4602      	mov	r2, r0
 801fb4e:	460b      	mov	r3, r1
 801fb50:	6879      	ldr	r1, [r7, #4]
 801fb52:	e9c1 2300 	strd	r2, r3, [r1]
}
 801fb56:	bf00      	nop
 801fb58:	3748      	adds	r7, #72	; 0x48
 801fb5a:	46bd      	mov	sp, r7
 801fb5c:	bdb0      	pop	{r4, r5, r7, pc}
 801fb5e:	bf00      	nop
 801fb60:	3ff00000 	.word	0x3ff00000

0801fb64 <rtGetInf>:
#include <stddef.h>
#include "rt_nonfinite.h"
#define NumBitsPerChar                 8U

real_T rtGetInf(void)
{
 801fb64:	b580      	push	{r7, lr}
 801fb66:	b086      	sub	sp, #24
 801fb68:	af00      	add	r7, sp, #0
  size_t bitsPerReal = sizeof(real_T) * (NumBitsPerChar);
 801fb6a:	2340      	movs	r3, #64	; 0x40
 801fb6c:	60fb      	str	r3, [r7, #12]
  real_T inf = 0.0;
 801fb6e:	f04f 0200 	mov.w	r2, #0
 801fb72:	f04f 0300 	mov.w	r3, #0
 801fb76:	e9c7 2304 	strd	r2, r3, [r7, #16]
  if (bitsPerReal == 32U) {
 801fb7a:	68fb      	ldr	r3, [r7, #12]
 801fb7c:	2b20      	cmp	r3, #32
 801fb7e:	d10b      	bne.n	801fb98 <rtGetInf+0x34>
    inf = rtGetInfF();
 801fb80:	f000 f820 	bl	801fbc4 <rtGetInfF>
 801fb84:	ee10 3a10 	vmov	r3, s0
 801fb88:	4618      	mov	r0, r3
 801fb8a:	f7e0 fccf 	bl	800052c <__aeabi_f2d>
 801fb8e:	4602      	mov	r2, r0
 801fb90:	460b      	mov	r3, r1
 801fb92:	e9c7 2304 	strd	r2, r3, [r7, #16]
 801fb96:	e007      	b.n	801fba8 <rtGetInf+0x44>
    union {
      LittleEndianIEEEDouble bitVal;
      real_T fltVal;
    } tmpVal;

    tmpVal.bitVal.words.wordH = 0x7FF00000U;
 801fb98:	4b09      	ldr	r3, [pc, #36]	; (801fbc0 <rtGetInf+0x5c>)
 801fb9a:	607b      	str	r3, [r7, #4]
    tmpVal.bitVal.words.wordL = 0x00000000U;
 801fb9c:	2300      	movs	r3, #0
 801fb9e:	603b      	str	r3, [r7, #0]
    inf = tmpVal.fltVal;
 801fba0:	e9d7 2300 	ldrd	r2, r3, [r7]
 801fba4:	e9c7 2304 	strd	r2, r3, [r7, #16]
  }

  return inf;
 801fba8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 801fbac:	ec43 2b17 	vmov	d7, r2, r3
}
 801fbb0:	eeb0 0a47 	vmov.f32	s0, s14
 801fbb4:	eef0 0a67 	vmov.f32	s1, s15
 801fbb8:	3718      	adds	r7, #24
 801fbba:	46bd      	mov	sp, r7
 801fbbc:	bd80      	pop	{r7, pc}
 801fbbe:	bf00      	nop
 801fbc0:	7ff00000 	.word	0x7ff00000

0801fbc4 <rtGetInfF>:

real32_T rtGetInfF(void)
{
 801fbc4:	b480      	push	{r7}
 801fbc6:	b083      	sub	sp, #12
 801fbc8:	af00      	add	r7, sp, #0
  IEEESingle infF;
  infF.wordL.wordLuint = 0x7F800000U;
 801fbca:	f04f 43ff 	mov.w	r3, #2139095040	; 0x7f800000
 801fbce:	607b      	str	r3, [r7, #4]
  return infF.wordL.wordLreal;
 801fbd0:	687b      	ldr	r3, [r7, #4]
 801fbd2:	ee07 3a90 	vmov	s15, r3
}
 801fbd6:	eeb0 0a67 	vmov.f32	s0, s15
 801fbda:	370c      	adds	r7, #12
 801fbdc:	46bd      	mov	sp, r7
 801fbde:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fbe2:	4770      	bx	lr

0801fbe4 <rtGetMinusInf>:

real_T rtGetMinusInf(void)
{
 801fbe4:	b580      	push	{r7, lr}
 801fbe6:	b086      	sub	sp, #24
 801fbe8:	af00      	add	r7, sp, #0
  size_t bitsPerReal = sizeof(real_T) * (NumBitsPerChar);
 801fbea:	2340      	movs	r3, #64	; 0x40
 801fbec:	60fb      	str	r3, [r7, #12]
  real_T minf = 0.0;
 801fbee:	f04f 0200 	mov.w	r2, #0
 801fbf2:	f04f 0300 	mov.w	r3, #0
 801fbf6:	e9c7 2304 	strd	r2, r3, [r7, #16]
  if (bitsPerReal == 32U) {
 801fbfa:	68fb      	ldr	r3, [r7, #12]
 801fbfc:	2b20      	cmp	r3, #32
 801fbfe:	d10b      	bne.n	801fc18 <rtGetMinusInf+0x34>
    minf = rtGetMinusInfF();
 801fc00:	f000 f820 	bl	801fc44 <rtGetMinusInfF>
 801fc04:	ee10 3a10 	vmov	r3, s0
 801fc08:	4618      	mov	r0, r3
 801fc0a:	f7e0 fc8f 	bl	800052c <__aeabi_f2d>
 801fc0e:	4602      	mov	r2, r0
 801fc10:	460b      	mov	r3, r1
 801fc12:	e9c7 2304 	strd	r2, r3, [r7, #16]
 801fc16:	e007      	b.n	801fc28 <rtGetMinusInf+0x44>
    union {
      LittleEndianIEEEDouble bitVal;
      real_T fltVal;
    } tmpVal;

    tmpVal.bitVal.words.wordH = 0xFFF00000U;
 801fc18:	4b09      	ldr	r3, [pc, #36]	; (801fc40 <rtGetMinusInf+0x5c>)
 801fc1a:	607b      	str	r3, [r7, #4]
    tmpVal.bitVal.words.wordL = 0x00000000U;
 801fc1c:	2300      	movs	r3, #0
 801fc1e:	603b      	str	r3, [r7, #0]
    minf = tmpVal.fltVal;
 801fc20:	e9d7 2300 	ldrd	r2, r3, [r7]
 801fc24:	e9c7 2304 	strd	r2, r3, [r7, #16]
  }

  return minf;
 801fc28:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 801fc2c:	ec43 2b17 	vmov	d7, r2, r3
}
 801fc30:	eeb0 0a47 	vmov.f32	s0, s14
 801fc34:	eef0 0a67 	vmov.f32	s1, s15
 801fc38:	3718      	adds	r7, #24
 801fc3a:	46bd      	mov	sp, r7
 801fc3c:	bd80      	pop	{r7, pc}
 801fc3e:	bf00      	nop
 801fc40:	fff00000 	.word	0xfff00000

0801fc44 <rtGetMinusInfF>:

real32_T rtGetMinusInfF(void)
{
 801fc44:	b480      	push	{r7}
 801fc46:	b083      	sub	sp, #12
 801fc48:	af00      	add	r7, sp, #0
  IEEESingle minfF;
  minfF.wordL.wordLuint = 0xFF800000U;
 801fc4a:	4b06      	ldr	r3, [pc, #24]	; (801fc64 <rtGetMinusInfF+0x20>)
 801fc4c:	607b      	str	r3, [r7, #4]
  return minfF.wordL.wordLreal;
 801fc4e:	687b      	ldr	r3, [r7, #4]
 801fc50:	ee07 3a90 	vmov	s15, r3
}
 801fc54:	eeb0 0a67 	vmov.f32	s0, s15
 801fc58:	370c      	adds	r7, #12
 801fc5a:	46bd      	mov	sp, r7
 801fc5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fc60:	4770      	bx	lr
 801fc62:	bf00      	nop
 801fc64:	ff800000 	.word	0xff800000

0801fc68 <rtGetNaN>:
#include <stddef.h>
#include "rt_nonfinite.h"
#define NumBitsPerChar                 8U

real_T rtGetNaN(void)
{
 801fc68:	b580      	push	{r7, lr}
 801fc6a:	b086      	sub	sp, #24
 801fc6c:	af00      	add	r7, sp, #0
  size_t bitsPerReal = sizeof(real_T) * (NumBitsPerChar);
 801fc6e:	2340      	movs	r3, #64	; 0x40
 801fc70:	60fb      	str	r3, [r7, #12]
  real_T nan = 0.0;
 801fc72:	f04f 0200 	mov.w	r2, #0
 801fc76:	f04f 0300 	mov.w	r3, #0
 801fc7a:	e9c7 2304 	strd	r2, r3, [r7, #16]
  if (bitsPerReal == 32U) {
 801fc7e:	68fb      	ldr	r3, [r7, #12]
 801fc80:	2b20      	cmp	r3, #32
 801fc82:	d10b      	bne.n	801fc9c <rtGetNaN+0x34>
    nan = rtGetNaNF();
 801fc84:	f000 f820 	bl	801fcc8 <rtGetNaNF>
 801fc88:	ee10 3a10 	vmov	r3, s0
 801fc8c:	4618      	mov	r0, r3
 801fc8e:	f7e0 fc4d 	bl	800052c <__aeabi_f2d>
 801fc92:	4602      	mov	r2, r0
 801fc94:	460b      	mov	r3, r1
 801fc96:	e9c7 2304 	strd	r2, r3, [r7, #16]
 801fc9a:	e007      	b.n	801fcac <rtGetNaN+0x44>
    union {
      LittleEndianIEEEDouble bitVal;
      real_T fltVal;
    } tmpVal;

    tmpVal.bitVal.words.wordH = 0xFFF80000U;
 801fc9c:	4b09      	ldr	r3, [pc, #36]	; (801fcc4 <rtGetNaN+0x5c>)
 801fc9e:	607b      	str	r3, [r7, #4]
    tmpVal.bitVal.words.wordL = 0x00000000U;
 801fca0:	2300      	movs	r3, #0
 801fca2:	603b      	str	r3, [r7, #0]
    nan = tmpVal.fltVal;
 801fca4:	e9d7 2300 	ldrd	r2, r3, [r7]
 801fca8:	e9c7 2304 	strd	r2, r3, [r7, #16]
  }

  return nan;
 801fcac:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 801fcb0:	ec43 2b17 	vmov	d7, r2, r3
}
 801fcb4:	eeb0 0a47 	vmov.f32	s0, s14
 801fcb8:	eef0 0a67 	vmov.f32	s1, s15
 801fcbc:	3718      	adds	r7, #24
 801fcbe:	46bd      	mov	sp, r7
 801fcc0:	bd80      	pop	{r7, pc}
 801fcc2:	bf00      	nop
 801fcc4:	fff80000 	.word	0xfff80000

0801fcc8 <rtGetNaNF>:

real32_T rtGetNaNF(void)
{
 801fcc8:	b480      	push	{r7}
 801fcca:	b083      	sub	sp, #12
 801fccc:	af00      	add	r7, sp, #0
  IEEESingle nanF = { { 0.0F } };
 801fcce:	f04f 0300 	mov.w	r3, #0
 801fcd2:	607b      	str	r3, [r7, #4]

  nanF.wordL.wordLuint = 0xFFC00000U;
 801fcd4:	4b05      	ldr	r3, [pc, #20]	; (801fcec <rtGetNaNF+0x24>)
 801fcd6:	607b      	str	r3, [r7, #4]
  return nanF.wordL.wordLreal;
 801fcd8:	687b      	ldr	r3, [r7, #4]
 801fcda:	ee07 3a90 	vmov	s15, r3
}
 801fcde:	eeb0 0a67 	vmov.f32	s0, s15
 801fce2:	370c      	adds	r7, #12
 801fce4:	46bd      	mov	sp, r7
 801fce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fcea:	4770      	bx	lr
 801fcec:	ffc00000 	.word	0xffc00000

0801fcf0 <rt_hypotd_snf>:
#include "rt_hypotd_snf.h"
#include <math.h>
#include "rt_nonfinite.h"

real_T rt_hypotd_snf(real_T u0, real_T u1)
{
 801fcf0:	b580      	push	{r7, lr}
 801fcf2:	b088      	sub	sp, #32
 801fcf4:	af00      	add	r7, sp, #0
 801fcf6:	ed87 0b02 	vstr	d0, [r7, #8]
 801fcfa:	ed87 1b00 	vstr	d1, [r7]
  real_T a;
  real_T y;
  a = fabs(u0);
 801fcfe:	68bb      	ldr	r3, [r7, #8]
 801fd00:	613b      	str	r3, [r7, #16]
 801fd02:	68fb      	ldr	r3, [r7, #12]
 801fd04:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801fd08:	617b      	str	r3, [r7, #20]
  y = fabs(u1);
 801fd0a:	683b      	ldr	r3, [r7, #0]
 801fd0c:	61bb      	str	r3, [r7, #24]
 801fd0e:	687b      	ldr	r3, [r7, #4]
 801fd10:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801fd14:	61fb      	str	r3, [r7, #28]
  if (a < y) {
 801fd16:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801fd1a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 801fd1e:	f7e0 fecf 	bl	8000ac0 <__aeabi_dcmplt>
 801fd22:	4603      	mov	r3, r0
 801fd24:	2b00      	cmp	r3, #0
 801fd26:	d02d      	beq.n	801fd84 <rt_hypotd_snf+0x94>
    a /= y;
 801fd28:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801fd2c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 801fd30:	f7e0 fd7e 	bl	8000830 <__aeabi_ddiv>
 801fd34:	4602      	mov	r2, r0
 801fd36:	460b      	mov	r3, r1
 801fd38:	e9c7 2304 	strd	r2, r3, [r7, #16]
    y *= sqrt(a * a + 1.0);
 801fd3c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 801fd40:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 801fd44:	f7e0 fc4a 	bl	80005dc <__aeabi_dmul>
 801fd48:	4602      	mov	r2, r0
 801fd4a:	460b      	mov	r3, r1
 801fd4c:	4610      	mov	r0, r2
 801fd4e:	4619      	mov	r1, r3
 801fd50:	f04f 0200 	mov.w	r2, #0
 801fd54:	4b38      	ldr	r3, [pc, #224]	; (801fe38 <rt_hypotd_snf+0x148>)
 801fd56:	f7e0 fa8b 	bl	8000270 <__adddf3>
 801fd5a:	4602      	mov	r2, r0
 801fd5c:	460b      	mov	r3, r1
 801fd5e:	ec43 2b17 	vmov	d7, r2, r3
 801fd62:	eeb0 0a47 	vmov.f32	s0, s14
 801fd66:	eef0 0a67 	vmov.f32	s1, s15
 801fd6a:	f00e fdd9 	bl	802e920 <sqrt>
 801fd6e:	ec53 2b10 	vmov	r2, r3, d0
 801fd72:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 801fd76:	f7e0 fc31 	bl	80005dc <__aeabi_dmul>
 801fd7a:	4602      	mov	r2, r0
 801fd7c:	460b      	mov	r3, r1
 801fd7e:	e9c7 2306 	strd	r2, r3, [r7, #24]
 801fd82:	e048      	b.n	801fe16 <rt_hypotd_snf+0x126>
  } else if (a > y) {
 801fd84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801fd88:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 801fd8c:	f7e0 feb6 	bl	8000afc <__aeabi_dcmpgt>
 801fd90:	4603      	mov	r3, r0
 801fd92:	2b00      	cmp	r3, #0
 801fd94:	d02d      	beq.n	801fdf2 <rt_hypotd_snf+0x102>
    y /= a;
 801fd96:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 801fd9a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 801fd9e:	f7e0 fd47 	bl	8000830 <__aeabi_ddiv>
 801fda2:	4602      	mov	r2, r0
 801fda4:	460b      	mov	r3, r1
 801fda6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    y = sqrt(y * y + 1.0) * a;
 801fdaa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801fdae:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 801fdb2:	f7e0 fc13 	bl	80005dc <__aeabi_dmul>
 801fdb6:	4602      	mov	r2, r0
 801fdb8:	460b      	mov	r3, r1
 801fdba:	4610      	mov	r0, r2
 801fdbc:	4619      	mov	r1, r3
 801fdbe:	f04f 0200 	mov.w	r2, #0
 801fdc2:	4b1d      	ldr	r3, [pc, #116]	; (801fe38 <rt_hypotd_snf+0x148>)
 801fdc4:	f7e0 fa54 	bl	8000270 <__adddf3>
 801fdc8:	4602      	mov	r2, r0
 801fdca:	460b      	mov	r3, r1
 801fdcc:	ec43 2b17 	vmov	d7, r2, r3
 801fdd0:	eeb0 0a47 	vmov.f32	s0, s14
 801fdd4:	eef0 0a67 	vmov.f32	s1, s15
 801fdd8:	f00e fda2 	bl	802e920 <sqrt>
 801fddc:	ec53 2b10 	vmov	r2, r3, d0
 801fde0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 801fde4:	f7e0 fbfa 	bl	80005dc <__aeabi_dmul>
 801fde8:	4602      	mov	r2, r0
 801fdea:	460b      	mov	r3, r1
 801fdec:	e9c7 2306 	strd	r2, r3, [r7, #24]
 801fdf0:	e011      	b.n	801fe16 <rt_hypotd_snf+0x126>
  } else if (!rtIsNaN(y)) {
 801fdf2:	ed97 0b06 	vldr	d0, [r7, #24]
 801fdf6:	f000 f889 	bl	801ff0c <rtIsNaN>
 801fdfa:	4603      	mov	r3, r0
 801fdfc:	2b00      	cmp	r3, #0
 801fdfe:	d10a      	bne.n	801fe16 <rt_hypotd_snf+0x126>
    y = a * 1.4142135623730951;
 801fe00:	a30b      	add	r3, pc, #44	; (adr r3, 801fe30 <rt_hypotd_snf+0x140>)
 801fe02:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fe06:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 801fe0a:	f7e0 fbe7 	bl	80005dc <__aeabi_dmul>
 801fe0e:	4602      	mov	r2, r0
 801fe10:	460b      	mov	r3, r1
 801fe12:	e9c7 2306 	strd	r2, r3, [r7, #24]
  }

  return y;
 801fe16:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801fe1a:	ec43 2b17 	vmov	d7, r2, r3
}
 801fe1e:	eeb0 0a47 	vmov.f32	s0, s14
 801fe22:	eef0 0a67 	vmov.f32	s1, s15
 801fe26:	3720      	adds	r7, #32
 801fe28:	46bd      	mov	sp, r7
 801fe2a:	bd80      	pop	{r7, pc}
 801fe2c:	f3af 8000 	nop.w
 801fe30:	667f3bcd 	.word	0x667f3bcd
 801fe34:	3ff6a09e 	.word	0x3ff6a09e
 801fe38:	3ff00000 	.word	0x3ff00000

0801fe3c <rt_InitInfAndNaN>:
real_T rtNaN;
real32_T rtInfF;
real32_T rtMinusInfF;
real32_T rtNaNF;
void rt_InitInfAndNaN(size_t realSize)
{
 801fe3c:	b580      	push	{r7, lr}
 801fe3e:	b082      	sub	sp, #8
 801fe40:	af00      	add	r7, sp, #0
 801fe42:	6078      	str	r0, [r7, #4]
  (void) (realSize);
  rtNaN = rtGetNaN();
 801fe44:	f7ff ff10 	bl	801fc68 <rtGetNaN>
 801fe48:	eeb0 7a40 	vmov.f32	s14, s0
 801fe4c:	eef0 7a60 	vmov.f32	s15, s1
 801fe50:	4b16      	ldr	r3, [pc, #88]	; (801feac <rt_InitInfAndNaN+0x70>)
 801fe52:	ed83 7b00 	vstr	d7, [r3]
  rtNaNF = rtGetNaNF();
 801fe56:	f7ff ff37 	bl	801fcc8 <rtGetNaNF>
 801fe5a:	eef0 7a40 	vmov.f32	s15, s0
 801fe5e:	4b14      	ldr	r3, [pc, #80]	; (801feb0 <rt_InitInfAndNaN+0x74>)
 801fe60:	edc3 7a00 	vstr	s15, [r3]
  rtInf = rtGetInf();
 801fe64:	f7ff fe7e 	bl	801fb64 <rtGetInf>
 801fe68:	eeb0 7a40 	vmov.f32	s14, s0
 801fe6c:	eef0 7a60 	vmov.f32	s15, s1
 801fe70:	4b10      	ldr	r3, [pc, #64]	; (801feb4 <rt_InitInfAndNaN+0x78>)
 801fe72:	ed83 7b00 	vstr	d7, [r3]
  rtInfF = rtGetInfF();
 801fe76:	f7ff fea5 	bl	801fbc4 <rtGetInfF>
 801fe7a:	eef0 7a40 	vmov.f32	s15, s0
 801fe7e:	4b0e      	ldr	r3, [pc, #56]	; (801feb8 <rt_InitInfAndNaN+0x7c>)
 801fe80:	edc3 7a00 	vstr	s15, [r3]
  rtMinusInf = rtGetMinusInf();
 801fe84:	f7ff feae 	bl	801fbe4 <rtGetMinusInf>
 801fe88:	eeb0 7a40 	vmov.f32	s14, s0
 801fe8c:	eef0 7a60 	vmov.f32	s15, s1
 801fe90:	4b0a      	ldr	r3, [pc, #40]	; (801febc <rt_InitInfAndNaN+0x80>)
 801fe92:	ed83 7b00 	vstr	d7, [r3]
  rtMinusInfF = rtGetMinusInfF();
 801fe96:	f7ff fed5 	bl	801fc44 <rtGetMinusInfF>
 801fe9a:	eef0 7a40 	vmov.f32	s15, s0
 801fe9e:	4b08      	ldr	r3, [pc, #32]	; (801fec0 <rt_InitInfAndNaN+0x84>)
 801fea0:	edc3 7a00 	vstr	s15, [r3]
}
 801fea4:	bf00      	nop
 801fea6:	3708      	adds	r7, #8
 801fea8:	46bd      	mov	sp, r7
 801feaa:	bd80      	pop	{r7, pc}
 801feac:	2001ed60 	.word	0x2001ed60
 801feb0:	2001ed50 	.word	0x2001ed50
 801feb4:	2001ed58 	.word	0x2001ed58
 801feb8:	2001ed54 	.word	0x2001ed54
 801febc:	2001ed68 	.word	0x2001ed68
 801fec0:	2001ed70 	.word	0x2001ed70

0801fec4 <rtIsInf>:

boolean_T rtIsInf(real_T value)
{
 801fec4:	b580      	push	{r7, lr}
 801fec6:	b082      	sub	sp, #8
 801fec8:	af00      	add	r7, sp, #0
 801feca:	ed87 0b00 	vstr	d0, [r7]
  return (boolean_T)((value==rtInf || value==rtMinusInf) ? 1U : 0U);
 801fece:	4b0d      	ldr	r3, [pc, #52]	; (801ff04 <rtIsInf+0x40>)
 801fed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fed4:	e9d7 0100 	ldrd	r0, r1, [r7]
 801fed8:	f7e0 fde8 	bl	8000aac <__aeabi_dcmpeq>
 801fedc:	4603      	mov	r3, r0
 801fede:	2b00      	cmp	r3, #0
 801fee0:	d109      	bne.n	801fef6 <rtIsInf+0x32>
 801fee2:	4b09      	ldr	r3, [pc, #36]	; (801ff08 <rtIsInf+0x44>)
 801fee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fee8:	e9d7 0100 	ldrd	r0, r1, [r7]
 801feec:	f7e0 fdde 	bl	8000aac <__aeabi_dcmpeq>
 801fef0:	4603      	mov	r3, r0
 801fef2:	2b00      	cmp	r3, #0
 801fef4:	d001      	beq.n	801fefa <rtIsInf+0x36>
 801fef6:	2301      	movs	r3, #1
 801fef8:	e000      	b.n	801fefc <rtIsInf+0x38>
 801fefa:	2300      	movs	r3, #0
}
 801fefc:	4618      	mov	r0, r3
 801fefe:	3708      	adds	r7, #8
 801ff00:	46bd      	mov	sp, r7
 801ff02:	bd80      	pop	{r7, pc}
 801ff04:	2001ed58 	.word	0x2001ed58
 801ff08:	2001ed68 	.word	0x2001ed68

0801ff0c <rtIsNaN>:
{
  return (boolean_T)(((value)==rtInfF || (value)==rtMinusInfF) ? 1U : 0U);
}

boolean_T rtIsNaN(real_T value)
{
 801ff0c:	b580      	push	{r7, lr}
 801ff0e:	b086      	sub	sp, #24
 801ff10:	af00      	add	r7, sp, #0
 801ff12:	ed87 0b00 	vstr	d0, [r7]
  boolean_T result = (boolean_T) 0;
 801ff16:	2300      	movs	r3, #0
 801ff18:	75fb      	strb	r3, [r7, #23]
  size_t bitsPerReal = sizeof(real_T) * (NumBitsPerChar);
 801ff1a:	2340      	movs	r3, #64	; 0x40
 801ff1c:	613b      	str	r3, [r7, #16]
  if (bitsPerReal == 32U) {
 801ff1e:	693b      	ldr	r3, [r7, #16]
 801ff20:	2b20      	cmp	r3, #32
 801ff22:	d10b      	bne.n	801ff3c <rtIsNaN+0x30>
    result = rtIsNaNF((real32_T)value);
 801ff24:	e9d7 0100 	ldrd	r0, r1, [r7]
 801ff28:	f7e0 fe50 	bl	8000bcc <__aeabi_d2f>
 801ff2c:	4603      	mov	r3, r0
 801ff2e:	ee00 3a10 	vmov	s0, r3
 801ff32:	f000 f821 	bl	801ff78 <rtIsNaNF>
 801ff36:	4603      	mov	r3, r0
 801ff38:	75fb      	strb	r3, [r7, #23]
 801ff3a:	e015      	b.n	801ff68 <rtIsNaN+0x5c>
    union {
      LittleEndianIEEEDouble bitVal;
      real_T fltVal;
    } tmpVal;

    tmpVal.fltVal = value;
 801ff3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 801ff40:	e9c7 2302 	strd	r2, r3, [r7, #8]
    result = (boolean_T)((tmpVal.bitVal.words.wordH & 0x7FF00000) == 0x7FF00000 &&
 801ff44:	68fa      	ldr	r2, [r7, #12]
 801ff46:	4b0b      	ldr	r3, [pc, #44]	; (801ff74 <rtIsNaN+0x68>)
 801ff48:	4013      	ands	r3, r2
 801ff4a:	4a0a      	ldr	r2, [pc, #40]	; (801ff74 <rtIsNaN+0x68>)
 801ff4c:	4293      	cmp	r3, r2
 801ff4e:	d109      	bne.n	801ff64 <rtIsNaN+0x58>
                         ( (tmpVal.bitVal.words.wordH & 0x000FFFFF) != 0 ||
 801ff50:	68fb      	ldr	r3, [r7, #12]
 801ff52:	f3c3 0313 	ubfx	r3, r3, #0, #20
    result = (boolean_T)((tmpVal.bitVal.words.wordH & 0x7FF00000) == 0x7FF00000 &&
 801ff56:	2b00      	cmp	r3, #0
 801ff58:	d102      	bne.n	801ff60 <rtIsNaN+0x54>
                          (tmpVal.bitVal.words.wordL != 0) ));
 801ff5a:	68bb      	ldr	r3, [r7, #8]
                         ( (tmpVal.bitVal.words.wordH & 0x000FFFFF) != 0 ||
 801ff5c:	2b00      	cmp	r3, #0
 801ff5e:	d001      	beq.n	801ff64 <rtIsNaN+0x58>
    result = (boolean_T)((tmpVal.bitVal.words.wordH & 0x7FF00000) == 0x7FF00000 &&
 801ff60:	2301      	movs	r3, #1
 801ff62:	e000      	b.n	801ff66 <rtIsNaN+0x5a>
 801ff64:	2300      	movs	r3, #0
 801ff66:	75fb      	strb	r3, [r7, #23]
  }

  return result;
 801ff68:	7dfb      	ldrb	r3, [r7, #23]
}
 801ff6a:	4618      	mov	r0, r3
 801ff6c:	3718      	adds	r7, #24
 801ff6e:	46bd      	mov	sp, r7
 801ff70:	bd80      	pop	{r7, pc}
 801ff72:	bf00      	nop
 801ff74:	7ff00000 	.word	0x7ff00000

0801ff78 <rtIsNaNF>:

boolean_T rtIsNaNF(real32_T value)
{
 801ff78:	b480      	push	{r7}
 801ff7a:	b085      	sub	sp, #20
 801ff7c:	af00      	add	r7, sp, #0
 801ff7e:	ed87 0a01 	vstr	s0, [r7, #4]
  IEEESingle tmp;
  tmp.wordL.wordLreal = value;
 801ff82:	687b      	ldr	r3, [r7, #4]
 801ff84:	60fb      	str	r3, [r7, #12]
  return (boolean_T)( (tmp.wordL.wordLuint & 0x7F800000) == 0x7F800000 &&
 801ff86:	68fb      	ldr	r3, [r7, #12]
 801ff88:	f003 43ff 	and.w	r3, r3, #2139095040	; 0x7f800000
 801ff8c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801ff90:	d106      	bne.n	801ffa0 <rtIsNaNF+0x28>
                     (tmp.wordL.wordLuint & 0x007FFFFF) != 0 );
 801ff92:	68fb      	ldr	r3, [r7, #12]
 801ff94:	f3c3 0316 	ubfx	r3, r3, #0, #23
  return (boolean_T)( (tmp.wordL.wordLuint & 0x7F800000) == 0x7F800000 &&
 801ff98:	2b00      	cmp	r3, #0
 801ff9a:	d001      	beq.n	801ffa0 <rtIsNaNF+0x28>
 801ff9c:	2301      	movs	r3, #1
 801ff9e:	e000      	b.n	801ffa2 <rtIsNaNF+0x2a>
 801ffa0:	2300      	movs	r3, #0
 801ffa2:	b2db      	uxtb	r3, r3
}
 801ffa4:	4618      	mov	r0, r3
 801ffa6:	3714      	adds	r7, #20
 801ffa8:	46bd      	mov	sp, r7
 801ffaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ffae:	4770      	bx	lr

0801ffb0 <svd_u3DvUgOe>:
#include "xrotg_XzIjz1eG.h"
#include "xrot_i7f01JoJ.h"
#include "xswap_JoAqPjUv.h"

void svd_u3DvUgOe(const real_T A[9], real_T U[9], real_T s[3], real_T V[9])
{
 801ffb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801ffb4:	ed2d 8b02 	vpush	{d8}
 801ffb8:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 801ffbc:	af02      	add	r7, sp, #8
 801ffbe:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
 801ffc2:	f8c7 1108 	str.w	r1, [r7, #264]	; 0x108
 801ffc6:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 801ffca:	f507 7280 	add.w	r2, r7, #256	; 0x100
 801ffce:	6013      	str	r3, [r2, #0]
  int32_T kase;
  int32_T m;
  int32_T qjj;
  int32_T qq;
  boolean_T apply_transform;
  e[0] = 0.0;
 801ffd0:	f04f 0200 	mov.w	r2, #0
 801ffd4:	f04f 0300 	mov.w	r3, #0
 801ffd8:	e9c7 2352 	strd	r2, r3, [r7, #328]	; 0x148
  work[0] = 0.0;
 801ffdc:	f04f 0200 	mov.w	r2, #0
 801ffe0:	f04f 0300 	mov.w	r3, #0
 801ffe4:	e9c7 234c 	strd	r2, r3, [r7, #304]	; 0x130
  e[1] = 0.0;
 801ffe8:	f04f 0200 	mov.w	r2, #0
 801ffec:	f04f 0300 	mov.w	r3, #0
 801fff0:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
  work[1] = 0.0;
 801fff4:	f04f 0200 	mov.w	r2, #0
 801fff8:	f04f 0300 	mov.w	r3, #0
 801fffc:	e9c7 234e 	strd	r2, r3, [r7, #312]	; 0x138
  e[2] = 0.0;
 8020000:	f04f 0200 	mov.w	r2, #0
 8020004:	f04f 0300 	mov.w	r3, #0
 8020008:	e9c7 2356 	strd	r2, r3, [r7, #344]	; 0x158
  work[2] = 0.0;
 802000c:	f04f 0200 	mov.w	r2, #0
 8020010:	f04f 0300 	mov.w	r3, #0
 8020014:	e9c7 2350 	strd	r2, r3, [r7, #320]	; 0x140
  for (qq = 0; qq < 9; qq++) {
 8020018:	2300      	movs	r3, #0
 802001a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 802001e:	e02e      	b.n	802007e <svd_u3DvUgOe+0xce>
    b_A[qq] = A[qq];
 8020020:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020024:	00da      	lsls	r2, r3, #3
 8020026:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 802002a:	4413      	add	r3, r2
 802002c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8020030:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020034:	00db      	lsls	r3, r3, #3
 8020036:	f507 7200 	add.w	r2, r7, #512	; 0x200
 802003a:	4413      	add	r3, r2
 802003c:	3b88      	subs	r3, #136	; 0x88
 802003e:	e9c3 0100 	strd	r0, r1, [r3]
    U[qq] = 0.0;
 8020042:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020046:	00da      	lsls	r2, r3, #3
 8020048:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 802004c:	1899      	adds	r1, r3, r2
 802004e:	f04f 0200 	mov.w	r2, #0
 8020052:	f04f 0300 	mov.w	r3, #0
 8020056:	e9c1 2300 	strd	r2, r3, [r1]
    V[qq] = 0.0;
 802005a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 802005e:	00da      	lsls	r2, r3, #3
 8020060:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8020064:	681b      	ldr	r3, [r3, #0]
 8020066:	1899      	adds	r1, r3, r2
 8020068:	f04f 0200 	mov.w	r2, #0
 802006c:	f04f 0300 	mov.w	r3, #0
 8020070:	e9c1 2300 	strd	r2, r3, [r1]
  for (qq = 0; qq < 9; qq++) {
 8020074:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020078:	3301      	adds	r3, #1
 802007a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 802007e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020082:	2b08      	cmp	r3, #8
 8020084:	ddcc      	ble.n	8020020 <svd_u3DvUgOe+0x70>
  }

  qq = 0;
 8020086:	2300      	movs	r3, #0
 8020088:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
  apply_transform = false;
 802008c:	2300      	movs	r3, #0
 802008e:	f887 31eb 	strb.w	r3, [r7, #491]	; 0x1eb
  nrm = xnrm2_xDOlDEtw(3, b_A, 1);
 8020092:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 8020096:	2201      	movs	r2, #1
 8020098:	4619      	mov	r1, r3
 802009a:	2003      	movs	r0, #3
 802009c:	f002 fbbc 	bl	8022818 <xnrm2_xDOlDEtw>
 80200a0:	ed87 0b72 	vstr	d0, [r7, #456]	; 0x1c8
  if (nrm > 0.0) {
 80200a4:	f04f 0200 	mov.w	r2, #0
 80200a8:	f04f 0300 	mov.w	r3, #0
 80200ac:	e9d7 0172 	ldrd	r0, r1, [r7, #456]	; 0x1c8
 80200b0:	f7e0 fd24 	bl	8000afc <__aeabi_dcmpgt>
 80200b4:	4603      	mov	r3, r0
 80200b6:	2b00      	cmp	r3, #0
 80200b8:	d07b      	beq.n	80201b2 <svd_u3DvUgOe+0x202>
    apply_transform = true;
 80200ba:	2301      	movs	r3, #1
 80200bc:	f887 31eb 	strb.w	r3, [r7, #491]	; 0x1eb
    if (b_A[0] < 0.0) {
 80200c0:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 80200c4:	f04f 0200 	mov.w	r2, #0
 80200c8:	f04f 0300 	mov.w	r3, #0
 80200cc:	f7e0 fcf8 	bl	8000ac0 <__aeabi_dcmplt>
 80200d0:	4603      	mov	r3, r0
 80200d2:	2b00      	cmp	r3, #0
 80200d4:	d008      	beq.n	80200e8 <svd_u3DvUgOe+0x138>
      b_s[0] = -nrm;
 80200d6:	f8d7 41c8 	ldr.w	r4, [r7, #456]	; 0x1c8
 80200da:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80200de:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80200e2:	e9c7 4558 	strd	r4, r5, [r7, #352]	; 0x160
 80200e6:	e003      	b.n	80200f0 <svd_u3DvUgOe+0x140>
    } else {
      b_s[0] = nrm;
 80200e8:	e9d7 2372 	ldrd	r2, r3, [r7, #456]	; 0x1c8
 80200ec:	e9c7 2358 	strd	r2, r3, [r7, #352]	; 0x160
    }

    if (fabs(b_s[0]) >= 1.0020841800044864E-292) {
 80200f0:	e9d7 2358 	ldrd	r2, r3, [r7, #352]	; 0x160
 80200f4:	4690      	mov	r8, r2
 80200f6:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 80200fa:	f04f 0200 	mov.w	r2, #0
 80200fe:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 8020102:	4640      	mov	r0, r8
 8020104:	4649      	mov	r1, r9
 8020106:	f7e0 fcef 	bl	8000ae8 <__aeabi_dcmpge>
 802010a:	4603      	mov	r3, r0
 802010c:	2b00      	cmp	r3, #0
 802010e:	d016      	beq.n	802013e <svd_u3DvUgOe+0x18e>
      xscal_59GtRAwv(3, 1.0 / b_s[0], b_A, 1);
 8020110:	e9d7 2358 	ldrd	r2, r3, [r7, #352]	; 0x160
 8020114:	f04f 0000 	mov.w	r0, #0
 8020118:	49c1      	ldr	r1, [pc, #772]	; (8020420 <svd_u3DvUgOe+0x470>)
 802011a:	f7e0 fb89 	bl	8000830 <__aeabi_ddiv>
 802011e:	4602      	mov	r2, r0
 8020120:	460b      	mov	r3, r1
 8020122:	ec43 2b17 	vmov	d7, r2, r3
 8020126:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 802012a:	2201      	movs	r2, #1
 802012c:	4619      	mov	r1, r3
 802012e:	eeb0 0a47 	vmov.f32	s0, s14
 8020132:	eef0 0a67 	vmov.f32	s1, s15
 8020136:	2003      	movs	r0, #3
 8020138:	f002 fe36 	bl	8022da8 <xscal_59GtRAwv>
 802013c:	e026      	b.n	802018c <svd_u3DvUgOe+0x1dc>
    } else {
      for (qjj = 0; qjj < 3; qjj++) {
 802013e:	2300      	movs	r3, #0
 8020140:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 8020144:	e01e      	b.n	8020184 <svd_u3DvUgOe+0x1d4>
        b_A[qjj] /= b_s[0];
 8020146:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 802014a:	00db      	lsls	r3, r3, #3
 802014c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8020150:	4413      	add	r3, r2
 8020152:	3b88      	subs	r3, #136	; 0x88
 8020154:	e9d3 0100 	ldrd	r0, r1, [r3]
 8020158:	e9d7 2358 	ldrd	r2, r3, [r7, #352]	; 0x160
 802015c:	f7e0 fb68 	bl	8000830 <__aeabi_ddiv>
 8020160:	4602      	mov	r2, r0
 8020162:	460b      	mov	r3, r1
 8020164:	4610      	mov	r0, r2
 8020166:	4619      	mov	r1, r3
 8020168:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 802016c:	00db      	lsls	r3, r3, #3
 802016e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8020172:	4413      	add	r3, r2
 8020174:	3b88      	subs	r3, #136	; 0x88
 8020176:	e9c3 0100 	strd	r0, r1, [r3]
      for (qjj = 0; qjj < 3; qjj++) {
 802017a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 802017e:	3301      	adds	r3, #1
 8020180:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 8020184:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8020188:	2b02      	cmp	r3, #2
 802018a:	dddc      	ble.n	8020146 <svd_u3DvUgOe+0x196>
      }
    }

    b_A[0]++;
 802018c:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 8020190:	f04f 0200 	mov.w	r2, #0
 8020194:	4ba2      	ldr	r3, [pc, #648]	; (8020420 <svd_u3DvUgOe+0x470>)
 8020196:	f7e0 f86b 	bl	8000270 <__adddf3>
 802019a:	4602      	mov	r2, r0
 802019c:	460b      	mov	r3, r1
 802019e:	e9c7 235e 	strd	r2, r3, [r7, #376]	; 0x178
    b_s[0] = -b_s[0];
 80201a2:	e9d7 2358 	ldrd	r2, r3, [r7, #352]	; 0x160
 80201a6:	4692      	mov	sl, r2
 80201a8:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 80201ac:	e9c7 ab58 	strd	sl, fp, [r7, #352]	; 0x160
 80201b0:	e005      	b.n	80201be <svd_u3DvUgOe+0x20e>
  } else {
    b_s[0] = 0.0;
 80201b2:	f04f 0200 	mov.w	r2, #0
 80201b6:	f04f 0300 	mov.w	r3, #0
 80201ba:	e9c7 2358 	strd	r2, r3, [r7, #352]	; 0x160
  }

  for (d = 1; d + 1 < 4; d++) {
 80201be:	2301      	movs	r3, #1
 80201c0:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 80201c4:	e047      	b.n	8020256 <svd_u3DvUgOe+0x2a6>
    qjj = 3 * d;
 80201c6:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 80201ca:	4613      	mov	r3, r2
 80201cc:	005b      	lsls	r3, r3, #1
 80201ce:	4413      	add	r3, r2
 80201d0:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    if (apply_transform) {
 80201d4:	f897 31eb 	ldrb.w	r3, [r7, #491]	; 0x1eb
 80201d8:	2b00      	cmp	r3, #0
 80201da:	d025      	beq.n	8020228 <svd_u3DvUgOe+0x278>
      xaxpy_guu0hJif(3, -(xdotc_mznw4aLl(3, b_A, 1, b_A, qjj + 1) / b_A[0]), 1,
 80201dc:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80201e0:	3301      	adds	r3, #1
 80201e2:	f507 72bc 	add.w	r2, r7, #376	; 0x178
 80201e6:	f507 71bc 	add.w	r1, r7, #376	; 0x178
 80201ea:	9300      	str	r3, [sp, #0]
 80201ec:	4613      	mov	r3, r2
 80201ee:	2201      	movs	r2, #1
 80201f0:	2003      	movs	r0, #3
 80201f2:	f001 fdf8 	bl	8021de6 <xdotc_mznw4aLl>
 80201f6:	ec51 0b10 	vmov	r0, r1, d0
 80201fa:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 80201fe:	f7e0 fb17 	bl	8000830 <__aeabi_ddiv>
 8020202:	4602      	mov	r2, r0
 8020204:	460b      	mov	r3, r1
 8020206:	f8c7 20f8 	str.w	r2, [r7, #248]	; 0xf8
 802020a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 802020e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8020212:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8020216:	3301      	adds	r3, #1
 8020218:	f507 72bc 	add.w	r2, r7, #376	; 0x178
 802021c:	2101      	movs	r1, #1
 802021e:	ed97 0b3e 	vldr	d0, [r7, #248]	; 0xf8
 8020222:	2003      	movs	r0, #3
 8020224:	f001 fd8b 	bl	8021d3e <xaxpy_guu0hJif>
                     b_A, qjj + 1);
    }

    e[d] = b_A[qjj];
 8020228:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 802022c:	00db      	lsls	r3, r3, #3
 802022e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8020232:	4413      	add	r3, r2
 8020234:	3b88      	subs	r3, #136	; 0x88
 8020236:	e9d3 0100 	ldrd	r0, r1, [r3]
 802023a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 802023e:	00db      	lsls	r3, r3, #3
 8020240:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8020244:	4413      	add	r3, r2
 8020246:	3bb8      	subs	r3, #184	; 0xb8
 8020248:	e9c3 0100 	strd	r0, r1, [r3]
  for (d = 1; d + 1 < 4; d++) {
 802024c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8020250:	3301      	adds	r3, #1
 8020252:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 8020256:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 802025a:	2b02      	cmp	r3, #2
 802025c:	ddb3      	ble.n	80201c6 <svd_u3DvUgOe+0x216>
  }

  while (qq + 1 < 4) {
 802025e:	e015      	b.n	802028c <svd_u3DvUgOe+0x2dc>
    U[qq] = b_A[qq];
 8020260:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020264:	00da      	lsls	r2, r3, #3
 8020266:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 802026a:	1899      	adds	r1, r3, r2
 802026c:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020270:	00db      	lsls	r3, r3, #3
 8020272:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8020276:	4413      	add	r3, r2
 8020278:	3b88      	subs	r3, #136	; 0x88
 802027a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802027e:	e9c1 2300 	strd	r2, r3, [r1]
    qq++;
 8020282:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020286:	3301      	adds	r3, #1
 8020288:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
  while (qq + 1 < 4) {
 802028c:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020290:	2b02      	cmp	r3, #2
 8020292:	dde5      	ble.n	8020260 <svd_u3DvUgOe+0x2b0>
  }

  nrm = xnrm2_Rlk0oxWw(2, e, 2);
 8020294:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8020298:	2202      	movs	r2, #2
 802029a:	4619      	mov	r1, r3
 802029c:	2002      	movs	r0, #2
 802029e:	f002 f95f 	bl	8022560 <xnrm2_Rlk0oxWw>
 80202a2:	ed87 0b72 	vstr	d0, [r7, #456]	; 0x1c8
  if (nrm == 0.0) {
 80202a6:	f04f 0200 	mov.w	r2, #0
 80202aa:	f04f 0300 	mov.w	r3, #0
 80202ae:	e9d7 0172 	ldrd	r0, r1, [r7, #456]	; 0x1c8
 80202b2:	f7e0 fbfb 	bl	8000aac <__aeabi_dcmpeq>
 80202b6:	4603      	mov	r3, r0
 80202b8:	2b00      	cmp	r3, #0
 80202ba:	d006      	beq.n	80202ca <svd_u3DvUgOe+0x31a>
    e[0] = 0.0;
 80202bc:	f04f 0200 	mov.w	r2, #0
 80202c0:	f04f 0300 	mov.w	r3, #0
 80202c4:	e9c7 2352 	strd	r2, r3, [r7, #328]	; 0x148
 80202c8:	e10d      	b.n	80204e6 <svd_u3DvUgOe+0x536>
  } else {
    if (e[1] < 0.0) {
 80202ca:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	; 0x150
 80202ce:	f04f 0200 	mov.w	r2, #0
 80202d2:	f04f 0300 	mov.w	r3, #0
 80202d6:	f7e0 fbf3 	bl	8000ac0 <__aeabi_dcmplt>
 80202da:	4603      	mov	r3, r0
 80202dc:	2b00      	cmp	r3, #0
 80202de:	d00e      	beq.n	80202fe <svd_u3DvUgOe+0x34e>
      e[0] = -nrm;
 80202e0:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80202e4:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80202e8:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80202ec:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80202f0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80202f4:	ed97 7b3c 	vldr	d7, [r7, #240]	; 0xf0
 80202f8:	ed87 7b52 	vstr	d7, [r7, #328]	; 0x148
 80202fc:	e003      	b.n	8020306 <svd_u3DvUgOe+0x356>
    } else {
      e[0] = nrm;
 80202fe:	e9d7 2372 	ldrd	r2, r3, [r7, #456]	; 0x1c8
 8020302:	e9c7 2352 	strd	r2, r3, [r7, #328]	; 0x148
    }

    nrm = e[0];
 8020306:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 802030a:	e9c7 2372 	strd	r2, r3, [r7, #456]	; 0x1c8
    if (fabs(e[0]) >= 1.0020841800044864E-292) {
 802030e:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 8020312:	f8c7 20e8 	str.w	r2, [r7, #232]	; 0xe8
 8020316:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 802031a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 802031e:	f04f 0200 	mov.w	r2, #0
 8020322:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 8020326:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	; 0xe8
 802032a:	f7e0 fbdd 	bl	8000ae8 <__aeabi_dcmpge>
 802032e:	4603      	mov	r3, r0
 8020330:	2b00      	cmp	r3, #0
 8020332:	d016      	beq.n	8020362 <svd_u3DvUgOe+0x3b2>
      xscal_PLmmUlD2(2, 1.0 / e[0], e, 2);
 8020334:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 8020338:	f04f 0000 	mov.w	r0, #0
 802033c:	4938      	ldr	r1, [pc, #224]	; (8020420 <svd_u3DvUgOe+0x470>)
 802033e:	f7e0 fa77 	bl	8000830 <__aeabi_ddiv>
 8020342:	4602      	mov	r2, r0
 8020344:	460b      	mov	r3, r1
 8020346:	ec43 2b17 	vmov	d7, r2, r3
 802034a:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 802034e:	2202      	movs	r2, #2
 8020350:	4619      	mov	r1, r3
 8020352:	eeb0 0a47 	vmov.f32	s0, s14
 8020356:	eef0 0a67 	vmov.f32	s1, s15
 802035a:	2002      	movs	r0, #2
 802035c:	f002 fd58 	bl	8022e10 <xscal_PLmmUlD2>
 8020360:	e026      	b.n	80203b0 <svd_u3DvUgOe+0x400>
    } else {
      for (qq = 1; qq < 3; qq++) {
 8020362:	2301      	movs	r3, #1
 8020364:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 8020368:	e01e      	b.n	80203a8 <svd_u3DvUgOe+0x3f8>
        e[qq] /= nrm;
 802036a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 802036e:	00db      	lsls	r3, r3, #3
 8020370:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8020374:	4413      	add	r3, r2
 8020376:	3bb8      	subs	r3, #184	; 0xb8
 8020378:	e9d3 0100 	ldrd	r0, r1, [r3]
 802037c:	e9d7 2372 	ldrd	r2, r3, [r7, #456]	; 0x1c8
 8020380:	f7e0 fa56 	bl	8000830 <__aeabi_ddiv>
 8020384:	4602      	mov	r2, r0
 8020386:	460b      	mov	r3, r1
 8020388:	4610      	mov	r0, r2
 802038a:	4619      	mov	r1, r3
 802038c:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020390:	00db      	lsls	r3, r3, #3
 8020392:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8020396:	4413      	add	r3, r2
 8020398:	3bb8      	subs	r3, #184	; 0xb8
 802039a:	e9c3 0100 	strd	r0, r1, [r3]
      for (qq = 1; qq < 3; qq++) {
 802039e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80203a2:	3301      	adds	r3, #1
 80203a4:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 80203a8:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80203ac:	2b02      	cmp	r3, #2
 80203ae:	dddc      	ble.n	802036a <svd_u3DvUgOe+0x3ba>
      }
    }

    e[1]++;
 80203b0:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	; 0x150
 80203b4:	f04f 0200 	mov.w	r2, #0
 80203b8:	4b19      	ldr	r3, [pc, #100]	; (8020420 <svd_u3DvUgOe+0x470>)
 80203ba:	f7df ff59 	bl	8000270 <__adddf3>
 80203be:	4602      	mov	r2, r0
 80203c0:	460b      	mov	r3, r1
 80203c2:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
    e[0] = -e[0];
 80203c6:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 80203ca:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 80203ce:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80203d2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80203d6:	ed97 7b38 	vldr	d7, [r7, #224]	; 0xe0
 80203da:	ed87 7b52 	vstr	d7, [r7, #328]	; 0x148
    for (qq = 2; qq < 4; qq++) {
 80203de:	2302      	movs	r3, #2
 80203e0:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 80203e4:	e013      	b.n	802040e <svd_u3DvUgOe+0x45e>
      work[qq - 1] = 0.0;
 80203e6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80203ea:	3b01      	subs	r3, #1
 80203ec:	00db      	lsls	r3, r3, #3
 80203ee:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80203f2:	4413      	add	r3, r2
 80203f4:	f1a3 01d0 	sub.w	r1, r3, #208	; 0xd0
 80203f8:	f04f 0200 	mov.w	r2, #0
 80203fc:	f04f 0300 	mov.w	r3, #0
 8020400:	e9c1 2300 	strd	r2, r3, [r1]
    for (qq = 2; qq < 4; qq++) {
 8020404:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020408:	3301      	adds	r3, #1
 802040a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 802040e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020412:	2b03      	cmp	r3, #3
 8020414:	dde7      	ble.n	80203e6 <svd_u3DvUgOe+0x436>
    }

    for (qq = 1; qq + 1 < 4; qq++) {
 8020416:	2301      	movs	r3, #1
 8020418:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 802041c:	e025      	b.n	802046a <svd_u3DvUgOe+0x4ba>
 802041e:	bf00      	nop
 8020420:	3ff00000 	.word	0x3ff00000
      xaxpy_OQ28XA21(2, e[qq], b_A, 3 * qq + 2, work, 2);
 8020424:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020428:	00db      	lsls	r3, r3, #3
 802042a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 802042e:	4413      	add	r3, r2
 8020430:	3bb8      	subs	r3, #184	; 0xb8
 8020432:	ed93 7b00 	vldr	d7, [r3]
 8020436:	f8d7 21ec 	ldr.w	r2, [r7, #492]	; 0x1ec
 802043a:	4613      	mov	r3, r2
 802043c:	005b      	lsls	r3, r3, #1
 802043e:	4413      	add	r3, r2
 8020440:	1c98      	adds	r0, r3, #2
 8020442:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8020446:	f507 71bc 	add.w	r1, r7, #376	; 0x178
 802044a:	2302      	movs	r3, #2
 802044c:	9300      	str	r3, [sp, #0]
 802044e:	4613      	mov	r3, r2
 8020450:	4602      	mov	r2, r0
 8020452:	eeb0 0a47 	vmov.f32	s0, s14
 8020456:	eef0 0a67 	vmov.f32	s1, s15
 802045a:	2002      	movs	r0, #2
 802045c:	f001 fbc7 	bl	8021bee <xaxpy_OQ28XA21>
    for (qq = 1; qq + 1 < 4; qq++) {
 8020460:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020464:	3301      	adds	r3, #1
 8020466:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 802046a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 802046e:	2b02      	cmp	r3, #2
 8020470:	ddd8      	ble.n	8020424 <svd_u3DvUgOe+0x474>
    }

    for (qq = 1; qq + 1 < 4; qq++) {
 8020472:	2301      	movs	r3, #1
 8020474:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 8020478:	e031      	b.n	80204de <svd_u3DvUgOe+0x52e>
      xaxpy_Wxch84Fl(2, -e[qq] / e[1], work, 2, b_A, 3 * qq + 2);
 802047a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 802047e:	00db      	lsls	r3, r3, #3
 8020480:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8020484:	4413      	add	r3, r2
 8020486:	3bb8      	subs	r3, #184	; 0xb8
 8020488:	e9d3 2300 	ldrd	r2, r3, [r3]
 802048c:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 8020490:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8020494:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8020498:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 802049c:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 80204a0:	f7e0 f9c6 	bl	8000830 <__aeabi_ddiv>
 80204a4:	4602      	mov	r2, r0
 80204a6:	460b      	mov	r3, r1
 80204a8:	ec43 2b17 	vmov	d7, r2, r3
 80204ac:	f8d7 21ec 	ldr.w	r2, [r7, #492]	; 0x1ec
 80204b0:	4613      	mov	r3, r2
 80204b2:	005b      	lsls	r3, r3, #1
 80204b4:	4413      	add	r3, r2
 80204b6:	3302      	adds	r3, #2
 80204b8:	f507 72bc 	add.w	r2, r7, #376	; 0x178
 80204bc:	f507 7198 	add.w	r1, r7, #304	; 0x130
 80204c0:	9300      	str	r3, [sp, #0]
 80204c2:	4613      	mov	r3, r2
 80204c4:	2202      	movs	r2, #2
 80204c6:	eeb0 0a47 	vmov.f32	s0, s14
 80204ca:	eef0 0a67 	vmov.f32	s1, s15
 80204ce:	2002      	movs	r0, #2
 80204d0:	f001 fbe1 	bl	8021c96 <xaxpy_Wxch84Fl>
    for (qq = 1; qq + 1 < 4; qq++) {
 80204d4:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80204d8:	3301      	adds	r3, #1
 80204da:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 80204de:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80204e2:	2b02      	cmp	r3, #2
 80204e4:	ddc9      	ble.n	802047a <svd_u3DvUgOe+0x4ca>
    }
  }

  for (qq = 1; qq + 1 < 4; qq++) {
 80204e6:	2301      	movs	r3, #1
 80204e8:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 80204ec:	e016      	b.n	802051c <svd_u3DvUgOe+0x56c>
    V[qq] = e[qq];
 80204ee:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80204f2:	00da      	lsls	r2, r3, #3
 80204f4:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80204f8:	681b      	ldr	r3, [r3, #0]
 80204fa:	1899      	adds	r1, r3, r2
 80204fc:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020500:	00db      	lsls	r3, r3, #3
 8020502:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8020506:	4413      	add	r3, r2
 8020508:	3bb8      	subs	r3, #184	; 0xb8
 802050a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802050e:	e9c1 2300 	strd	r2, r3, [r1]
  for (qq = 1; qq + 1 < 4; qq++) {
 8020512:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020516:	3301      	adds	r3, #1
 8020518:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 802051c:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020520:	2b02      	cmp	r3, #2
 8020522:	dde4      	ble.n	80204ee <svd_u3DvUgOe+0x53e>
  }

  apply_transform = false;
 8020524:	2300      	movs	r3, #0
 8020526:	f887 31eb 	strb.w	r3, [r7, #491]	; 0x1eb
  nrm = xnrm2_xDOlDEtw(2, b_A, 5);
 802052a:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 802052e:	2205      	movs	r2, #5
 8020530:	4619      	mov	r1, r3
 8020532:	2002      	movs	r0, #2
 8020534:	f002 f970 	bl	8022818 <xnrm2_xDOlDEtw>
 8020538:	ed87 0b72 	vstr	d0, [r7, #456]	; 0x1c8
  if (nrm > 0.0) {
 802053c:	f04f 0200 	mov.w	r2, #0
 8020540:	f04f 0300 	mov.w	r3, #0
 8020544:	e9d7 0172 	ldrd	r0, r1, [r7, #456]	; 0x1c8
 8020548:	f7e0 fad8 	bl	8000afc <__aeabi_dcmpgt>
 802054c:	4603      	mov	r3, r0
 802054e:	2b00      	cmp	r3, #0
 8020550:	f000 808a 	beq.w	8020668 <svd_u3DvUgOe+0x6b8>
    apply_transform = true;
 8020554:	2301      	movs	r3, #1
 8020556:	f887 31eb 	strb.w	r3, [r7, #491]	; 0x1eb
    if (b_A[4] < 0.0) {
 802055a:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 802055e:	f04f 0200 	mov.w	r2, #0
 8020562:	f04f 0300 	mov.w	r3, #0
 8020566:	f7e0 faab 	bl	8000ac0 <__aeabi_dcmplt>
 802056a:	4603      	mov	r3, r0
 802056c:	2b00      	cmp	r3, #0
 802056e:	d00e      	beq.n	802058e <svd_u3DvUgOe+0x5de>
      b_s[1] = -nrm;
 8020570:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8020574:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8020578:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 802057c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8020580:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8020584:	ed97 7b34 	vldr	d7, [r7, #208]	; 0xd0
 8020588:	ed87 7b5a 	vstr	d7, [r7, #360]	; 0x168
 802058c:	e003      	b.n	8020596 <svd_u3DvUgOe+0x5e6>
    } else {
      b_s[1] = nrm;
 802058e:	e9d7 2372 	ldrd	r2, r3, [r7, #456]	; 0x1c8
 8020592:	e9c7 235a 	strd	r2, r3, [r7, #360]	; 0x168
    }

    if (fabs(b_s[1]) >= 1.0020841800044864E-292) {
 8020596:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	; 0x168
 802059a:	f8c7 20c8 	str.w	r2, [r7, #200]	; 0xc8
 802059e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80205a2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80205a6:	f04f 0200 	mov.w	r2, #0
 80205aa:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 80205ae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80205b2:	f7e0 fa99 	bl	8000ae8 <__aeabi_dcmpge>
 80205b6:	4603      	mov	r3, r0
 80205b8:	2b00      	cmp	r3, #0
 80205ba:	d016      	beq.n	80205ea <svd_u3DvUgOe+0x63a>
      xscal_59GtRAwv(2, 1.0 / b_s[1], b_A, 5);
 80205bc:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	; 0x168
 80205c0:	f04f 0000 	mov.w	r0, #0
 80205c4:	49d6      	ldr	r1, [pc, #856]	; (8020920 <svd_u3DvUgOe+0x970>)
 80205c6:	f7e0 f933 	bl	8000830 <__aeabi_ddiv>
 80205ca:	4602      	mov	r2, r0
 80205cc:	460b      	mov	r3, r1
 80205ce:	ec43 2b17 	vmov	d7, r2, r3
 80205d2:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 80205d6:	2205      	movs	r2, #5
 80205d8:	4619      	mov	r1, r3
 80205da:	eeb0 0a47 	vmov.f32	s0, s14
 80205de:	eef0 0a67 	vmov.f32	s1, s15
 80205e2:	2002      	movs	r0, #2
 80205e4:	f002 fbe0 	bl	8022da8 <xscal_59GtRAwv>
 80205e8:	e026      	b.n	8020638 <svd_u3DvUgOe+0x688>
    } else {
      for (qjj = 4; qjj < 6; qjj++) {
 80205ea:	2304      	movs	r3, #4
 80205ec:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 80205f0:	e01e      	b.n	8020630 <svd_u3DvUgOe+0x680>
        b_A[qjj] /= b_s[1];
 80205f2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80205f6:	00db      	lsls	r3, r3, #3
 80205f8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80205fc:	4413      	add	r3, r2
 80205fe:	3b88      	subs	r3, #136	; 0x88
 8020600:	e9d3 0100 	ldrd	r0, r1, [r3]
 8020604:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	; 0x168
 8020608:	f7e0 f912 	bl	8000830 <__aeabi_ddiv>
 802060c:	4602      	mov	r2, r0
 802060e:	460b      	mov	r3, r1
 8020610:	4610      	mov	r0, r2
 8020612:	4619      	mov	r1, r3
 8020614:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8020618:	00db      	lsls	r3, r3, #3
 802061a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 802061e:	4413      	add	r3, r2
 8020620:	3b88      	subs	r3, #136	; 0x88
 8020622:	e9c3 0100 	strd	r0, r1, [r3]
      for (qjj = 4; qjj < 6; qjj++) {
 8020626:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 802062a:	3301      	adds	r3, #1
 802062c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 8020630:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8020634:	2b05      	cmp	r3, #5
 8020636:	dddc      	ble.n	80205f2 <svd_u3DvUgOe+0x642>
      }
    }

    b_A[4]++;
 8020638:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 802063c:	f04f 0200 	mov.w	r2, #0
 8020640:	4bb7      	ldr	r3, [pc, #732]	; (8020920 <svd_u3DvUgOe+0x970>)
 8020642:	f7df fe15 	bl	8000270 <__adddf3>
 8020646:	4602      	mov	r2, r0
 8020648:	460b      	mov	r3, r1
 802064a:	e9c7 2366 	strd	r2, r3, [r7, #408]	; 0x198
    b_s[1] = -b_s[1];
 802064e:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	; 0x168
 8020652:	f8c7 20c0 	str.w	r2, [r7, #192]	; 0xc0
 8020656:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 802065a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 802065e:	ed97 7b30 	vldr	d7, [r7, #192]	; 0xc0
 8020662:	ed87 7b5a 	vstr	d7, [r7, #360]	; 0x168
 8020666:	e005      	b.n	8020674 <svd_u3DvUgOe+0x6c4>
  } else {
    b_s[1] = 0.0;
 8020668:	f04f 0200 	mov.w	r2, #0
 802066c:	f04f 0300 	mov.w	r3, #0
 8020670:	e9c7 235a 	strd	r2, r3, [r7, #360]	; 0x168
  }

  for (d = 2; d + 1 < 4; d++) {
 8020674:	2302      	movs	r3, #2
 8020676:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 802067a:	e048      	b.n	802070e <svd_u3DvUgOe+0x75e>
    qjj = 3 * d + 1;
 802067c:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 8020680:	4613      	mov	r3, r2
 8020682:	005b      	lsls	r3, r3, #1
 8020684:	4413      	add	r3, r2
 8020686:	3301      	adds	r3, #1
 8020688:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    if (apply_transform) {
 802068c:	f897 31eb 	ldrb.w	r3, [r7, #491]	; 0x1eb
 8020690:	2b00      	cmp	r3, #0
 8020692:	d025      	beq.n	80206e0 <svd_u3DvUgOe+0x730>
      xaxpy_guu0hJif(2, -(xdotc_mznw4aLl(2, b_A, 5, b_A, qjj + 1) / b_A[4]), 5,
 8020694:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8020698:	3301      	adds	r3, #1
 802069a:	f507 72bc 	add.w	r2, r7, #376	; 0x178
 802069e:	f507 71bc 	add.w	r1, r7, #376	; 0x178
 80206a2:	9300      	str	r3, [sp, #0]
 80206a4:	4613      	mov	r3, r2
 80206a6:	2205      	movs	r2, #5
 80206a8:	2002      	movs	r0, #2
 80206aa:	f001 fb9c 	bl	8021de6 <xdotc_mznw4aLl>
 80206ae:	ec51 0b10 	vmov	r0, r1, d0
 80206b2:	e9d7 2366 	ldrd	r2, r3, [r7, #408]	; 0x198
 80206b6:	f7e0 f8bb 	bl	8000830 <__aeabi_ddiv>
 80206ba:	4602      	mov	r2, r0
 80206bc:	460b      	mov	r3, r1
 80206be:	f8c7 20b8 	str.w	r2, [r7, #184]	; 0xb8
 80206c2:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80206c6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80206ca:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80206ce:	3301      	adds	r3, #1
 80206d0:	f507 72bc 	add.w	r2, r7, #376	; 0x178
 80206d4:	2105      	movs	r1, #5
 80206d6:	ed97 0b2e 	vldr	d0, [r7, #184]	; 0xb8
 80206da:	2002      	movs	r0, #2
 80206dc:	f001 fb2f 	bl	8021d3e <xaxpy_guu0hJif>
                     b_A, qjj + 1);
    }

    e[d] = b_A[qjj];
 80206e0:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80206e4:	00db      	lsls	r3, r3, #3
 80206e6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80206ea:	4413      	add	r3, r2
 80206ec:	3b88      	subs	r3, #136	; 0x88
 80206ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80206f2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80206f6:	00db      	lsls	r3, r3, #3
 80206f8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80206fc:	4413      	add	r3, r2
 80206fe:	3bb8      	subs	r3, #184	; 0xb8
 8020700:	e9c3 0100 	strd	r0, r1, [r3]
  for (d = 2; d + 1 < 4; d++) {
 8020704:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8020708:	3301      	adds	r3, #1
 802070a:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 802070e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8020712:	2b02      	cmp	r3, #2
 8020714:	ddb2      	ble.n	802067c <svd_u3DvUgOe+0x6cc>
  }

  for (qq = 1; qq + 1 < 4; qq++) {
 8020716:	2301      	movs	r3, #1
 8020718:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 802071c:	e017      	b.n	802074e <svd_u3DvUgOe+0x79e>
    U[qq + 3] = b_A[qq + 3];
 802071e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020722:	1cd8      	adds	r0, r3, #3
 8020724:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020728:	3303      	adds	r3, #3
 802072a:	00da      	lsls	r2, r3, #3
 802072c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8020730:	1899      	adds	r1, r3, r2
 8020732:	00c3      	lsls	r3, r0, #3
 8020734:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8020738:	4413      	add	r3, r2
 802073a:	3b88      	subs	r3, #136	; 0x88
 802073c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020740:	e9c1 2300 	strd	r2, r3, [r1]
  for (qq = 1; qq + 1 < 4; qq++) {
 8020744:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020748:	3301      	adds	r3, #1
 802074a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 802074e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020752:	2b02      	cmp	r3, #2
 8020754:	dde3      	ble.n	802071e <svd_u3DvUgOe+0x76e>
  }

  m = 1;
 8020756:	2301      	movs	r3, #1
 8020758:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  b_s[2] = b_A[8];
 802075c:	e9d7 236e 	ldrd	r2, r3, [r7, #440]	; 0x1b8
 8020760:	e9c7 235c 	strd	r2, r3, [r7, #368]	; 0x170
  U[6] = 0.0;
 8020764:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8020768:	f103 0130 	add.w	r1, r3, #48	; 0x30
 802076c:	f04f 0200 	mov.w	r2, #0
 8020770:	f04f 0300 	mov.w	r3, #0
 8020774:	e9c1 2300 	strd	r2, r3, [r1]
  U[7] = 0.0;
 8020778:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 802077c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8020780:	f04f 0200 	mov.w	r2, #0
 8020784:	f04f 0300 	mov.w	r3, #0
 8020788:	e9c1 2300 	strd	r2, r3, [r1]
  U[8] = 1.0;
 802078c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8020790:	f103 0140 	add.w	r1, r3, #64	; 0x40
 8020794:	f04f 0200 	mov.w	r2, #0
 8020798:	4b61      	ldr	r3, [pc, #388]	; (8020920 <svd_u3DvUgOe+0x970>)
 802079a:	e9c1 2300 	strd	r2, r3, [r1]
  for (d = 1; d >= 0; d--) {
 802079e:	2301      	movs	r3, #1
 80207a0:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 80207a4:	e100      	b.n	80209a8 <svd_u3DvUgOe+0x9f8>
    qq = 3 * d + d;
 80207a6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80207aa:	009b      	lsls	r3, r3, #2
 80207ac:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    if (b_s[d] != 0.0) {
 80207b0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80207b4:	00db      	lsls	r3, r3, #3
 80207b6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80207ba:	4413      	add	r3, r2
 80207bc:	3ba0      	subs	r3, #160	; 0xa0
 80207be:	e9d3 0100 	ldrd	r0, r1, [r3]
 80207c2:	f04f 0200 	mov.w	r2, #0
 80207c6:	f04f 0300 	mov.w	r3, #0
 80207ca:	f7e0 f96f 	bl	8000aac <__aeabi_dcmpeq>
 80207ce:	4603      	mov	r3, r0
 80207d0:	2b00      	cmp	r3, #0
 80207d2:	f040 80a7 	bne.w	8020924 <svd_u3DvUgOe+0x974>
      for (kase = d + 1; kase + 1 < 4; kase++) {
 80207d6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80207da:	3301      	adds	r3, #1
 80207dc:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 80207e0:	e043      	b.n	802086a <svd_u3DvUgOe+0x8ba>
        qjj = (3 * kase + d) + 1;
 80207e2:	f8d7 21f8 	ldr.w	r2, [r7, #504]	; 0x1f8
 80207e6:	4613      	mov	r3, r2
 80207e8:	005b      	lsls	r3, r3, #1
 80207ea:	441a      	add	r2, r3
 80207ec:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80207f0:	4413      	add	r3, r2
 80207f2:	3301      	adds	r3, #1
 80207f4:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
        xaxpy_guu0hJif(3 - d, -(xdotc_mznw4aLl(3 - d, U, qq + 1, U, qjj) / U[qq]),
 80207f8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80207fc:	f1c3 0403 	rsb	r4, r3, #3
 8020800:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8020804:	f1c3 0003 	rsb	r0, r3, #3
 8020808:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 802080c:	1c5a      	adds	r2, r3, #1
 802080e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8020812:	9300      	str	r3, [sp, #0]
 8020814:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8020818:	f8d7 1108 	ldr.w	r1, [r7, #264]	; 0x108
 802081c:	f001 fae3 	bl	8021de6 <xdotc_mznw4aLl>
 8020820:	ec51 0b10 	vmov	r0, r1, d0
 8020824:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020828:	00da      	lsls	r2, r3, #3
 802082a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 802082e:	4413      	add	r3, r2
 8020830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020834:	f7df fffc 	bl	8000830 <__aeabi_ddiv>
 8020838:	4602      	mov	r2, r0
 802083a:	460b      	mov	r3, r1
 802083c:	f8c7 20b0 	str.w	r2, [r7, #176]	; 0xb0
 8020840:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8020844:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8020848:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 802084c:	1c59      	adds	r1, r3, #1
 802084e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8020852:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8020856:	ed97 0b2c 	vldr	d0, [r7, #176]	; 0xb0
 802085a:	4620      	mov	r0, r4
 802085c:	f001 fa6f 	bl	8021d3e <xaxpy_guu0hJif>
      for (kase = d + 1; kase + 1 < 4; kase++) {
 8020860:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8020864:	3301      	adds	r3, #1
 8020866:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 802086a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 802086e:	2b02      	cmp	r3, #2
 8020870:	ddb7      	ble.n	80207e2 <svd_u3DvUgOe+0x832>
                       qq + 1, U, qjj);
      }

      for (qjj = d; qjj + 1 < 4; qjj++) {
 8020872:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8020876:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 802087a:	e026      	b.n	80208ca <svd_u3DvUgOe+0x91a>
        kase = 3 * d + qjj;
 802087c:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 8020880:	4613      	mov	r3, r2
 8020882:	005b      	lsls	r3, r3, #1
 8020884:	441a      	add	r2, r3
 8020886:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 802088a:	4413      	add	r3, r2
 802088c:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        U[kase] = -U[kase];
 8020890:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8020894:	00da      	lsls	r2, r3, #3
 8020896:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 802089a:	4413      	add	r3, r2
 802089c:	e9d3 0100 	ldrd	r0, r1, [r3]
 80208a0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80208a4:	00da      	lsls	r2, r3, #3
 80208a6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80208aa:	4413      	add	r3, r2
 80208ac:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
 80208b0:	f081 4200 	eor.w	r2, r1, #2147483648	; 0x80000000
 80208b4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80208b8:	ed97 7b2a 	vldr	d7, [r7, #168]	; 0xa8
 80208bc:	ed83 7b00 	vstr	d7, [r3]
      for (qjj = d; qjj + 1 < 4; qjj++) {
 80208c0:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80208c4:	3301      	adds	r3, #1
 80208c6:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 80208ca:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80208ce:	2b02      	cmp	r3, #2
 80208d0:	ddd4      	ble.n	802087c <svd_u3DvUgOe+0x8cc>
      }

      U[qq]++;
 80208d2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80208d6:	00da      	lsls	r2, r3, #3
 80208d8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80208dc:	189c      	adds	r4, r3, r2
 80208de:	e9d4 0100 	ldrd	r0, r1, [r4]
 80208e2:	f04f 0200 	mov.w	r2, #0
 80208e6:	4b0e      	ldr	r3, [pc, #56]	; (8020920 <svd_u3DvUgOe+0x970>)
 80208e8:	f7df fcc2 	bl	8000270 <__adddf3>
 80208ec:	4602      	mov	r2, r0
 80208ee:	460b      	mov	r3, r1
 80208f0:	e9c4 2300 	strd	r2, r3, [r4]
      if (d - 1 >= 0) {
 80208f4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80208f8:	2b00      	cmp	r3, #0
 80208fa:	dd50      	ble.n	802099e <svd_u3DvUgOe+0x9ee>
        U[3 * d] = 0.0;
 80208fc:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 8020900:	4613      	mov	r3, r2
 8020902:	005b      	lsls	r3, r3, #1
 8020904:	4413      	add	r3, r2
 8020906:	00db      	lsls	r3, r3, #3
 8020908:	461a      	mov	r2, r3
 802090a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 802090e:	1899      	adds	r1, r3, r2
 8020910:	f04f 0200 	mov.w	r2, #0
 8020914:	f04f 0300 	mov.w	r3, #0
 8020918:	e9c1 2300 	strd	r2, r3, [r1]
 802091c:	e03f      	b.n	802099e <svd_u3DvUgOe+0x9ee>
 802091e:	bf00      	nop
 8020920:	3ff00000 	.word	0x3ff00000
      }
    } else {
      U[3 * d] = 0.0;
 8020924:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 8020928:	4613      	mov	r3, r2
 802092a:	005b      	lsls	r3, r3, #1
 802092c:	4413      	add	r3, r2
 802092e:	00db      	lsls	r3, r3, #3
 8020930:	461a      	mov	r2, r3
 8020932:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8020936:	1899      	adds	r1, r3, r2
 8020938:	f04f 0200 	mov.w	r2, #0
 802093c:	f04f 0300 	mov.w	r3, #0
 8020940:	e9c1 2300 	strd	r2, r3, [r1]
      U[3 * d + 1] = 0.0;
 8020944:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 8020948:	4613      	mov	r3, r2
 802094a:	005b      	lsls	r3, r3, #1
 802094c:	4413      	add	r3, r2
 802094e:	00db      	lsls	r3, r3, #3
 8020950:	f103 0208 	add.w	r2, r3, #8
 8020954:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8020958:	1899      	adds	r1, r3, r2
 802095a:	f04f 0200 	mov.w	r2, #0
 802095e:	f04f 0300 	mov.w	r3, #0
 8020962:	e9c1 2300 	strd	r2, r3, [r1]
      U[3 * d + 2] = 0.0;
 8020966:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 802096a:	4613      	mov	r3, r2
 802096c:	005b      	lsls	r3, r3, #1
 802096e:	4413      	add	r3, r2
 8020970:	00db      	lsls	r3, r3, #3
 8020972:	f103 0210 	add.w	r2, r3, #16
 8020976:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 802097a:	1899      	adds	r1, r3, r2
 802097c:	f04f 0200 	mov.w	r2, #0
 8020980:	f04f 0300 	mov.w	r3, #0
 8020984:	e9c1 2300 	strd	r2, r3, [r1]
      U[qq] = 1.0;
 8020988:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 802098c:	00da      	lsls	r2, r3, #3
 802098e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8020992:	1899      	adds	r1, r3, r2
 8020994:	f04f 0200 	mov.w	r2, #0
 8020998:	4b11      	ldr	r3, [pc, #68]	; (80209e0 <svd_u3DvUgOe+0xa30>)
 802099a:	e9c1 2300 	strd	r2, r3, [r1]
  for (d = 1; d >= 0; d--) {
 802099e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80209a2:	3b01      	subs	r3, #1
 80209a4:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 80209a8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80209ac:	2b00      	cmp	r3, #0
 80209ae:	f6bf aefa 	bge.w	80207a6 <svd_u3DvUgOe+0x7f6>
    }
  }

  for (qq = 2; qq >= 0; qq--) {
 80209b2:	2302      	movs	r3, #2
 80209b4:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 80209b8:	e096      	b.n	8020ae8 <svd_u3DvUgOe+0xb38>
    if ((qq + 1 <= 1) && (e[0] != 0.0)) {
 80209ba:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80209be:	2b00      	cmp	r3, #0
 80209c0:	dc4c      	bgt.n	8020a5c <svd_u3DvUgOe+0xaac>
 80209c2:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 80209c6:	f04f 0200 	mov.w	r2, #0
 80209ca:	f04f 0300 	mov.w	r3, #0
 80209ce:	f7e0 f86d 	bl	8000aac <__aeabi_dcmpeq>
 80209d2:	4603      	mov	r3, r0
 80209d4:	2b00      	cmp	r3, #0
 80209d6:	d141      	bne.n	8020a5c <svd_u3DvUgOe+0xaac>
      for (d = 2; d < 4; d++) {
 80209d8:	2302      	movs	r3, #2
 80209da:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 80209de:	e039      	b.n	8020a54 <svd_u3DvUgOe+0xaa4>
 80209e0:	3ff00000 	.word	0x3ff00000
        qjj = (d - 1) * 3 + 2;
 80209e4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80209e8:	1e5a      	subs	r2, r3, #1
 80209ea:	4613      	mov	r3, r2
 80209ec:	005b      	lsls	r3, r3, #1
 80209ee:	4413      	add	r3, r2
 80209f0:	3302      	adds	r3, #2
 80209f2:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
        xaxpy_guu0hJif(2, -(xdotc_mznw4aLl(2, V, 2, V, qjj) / V[1]), 2, V, qjj);
 80209f6:	f507 7280 	add.w	r2, r7, #256	; 0x100
 80209fa:	f507 7180 	add.w	r1, r7, #256	; 0x100
 80209fe:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8020a02:	9300      	str	r3, [sp, #0]
 8020a04:	6813      	ldr	r3, [r2, #0]
 8020a06:	2202      	movs	r2, #2
 8020a08:	6809      	ldr	r1, [r1, #0]
 8020a0a:	2002      	movs	r0, #2
 8020a0c:	f001 f9eb 	bl	8021de6 <xdotc_mznw4aLl>
 8020a10:	ec51 0b10 	vmov	r0, r1, d0
 8020a14:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8020a18:	681b      	ldr	r3, [r3, #0]
 8020a1a:	3308      	adds	r3, #8
 8020a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020a20:	f7df ff06 	bl	8000830 <__aeabi_ddiv>
 8020a24:	4602      	mov	r2, r0
 8020a26:	460b      	mov	r3, r1
 8020a28:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 8020a2c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8020a30:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8020a34:	f507 7280 	add.w	r2, r7, #256	; 0x100
 8020a38:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8020a3c:	6812      	ldr	r2, [r2, #0]
 8020a3e:	2102      	movs	r1, #2
 8020a40:	ed97 0b28 	vldr	d0, [r7, #160]	; 0xa0
 8020a44:	2002      	movs	r0, #2
 8020a46:	f001 f97a 	bl	8021d3e <xaxpy_guu0hJif>
      for (d = 2; d < 4; d++) {
 8020a4a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8020a4e:	3301      	adds	r3, #1
 8020a50:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 8020a54:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8020a58:	2b03      	cmp	r3, #3
 8020a5a:	ddc3      	ble.n	80209e4 <svd_u3DvUgOe+0xa34>
      }
    }

    V[3 * qq] = 0.0;
 8020a5c:	f8d7 21ec 	ldr.w	r2, [r7, #492]	; 0x1ec
 8020a60:	4613      	mov	r3, r2
 8020a62:	005b      	lsls	r3, r3, #1
 8020a64:	4413      	add	r3, r2
 8020a66:	00db      	lsls	r3, r3, #3
 8020a68:	461a      	mov	r2, r3
 8020a6a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8020a6e:	681b      	ldr	r3, [r3, #0]
 8020a70:	1899      	adds	r1, r3, r2
 8020a72:	f04f 0200 	mov.w	r2, #0
 8020a76:	f04f 0300 	mov.w	r3, #0
 8020a7a:	e9c1 2300 	strd	r2, r3, [r1]
    V[3 * qq + 1] = 0.0;
 8020a7e:	f8d7 21ec 	ldr.w	r2, [r7, #492]	; 0x1ec
 8020a82:	4613      	mov	r3, r2
 8020a84:	005b      	lsls	r3, r3, #1
 8020a86:	4413      	add	r3, r2
 8020a88:	00db      	lsls	r3, r3, #3
 8020a8a:	f103 0208 	add.w	r2, r3, #8
 8020a8e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8020a92:	681b      	ldr	r3, [r3, #0]
 8020a94:	1899      	adds	r1, r3, r2
 8020a96:	f04f 0200 	mov.w	r2, #0
 8020a9a:	f04f 0300 	mov.w	r3, #0
 8020a9e:	e9c1 2300 	strd	r2, r3, [r1]
    V[3 * qq + 2] = 0.0;
 8020aa2:	f8d7 21ec 	ldr.w	r2, [r7, #492]	; 0x1ec
 8020aa6:	4613      	mov	r3, r2
 8020aa8:	005b      	lsls	r3, r3, #1
 8020aaa:	4413      	add	r3, r2
 8020aac:	00db      	lsls	r3, r3, #3
 8020aae:	f103 0210 	add.w	r2, r3, #16
 8020ab2:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8020ab6:	681b      	ldr	r3, [r3, #0]
 8020ab8:	1899      	adds	r1, r3, r2
 8020aba:	f04f 0200 	mov.w	r2, #0
 8020abe:	f04f 0300 	mov.w	r3, #0
 8020ac2:	e9c1 2300 	strd	r2, r3, [r1]
    V[qq + 3 * qq] = 1.0;
 8020ac6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020aca:	015a      	lsls	r2, r3, #5
 8020acc:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8020ad0:	681b      	ldr	r3, [r3, #0]
 8020ad2:	1899      	adds	r1, r3, r2
 8020ad4:	f04f 0200 	mov.w	r2, #0
 8020ad8:	4bbd      	ldr	r3, [pc, #756]	; (8020dd0 <svd_u3DvUgOe+0xe20>)
 8020ada:	e9c1 2300 	strd	r2, r3, [r1]
  for (qq = 2; qq >= 0; qq--) {
 8020ade:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020ae2:	3b01      	subs	r3, #1
 8020ae4:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 8020ae8:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020aec:	2b00      	cmp	r3, #0
 8020aee:	f6bf af64 	bge.w	80209ba <svd_u3DvUgOe+0xa0a>
  }

  ztest = e[0];
 8020af2:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 8020af6:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
  if (b_s[0] != 0.0) {
 8020afa:	e9d7 0158 	ldrd	r0, r1, [r7, #352]	; 0x160
 8020afe:	f04f 0200 	mov.w	r2, #0
 8020b02:	f04f 0300 	mov.w	r3, #0
 8020b06:	f7df ffd1 	bl	8000aac <__aeabi_dcmpeq>
 8020b0a:	4603      	mov	r3, r0
 8020b0c:	2b00      	cmp	r3, #0
 8020b0e:	d12a      	bne.n	8020b66 <svd_u3DvUgOe+0xbb6>
    rt = fabs(b_s[0]);
 8020b10:	e9d7 2358 	ldrd	r2, r3, [r7, #352]	; 0x160
 8020b14:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
 8020b18:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8020b1c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8020b20:	ed97 7b26 	vldr	d7, [r7, #152]	; 0x98
 8020b24:	ed87 7b4a 	vstr	d7, [r7, #296]	; 0x128
    nrm = b_s[0] / rt;
 8020b28:	e9d7 0158 	ldrd	r0, r1, [r7, #352]	; 0x160
 8020b2c:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8020b30:	f7df fe7e 	bl	8000830 <__aeabi_ddiv>
 8020b34:	4602      	mov	r2, r0
 8020b36:	460b      	mov	r3, r1
 8020b38:	e9c7 2372 	strd	r2, r3, [r7, #456]	; 0x1c8
    b_s[0] = rt;
 8020b3c:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8020b40:	e9c7 2358 	strd	r2, r3, [r7, #352]	; 0x160
    ztest = e[0] / nrm;
 8020b44:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 8020b48:	e9d7 2372 	ldrd	r2, r3, [r7, #456]	; 0x1c8
 8020b4c:	f7df fe70 	bl	8000830 <__aeabi_ddiv>
 8020b50:	4602      	mov	r2, r0
 8020b52:	460b      	mov	r3, r1
 8020b54:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
    xscal_eaAxXsvQ(nrm, U, 1);
 8020b58:	2101      	movs	r1, #1
 8020b5a:	f8d7 0108 	ldr.w	r0, [r7, #264]	; 0x108
 8020b5e:	ed97 0b72 	vldr	d0, [r7, #456]	; 0x1c8
 8020b62:	f002 f989 	bl	8022e78 <xscal_eaAxXsvQ>
  }

  if (ztest != 0.0) {
 8020b66:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8020b6a:	f04f 0200 	mov.w	r2, #0
 8020b6e:	f04f 0300 	mov.w	r3, #0
 8020b72:	f7df ff9b 	bl	8000aac <__aeabi_dcmpeq>
 8020b76:	4603      	mov	r3, r0
 8020b78:	2b00      	cmp	r3, #0
 8020b7a:	d12b      	bne.n	8020bd4 <svd_u3DvUgOe+0xc24>
    rt = fabs(ztest);
 8020b7c:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8020b80:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8020b84:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8020b88:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8020b8c:	ed97 7b24 	vldr	d7, [r7, #144]	; 0x90
 8020b90:	ed87 7b4a 	vstr	d7, [r7, #296]	; 0x128
    nrm = rt / ztest;
 8020b94:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8020b98:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8020b9c:	f7df fe48 	bl	8000830 <__aeabi_ddiv>
 8020ba0:	4602      	mov	r2, r0
 8020ba2:	460b      	mov	r3, r1
 8020ba4:	e9c7 2372 	strd	r2, r3, [r7, #456]	; 0x1c8
    ztest = rt;
 8020ba8:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8020bac:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
    b_s[1] *= nrm;
 8020bb0:	e9d7 015a 	ldrd	r0, r1, [r7, #360]	; 0x168
 8020bb4:	e9d7 2372 	ldrd	r2, r3, [r7, #456]	; 0x1c8
 8020bb8:	f7df fd10 	bl	80005dc <__aeabi_dmul>
 8020bbc:	4602      	mov	r2, r0
 8020bbe:	460b      	mov	r3, r1
 8020bc0:	e9c7 235a 	strd	r2, r3, [r7, #360]	; 0x168
    xscal_eaAxXsvQ(nrm, V, 4);
 8020bc4:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8020bc8:	2104      	movs	r1, #4
 8020bca:	6818      	ldr	r0, [r3, #0]
 8020bcc:	ed97 0b72 	vldr	d0, [r7, #456]	; 0x1c8
 8020bd0:	f002 f952 	bl	8022e78 <xscal_eaAxXsvQ>
  }

  e[0] = ztest;
 8020bd4:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8020bd8:	e9c7 2352 	strd	r2, r3, [r7, #328]	; 0x148
  ztest = b_A[7];
 8020bdc:	e9d7 236c 	ldrd	r2, r3, [r7, #432]	; 0x1b0
 8020be0:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
  if (b_s[1] != 0.0) {
 8020be4:	e9d7 015a 	ldrd	r0, r1, [r7, #360]	; 0x168
 8020be8:	f04f 0200 	mov.w	r2, #0
 8020bec:	f04f 0300 	mov.w	r3, #0
 8020bf0:	f7df ff5c 	bl	8000aac <__aeabi_dcmpeq>
 8020bf4:	4603      	mov	r3, r0
 8020bf6:	2b00      	cmp	r3, #0
 8020bf8:	d12a      	bne.n	8020c50 <svd_u3DvUgOe+0xca0>
    rt = fabs(b_s[1]);
 8020bfa:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	; 0x168
 8020bfe:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8020c02:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8020c06:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8020c0a:	ed97 7b22 	vldr	d7, [r7, #136]	; 0x88
 8020c0e:	ed87 7b4a 	vstr	d7, [r7, #296]	; 0x128
    nrm = b_s[1] / rt;
 8020c12:	e9d7 015a 	ldrd	r0, r1, [r7, #360]	; 0x168
 8020c16:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8020c1a:	f7df fe09 	bl	8000830 <__aeabi_ddiv>
 8020c1e:	4602      	mov	r2, r0
 8020c20:	460b      	mov	r3, r1
 8020c22:	e9c7 2372 	strd	r2, r3, [r7, #456]	; 0x1c8
    b_s[1] = rt;
 8020c26:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8020c2a:	e9c7 235a 	strd	r2, r3, [r7, #360]	; 0x168
    ztest = b_A[7] / nrm;
 8020c2e:	e9d7 016c 	ldrd	r0, r1, [r7, #432]	; 0x1b0
 8020c32:	e9d7 2372 	ldrd	r2, r3, [r7, #456]	; 0x1c8
 8020c36:	f7df fdfb 	bl	8000830 <__aeabi_ddiv>
 8020c3a:	4602      	mov	r2, r0
 8020c3c:	460b      	mov	r3, r1
 8020c3e:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
    xscal_eaAxXsvQ(nrm, U, 4);
 8020c42:	2104      	movs	r1, #4
 8020c44:	f8d7 0108 	ldr.w	r0, [r7, #264]	; 0x108
 8020c48:	ed97 0b72 	vldr	d0, [r7, #456]	; 0x1c8
 8020c4c:	f002 f914 	bl	8022e78 <xscal_eaAxXsvQ>
  }

  if (ztest != 0.0) {
 8020c50:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8020c54:	f04f 0200 	mov.w	r2, #0
 8020c58:	f04f 0300 	mov.w	r3, #0
 8020c5c:	f7df ff26 	bl	8000aac <__aeabi_dcmpeq>
 8020c60:	4603      	mov	r3, r0
 8020c62:	2b00      	cmp	r3, #0
 8020c64:	d12b      	bne.n	8020cbe <svd_u3DvUgOe+0xd0e>
    rt = fabs(ztest);
 8020c66:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8020c6a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8020c6e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8020c72:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8020c76:	ed97 7b20 	vldr	d7, [r7, #128]	; 0x80
 8020c7a:	ed87 7b4a 	vstr	d7, [r7, #296]	; 0x128
    nrm = rt / ztest;
 8020c7e:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8020c82:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8020c86:	f7df fdd3 	bl	8000830 <__aeabi_ddiv>
 8020c8a:	4602      	mov	r2, r0
 8020c8c:	460b      	mov	r3, r1
 8020c8e:	e9c7 2372 	strd	r2, r3, [r7, #456]	; 0x1c8
    ztest = rt;
 8020c92:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8020c96:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
    b_s[2] = b_A[8] * nrm;
 8020c9a:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 8020c9e:	e9d7 2372 	ldrd	r2, r3, [r7, #456]	; 0x1c8
 8020ca2:	f7df fc9b 	bl	80005dc <__aeabi_dmul>
 8020ca6:	4602      	mov	r2, r0
 8020ca8:	460b      	mov	r3, r1
 8020caa:	e9c7 235c 	strd	r2, r3, [r7, #368]	; 0x170
    xscal_eaAxXsvQ(nrm, V, 7);
 8020cae:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8020cb2:	2107      	movs	r1, #7
 8020cb4:	6818      	ldr	r0, [r3, #0]
 8020cb6:	ed97 0b72 	vldr	d0, [r7, #456]	; 0x1c8
 8020cba:	f002 f8dd 	bl	8022e78 <xscal_eaAxXsvQ>
  }

  e[1] = ztest;
 8020cbe:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8020cc2:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
  if (b_s[2] != 0.0) {
 8020cc6:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 8020cca:	f04f 0200 	mov.w	r2, #0
 8020cce:	f04f 0300 	mov.w	r3, #0
 8020cd2:	f7df feeb 	bl	8000aac <__aeabi_dcmpeq>
 8020cd6:	4603      	mov	r3, r0
 8020cd8:	2b00      	cmp	r3, #0
 8020cda:	d11e      	bne.n	8020d1a <svd_u3DvUgOe+0xd6a>
    rt = fabs(b_s[2]);
 8020cdc:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8020ce0:	67ba      	str	r2, [r7, #120]	; 0x78
 8020ce2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8020ce6:	67fb      	str	r3, [r7, #124]	; 0x7c
 8020ce8:	ed97 7b1e 	vldr	d7, [r7, #120]	; 0x78
 8020cec:	ed87 7b4a 	vstr	d7, [r7, #296]	; 0x128
    nrm = b_s[2] / rt;
 8020cf0:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 8020cf4:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8020cf8:	f7df fd9a 	bl	8000830 <__aeabi_ddiv>
 8020cfc:	4602      	mov	r2, r0
 8020cfe:	460b      	mov	r3, r1
 8020d00:	e9c7 2372 	strd	r2, r3, [r7, #456]	; 0x1c8
    b_s[2] = rt;
 8020d04:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8020d08:	e9c7 235c 	strd	r2, r3, [r7, #368]	; 0x170
    xscal_eaAxXsvQ(nrm, U, 7);
 8020d0c:	2107      	movs	r1, #7
 8020d0e:	f8d7 0108 	ldr.w	r0, [r7, #264]	; 0x108
 8020d12:	ed97 0b72 	vldr	d0, [r7, #456]	; 0x1c8
 8020d16:	f002 f8af 	bl	8022e78 <xscal_eaAxXsvQ>
  }

  e[2] = 0.0;
 8020d1a:	f04f 0200 	mov.w	r2, #0
 8020d1e:	f04f 0300 	mov.w	r3, #0
 8020d22:	e9c7 2356 	strd	r2, r3, [r7, #344]	; 0x158
  qq = 0;
 8020d26:	2300      	movs	r3, #0
 8020d28:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
  nrm = fmax(fmax(fmax(b_s[0], e[0]), fmax(b_s[1], ztest)), fmax(b_s[2], 0.0));
 8020d2c:	ed97 7b58 	vldr	d7, [r7, #352]	; 0x160
 8020d30:	ed97 6b52 	vldr	d6, [r7, #328]	; 0x148
 8020d34:	eeb0 1a46 	vmov.f32	s2, s12
 8020d38:	eef0 1a66 	vmov.f32	s3, s13
 8020d3c:	eeb0 0a47 	vmov.f32	s0, s14
 8020d40:	eef0 0a67 	vmov.f32	s1, s15
 8020d44:	f00d fd02 	bl	802e74c <fmax>
 8020d48:	eeb0 8a40 	vmov.f32	s16, s0
 8020d4c:	eef0 8a60 	vmov.f32	s17, s1
 8020d50:	ed97 7b5a 	vldr	d7, [r7, #360]	; 0x168
 8020d54:	ed97 6b44 	vldr	d6, [r7, #272]	; 0x110
 8020d58:	eeb0 1a46 	vmov.f32	s2, s12
 8020d5c:	eef0 1a66 	vmov.f32	s3, s13
 8020d60:	eeb0 0a47 	vmov.f32	s0, s14
 8020d64:	eef0 0a67 	vmov.f32	s1, s15
 8020d68:	f00d fcf0 	bl	802e74c <fmax>
 8020d6c:	eeb0 7a40 	vmov.f32	s14, s0
 8020d70:	eef0 7a60 	vmov.f32	s15, s1
 8020d74:	eeb0 1a47 	vmov.f32	s2, s14
 8020d78:	eef0 1a67 	vmov.f32	s3, s15
 8020d7c:	eeb0 0a48 	vmov.f32	s0, s16
 8020d80:	eef0 0a68 	vmov.f32	s1, s17
 8020d84:	f00d fce2 	bl	802e74c <fmax>
 8020d88:	eeb0 8a40 	vmov.f32	s16, s0
 8020d8c:	eef0 8a60 	vmov.f32	s17, s1
 8020d90:	ed97 7b5c 	vldr	d7, [r7, #368]	; 0x170
 8020d94:	ed9f 1b0c 	vldr	d1, [pc, #48]	; 8020dc8 <svd_u3DvUgOe+0xe18>
 8020d98:	eeb0 0a47 	vmov.f32	s0, s14
 8020d9c:	eef0 0a67 	vmov.f32	s1, s15
 8020da0:	f00d fcd4 	bl	802e74c <fmax>
 8020da4:	eeb0 7a40 	vmov.f32	s14, s0
 8020da8:	eef0 7a60 	vmov.f32	s15, s1
 8020dac:	eeb0 1a47 	vmov.f32	s2, s14
 8020db0:	eef0 1a67 	vmov.f32	s3, s15
 8020db4:	eeb0 0a48 	vmov.f32	s0, s16
 8020db8:	eef0 0a68 	vmov.f32	s1, s17
 8020dbc:	f00d fcc6 	bl	802e74c <fmax>
 8020dc0:	ed87 0b72 	vstr	d0, [r7, #456]	; 0x1c8
  while ((m + 2 > 0) && (qq < 75)) {
 8020dc4:	f000 be8a 	b.w	8021adc <svd_u3DvUgOe+0x1b2c>
	...
 8020dd0:	3ff00000 	.word	0x3ff00000
    kase = m + 1;
 8020dd4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8020dd8:	3301      	adds	r3, #1
 8020dda:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
    int32_T exitg1;
    do {
      exitg1 = 0;
 8020dde:	2300      	movs	r3, #0
 8020de0:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
      d = kase;
 8020de4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8020de8:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
      if (kase == 0) {
 8020dec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8020df0:	2b00      	cmp	r3, #0
 8020df2:	d103      	bne.n	8020dfc <svd_u3DvUgOe+0xe4c>
        exitg1 = 1;
 8020df4:	2301      	movs	r3, #1
 8020df6:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8020dfa:	e092      	b.n	8020f22 <svd_u3DvUgOe+0xf72>
      } else {
        rt = fabs(e[kase - 1]);
 8020dfc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8020e00:	3b01      	subs	r3, #1
 8020e02:	00db      	lsls	r3, r3, #3
 8020e04:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8020e08:	4413      	add	r3, r2
 8020e0a:	3bb8      	subs	r3, #184	; 0xb8
 8020e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020e10:	673a      	str	r2, [r7, #112]	; 0x70
 8020e12:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8020e16:	677b      	str	r3, [r7, #116]	; 0x74
 8020e18:	ed97 7b1c 	vldr	d7, [r7, #112]	; 0x70
 8020e1c:	ed87 7b4a 	vstr	d7, [r7, #296]	; 0x128
        if (rt <= (fabs(b_s[kase - 1]) + fabs(b_s[kase])) *
 8020e20:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8020e24:	3b01      	subs	r3, #1
 8020e26:	00db      	lsls	r3, r3, #3
 8020e28:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8020e2c:	4413      	add	r3, r2
 8020e2e:	3ba0      	subs	r3, #160	; 0xa0
 8020e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020e34:	66ba      	str	r2, [r7, #104]	; 0x68
 8020e36:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8020e3a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8020e3c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8020e40:	00db      	lsls	r3, r3, #3
 8020e42:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8020e46:	4413      	add	r3, r2
 8020e48:	3ba0      	subs	r3, #160	; 0xa0
 8020e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020e4e:	663a      	str	r2, [r7, #96]	; 0x60
 8020e50:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8020e54:	667b      	str	r3, [r7, #100]	; 0x64
 8020e56:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8020e5a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8020e5e:	f7df fa07 	bl	8000270 <__adddf3>
 8020e62:	4602      	mov	r2, r0
 8020e64:	460b      	mov	r3, r1
 8020e66:	4610      	mov	r0, r2
 8020e68:	4619      	mov	r1, r3
 8020e6a:	f04f 0200 	mov.w	r2, #0
 8020e6e:	4bb2      	ldr	r3, [pc, #712]	; (8021138 <svd_u3DvUgOe+0x1188>)
 8020e70:	f7df fbb4 	bl	80005dc <__aeabi_dmul>
 8020e74:	4602      	mov	r2, r0
 8020e76:	460b      	mov	r3, r1
 8020e78:	4610      	mov	r0, r2
 8020e7a:	4619      	mov	r1, r3
 8020e7c:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8020e80:	f7df fe32 	bl	8000ae8 <__aeabi_dcmpge>
 8020e84:	4603      	mov	r3, r0
 8020e86:	2b00      	cmp	r3, #0
 8020e88:	d012      	beq.n	8020eb0 <svd_u3DvUgOe+0xf00>
            2.2204460492503131E-16) {
          e[kase - 1] = 0.0;
 8020e8a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8020e8e:	3b01      	subs	r3, #1
 8020e90:	00db      	lsls	r3, r3, #3
 8020e92:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8020e96:	4413      	add	r3, r2
 8020e98:	f1a3 01b8 	sub.w	r1, r3, #184	; 0xb8
 8020e9c:	f04f 0200 	mov.w	r2, #0
 8020ea0:	f04f 0300 	mov.w	r3, #0
 8020ea4:	e9c1 2300 	strd	r2, r3, [r1]
          exitg1 = 1;
 8020ea8:	2301      	movs	r3, #1
 8020eaa:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8020eae:	e038      	b.n	8020f22 <svd_u3DvUgOe+0xf72>
        } else if ((rt <= 1.0020841800044864E-292) || ((qq > 20) && (rt <=
 8020eb0:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8020eb4:	f04f 0200 	mov.w	r2, #0
 8020eb8:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 8020ebc:	f7df fe0a 	bl	8000ad4 <__aeabi_dcmple>
 8020ec0:	4603      	mov	r3, r0
 8020ec2:	2b00      	cmp	r3, #0
 8020ec4:	d115      	bne.n	8020ef2 <svd_u3DvUgOe+0xf42>
 8020ec6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8020eca:	2b14      	cmp	r3, #20
 8020ecc:	dd24      	ble.n	8020f18 <svd_u3DvUgOe+0xf68>
                     2.2204460492503131E-16 * nrm))) {
 8020ece:	f04f 0200 	mov.w	r2, #0
 8020ed2:	4b99      	ldr	r3, [pc, #612]	; (8021138 <svd_u3DvUgOe+0x1188>)
 8020ed4:	e9d7 0172 	ldrd	r0, r1, [r7, #456]	; 0x1c8
 8020ed8:	f7df fb80 	bl	80005dc <__aeabi_dmul>
 8020edc:	4602      	mov	r2, r0
 8020ede:	460b      	mov	r3, r1
 8020ee0:	4610      	mov	r0, r2
 8020ee2:	4619      	mov	r1, r3
        } else if ((rt <= 1.0020841800044864E-292) || ((qq > 20) && (rt <=
 8020ee4:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8020ee8:	f7df fdfe 	bl	8000ae8 <__aeabi_dcmpge>
 8020eec:	4603      	mov	r3, r0
 8020eee:	2b00      	cmp	r3, #0
 8020ef0:	d012      	beq.n	8020f18 <svd_u3DvUgOe+0xf68>
          e[kase - 1] = 0.0;
 8020ef2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8020ef6:	3b01      	subs	r3, #1
 8020ef8:	00db      	lsls	r3, r3, #3
 8020efa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8020efe:	4413      	add	r3, r2
 8020f00:	f1a3 01b8 	sub.w	r1, r3, #184	; 0xb8
 8020f04:	f04f 0200 	mov.w	r2, #0
 8020f08:	f04f 0300 	mov.w	r3, #0
 8020f0c:	e9c1 2300 	strd	r2, r3, [r1]
          exitg1 = 1;
 8020f10:	2301      	movs	r3, #1
 8020f12:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8020f16:	e004      	b.n	8020f22 <svd_u3DvUgOe+0xf72>
        } else {
          kase--;
 8020f18:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8020f1c:	3b01      	subs	r3, #1
 8020f1e:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        }
      }
    } while (exitg1 == 0);
 8020f22:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8020f26:	2b00      	cmp	r3, #0
 8020f28:	f43f af59 	beq.w	8020dde <svd_u3DvUgOe+0xe2e>

    if (m + 1 == kase) {
 8020f2c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8020f30:	1c5a      	adds	r2, r3, #1
 8020f32:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8020f36:	4293      	cmp	r3, r2
 8020f38:	d103      	bne.n	8020f42 <svd_u3DvUgOe+0xf92>
      kase = 4;
 8020f3a:	2304      	movs	r3, #4
 8020f3c:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 8020f40:	e0c7      	b.n	80210d2 <svd_u3DvUgOe+0x1122>
    } else {
      int32_T k_ii;
      boolean_T exitg2;
      qjj = m + 2;
 8020f42:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8020f46:	3302      	adds	r3, #2
 8020f48:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
      k_ii = m + 2;
 8020f4c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8020f50:	3302      	adds	r3, #2
 8020f52:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
      exitg2 = false;
 8020f56:	2300      	movs	r3, #0
 8020f58:	f887 31df 	strb.w	r3, [r7, #479]	; 0x1df
      while ((!exitg2) && (k_ii >= kase)) {
 8020f5c:	e092      	b.n	8021084 <svd_u3DvUgOe+0x10d4>
        qjj = k_ii;
 8020f5e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8020f62:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
        if (k_ii == kase) {
 8020f66:	f8d7 21e0 	ldr.w	r2, [r7, #480]	; 0x1e0
 8020f6a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8020f6e:	429a      	cmp	r2, r3
 8020f70:	d103      	bne.n	8020f7a <svd_u3DvUgOe+0xfca>
          exitg2 = true;
 8020f72:	2301      	movs	r3, #1
 8020f74:	f887 31df 	strb.w	r3, [r7, #479]	; 0x1df
 8020f78:	e084      	b.n	8021084 <svd_u3DvUgOe+0x10d4>
        } else {
          rt = 0.0;
 8020f7a:	f04f 0200 	mov.w	r2, #0
 8020f7e:	f04f 0300 	mov.w	r3, #0
 8020f82:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
          if (k_ii < m + 2) {
 8020f86:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8020f8a:	1c5a      	adds	r2, r3, #1
 8020f8c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8020f90:	4293      	cmp	r3, r2
 8020f92:	dc11      	bgt.n	8020fb8 <svd_u3DvUgOe+0x1008>
            rt = fabs(e[k_ii - 1]);
 8020f94:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8020f98:	3b01      	subs	r3, #1
 8020f9a:	00db      	lsls	r3, r3, #3
 8020f9c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8020fa0:	4413      	add	r3, r2
 8020fa2:	3bb8      	subs	r3, #184	; 0xb8
 8020fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020fa8:	65ba      	str	r2, [r7, #88]	; 0x58
 8020faa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8020fae:	65fb      	str	r3, [r7, #92]	; 0x5c
 8020fb0:	ed97 7b16 	vldr	d7, [r7, #88]	; 0x58
 8020fb4:	ed87 7b4a 	vstr	d7, [r7, #296]	; 0x128
          }

          if (k_ii > kase + 1) {
 8020fb8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8020fbc:	1c5a      	adds	r2, r3, #1
 8020fbe:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8020fc2:	4293      	cmp	r3, r2
 8020fc4:	dd17      	ble.n	8020ff6 <svd_u3DvUgOe+0x1046>
            rt += fabs(e[k_ii - 2]);
 8020fc6:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8020fca:	3b02      	subs	r3, #2
 8020fcc:	00db      	lsls	r3, r3, #3
 8020fce:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8020fd2:	4413      	add	r3, r2
 8020fd4:	3bb8      	subs	r3, #184	; 0xb8
 8020fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020fda:	653a      	str	r2, [r7, #80]	; 0x50
 8020fdc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8020fe0:	657b      	str	r3, [r7, #84]	; 0x54
 8020fe2:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8020fe6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8020fea:	f7df f941 	bl	8000270 <__adddf3>
 8020fee:	4602      	mov	r2, r0
 8020ff0:	460b      	mov	r3, r1
 8020ff2:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
          }

          ztest = fabs(b_s[k_ii - 1]);
 8020ff6:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8020ffa:	3b01      	subs	r3, #1
 8020ffc:	00db      	lsls	r3, r3, #3
 8020ffe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8021002:	4413      	add	r3, r2
 8021004:	3ba0      	subs	r3, #160	; 0xa0
 8021006:	e9d3 2300 	ldrd	r2, r3, [r3]
 802100a:	64ba      	str	r2, [r7, #72]	; 0x48
 802100c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8021010:	64fb      	str	r3, [r7, #76]	; 0x4c
 8021012:	ed97 7b12 	vldr	d7, [r7, #72]	; 0x48
 8021016:	ed87 7b44 	vstr	d7, [r7, #272]	; 0x110
          if ((ztest <= 2.2204460492503131E-16 * rt) || (ztest <=
 802101a:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 802101e:	f04f 0200 	mov.w	r2, #0
 8021022:	4b45      	ldr	r3, [pc, #276]	; (8021138 <svd_u3DvUgOe+0x1188>)
 8021024:	f7df fada 	bl	80005dc <__aeabi_dmul>
 8021028:	4602      	mov	r2, r0
 802102a:	460b      	mov	r3, r1
 802102c:	4610      	mov	r0, r2
 802102e:	4619      	mov	r1, r3
 8021030:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8021034:	f7df fd58 	bl	8000ae8 <__aeabi_dcmpge>
 8021038:	4603      	mov	r3, r0
 802103a:	2b00      	cmp	r3, #0
 802103c:	d10a      	bne.n	8021054 <svd_u3DvUgOe+0x10a4>
 802103e:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8021042:	f04f 0200 	mov.w	r2, #0
 8021046:	f04f 7354 	mov.w	r3, #55574528	; 0x3500000
 802104a:	f7df fd43 	bl	8000ad4 <__aeabi_dcmple>
 802104e:	4603      	mov	r3, r0
 8021050:	2b00      	cmp	r3, #0
 8021052:	d012      	beq.n	802107a <svd_u3DvUgOe+0x10ca>
               1.0020841800044864E-292)) {
            b_s[k_ii - 1] = 0.0;
 8021054:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8021058:	3b01      	subs	r3, #1
 802105a:	00db      	lsls	r3, r3, #3
 802105c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8021060:	4413      	add	r3, r2
 8021062:	f1a3 01a0 	sub.w	r1, r3, #160	; 0xa0
 8021066:	f04f 0200 	mov.w	r2, #0
 802106a:	f04f 0300 	mov.w	r3, #0
 802106e:	e9c1 2300 	strd	r2, r3, [r1]
            exitg2 = true;
 8021072:	2301      	movs	r3, #1
 8021074:	f887 31df 	strb.w	r3, [r7, #479]	; 0x1df
 8021078:	e004      	b.n	8021084 <svd_u3DvUgOe+0x10d4>
          } else {
            k_ii--;
 802107a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 802107e:	3b01      	subs	r3, #1
 8021080:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
      while ((!exitg2) && (k_ii >= kase)) {
 8021084:	f897 31df 	ldrb.w	r3, [r7, #479]	; 0x1df
 8021088:	2b00      	cmp	r3, #0
 802108a:	d106      	bne.n	802109a <svd_u3DvUgOe+0x10ea>
 802108c:	f8d7 21e0 	ldr.w	r2, [r7, #480]	; 0x1e0
 8021090:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8021094:	429a      	cmp	r2, r3
 8021096:	f6bf af62 	bge.w	8020f5e <svd_u3DvUgOe+0xfae>
          }
        }
      }

      if (qjj == kase) {
 802109a:	f8d7 21f0 	ldr.w	r2, [r7, #496]	; 0x1f0
 802109e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80210a2:	429a      	cmp	r2, r3
 80210a4:	d103      	bne.n	80210ae <svd_u3DvUgOe+0x10fe>
        kase = 3;
 80210a6:	2303      	movs	r3, #3
 80210a8:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 80210ac:	e011      	b.n	80210d2 <svd_u3DvUgOe+0x1122>
      } else if (m + 2 == qjj) {
 80210ae:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80210b2:	1c9a      	adds	r2, r3, #2
 80210b4:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80210b8:	4293      	cmp	r3, r2
 80210ba:	d103      	bne.n	80210c4 <svd_u3DvUgOe+0x1114>
        kase = 1;
 80210bc:	2301      	movs	r3, #1
 80210be:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 80210c2:	e006      	b.n	80210d2 <svd_u3DvUgOe+0x1122>
      } else {
        kase = 2;
 80210c4:	2302      	movs	r3, #2
 80210c6:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        d = qjj;
 80210ca:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80210ce:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
      }
    }

    switch (kase) {
 80210d2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80210d6:	2b03      	cmp	r3, #3
 80210d8:	f000 8113 	beq.w	8021302 <svd_u3DvUgOe+0x1352>
 80210dc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80210e0:	2b03      	cmp	r3, #3
 80210e2:	f300 8443 	bgt.w	802196c <svd_u3DvUgOe+0x19bc>
 80210e6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80210ea:	2b01      	cmp	r3, #1
 80210ec:	d005      	beq.n	80210fa <svd_u3DvUgOe+0x114a>
 80210ee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80210f2:	2b02      	cmp	r3, #2
 80210f4:	d07b      	beq.n	80211ee <svd_u3DvUgOe+0x123e>
 80210f6:	f000 bc39 	b.w	802196c <svd_u3DvUgOe+0x19bc>
     case 1:
      rt = e[m];
 80210fa:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80210fe:	00db      	lsls	r3, r3, #3
 8021100:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8021104:	4413      	add	r3, r2
 8021106:	3bb8      	subs	r3, #184	; 0xb8
 8021108:	e9d3 2300 	ldrd	r2, r3, [r3]
 802110c:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
      e[m] = 0.0;
 8021110:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8021114:	00db      	lsls	r3, r3, #3
 8021116:	f507 7200 	add.w	r2, r7, #512	; 0x200
 802111a:	4413      	add	r3, r2
 802111c:	f1a3 01b8 	sub.w	r1, r3, #184	; 0xb8
 8021120:	f04f 0200 	mov.w	r2, #0
 8021124:	f04f 0300 	mov.w	r3, #0
 8021128:	e9c1 2300 	strd	r2, r3, [r1]
      for (qjj = m; qjj + 1 >= d + 1; qjj--) {
 802112c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8021130:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 8021134:	e053      	b.n	80211de <svd_u3DvUgOe+0x122e>
 8021136:	bf00      	nop
 8021138:	3cb00000 	.word	0x3cb00000
        xrotg_XzIjz1eG(&b_s[qjj], &rt, &ztest, &sqds);
 802113c:	f507 72b0 	add.w	r2, r7, #352	; 0x160
 8021140:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8021144:	00db      	lsls	r3, r3, #3
 8021146:	18d0      	adds	r0, r2, r3
 8021148:	f507 738c 	add.w	r3, r7, #280	; 0x118
 802114c:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8021150:	f507 7194 	add.w	r1, r7, #296	; 0x128
 8021154:	f001 fd2a 	bl	8022bac <xrotg_XzIjz1eG>
        if (qjj + 1 > d + 1) {
 8021158:	f8d7 21f0 	ldr.w	r2, [r7, #496]	; 0x1f0
 802115c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8021160:	429a      	cmp	r2, r3
 8021162:	dd19      	ble.n	8021198 <svd_u3DvUgOe+0x11e8>
          rt = -sqds * e[0];
 8021164:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8021168:	643a      	str	r2, [r7, #64]	; 0x40
 802116a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 802116e:	647b      	str	r3, [r7, #68]	; 0x44
 8021170:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 8021174:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8021178:	f7df fa30 	bl	80005dc <__aeabi_dmul>
 802117c:	4602      	mov	r2, r0
 802117e:	460b      	mov	r3, r1
 8021180:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
          e[0] *= ztest;
 8021184:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 8021188:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 802118c:	f7df fa26 	bl	80005dc <__aeabi_dmul>
 8021190:	4602      	mov	r2, r0
 8021192:	460b      	mov	r3, r1
 8021194:	e9c7 2352 	strd	r2, r3, [r7, #328]	; 0x148
        }

        xrot_i7f01JoJ(V, 3 * qjj + 1, 3 * (m + 1) + 1, ztest, sqds);
 8021198:	f8d7 21f0 	ldr.w	r2, [r7, #496]	; 0x1f0
 802119c:	4613      	mov	r3, r2
 802119e:	005b      	lsls	r3, r3, #1
 80211a0:	4413      	add	r3, r2
 80211a2:	1c59      	adds	r1, r3, #1
 80211a4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80211a8:	1c5a      	adds	r2, r3, #1
 80211aa:	4613      	mov	r3, r2
 80211ac:	005b      	lsls	r3, r3, #1
 80211ae:	4413      	add	r3, r2
 80211b0:	1c5a      	adds	r2, r3, #1
 80211b2:	ed97 7b44 	vldr	d7, [r7, #272]	; 0x110
 80211b6:	ed97 6b46 	vldr	d6, [r7, #280]	; 0x118
 80211ba:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80211be:	eeb0 1a46 	vmov.f32	s2, s12
 80211c2:	eef0 1a66 	vmov.f32	s3, s13
 80211c6:	eeb0 0a47 	vmov.f32	s0, s14
 80211ca:	eef0 0a67 	vmov.f32	s1, s15
 80211ce:	6818      	ldr	r0, [r3, #0]
 80211d0:	f001 fbd0 	bl	8022974 <xrot_i7f01JoJ>
      for (qjj = m; qjj + 1 >= d + 1; qjj--) {
 80211d4:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80211d8:	3b01      	subs	r3, #1
 80211da:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 80211de:	f8d7 21f0 	ldr.w	r2, [r7, #496]	; 0x1f0
 80211e2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80211e6:	429a      	cmp	r2, r3
 80211e8:	daa8      	bge.n	802113c <svd_u3DvUgOe+0x118c>
      }
      break;
 80211ea:	f000 bc77 	b.w	8021adc <svd_u3DvUgOe+0x1b2c>

     case 2:
      rt = e[d - 1];
 80211ee:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80211f2:	3b01      	subs	r3, #1
 80211f4:	00db      	lsls	r3, r3, #3
 80211f6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80211fa:	4413      	add	r3, r2
 80211fc:	3bb8      	subs	r3, #184	; 0xb8
 80211fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021202:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
      e[d - 1] = 0.0;
 8021206:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 802120a:	3b01      	subs	r3, #1
 802120c:	00db      	lsls	r3, r3, #3
 802120e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8021212:	4413      	add	r3, r2
 8021214:	f1a3 01b8 	sub.w	r1, r3, #184	; 0xb8
 8021218:	f04f 0200 	mov.w	r2, #0
 802121c:	f04f 0300 	mov.w	r3, #0
 8021220:	e9c1 2300 	strd	r2, r3, [r1]
      for (qjj = d; qjj < m + 2; qjj++) {
 8021224:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8021228:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 802122c:	e061      	b.n	80212f2 <svd_u3DvUgOe+0x1342>
        xrotg_XzIjz1eG(&b_s[qjj], &rt, &ztest, &sqds);
 802122e:	f507 72b0 	add.w	r2, r7, #352	; 0x160
 8021232:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8021236:	00db      	lsls	r3, r3, #3
 8021238:	18d0      	adds	r0, r2, r3
 802123a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 802123e:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8021242:	f507 7194 	add.w	r1, r7, #296	; 0x128
 8021246:	f001 fcb1 	bl	8022bac <xrotg_XzIjz1eG>
        rt = -sqds * e[qjj];
 802124a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 802124e:	63ba      	str	r2, [r7, #56]	; 0x38
 8021250:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8021254:	63fb      	str	r3, [r7, #60]	; 0x3c
 8021256:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 802125a:	00db      	lsls	r3, r3, #3
 802125c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8021260:	4413      	add	r3, r2
 8021262:	3bb8      	subs	r3, #184	; 0xb8
 8021264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021268:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 802126c:	f7df f9b6 	bl	80005dc <__aeabi_dmul>
 8021270:	4602      	mov	r2, r0
 8021272:	460b      	mov	r3, r1
 8021274:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
        e[qjj] *= ztest;
 8021278:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 802127c:	00db      	lsls	r3, r3, #3
 802127e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8021282:	4413      	add	r3, r2
 8021284:	3bb8      	subs	r3, #184	; 0xb8
 8021286:	e9d3 0100 	ldrd	r0, r1, [r3]
 802128a:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 802128e:	f7df f9a5 	bl	80005dc <__aeabi_dmul>
 8021292:	4602      	mov	r2, r0
 8021294:	460b      	mov	r3, r1
 8021296:	4610      	mov	r0, r2
 8021298:	4619      	mov	r1, r3
 802129a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 802129e:	00db      	lsls	r3, r3, #3
 80212a0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80212a4:	4413      	add	r3, r2
 80212a6:	3bb8      	subs	r3, #184	; 0xb8
 80212a8:	e9c3 0100 	strd	r0, r1, [r3]
        xrot_i7f01JoJ(U, 3 * qjj + 1, 3 * (d - 1) + 1, ztest, sqds);
 80212ac:	f8d7 21f0 	ldr.w	r2, [r7, #496]	; 0x1f0
 80212b0:	4613      	mov	r3, r2
 80212b2:	005b      	lsls	r3, r3, #1
 80212b4:	4413      	add	r3, r2
 80212b6:	1c59      	adds	r1, r3, #1
 80212b8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80212bc:	1e5a      	subs	r2, r3, #1
 80212be:	4613      	mov	r3, r2
 80212c0:	005b      	lsls	r3, r3, #1
 80212c2:	4413      	add	r3, r2
 80212c4:	3301      	adds	r3, #1
 80212c6:	ed97 7b44 	vldr	d7, [r7, #272]	; 0x110
 80212ca:	ed97 6b46 	vldr	d6, [r7, #280]	; 0x118
 80212ce:	eeb0 1a46 	vmov.f32	s2, s12
 80212d2:	eef0 1a66 	vmov.f32	s3, s13
 80212d6:	eeb0 0a47 	vmov.f32	s0, s14
 80212da:	eef0 0a67 	vmov.f32	s1, s15
 80212de:	461a      	mov	r2, r3
 80212e0:	f8d7 0108 	ldr.w	r0, [r7, #264]	; 0x108
 80212e4:	f001 fb46 	bl	8022974 <xrot_i7f01JoJ>
      for (qjj = d; qjj < m + 2; qjj++) {
 80212e8:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80212ec:	3301      	adds	r3, #1
 80212ee:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 80212f2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80212f6:	1c5a      	adds	r2, r3, #1
 80212f8:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80212fc:	4293      	cmp	r3, r2
 80212fe:	dd96      	ble.n	802122e <svd_u3DvUgOe+0x127e>
      }
      break;
 8021300:	e3ec      	b.n	8021adc <svd_u3DvUgOe+0x1b2c>

     case 3:
      {
        real_T emm1;
        real_T shift;
        sqds = b_s[m + 1];
 8021302:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8021306:	3301      	adds	r3, #1
 8021308:	00db      	lsls	r3, r3, #3
 802130a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 802130e:	4413      	add	r3, r2
 8021310:	3ba0      	subs	r3, #160	; 0xa0
 8021312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021316:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
        ztest = fmax(fmax(fmax(fmax(fabs(sqds), fabs(b_s[m])), fabs(e[m])), fabs
 802131a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 802131e:	633a      	str	r2, [r7, #48]	; 0x30
 8021320:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8021324:	637b      	str	r3, [r7, #52]	; 0x34
 8021326:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 802132a:	00db      	lsls	r3, r3, #3
 802132c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8021330:	4413      	add	r3, r2
 8021332:	3ba0      	subs	r3, #160	; 0xa0
 8021334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021338:	62ba      	str	r2, [r7, #40]	; 0x28
 802133a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 802133e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8021340:	ed97 1b0a 	vldr	d1, [r7, #40]	; 0x28
 8021344:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 8021348:	f00d fa00 	bl	802e74c <fmax>
 802134c:	eeb0 7a40 	vmov.f32	s14, s0
 8021350:	eef0 7a60 	vmov.f32	s15, s1
 8021354:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8021358:	00db      	lsls	r3, r3, #3
 802135a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 802135e:	4413      	add	r3, r2
 8021360:	3bb8      	subs	r3, #184	; 0xb8
 8021362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021366:	623a      	str	r2, [r7, #32]
 8021368:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 802136c:	627b      	str	r3, [r7, #36]	; 0x24
 802136e:	ed97 1b08 	vldr	d1, [r7, #32]
 8021372:	eeb0 0a47 	vmov.f32	s0, s14
 8021376:	eef0 0a67 	vmov.f32	s1, s15
 802137a:	f00d f9e7 	bl	802e74c <fmax>
 802137e:	eeb0 7a40 	vmov.f32	s14, s0
 8021382:	eef0 7a60 	vmov.f32	s15, s1
                          (b_s[d])), fabs(e[d]));
 8021386:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 802138a:	00db      	lsls	r3, r3, #3
 802138c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8021390:	4413      	add	r3, r2
 8021392:	3ba0      	subs	r3, #160	; 0xa0
 8021394:	e9d3 2300 	ldrd	r2, r3, [r3]
        ztest = fmax(fmax(fmax(fmax(fabs(sqds), fabs(b_s[m])), fabs(e[m])), fabs
 8021398:	61ba      	str	r2, [r7, #24]
 802139a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 802139e:	61fb      	str	r3, [r7, #28]
 80213a0:	ed97 1b06 	vldr	d1, [r7, #24]
 80213a4:	eeb0 0a47 	vmov.f32	s0, s14
 80213a8:	eef0 0a67 	vmov.f32	s1, s15
 80213ac:	f00d f9ce 	bl	802e74c <fmax>
 80213b0:	eeb0 7a40 	vmov.f32	s14, s0
 80213b4:	eef0 7a60 	vmov.f32	s15, s1
                          (b_s[d])), fabs(e[d]));
 80213b8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80213bc:	00db      	lsls	r3, r3, #3
 80213be:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80213c2:	4413      	add	r3, r2
 80213c4:	3bb8      	subs	r3, #184	; 0xb8
 80213c6:	e9d3 2300 	ldrd	r2, r3, [r3]
        ztest = fmax(fmax(fmax(fmax(fabs(sqds), fabs(b_s[m])), fabs(e[m])), fabs
 80213ca:	613a      	str	r2, [r7, #16]
 80213cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80213d0:	617b      	str	r3, [r7, #20]
 80213d2:	ed97 1b04 	vldr	d1, [r7, #16]
 80213d6:	eeb0 0a47 	vmov.f32	s0, s14
 80213da:	eef0 0a67 	vmov.f32	s1, s15
 80213de:	f00d f9b5 	bl	802e74c <fmax>
 80213e2:	eeb0 7a40 	vmov.f32	s14, s0
 80213e6:	eef0 7a60 	vmov.f32	s15, s1
 80213ea:	ed87 7b44 	vstr	d7, [r7, #272]	; 0x110
        rt = sqds / ztest;
 80213ee:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	; 0x118
 80213f2:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 80213f6:	f7df fa1b 	bl	8000830 <__aeabi_ddiv>
 80213fa:	4602      	mov	r2, r0
 80213fc:	460b      	mov	r3, r1
 80213fe:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
        smm1 = b_s[m] / ztest;
 8021402:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8021406:	00db      	lsls	r3, r3, #3
 8021408:	f507 7200 	add.w	r2, r7, #512	; 0x200
 802140c:	4413      	add	r3, r2
 802140e:	3ba0      	subs	r3, #160	; 0xa0
 8021410:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021414:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8021418:	f7df fa0a 	bl	8000830 <__aeabi_ddiv>
 802141c:	4602      	mov	r2, r0
 802141e:	460b      	mov	r3, r1
 8021420:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
        emm1 = e[m] / ztest;
 8021424:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8021428:	00db      	lsls	r3, r3, #3
 802142a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 802142e:	4413      	add	r3, r2
 8021430:	3bb8      	subs	r3, #184	; 0xb8
 8021432:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021436:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 802143a:	f7df f9f9 	bl	8000830 <__aeabi_ddiv>
 802143e:	4602      	mov	r2, r0
 8021440:	460b      	mov	r3, r1
 8021442:	e9c7 2370 	strd	r2, r3, [r7, #448]	; 0x1c0
        sqds = b_s[d] / ztest;
 8021446:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 802144a:	00db      	lsls	r3, r3, #3
 802144c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8021450:	4413      	add	r3, r2
 8021452:	3ba0      	subs	r3, #160	; 0xa0
 8021454:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021458:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 802145c:	f7df f9e8 	bl	8000830 <__aeabi_ddiv>
 8021460:	4602      	mov	r2, r0
 8021462:	460b      	mov	r3, r1
 8021464:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
        smm1 = ((smm1 + rt) * (smm1 - rt) + emm1 * emm1) / 2.0;
 8021468:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	; 0x120
 802146c:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8021470:	f7de fefe 	bl	8000270 <__adddf3>
 8021474:	4602      	mov	r2, r0
 8021476:	460b      	mov	r3, r1
 8021478:	4614      	mov	r4, r2
 802147a:	461d      	mov	r5, r3
 802147c:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	; 0x120
 8021480:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8021484:	f7de fef2 	bl	800026c <__aeabi_dsub>
 8021488:	4602      	mov	r2, r0
 802148a:	460b      	mov	r3, r1
 802148c:	4620      	mov	r0, r4
 802148e:	4629      	mov	r1, r5
 8021490:	f7df f8a4 	bl	80005dc <__aeabi_dmul>
 8021494:	4602      	mov	r2, r0
 8021496:	460b      	mov	r3, r1
 8021498:	4614      	mov	r4, r2
 802149a:	461d      	mov	r5, r3
 802149c:	e9d7 2370 	ldrd	r2, r3, [r7, #448]	; 0x1c0
 80214a0:	e9d7 0170 	ldrd	r0, r1, [r7, #448]	; 0x1c0
 80214a4:	f7df f89a 	bl	80005dc <__aeabi_dmul>
 80214a8:	4602      	mov	r2, r0
 80214aa:	460b      	mov	r3, r1
 80214ac:	4620      	mov	r0, r4
 80214ae:	4629      	mov	r1, r5
 80214b0:	f7de fede 	bl	8000270 <__adddf3>
 80214b4:	4602      	mov	r2, r0
 80214b6:	460b      	mov	r3, r1
 80214b8:	4610      	mov	r0, r2
 80214ba:	4619      	mov	r1, r3
 80214bc:	f04f 0200 	mov.w	r2, #0
 80214c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80214c4:	f7df f9b4 	bl	8000830 <__aeabi_ddiv>
 80214c8:	4602      	mov	r2, r0
 80214ca:	460b      	mov	r3, r1
 80214cc:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
        emm1 *= rt;
 80214d0:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 80214d4:	e9d7 0170 	ldrd	r0, r1, [r7, #448]	; 0x1c0
 80214d8:	f7df f880 	bl	80005dc <__aeabi_dmul>
 80214dc:	4602      	mov	r2, r0
 80214de:	460b      	mov	r3, r1
 80214e0:	e9c7 2370 	strd	r2, r3, [r7, #448]	; 0x1c0
        emm1 *= emm1;
 80214e4:	e9d7 2370 	ldrd	r2, r3, [r7, #448]	; 0x1c0
 80214e8:	e9d7 0170 	ldrd	r0, r1, [r7, #448]	; 0x1c0
 80214ec:	f7df f876 	bl	80005dc <__aeabi_dmul>
 80214f0:	4602      	mov	r2, r0
 80214f2:	460b      	mov	r3, r1
 80214f4:	e9c7 2370 	strd	r2, r3, [r7, #448]	; 0x1c0
        if ((smm1 != 0.0) || (emm1 != 0.0)) {
 80214f8:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	; 0x120
 80214fc:	f04f 0200 	mov.w	r2, #0
 8021500:	f04f 0300 	mov.w	r3, #0
 8021504:	f7df fad2 	bl	8000aac <__aeabi_dcmpeq>
 8021508:	4603      	mov	r3, r0
 802150a:	2b00      	cmp	r3, #0
 802150c:	d00a      	beq.n	8021524 <svd_u3DvUgOe+0x1574>
 802150e:	f04f 0200 	mov.w	r2, #0
 8021512:	f04f 0300 	mov.w	r3, #0
 8021516:	e9d7 0170 	ldrd	r0, r1, [r7, #448]	; 0x1c0
 802151a:	f7df fac7 	bl	8000aac <__aeabi_dcmpeq>
 802151e:	4603      	mov	r3, r0
 8021520:	2b00      	cmp	r3, #0
 8021522:	d13f      	bne.n	80215a4 <svd_u3DvUgOe+0x15f4>
          shift = sqrt(smm1 * smm1 + emm1);
 8021524:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	; 0x120
 8021528:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 802152c:	f7df f856 	bl	80005dc <__aeabi_dmul>
 8021530:	4602      	mov	r2, r0
 8021532:	460b      	mov	r3, r1
 8021534:	4610      	mov	r0, r2
 8021536:	4619      	mov	r1, r3
 8021538:	e9d7 2370 	ldrd	r2, r3, [r7, #448]	; 0x1c0
 802153c:	f7de fe98 	bl	8000270 <__adddf3>
 8021540:	4602      	mov	r2, r0
 8021542:	460b      	mov	r3, r1
 8021544:	ec43 2b17 	vmov	d7, r2, r3
 8021548:	eeb0 0a47 	vmov.f32	s0, s14
 802154c:	eef0 0a67 	vmov.f32	s1, s15
 8021550:	f00d f9e6 	bl	802e920 <sqrt>
 8021554:	ed87 0b74 	vstr	d0, [r7, #464]	; 0x1d0
          if (smm1 < 0.0) {
 8021558:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	; 0x120
 802155c:	f04f 0200 	mov.w	r2, #0
 8021560:	f04f 0300 	mov.w	r3, #0
 8021564:	f7df faac 	bl	8000ac0 <__aeabi_dcmplt>
 8021568:	4603      	mov	r3, r0
 802156a:	2b00      	cmp	r3, #0
 802156c:	d009      	beq.n	8021582 <svd_u3DvUgOe+0x15d2>
            shift = -shift;
 802156e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8021572:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 8021576:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 802157a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 802157e:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
          }

          shift = emm1 / (smm1 + shift);
 8021582:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	; 0x120
 8021586:	e9d7 2374 	ldrd	r2, r3, [r7, #464]	; 0x1d0
 802158a:	f7de fe71 	bl	8000270 <__adddf3>
 802158e:	4602      	mov	r2, r0
 8021590:	460b      	mov	r3, r1
 8021592:	e9d7 0170 	ldrd	r0, r1, [r7, #448]	; 0x1c0
 8021596:	f7df f94b 	bl	8000830 <__aeabi_ddiv>
 802159a:	4602      	mov	r2, r0
 802159c:	460b      	mov	r3, r1
 802159e:	e9c7 2374 	strd	r2, r3, [r7, #464]	; 0x1d0
 80215a2:	e005      	b.n	80215b0 <svd_u3DvUgOe+0x1600>
        } else {
          shift = 0.0;
 80215a4:	f04f 0200 	mov.w	r2, #0
 80215a8:	f04f 0300 	mov.w	r3, #0
 80215ac:	e9c7 2374 	strd	r2, r3, [r7, #464]	; 0x1d0
        }

        rt = (sqds + rt) * (sqds - rt) + shift;
 80215b0:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	; 0x118
 80215b4:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 80215b8:	f7de fe5a 	bl	8000270 <__adddf3>
 80215bc:	4602      	mov	r2, r0
 80215be:	460b      	mov	r3, r1
 80215c0:	4614      	mov	r4, r2
 80215c2:	461d      	mov	r5, r3
 80215c4:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	; 0x118
 80215c8:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 80215cc:	f7de fe4e 	bl	800026c <__aeabi_dsub>
 80215d0:	4602      	mov	r2, r0
 80215d2:	460b      	mov	r3, r1
 80215d4:	4620      	mov	r0, r4
 80215d6:	4629      	mov	r1, r5
 80215d8:	f7df f800 	bl	80005dc <__aeabi_dmul>
 80215dc:	4602      	mov	r2, r0
 80215de:	460b      	mov	r3, r1
 80215e0:	4610      	mov	r0, r2
 80215e2:	4619      	mov	r1, r3
 80215e4:	e9d7 2374 	ldrd	r2, r3, [r7, #464]	; 0x1d0
 80215e8:	f7de fe42 	bl	8000270 <__adddf3>
 80215ec:	4602      	mov	r2, r0
 80215ee:	460b      	mov	r3, r1
 80215f0:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
        ztest = e[d] / ztest * sqds;
 80215f4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80215f8:	00db      	lsls	r3, r3, #3
 80215fa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80215fe:	4413      	add	r3, r2
 8021600:	3bb8      	subs	r3, #184	; 0xb8
 8021602:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021606:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 802160a:	f7df f911 	bl	8000830 <__aeabi_ddiv>
 802160e:	4602      	mov	r2, r0
 8021610:	460b      	mov	r3, r1
 8021612:	4610      	mov	r0, r2
 8021614:	4619      	mov	r1, r3
 8021616:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 802161a:	f7de ffdf 	bl	80005dc <__aeabi_dmul>
 802161e:	4602      	mov	r2, r0
 8021620:	460b      	mov	r3, r1
 8021622:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
        for (qjj = d + 1; qjj <= m + 1; qjj++) {
 8021626:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 802162a:	3301      	adds	r3, #1
 802162c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 8021630:	e183      	b.n	802193a <svd_u3DvUgOe+0x198a>
          xrotg_XzIjz1eG(&rt, &ztest, &sqds, &smm1);
 8021632:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8021636:	f507 728c 	add.w	r2, r7, #280	; 0x118
 802163a:	f507 7188 	add.w	r1, r7, #272	; 0x110
 802163e:	f507 7094 	add.w	r0, r7, #296	; 0x128
 8021642:	f001 fab3 	bl	8022bac <xrotg_XzIjz1eG>
          if (qjj > d + 1) {
 8021646:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 802164a:	1c5a      	adds	r2, r3, #1
 802164c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8021650:	4293      	cmp	r3, r2
 8021652:	dd03      	ble.n	802165c <svd_u3DvUgOe+0x16ac>
            e[0] = rt;
 8021654:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8021658:	e9c7 2352 	strd	r2, r3, [r7, #328]	; 0x148
          }

          rt = e[qjj - 1];
 802165c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8021660:	3b01      	subs	r3, #1
 8021662:	00db      	lsls	r3, r3, #3
 8021664:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8021668:	4413      	add	r3, r2
 802166a:	3bb8      	subs	r3, #184	; 0xb8
 802166c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021670:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
          emm1 = b_s[qjj - 1];
 8021674:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8021678:	3b01      	subs	r3, #1
 802167a:	00db      	lsls	r3, r3, #3
 802167c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8021680:	4413      	add	r3, r2
 8021682:	3ba0      	subs	r3, #160	; 0xa0
 8021684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021688:	e9c7 2370 	strd	r2, r3, [r7, #448]	; 0x1c0
          e[qjj - 1] = rt * sqds - emm1 * smm1;
 802168c:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8021690:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8021694:	f7de ffa2 	bl	80005dc <__aeabi_dmul>
 8021698:	4602      	mov	r2, r0
 802169a:	460b      	mov	r3, r1
 802169c:	4690      	mov	r8, r2
 802169e:	4699      	mov	r9, r3
 80216a0:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	; 0x120
 80216a4:	e9d7 2370 	ldrd	r2, r3, [r7, #448]	; 0x1c0
 80216a8:	f7de ff98 	bl	80005dc <__aeabi_dmul>
 80216ac:	4602      	mov	r2, r0
 80216ae:	460b      	mov	r3, r1
 80216b0:	4610      	mov	r0, r2
 80216b2:	4619      	mov	r1, r3
 80216b4:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80216b8:	1e5c      	subs	r4, r3, #1
 80216ba:	4602      	mov	r2, r0
 80216bc:	460b      	mov	r3, r1
 80216be:	4640      	mov	r0, r8
 80216c0:	4649      	mov	r1, r9
 80216c2:	f7de fdd3 	bl	800026c <__aeabi_dsub>
 80216c6:	4602      	mov	r2, r0
 80216c8:	460b      	mov	r3, r1
 80216ca:	4610      	mov	r0, r2
 80216cc:	4619      	mov	r1, r3
 80216ce:	00e3      	lsls	r3, r4, #3
 80216d0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80216d4:	4413      	add	r3, r2
 80216d6:	3bb8      	subs	r3, #184	; 0xb8
 80216d8:	e9c3 0100 	strd	r0, r1, [r3]
          ztest = smm1 * b_s[qjj];
 80216dc:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80216e0:	00db      	lsls	r3, r3, #3
 80216e2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80216e6:	4413      	add	r3, r2
 80216e8:	3ba0      	subs	r3, #160	; 0xa0
 80216ea:	e9d3 0100 	ldrd	r0, r1, [r3]
 80216ee:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 80216f2:	f7de ff73 	bl	80005dc <__aeabi_dmul>
 80216f6:	4602      	mov	r2, r0
 80216f8:	460b      	mov	r3, r1
 80216fa:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
          b_s[qjj] *= sqds;
 80216fe:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8021702:	00db      	lsls	r3, r3, #3
 8021704:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8021708:	4413      	add	r3, r2
 802170a:	3ba0      	subs	r3, #160	; 0xa0
 802170c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021710:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8021714:	f7de ff62 	bl	80005dc <__aeabi_dmul>
 8021718:	4602      	mov	r2, r0
 802171a:	460b      	mov	r3, r1
 802171c:	4610      	mov	r0, r2
 802171e:	4619      	mov	r1, r3
 8021720:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8021724:	00db      	lsls	r3, r3, #3
 8021726:	f507 7200 	add.w	r2, r7, #512	; 0x200
 802172a:	4413      	add	r3, r2
 802172c:	3ba0      	subs	r3, #160	; 0xa0
 802172e:	e9c3 0100 	strd	r0, r1, [r3]
          xrot_i7f01JoJ(V, 3 * (qjj - 1) + 1, 3 * qjj + 1, sqds, smm1);
 8021732:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8021736:	1e5a      	subs	r2, r3, #1
 8021738:	4613      	mov	r3, r2
 802173a:	005b      	lsls	r3, r3, #1
 802173c:	4413      	add	r3, r2
 802173e:	1c59      	adds	r1, r3, #1
 8021740:	f8d7 21f0 	ldr.w	r2, [r7, #496]	; 0x1f0
 8021744:	4613      	mov	r3, r2
 8021746:	005b      	lsls	r3, r3, #1
 8021748:	4413      	add	r3, r2
 802174a:	1c5a      	adds	r2, r3, #1
 802174c:	ed97 7b46 	vldr	d7, [r7, #280]	; 0x118
 8021750:	ed97 6b48 	vldr	d6, [r7, #288]	; 0x120
 8021754:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8021758:	eeb0 1a46 	vmov.f32	s2, s12
 802175c:	eef0 1a66 	vmov.f32	s3, s13
 8021760:	eeb0 0a47 	vmov.f32	s0, s14
 8021764:	eef0 0a67 	vmov.f32	s1, s15
 8021768:	6818      	ldr	r0, [r3, #0]
 802176a:	f001 f903 	bl	8022974 <xrot_i7f01JoJ>
          b_s[qjj - 1] = emm1 * sqds + rt * smm1;
 802176e:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	; 0x118
 8021772:	e9d7 2370 	ldrd	r2, r3, [r7, #448]	; 0x1c0
 8021776:	f7de ff31 	bl	80005dc <__aeabi_dmul>
 802177a:	4602      	mov	r2, r0
 802177c:	460b      	mov	r3, r1
 802177e:	4690      	mov	r8, r2
 8021780:	4699      	mov	r9, r3
 8021782:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8021786:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 802178a:	f7de ff27 	bl	80005dc <__aeabi_dmul>
 802178e:	4602      	mov	r2, r0
 8021790:	460b      	mov	r3, r1
 8021792:	4610      	mov	r0, r2
 8021794:	4619      	mov	r1, r3
 8021796:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 802179a:	1e5c      	subs	r4, r3, #1
 802179c:	4602      	mov	r2, r0
 802179e:	460b      	mov	r3, r1
 80217a0:	4640      	mov	r0, r8
 80217a2:	4649      	mov	r1, r9
 80217a4:	f7de fd64 	bl	8000270 <__adddf3>
 80217a8:	4602      	mov	r2, r0
 80217aa:	460b      	mov	r3, r1
 80217ac:	4610      	mov	r0, r2
 80217ae:	4619      	mov	r1, r3
 80217b0:	00e3      	lsls	r3, r4, #3
 80217b2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80217b6:	4413      	add	r3, r2
 80217b8:	3ba0      	subs	r3, #160	; 0xa0
 80217ba:	e9c3 0100 	strd	r0, r1, [r3]
          xrotg_XzIjz1eG(&b_s[qjj - 1], &ztest, &sqds, &smm1);
 80217be:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80217c2:	3b01      	subs	r3, #1
 80217c4:	f507 72b0 	add.w	r2, r7, #352	; 0x160
 80217c8:	00db      	lsls	r3, r3, #3
 80217ca:	18d0      	adds	r0, r2, r3
 80217cc:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80217d0:	f507 728c 	add.w	r2, r7, #280	; 0x118
 80217d4:	f507 7188 	add.w	r1, r7, #272	; 0x110
 80217d8:	f001 f9e8 	bl	8022bac <xrotg_XzIjz1eG>
          rt = e[qjj - 1] * sqds + smm1 * b_s[qjj];
 80217dc:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80217e0:	3b01      	subs	r3, #1
 80217e2:	00db      	lsls	r3, r3, #3
 80217e4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80217e8:	4413      	add	r3, r2
 80217ea:	3bb8      	subs	r3, #184	; 0xb8
 80217ec:	e9d3 0100 	ldrd	r0, r1, [r3]
 80217f0:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 80217f4:	f7de fef2 	bl	80005dc <__aeabi_dmul>
 80217f8:	4602      	mov	r2, r0
 80217fa:	460b      	mov	r3, r1
 80217fc:	4614      	mov	r4, r2
 80217fe:	461d      	mov	r5, r3
 8021800:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8021804:	00db      	lsls	r3, r3, #3
 8021806:	f507 7200 	add.w	r2, r7, #512	; 0x200
 802180a:	4413      	add	r3, r2
 802180c:	3ba0      	subs	r3, #160	; 0xa0
 802180e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021812:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8021816:	f7de fee1 	bl	80005dc <__aeabi_dmul>
 802181a:	4602      	mov	r2, r0
 802181c:	460b      	mov	r3, r1
 802181e:	4620      	mov	r0, r4
 8021820:	4629      	mov	r1, r5
 8021822:	f7de fd25 	bl	8000270 <__adddf3>
 8021826:	4602      	mov	r2, r0
 8021828:	460b      	mov	r3, r1
 802182a:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
          b_s[qjj] = e[qjj - 1] * -smm1 + sqds * b_s[qjj];
 802182e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8021832:	3b01      	subs	r3, #1
 8021834:	00db      	lsls	r3, r3, #3
 8021836:	f507 7200 	add.w	r2, r7, #512	; 0x200
 802183a:	4413      	add	r3, r2
 802183c:	3bb8      	subs	r3, #184	; 0xb8
 802183e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021842:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8021846:	60ba      	str	r2, [r7, #8]
 8021848:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 802184c:	60fb      	str	r3, [r7, #12]
 802184e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8021852:	f7de fec3 	bl	80005dc <__aeabi_dmul>
 8021856:	4602      	mov	r2, r0
 8021858:	460b      	mov	r3, r1
 802185a:	4614      	mov	r4, r2
 802185c:	461d      	mov	r5, r3
 802185e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8021862:	00db      	lsls	r3, r3, #3
 8021864:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8021868:	4413      	add	r3, r2
 802186a:	3ba0      	subs	r3, #160	; 0xa0
 802186c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021870:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8021874:	f7de feb2 	bl	80005dc <__aeabi_dmul>
 8021878:	4602      	mov	r2, r0
 802187a:	460b      	mov	r3, r1
 802187c:	4620      	mov	r0, r4
 802187e:	4629      	mov	r1, r5
 8021880:	f7de fcf6 	bl	8000270 <__adddf3>
 8021884:	4602      	mov	r2, r0
 8021886:	460b      	mov	r3, r1
 8021888:	4610      	mov	r0, r2
 802188a:	4619      	mov	r1, r3
 802188c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8021890:	00db      	lsls	r3, r3, #3
 8021892:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8021896:	4413      	add	r3, r2
 8021898:	3ba0      	subs	r3, #160	; 0xa0
 802189a:	e9c3 0100 	strd	r0, r1, [r3]
          ztest = smm1 * e[qjj];
 802189e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80218a2:	00db      	lsls	r3, r3, #3
 80218a4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80218a8:	4413      	add	r3, r2
 80218aa:	3bb8      	subs	r3, #184	; 0xb8
 80218ac:	e9d3 0100 	ldrd	r0, r1, [r3]
 80218b0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 80218b4:	f7de fe92 	bl	80005dc <__aeabi_dmul>
 80218b8:	4602      	mov	r2, r0
 80218ba:	460b      	mov	r3, r1
 80218bc:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
          e[qjj] *= sqds;
 80218c0:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80218c4:	00db      	lsls	r3, r3, #3
 80218c6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80218ca:	4413      	add	r3, r2
 80218cc:	3bb8      	subs	r3, #184	; 0xb8
 80218ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 80218d2:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 80218d6:	f7de fe81 	bl	80005dc <__aeabi_dmul>
 80218da:	4602      	mov	r2, r0
 80218dc:	460b      	mov	r3, r1
 80218de:	4610      	mov	r0, r2
 80218e0:	4619      	mov	r1, r3
 80218e2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80218e6:	00db      	lsls	r3, r3, #3
 80218e8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80218ec:	4413      	add	r3, r2
 80218ee:	3bb8      	subs	r3, #184	; 0xb8
 80218f0:	e9c3 0100 	strd	r0, r1, [r3]
          xrot_i7f01JoJ(U, 3 * (qjj - 1) + 1, 3 * qjj + 1, sqds, smm1);
 80218f4:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80218f8:	1e5a      	subs	r2, r3, #1
 80218fa:	4613      	mov	r3, r2
 80218fc:	005b      	lsls	r3, r3, #1
 80218fe:	4413      	add	r3, r2
 8021900:	1c59      	adds	r1, r3, #1
 8021902:	f8d7 21f0 	ldr.w	r2, [r7, #496]	; 0x1f0
 8021906:	4613      	mov	r3, r2
 8021908:	005b      	lsls	r3, r3, #1
 802190a:	4413      	add	r3, r2
 802190c:	3301      	adds	r3, #1
 802190e:	ed97 7b46 	vldr	d7, [r7, #280]	; 0x118
 8021912:	ed97 6b48 	vldr	d6, [r7, #288]	; 0x120
 8021916:	eeb0 1a46 	vmov.f32	s2, s12
 802191a:	eef0 1a66 	vmov.f32	s3, s13
 802191e:	eeb0 0a47 	vmov.f32	s0, s14
 8021922:	eef0 0a67 	vmov.f32	s1, s15
 8021926:	461a      	mov	r2, r3
 8021928:	f8d7 0108 	ldr.w	r0, [r7, #264]	; 0x108
 802192c:	f001 f822 	bl	8022974 <xrot_i7f01JoJ>
        for (qjj = d + 1; qjj <= m + 1; qjj++) {
 8021930:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8021934:	3301      	adds	r3, #1
 8021936:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 802193a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 802193e:	1c5a      	adds	r2, r3, #1
 8021940:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8021944:	4293      	cmp	r3, r2
 8021946:	f77f ae74 	ble.w	8021632 <svd_u3DvUgOe+0x1682>
        }

        e[m] = rt;
 802194a:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 802194e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8021952:	00db      	lsls	r3, r3, #3
 8021954:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8021958:	4413      	add	r3, r2
 802195a:	3bb8      	subs	r3, #184	; 0xb8
 802195c:	e9c3 0100 	strd	r0, r1, [r3]
        qq++;
 8021960:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8021964:	3301      	adds	r3, #1
 8021966:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
      }
      break;
 802196a:	e0b7      	b.n	8021adc <svd_u3DvUgOe+0x1b2c>

     default:
      if (b_s[d] < 0.0) {
 802196c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8021970:	00db      	lsls	r3, r3, #3
 8021972:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8021976:	4413      	add	r3, r2
 8021978:	3ba0      	subs	r3, #160	; 0xa0
 802197a:	e9d3 0100 	ldrd	r0, r1, [r3]
 802197e:	f04f 0200 	mov.w	r2, #0
 8021982:	f04f 0300 	mov.w	r3, #0
 8021986:	f7df f89b 	bl	8000ac0 <__aeabi_dcmplt>
 802198a:	4603      	mov	r3, r0
 802198c:	2b00      	cmp	r3, #0
 802198e:	d025      	beq.n	80219dc <svd_u3DvUgOe+0x1a2c>
        b_s[d] = -b_s[d];
 8021990:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8021994:	00db      	lsls	r3, r3, #3
 8021996:	f507 7200 	add.w	r2, r7, #512	; 0x200
 802199a:	4413      	add	r3, r2
 802199c:	3ba0      	subs	r3, #160	; 0xa0
 802199e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80219a2:	603a      	str	r2, [r7, #0]
 80219a4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80219a8:	607b      	str	r3, [r7, #4]
 80219aa:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80219ae:	00db      	lsls	r3, r3, #3
 80219b0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80219b4:	4413      	add	r3, r2
 80219b6:	3ba0      	subs	r3, #160	; 0xa0
 80219b8:	ed97 7b00 	vldr	d7, [r7]
 80219bc:	ed83 7b00 	vstr	d7, [r3]
        xscal_eaAxXsvQ(-1.0, V, 3 * d + 1);
 80219c0:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 80219c4:	4613      	mov	r3, r2
 80219c6:	005b      	lsls	r3, r3, #1
 80219c8:	4413      	add	r3, r2
 80219ca:	1c5a      	adds	r2, r3, #1
 80219cc:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80219d0:	4611      	mov	r1, r2
 80219d2:	6818      	ldr	r0, [r3, #0]
 80219d4:	ed9f 0b56 	vldr	d0, [pc, #344]	; 8021b30 <svd_u3DvUgOe+0x1b80>
 80219d8:	f001 fa4e 	bl	8022e78 <xscal_eaAxXsvQ>
      }

      qq = d + 1;
 80219dc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80219e0:	3301      	adds	r3, #1
 80219e2:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
      while ((d + 1 < 3) && (b_s[d] < b_s[qq])) {
 80219e6:	e055      	b.n	8021a94 <svd_u3DvUgOe+0x1ae4>
        rt = b_s[d];
 80219e8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80219ec:	00db      	lsls	r3, r3, #3
 80219ee:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80219f2:	4413      	add	r3, r2
 80219f4:	3ba0      	subs	r3, #160	; 0xa0
 80219f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80219fa:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
        b_s[d] = b_s[qq];
 80219fe:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8021a02:	00db      	lsls	r3, r3, #3
 8021a04:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8021a08:	4413      	add	r3, r2
 8021a0a:	3ba0      	subs	r3, #160	; 0xa0
 8021a0c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021a10:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8021a14:	00db      	lsls	r3, r3, #3
 8021a16:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8021a1a:	4413      	add	r3, r2
 8021a1c:	3ba0      	subs	r3, #160	; 0xa0
 8021a1e:	e9c3 0100 	strd	r0, r1, [r3]
        b_s[qq] = rt;
 8021a22:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8021a26:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8021a2a:	00db      	lsls	r3, r3, #3
 8021a2c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8021a30:	4413      	add	r3, r2
 8021a32:	3ba0      	subs	r3, #160	; 0xa0
 8021a34:	e9c3 0100 	strd	r0, r1, [r3]
        xswap_JoAqPjUv(V, 3 * d + 1, 3 * (d + 1) + 1);
 8021a38:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 8021a3c:	4613      	mov	r3, r2
 8021a3e:	005b      	lsls	r3, r3, #1
 8021a40:	4413      	add	r3, r2
 8021a42:	1c59      	adds	r1, r3, #1
 8021a44:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8021a48:	1c5a      	adds	r2, r3, #1
 8021a4a:	4613      	mov	r3, r2
 8021a4c:	005b      	lsls	r3, r3, #1
 8021a4e:	4413      	add	r3, r2
 8021a50:	3301      	adds	r3, #1
 8021a52:	f507 7080 	add.w	r0, r7, #256	; 0x100
 8021a56:	461a      	mov	r2, r3
 8021a58:	6800      	ldr	r0, [r0, #0]
 8021a5a:	f001 fa3c 	bl	8022ed6 <xswap_JoAqPjUv>
        xswap_JoAqPjUv(U, 3 * d + 1, 3 * (d + 1) + 1);
 8021a5e:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 8021a62:	4613      	mov	r3, r2
 8021a64:	005b      	lsls	r3, r3, #1
 8021a66:	4413      	add	r3, r2
 8021a68:	1c59      	adds	r1, r3, #1
 8021a6a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8021a6e:	1c5a      	adds	r2, r3, #1
 8021a70:	4613      	mov	r3, r2
 8021a72:	005b      	lsls	r3, r3, #1
 8021a74:	4413      	add	r3, r2
 8021a76:	3301      	adds	r3, #1
 8021a78:	461a      	mov	r2, r3
 8021a7a:	f8d7 0108 	ldr.w	r0, [r7, #264]	; 0x108
 8021a7e:	f001 fa2a 	bl	8022ed6 <xswap_JoAqPjUv>
        d = qq;
 8021a82:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8021a86:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
        qq++;
 8021a8a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8021a8e:	3301      	adds	r3, #1
 8021a90:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
      while ((d + 1 < 3) && (b_s[d] < b_s[qq])) {
 8021a94:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8021a98:	2b01      	cmp	r3, #1
 8021a9a:	dc16      	bgt.n	8021aca <svd_u3DvUgOe+0x1b1a>
 8021a9c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8021aa0:	00db      	lsls	r3, r3, #3
 8021aa2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8021aa6:	4413      	add	r3, r2
 8021aa8:	3ba0      	subs	r3, #160	; 0xa0
 8021aaa:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021aae:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8021ab2:	00db      	lsls	r3, r3, #3
 8021ab4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8021ab8:	4413      	add	r3, r2
 8021aba:	3ba0      	subs	r3, #160	; 0xa0
 8021abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021ac0:	f7de fffe 	bl	8000ac0 <__aeabi_dcmplt>
 8021ac4:	4603      	mov	r3, r0
 8021ac6:	2b00      	cmp	r3, #0
 8021ac8:	d18e      	bne.n	80219e8 <svd_u3DvUgOe+0x1a38>
      }

      qq = 0;
 8021aca:	2300      	movs	r3, #0
 8021acc:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
      m--;
 8021ad0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8021ad4:	3b01      	subs	r3, #1
 8021ad6:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
      break;
 8021ada:	bf00      	nop
  while ((m + 2 > 0) && (qq < 75)) {
 8021adc:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8021ae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8021ae4:	db04      	blt.n	8021af0 <svd_u3DvUgOe+0x1b40>
 8021ae6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8021aea:	2b4a      	cmp	r3, #74	; 0x4a
 8021aec:	f77f a972 	ble.w	8020dd4 <svd_u3DvUgOe+0xe24>
    }
  }

  s[0] = b_s[0];
 8021af0:	e9d7 2358 	ldrd	r2, r3, [r7, #352]	; 0x160
 8021af4:	f8d7 1104 	ldr.w	r1, [r7, #260]	; 0x104
 8021af8:	e9c1 2300 	strd	r2, r3, [r1]
  s[1] = b_s[1];
 8021afc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8021b00:	f103 0108 	add.w	r1, r3, #8
 8021b04:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	; 0x168
 8021b08:	e9c1 2300 	strd	r2, r3, [r1]
  s[2] = b_s[2];
 8021b0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8021b10:	f103 0110 	add.w	r1, r3, #16
 8021b14:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8021b18:	e9c1 2300 	strd	r2, r3, [r1]
}
 8021b1c:	bf00      	nop
 8021b1e:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8021b22:	46bd      	mov	sp, r7
 8021b24:	ecbd 8b02 	vpop	{d8}
 8021b28:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8021b2c:	f3af 8000 	nop.w
 8021b30:	00000000 	.word	0x00000000
 8021b34:	bff00000 	.word	0xbff00000

08021b38 <trisolve_BC1XmAGq>:
#include "rtwtypes.h"
#include "trisolve_BC1XmAGq.h"

void trisolve_BC1XmAGq(real_T A, real_T B[3])
{
 8021b38:	b590      	push	{r4, r7, lr}
 8021b3a:	b085      	sub	sp, #20
 8021b3c:	af00      	add	r7, sp, #0
 8021b3e:	ed87 0b02 	vstr	d0, [r7, #8]
 8021b42:	6078      	str	r0, [r7, #4]
  if (B[0] != 0.0) {
 8021b44:	687b      	ldr	r3, [r7, #4]
 8021b46:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021b4a:	f04f 0200 	mov.w	r2, #0
 8021b4e:	f04f 0300 	mov.w	r3, #0
 8021b52:	f7de ffab 	bl	8000aac <__aeabi_dcmpeq>
 8021b56:	4603      	mov	r3, r0
 8021b58:	2b00      	cmp	r3, #0
 8021b5a:	d10b      	bne.n	8021b74 <trisolve_BC1XmAGq+0x3c>
    B[0] /= A;
 8021b5c:	687b      	ldr	r3, [r7, #4]
 8021b5e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021b62:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8021b66:	f7de fe63 	bl	8000830 <__aeabi_ddiv>
 8021b6a:	4602      	mov	r2, r0
 8021b6c:	460b      	mov	r3, r1
 8021b6e:	6879      	ldr	r1, [r7, #4]
 8021b70:	e9c1 2300 	strd	r2, r3, [r1]
  }

  if (B[1] != 0.0) {
 8021b74:	687b      	ldr	r3, [r7, #4]
 8021b76:	3308      	adds	r3, #8
 8021b78:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021b7c:	f04f 0200 	mov.w	r2, #0
 8021b80:	f04f 0300 	mov.w	r3, #0
 8021b84:	f7de ff92 	bl	8000aac <__aeabi_dcmpeq>
 8021b88:	4603      	mov	r3, r0
 8021b8a:	2b00      	cmp	r3, #0
 8021b8c:	d10e      	bne.n	8021bac <trisolve_BC1XmAGq+0x74>
    B[1] /= A;
 8021b8e:	687b      	ldr	r3, [r7, #4]
 8021b90:	3308      	adds	r3, #8
 8021b92:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021b96:	687b      	ldr	r3, [r7, #4]
 8021b98:	f103 0408 	add.w	r4, r3, #8
 8021b9c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8021ba0:	f7de fe46 	bl	8000830 <__aeabi_ddiv>
 8021ba4:	4602      	mov	r2, r0
 8021ba6:	460b      	mov	r3, r1
 8021ba8:	e9c4 2300 	strd	r2, r3, [r4]
  }

  if (B[2] != 0.0) {
 8021bac:	687b      	ldr	r3, [r7, #4]
 8021bae:	3310      	adds	r3, #16
 8021bb0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021bb4:	f04f 0200 	mov.w	r2, #0
 8021bb8:	f04f 0300 	mov.w	r3, #0
 8021bbc:	f7de ff76 	bl	8000aac <__aeabi_dcmpeq>
 8021bc0:	4603      	mov	r3, r0
 8021bc2:	2b00      	cmp	r3, #0
 8021bc4:	d000      	beq.n	8021bc8 <trisolve_BC1XmAGq+0x90>
    B[2] /= A;
  }
}
 8021bc6:	e00e      	b.n	8021be6 <trisolve_BC1XmAGq+0xae>
    B[2] /= A;
 8021bc8:	687b      	ldr	r3, [r7, #4]
 8021bca:	3310      	adds	r3, #16
 8021bcc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021bd0:	687b      	ldr	r3, [r7, #4]
 8021bd2:	f103 0410 	add.w	r4, r3, #16
 8021bd6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8021bda:	f7de fe29 	bl	8000830 <__aeabi_ddiv>
 8021bde:	4602      	mov	r2, r0
 8021be0:	460b      	mov	r3, r1
 8021be2:	e9c4 2300 	strd	r2, r3, [r4]
}
 8021be6:	bf00      	nop
 8021be8:	3714      	adds	r7, #20
 8021bea:	46bd      	mov	sp, r7
 8021bec:	bd90      	pop	{r4, r7, pc}

08021bee <xaxpy_OQ28XA21>:
#include "rtwtypes.h"
#include "xaxpy_OQ28XA21.h"

void xaxpy_OQ28XA21(int32_T n, real_T a, const real_T x[9], int32_T ix0, real_T
                    y[3], int32_T iy0)
{
 8021bee:	b5f0      	push	{r4, r5, r6, r7, lr}
 8021bf0:	b08b      	sub	sp, #44	; 0x2c
 8021bf2:	af00      	add	r7, sp, #0
 8021bf4:	6178      	str	r0, [r7, #20]
 8021bf6:	ed87 0b02 	vstr	d0, [r7, #8]
 8021bfa:	6139      	str	r1, [r7, #16]
 8021bfc:	607a      	str	r2, [r7, #4]
 8021bfe:	603b      	str	r3, [r7, #0]
  int32_T k;
  if ((n >= 1) && (!(a == 0.0))) {
 8021c00:	697b      	ldr	r3, [r7, #20]
 8021c02:	2b00      	cmp	r3, #0
 8021c04:	dd43      	ble.n	8021c8e <xaxpy_OQ28XA21+0xa0>
 8021c06:	f04f 0200 	mov.w	r2, #0
 8021c0a:	f04f 0300 	mov.w	r3, #0
 8021c0e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8021c12:	f7de ff4b 	bl	8000aac <__aeabi_dcmpeq>
 8021c16:	4603      	mov	r3, r0
 8021c18:	2b00      	cmp	r3, #0
 8021c1a:	d000      	beq.n	8021c1e <xaxpy_OQ28XA21+0x30>
      y[iy] += a * x[ix];
      ix++;
      iy++;
    }
  }
}
 8021c1c:	e037      	b.n	8021c8e <xaxpy_OQ28XA21+0xa0>
    ix = ix0 - 1;
 8021c1e:	687b      	ldr	r3, [r7, #4]
 8021c20:	3b01      	subs	r3, #1
 8021c22:	623b      	str	r3, [r7, #32]
    iy = iy0 - 1;
 8021c24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8021c26:	3b01      	subs	r3, #1
 8021c28:	61fb      	str	r3, [r7, #28]
    for (k = 0; k < n; k++) {
 8021c2a:	2300      	movs	r3, #0
 8021c2c:	627b      	str	r3, [r7, #36]	; 0x24
 8021c2e:	e02a      	b.n	8021c86 <xaxpy_OQ28XA21+0x98>
      y[iy] += a * x[ix];
 8021c30:	69fb      	ldr	r3, [r7, #28]
 8021c32:	00db      	lsls	r3, r3, #3
 8021c34:	683a      	ldr	r2, [r7, #0]
 8021c36:	4413      	add	r3, r2
 8021c38:	e9d3 4500 	ldrd	r4, r5, [r3]
 8021c3c:	6a3b      	ldr	r3, [r7, #32]
 8021c3e:	00db      	lsls	r3, r3, #3
 8021c40:	693a      	ldr	r2, [r7, #16]
 8021c42:	4413      	add	r3, r2
 8021c44:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021c48:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8021c4c:	f7de fcc6 	bl	80005dc <__aeabi_dmul>
 8021c50:	4602      	mov	r2, r0
 8021c52:	460b      	mov	r3, r1
 8021c54:	4610      	mov	r0, r2
 8021c56:	4619      	mov	r1, r3
 8021c58:	69fb      	ldr	r3, [r7, #28]
 8021c5a:	00db      	lsls	r3, r3, #3
 8021c5c:	683a      	ldr	r2, [r7, #0]
 8021c5e:	18d6      	adds	r6, r2, r3
 8021c60:	4602      	mov	r2, r0
 8021c62:	460b      	mov	r3, r1
 8021c64:	4620      	mov	r0, r4
 8021c66:	4629      	mov	r1, r5
 8021c68:	f7de fb02 	bl	8000270 <__adddf3>
 8021c6c:	4602      	mov	r2, r0
 8021c6e:	460b      	mov	r3, r1
 8021c70:	e9c6 2300 	strd	r2, r3, [r6]
      ix++;
 8021c74:	6a3b      	ldr	r3, [r7, #32]
 8021c76:	3301      	adds	r3, #1
 8021c78:	623b      	str	r3, [r7, #32]
      iy++;
 8021c7a:	69fb      	ldr	r3, [r7, #28]
 8021c7c:	3301      	adds	r3, #1
 8021c7e:	61fb      	str	r3, [r7, #28]
    for (k = 0; k < n; k++) {
 8021c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021c82:	3301      	adds	r3, #1
 8021c84:	627b      	str	r3, [r7, #36]	; 0x24
 8021c86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8021c88:	697b      	ldr	r3, [r7, #20]
 8021c8a:	429a      	cmp	r2, r3
 8021c8c:	dbd0      	blt.n	8021c30 <xaxpy_OQ28XA21+0x42>
}
 8021c8e:	bf00      	nop
 8021c90:	372c      	adds	r7, #44	; 0x2c
 8021c92:	46bd      	mov	sp, r7
 8021c94:	bdf0      	pop	{r4, r5, r6, r7, pc}

08021c96 <xaxpy_Wxch84Fl>:
#include "rtwtypes.h"
#include "xaxpy_Wxch84Fl.h"

void xaxpy_Wxch84Fl(int32_T n, real_T a, const real_T x[3], int32_T ix0, real_T
                    y[9], int32_T iy0)
{
 8021c96:	b5f0      	push	{r4, r5, r6, r7, lr}
 8021c98:	b08b      	sub	sp, #44	; 0x2c
 8021c9a:	af00      	add	r7, sp, #0
 8021c9c:	6178      	str	r0, [r7, #20]
 8021c9e:	ed87 0b02 	vstr	d0, [r7, #8]
 8021ca2:	6139      	str	r1, [r7, #16]
 8021ca4:	607a      	str	r2, [r7, #4]
 8021ca6:	603b      	str	r3, [r7, #0]
  int32_T k;
  if ((n >= 1) && (!(a == 0.0))) {
 8021ca8:	697b      	ldr	r3, [r7, #20]
 8021caa:	2b00      	cmp	r3, #0
 8021cac:	dd43      	ble.n	8021d36 <xaxpy_Wxch84Fl+0xa0>
 8021cae:	f04f 0200 	mov.w	r2, #0
 8021cb2:	f04f 0300 	mov.w	r3, #0
 8021cb6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8021cba:	f7de fef7 	bl	8000aac <__aeabi_dcmpeq>
 8021cbe:	4603      	mov	r3, r0
 8021cc0:	2b00      	cmp	r3, #0
 8021cc2:	d000      	beq.n	8021cc6 <xaxpy_Wxch84Fl+0x30>
      y[iy] += a * x[ix];
      ix++;
      iy++;
    }
  }
}
 8021cc4:	e037      	b.n	8021d36 <xaxpy_Wxch84Fl+0xa0>
    ix = ix0 - 1;
 8021cc6:	687b      	ldr	r3, [r7, #4]
 8021cc8:	3b01      	subs	r3, #1
 8021cca:	623b      	str	r3, [r7, #32]
    iy = iy0 - 1;
 8021ccc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8021cce:	3b01      	subs	r3, #1
 8021cd0:	61fb      	str	r3, [r7, #28]
    for (k = 0; k < n; k++) {
 8021cd2:	2300      	movs	r3, #0
 8021cd4:	627b      	str	r3, [r7, #36]	; 0x24
 8021cd6:	e02a      	b.n	8021d2e <xaxpy_Wxch84Fl+0x98>
      y[iy] += a * x[ix];
 8021cd8:	69fb      	ldr	r3, [r7, #28]
 8021cda:	00db      	lsls	r3, r3, #3
 8021cdc:	683a      	ldr	r2, [r7, #0]
 8021cde:	4413      	add	r3, r2
 8021ce0:	e9d3 4500 	ldrd	r4, r5, [r3]
 8021ce4:	6a3b      	ldr	r3, [r7, #32]
 8021ce6:	00db      	lsls	r3, r3, #3
 8021ce8:	693a      	ldr	r2, [r7, #16]
 8021cea:	4413      	add	r3, r2
 8021cec:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021cf0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8021cf4:	f7de fc72 	bl	80005dc <__aeabi_dmul>
 8021cf8:	4602      	mov	r2, r0
 8021cfa:	460b      	mov	r3, r1
 8021cfc:	4610      	mov	r0, r2
 8021cfe:	4619      	mov	r1, r3
 8021d00:	69fb      	ldr	r3, [r7, #28]
 8021d02:	00db      	lsls	r3, r3, #3
 8021d04:	683a      	ldr	r2, [r7, #0]
 8021d06:	18d6      	adds	r6, r2, r3
 8021d08:	4602      	mov	r2, r0
 8021d0a:	460b      	mov	r3, r1
 8021d0c:	4620      	mov	r0, r4
 8021d0e:	4629      	mov	r1, r5
 8021d10:	f7de faae 	bl	8000270 <__adddf3>
 8021d14:	4602      	mov	r2, r0
 8021d16:	460b      	mov	r3, r1
 8021d18:	e9c6 2300 	strd	r2, r3, [r6]
      ix++;
 8021d1c:	6a3b      	ldr	r3, [r7, #32]
 8021d1e:	3301      	adds	r3, #1
 8021d20:	623b      	str	r3, [r7, #32]
      iy++;
 8021d22:	69fb      	ldr	r3, [r7, #28]
 8021d24:	3301      	adds	r3, #1
 8021d26:	61fb      	str	r3, [r7, #28]
    for (k = 0; k < n; k++) {
 8021d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021d2a:	3301      	adds	r3, #1
 8021d2c:	627b      	str	r3, [r7, #36]	; 0x24
 8021d2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8021d30:	697b      	ldr	r3, [r7, #20]
 8021d32:	429a      	cmp	r2, r3
 8021d34:	dbd0      	blt.n	8021cd8 <xaxpy_Wxch84Fl+0x42>
}
 8021d36:	bf00      	nop
 8021d38:	372c      	adds	r7, #44	; 0x2c
 8021d3a:	46bd      	mov	sp, r7
 8021d3c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08021d3e <xaxpy_guu0hJif>:
#include "rtwtypes.h"
#include "xaxpy_guu0hJif.h"

void xaxpy_guu0hJif(int32_T n, real_T a, int32_T ix0, real_T y[9], int32_T iy0)
{
 8021d3e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8021d40:	b08b      	sub	sp, #44	; 0x2c
 8021d42:	af00      	add	r7, sp, #0
 8021d44:	6178      	str	r0, [r7, #20]
 8021d46:	ed87 0b02 	vstr	d0, [r7, #8]
 8021d4a:	6139      	str	r1, [r7, #16]
 8021d4c:	607a      	str	r2, [r7, #4]
 8021d4e:	603b      	str	r3, [r7, #0]
  int32_T k;
  if ((n >= 1) && (!(a == 0.0))) {
 8021d50:	697b      	ldr	r3, [r7, #20]
 8021d52:	2b00      	cmp	r3, #0
 8021d54:	dd43      	ble.n	8021dde <xaxpy_guu0hJif+0xa0>
 8021d56:	f04f 0200 	mov.w	r2, #0
 8021d5a:	f04f 0300 	mov.w	r3, #0
 8021d5e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8021d62:	f7de fea3 	bl	8000aac <__aeabi_dcmpeq>
 8021d66:	4603      	mov	r3, r0
 8021d68:	2b00      	cmp	r3, #0
 8021d6a:	d000      	beq.n	8021d6e <xaxpy_guu0hJif+0x30>
      y[iy] += a * y[ix];
      ix++;
      iy++;
    }
  }
}
 8021d6c:	e037      	b.n	8021dde <xaxpy_guu0hJif+0xa0>
    ix = ix0 - 1;
 8021d6e:	693b      	ldr	r3, [r7, #16]
 8021d70:	3b01      	subs	r3, #1
 8021d72:	623b      	str	r3, [r7, #32]
    iy = iy0 - 1;
 8021d74:	683b      	ldr	r3, [r7, #0]
 8021d76:	3b01      	subs	r3, #1
 8021d78:	61fb      	str	r3, [r7, #28]
    for (k = 0; k < n; k++) {
 8021d7a:	2300      	movs	r3, #0
 8021d7c:	627b      	str	r3, [r7, #36]	; 0x24
 8021d7e:	e02a      	b.n	8021dd6 <xaxpy_guu0hJif+0x98>
      y[iy] += a * y[ix];
 8021d80:	69fb      	ldr	r3, [r7, #28]
 8021d82:	00db      	lsls	r3, r3, #3
 8021d84:	687a      	ldr	r2, [r7, #4]
 8021d86:	4413      	add	r3, r2
 8021d88:	e9d3 4500 	ldrd	r4, r5, [r3]
 8021d8c:	6a3b      	ldr	r3, [r7, #32]
 8021d8e:	00db      	lsls	r3, r3, #3
 8021d90:	687a      	ldr	r2, [r7, #4]
 8021d92:	4413      	add	r3, r2
 8021d94:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021d98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8021d9c:	f7de fc1e 	bl	80005dc <__aeabi_dmul>
 8021da0:	4602      	mov	r2, r0
 8021da2:	460b      	mov	r3, r1
 8021da4:	4610      	mov	r0, r2
 8021da6:	4619      	mov	r1, r3
 8021da8:	69fb      	ldr	r3, [r7, #28]
 8021daa:	00db      	lsls	r3, r3, #3
 8021dac:	687a      	ldr	r2, [r7, #4]
 8021dae:	18d6      	adds	r6, r2, r3
 8021db0:	4602      	mov	r2, r0
 8021db2:	460b      	mov	r3, r1
 8021db4:	4620      	mov	r0, r4
 8021db6:	4629      	mov	r1, r5
 8021db8:	f7de fa5a 	bl	8000270 <__adddf3>
 8021dbc:	4602      	mov	r2, r0
 8021dbe:	460b      	mov	r3, r1
 8021dc0:	e9c6 2300 	strd	r2, r3, [r6]
      ix++;
 8021dc4:	6a3b      	ldr	r3, [r7, #32]
 8021dc6:	3301      	adds	r3, #1
 8021dc8:	623b      	str	r3, [r7, #32]
      iy++;
 8021dca:	69fb      	ldr	r3, [r7, #28]
 8021dcc:	3301      	adds	r3, #1
 8021dce:	61fb      	str	r3, [r7, #28]
    for (k = 0; k < n; k++) {
 8021dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021dd2:	3301      	adds	r3, #1
 8021dd4:	627b      	str	r3, [r7, #36]	; 0x24
 8021dd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8021dd8:	697b      	ldr	r3, [r7, #20]
 8021dda:	429a      	cmp	r2, r3
 8021ddc:	dbd0      	blt.n	8021d80 <xaxpy_guu0hJif+0x42>
}
 8021dde:	bf00      	nop
 8021de0:	372c      	adds	r7, #44	; 0x2c
 8021de2:	46bd      	mov	sp, r7
 8021de4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08021de6 <xdotc_mznw4aLl>:
#include "rtwtypes.h"
#include "xdotc_mznw4aLl.h"

real_T xdotc_mznw4aLl(int32_T n, const real_T x[9], int32_T ix0, const real_T y
                      [9], int32_T iy0)
{
 8021de6:	b580      	push	{r7, lr}
 8021de8:	b08a      	sub	sp, #40	; 0x28
 8021dea:	af00      	add	r7, sp, #0
 8021dec:	60f8      	str	r0, [r7, #12]
 8021dee:	60b9      	str	r1, [r7, #8]
 8021df0:	607a      	str	r2, [r7, #4]
 8021df2:	603b      	str	r3, [r7, #0]
  real_T d;
  int32_T k;
  d = 0.0;
 8021df4:	f04f 0200 	mov.w	r2, #0
 8021df8:	f04f 0300 	mov.w	r3, #0
 8021dfc:	e9c7 2308 	strd	r2, r3, [r7, #32]
  if (n >= 1) {
 8021e00:	68fb      	ldr	r3, [r7, #12]
 8021e02:	2b00      	cmp	r3, #0
 8021e04:	dd31      	ble.n	8021e6a <xdotc_mznw4aLl+0x84>
    int32_T ix;
    int32_T iy;
    ix = ix0;
 8021e06:	687b      	ldr	r3, [r7, #4]
 8021e08:	61bb      	str	r3, [r7, #24]
    iy = iy0;
 8021e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021e0c:	617b      	str	r3, [r7, #20]
    for (k = 0; k < n; k++) {
 8021e0e:	2300      	movs	r3, #0
 8021e10:	61fb      	str	r3, [r7, #28]
 8021e12:	e026      	b.n	8021e62 <xdotc_mznw4aLl+0x7c>
      d += x[ix - 1] * y[iy - 1];
 8021e14:	69bb      	ldr	r3, [r7, #24]
 8021e16:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8021e1a:	3b01      	subs	r3, #1
 8021e1c:	00db      	lsls	r3, r3, #3
 8021e1e:	68ba      	ldr	r2, [r7, #8]
 8021e20:	4413      	add	r3, r2
 8021e22:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021e26:	697b      	ldr	r3, [r7, #20]
 8021e28:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8021e2c:	3b01      	subs	r3, #1
 8021e2e:	00db      	lsls	r3, r3, #3
 8021e30:	683a      	ldr	r2, [r7, #0]
 8021e32:	4413      	add	r3, r2
 8021e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021e38:	f7de fbd0 	bl	80005dc <__aeabi_dmul>
 8021e3c:	4602      	mov	r2, r0
 8021e3e:	460b      	mov	r3, r1
 8021e40:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8021e44:	f7de fa14 	bl	8000270 <__adddf3>
 8021e48:	4602      	mov	r2, r0
 8021e4a:	460b      	mov	r3, r1
 8021e4c:	e9c7 2308 	strd	r2, r3, [r7, #32]
      ix++;
 8021e50:	69bb      	ldr	r3, [r7, #24]
 8021e52:	3301      	adds	r3, #1
 8021e54:	61bb      	str	r3, [r7, #24]
      iy++;
 8021e56:	697b      	ldr	r3, [r7, #20]
 8021e58:	3301      	adds	r3, #1
 8021e5a:	617b      	str	r3, [r7, #20]
    for (k = 0; k < n; k++) {
 8021e5c:	69fb      	ldr	r3, [r7, #28]
 8021e5e:	3301      	adds	r3, #1
 8021e60:	61fb      	str	r3, [r7, #28]
 8021e62:	69fa      	ldr	r2, [r7, #28]
 8021e64:	68fb      	ldr	r3, [r7, #12]
 8021e66:	429a      	cmp	r2, r3
 8021e68:	dbd4      	blt.n	8021e14 <xdotc_mznw4aLl+0x2e>
    }
  }

  return d;
 8021e6a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8021e6e:	ec43 2b17 	vmov	d7, r2, r3
}
 8021e72:	eeb0 0a47 	vmov.f32	s0, s14
 8021e76:	eef0 0a67 	vmov.f32	s1, s15
 8021e7a:	3728      	adds	r7, #40	; 0x28
 8021e7c:	46bd      	mov	sp, r7
 8021e7e:	bd80      	pop	{r7, pc}

08021e80 <xgemv_NQlWbt2i>:
#include "rtwtypes.h"
#include "xgemv_NQlWbt2i.h"

void xgemv_NQlWbt2i(int32_T m, int32_T n, const real_T A[18], int32_T ia0, const
                    real_T x[18], int32_T ix0, real_T y[3])
{
 8021e80:	b590      	push	{r4, r7, lr}
 8021e82:	b08f      	sub	sp, #60	; 0x3c
 8021e84:	af00      	add	r7, sp, #0
 8021e86:	60f8      	str	r0, [r7, #12]
 8021e88:	60b9      	str	r1, [r7, #8]
 8021e8a:	607a      	str	r2, [r7, #4]
 8021e8c:	603b      	str	r3, [r7, #0]
  int32_T b_iy;
  int32_T ia;
  int32_T iac;
  if ((m != 0) && (n != 0)) {
 8021e8e:	68fb      	ldr	r3, [r7, #12]
 8021e90:	2b00      	cmp	r3, #0
 8021e92:	d079      	beq.n	8021f88 <xgemv_NQlWbt2i+0x108>
 8021e94:	68bb      	ldr	r3, [r7, #8]
 8021e96:	2b00      	cmp	r3, #0
 8021e98:	d076      	beq.n	8021f88 <xgemv_NQlWbt2i+0x108>
    int32_T b;
    for (b_iy = 0; b_iy < n; b_iy++) {
 8021e9a:	2300      	movs	r3, #0
 8021e9c:	637b      	str	r3, [r7, #52]	; 0x34
 8021e9e:	e00c      	b.n	8021eba <xgemv_NQlWbt2i+0x3a>
      y[b_iy] = 0.0;
 8021ea0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8021ea2:	00db      	lsls	r3, r3, #3
 8021ea4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8021ea6:	18d1      	adds	r1, r2, r3
 8021ea8:	f04f 0200 	mov.w	r2, #0
 8021eac:	f04f 0300 	mov.w	r3, #0
 8021eb0:	e9c1 2300 	strd	r2, r3, [r1]
    for (b_iy = 0; b_iy < n; b_iy++) {
 8021eb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8021eb6:	3301      	adds	r3, #1
 8021eb8:	637b      	str	r3, [r7, #52]	; 0x34
 8021eba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8021ebc:	68bb      	ldr	r3, [r7, #8]
 8021ebe:	429a      	cmp	r2, r3
 8021ec0:	dbee      	blt.n	8021ea0 <xgemv_NQlWbt2i+0x20>
    }

    b_iy = 0;
 8021ec2:	2300      	movs	r3, #0
 8021ec4:	637b      	str	r3, [r7, #52]	; 0x34
    b = (n - 1) * 6 + ia0;
 8021ec6:	68bb      	ldr	r3, [r7, #8]
 8021ec8:	1e5a      	subs	r2, r3, #1
 8021eca:	4613      	mov	r3, r2
 8021ecc:	005b      	lsls	r3, r3, #1
 8021ece:	4413      	add	r3, r2
 8021ed0:	005b      	lsls	r3, r3, #1
 8021ed2:	461a      	mov	r2, r3
 8021ed4:	683b      	ldr	r3, [r7, #0]
 8021ed6:	4413      	add	r3, r2
 8021ed8:	61bb      	str	r3, [r7, #24]
    for (iac = ia0; iac <= b; iac += 6) {
 8021eda:	683b      	ldr	r3, [r7, #0]
 8021edc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8021ede:	e04f      	b.n	8021f80 <xgemv_NQlWbt2i+0x100>
      real_T c;
      int32_T d;
      int32_T ix;
      ix = ix0;
 8021ee0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8021ee2:	61fb      	str	r3, [r7, #28]
      c = 0.0;
 8021ee4:	f04f 0200 	mov.w	r2, #0
 8021ee8:	f04f 0300 	mov.w	r3, #0
 8021eec:	e9c7 2308 	strd	r2, r3, [r7, #32]
      d = (iac + m) - 1;
 8021ef0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8021ef2:	68fb      	ldr	r3, [r7, #12]
 8021ef4:	4413      	add	r3, r2
 8021ef6:	3b01      	subs	r3, #1
 8021ef8:	617b      	str	r3, [r7, #20]
      for (ia = iac; ia <= d; ia++) {
 8021efa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021efc:	633b      	str	r3, [r7, #48]	; 0x30
 8021efe:	e023      	b.n	8021f48 <xgemv_NQlWbt2i+0xc8>
        c += A[ia - 1] * x[ix - 1];
 8021f00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021f02:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8021f06:	3b01      	subs	r3, #1
 8021f08:	00db      	lsls	r3, r3, #3
 8021f0a:	687a      	ldr	r2, [r7, #4]
 8021f0c:	4413      	add	r3, r2
 8021f0e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021f12:	69fb      	ldr	r3, [r7, #28]
 8021f14:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8021f18:	3b01      	subs	r3, #1
 8021f1a:	00db      	lsls	r3, r3, #3
 8021f1c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8021f1e:	4413      	add	r3, r2
 8021f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021f24:	f7de fb5a 	bl	80005dc <__aeabi_dmul>
 8021f28:	4602      	mov	r2, r0
 8021f2a:	460b      	mov	r3, r1
 8021f2c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8021f30:	f7de f99e 	bl	8000270 <__adddf3>
 8021f34:	4602      	mov	r2, r0
 8021f36:	460b      	mov	r3, r1
 8021f38:	e9c7 2308 	strd	r2, r3, [r7, #32]
        ix++;
 8021f3c:	69fb      	ldr	r3, [r7, #28]
 8021f3e:	3301      	adds	r3, #1
 8021f40:	61fb      	str	r3, [r7, #28]
      for (ia = iac; ia <= d; ia++) {
 8021f42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021f44:	3301      	adds	r3, #1
 8021f46:	633b      	str	r3, [r7, #48]	; 0x30
 8021f48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8021f4a:	697b      	ldr	r3, [r7, #20]
 8021f4c:	429a      	cmp	r2, r3
 8021f4e:	ddd7      	ble.n	8021f00 <xgemv_NQlWbt2i+0x80>
      }

      y[b_iy] += c;
 8021f50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8021f52:	00db      	lsls	r3, r3, #3
 8021f54:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8021f56:	4413      	add	r3, r2
 8021f58:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021f5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8021f5e:	00db      	lsls	r3, r3, #3
 8021f60:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8021f62:	18d4      	adds	r4, r2, r3
 8021f64:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8021f68:	f7de f982 	bl	8000270 <__adddf3>
 8021f6c:	4602      	mov	r2, r0
 8021f6e:	460b      	mov	r3, r1
 8021f70:	e9c4 2300 	strd	r2, r3, [r4]
      b_iy++;
 8021f74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8021f76:	3301      	adds	r3, #1
 8021f78:	637b      	str	r3, [r7, #52]	; 0x34
    for (iac = ia0; iac <= b; iac += 6) {
 8021f7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021f7c:	3306      	adds	r3, #6
 8021f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8021f80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8021f82:	69bb      	ldr	r3, [r7, #24]
 8021f84:	429a      	cmp	r2, r3
 8021f86:	ddab      	ble.n	8021ee0 <xgemv_NQlWbt2i+0x60>
    }
  }
}
 8021f88:	bf00      	nop
 8021f8a:	373c      	adds	r7, #60	; 0x3c
 8021f8c:	46bd      	mov	sp, r7
 8021f8e:	bd90      	pop	{r4, r7, pc}

08021f90 <xgemv_fRiR1I1O>:
#include "rtwtypes.h"
#include "xgemv_fRiR1I1O.h"

void xgemv_fRiR1I1O(int32_T m, int32_T n, const real_T A[9], int32_T ia0, const
                    real_T x[9], int32_T ix0, real_T y[3])
{
 8021f90:	b590      	push	{r4, r7, lr}
 8021f92:	b08f      	sub	sp, #60	; 0x3c
 8021f94:	af00      	add	r7, sp, #0
 8021f96:	60f8      	str	r0, [r7, #12]
 8021f98:	60b9      	str	r1, [r7, #8]
 8021f9a:	607a      	str	r2, [r7, #4]
 8021f9c:	603b      	str	r3, [r7, #0]
  int32_T b_iy;
  int32_T ia;
  int32_T iac;
  if ((m != 0) && (n != 0)) {
 8021f9e:	68fb      	ldr	r3, [r7, #12]
 8021fa0:	2b00      	cmp	r3, #0
 8021fa2:	d077      	beq.n	8022094 <xgemv_fRiR1I1O+0x104>
 8021fa4:	68bb      	ldr	r3, [r7, #8]
 8021fa6:	2b00      	cmp	r3, #0
 8021fa8:	d074      	beq.n	8022094 <xgemv_fRiR1I1O+0x104>
    int32_T b;
    for (b_iy = 0; b_iy < n; b_iy++) {
 8021faa:	2300      	movs	r3, #0
 8021fac:	637b      	str	r3, [r7, #52]	; 0x34
 8021fae:	e00c      	b.n	8021fca <xgemv_fRiR1I1O+0x3a>
      y[b_iy] = 0.0;
 8021fb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8021fb2:	00db      	lsls	r3, r3, #3
 8021fb4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8021fb6:	18d1      	adds	r1, r2, r3
 8021fb8:	f04f 0200 	mov.w	r2, #0
 8021fbc:	f04f 0300 	mov.w	r3, #0
 8021fc0:	e9c1 2300 	strd	r2, r3, [r1]
    for (b_iy = 0; b_iy < n; b_iy++) {
 8021fc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8021fc6:	3301      	adds	r3, #1
 8021fc8:	637b      	str	r3, [r7, #52]	; 0x34
 8021fca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8021fcc:	68bb      	ldr	r3, [r7, #8]
 8021fce:	429a      	cmp	r2, r3
 8021fd0:	dbee      	blt.n	8021fb0 <xgemv_fRiR1I1O+0x20>
    }

    b_iy = 0;
 8021fd2:	2300      	movs	r3, #0
 8021fd4:	637b      	str	r3, [r7, #52]	; 0x34
    b = (n - 1) * 3 + ia0;
 8021fd6:	68bb      	ldr	r3, [r7, #8]
 8021fd8:	1e5a      	subs	r2, r3, #1
 8021fda:	4613      	mov	r3, r2
 8021fdc:	005b      	lsls	r3, r3, #1
 8021fde:	4413      	add	r3, r2
 8021fe0:	683a      	ldr	r2, [r7, #0]
 8021fe2:	4413      	add	r3, r2
 8021fe4:	61bb      	str	r3, [r7, #24]
    for (iac = ia0; iac <= b; iac += 3) {
 8021fe6:	683b      	ldr	r3, [r7, #0]
 8021fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8021fea:	e04f      	b.n	802208c <xgemv_fRiR1I1O+0xfc>
      real_T c;
      int32_T d;
      int32_T ix;
      ix = ix0;
 8021fec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8021fee:	61fb      	str	r3, [r7, #28]
      c = 0.0;
 8021ff0:	f04f 0200 	mov.w	r2, #0
 8021ff4:	f04f 0300 	mov.w	r3, #0
 8021ff8:	e9c7 2308 	strd	r2, r3, [r7, #32]
      d = (iac + m) - 1;
 8021ffc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8021ffe:	68fb      	ldr	r3, [r7, #12]
 8022000:	4413      	add	r3, r2
 8022002:	3b01      	subs	r3, #1
 8022004:	617b      	str	r3, [r7, #20]
      for (ia = iac; ia <= d; ia++) {
 8022006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022008:	633b      	str	r3, [r7, #48]	; 0x30
 802200a:	e023      	b.n	8022054 <xgemv_fRiR1I1O+0xc4>
        c += A[ia - 1] * x[ix - 1];
 802200c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802200e:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8022012:	3b01      	subs	r3, #1
 8022014:	00db      	lsls	r3, r3, #3
 8022016:	687a      	ldr	r2, [r7, #4]
 8022018:	4413      	add	r3, r2
 802201a:	e9d3 0100 	ldrd	r0, r1, [r3]
 802201e:	69fb      	ldr	r3, [r7, #28]
 8022020:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8022024:	3b01      	subs	r3, #1
 8022026:	00db      	lsls	r3, r3, #3
 8022028:	6cba      	ldr	r2, [r7, #72]	; 0x48
 802202a:	4413      	add	r3, r2
 802202c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022030:	f7de fad4 	bl	80005dc <__aeabi_dmul>
 8022034:	4602      	mov	r2, r0
 8022036:	460b      	mov	r3, r1
 8022038:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 802203c:	f7de f918 	bl	8000270 <__adddf3>
 8022040:	4602      	mov	r2, r0
 8022042:	460b      	mov	r3, r1
 8022044:	e9c7 2308 	strd	r2, r3, [r7, #32]
        ix++;
 8022048:	69fb      	ldr	r3, [r7, #28]
 802204a:	3301      	adds	r3, #1
 802204c:	61fb      	str	r3, [r7, #28]
      for (ia = iac; ia <= d; ia++) {
 802204e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8022050:	3301      	adds	r3, #1
 8022052:	633b      	str	r3, [r7, #48]	; 0x30
 8022054:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8022056:	697b      	ldr	r3, [r7, #20]
 8022058:	429a      	cmp	r2, r3
 802205a:	ddd7      	ble.n	802200c <xgemv_fRiR1I1O+0x7c>
      }

      y[b_iy] += c;
 802205c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802205e:	00db      	lsls	r3, r3, #3
 8022060:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8022062:	4413      	add	r3, r2
 8022064:	e9d3 0100 	ldrd	r0, r1, [r3]
 8022068:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802206a:	00db      	lsls	r3, r3, #3
 802206c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 802206e:	18d4      	adds	r4, r2, r3
 8022070:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8022074:	f7de f8fc 	bl	8000270 <__adddf3>
 8022078:	4602      	mov	r2, r0
 802207a:	460b      	mov	r3, r1
 802207c:	e9c4 2300 	strd	r2, r3, [r4]
      b_iy++;
 8022080:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8022082:	3301      	adds	r3, #1
 8022084:	637b      	str	r3, [r7, #52]	; 0x34
    for (iac = ia0; iac <= b; iac += 3) {
 8022086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022088:	3303      	adds	r3, #3
 802208a:	62fb      	str	r3, [r7, #44]	; 0x2c
 802208c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 802208e:	69bb      	ldr	r3, [r7, #24]
 8022090:	429a      	cmp	r2, r3
 8022092:	ddab      	ble.n	8021fec <xgemv_fRiR1I1O+0x5c>
    }
  }
}
 8022094:	bf00      	nop
 8022096:	373c      	adds	r7, #60	; 0x3c
 8022098:	46bd      	mov	sp, r7
 802209a:	bd90      	pop	{r4, r7, pc}

0802209c <xgerc_R09LiDgJ>:
#include "rtwtypes.h"
#include "xgerc_R09LiDgJ.h"

void xgerc_R09LiDgJ(int32_T m, int32_T n, real_T alpha1, int32_T ix0, const
                    real_T y[3], real_T A[18], int32_T ia0)
{
 802209c:	b5f0      	push	{r4, r5, r6, r7, lr}
 802209e:	b091      	sub	sp, #68	; 0x44
 80220a0:	af00      	add	r7, sp, #0
 80220a2:	6178      	str	r0, [r7, #20]
 80220a4:	6139      	str	r1, [r7, #16]
 80220a6:	ed87 0b02 	vstr	d0, [r7, #8]
 80220aa:	607a      	str	r2, [r7, #4]
 80220ac:	603b      	str	r3, [r7, #0]
  int32_T j;
  if (!(alpha1 == 0.0)) {
 80220ae:	f04f 0200 	mov.w	r2, #0
 80220b2:	f04f 0300 	mov.w	r3, #0
 80220b6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80220ba:	f7de fcf7 	bl	8000aac <__aeabi_dcmpeq>
 80220be:	4603      	mov	r3, r0
 80220c0:	2b00      	cmp	r3, #0
 80220c2:	d000      	beq.n	80220c6 <xgerc_R09LiDgJ+0x2a>

      jy++;
      jA += 6;
    }
  }
}
 80220c4:	e069      	b.n	802219a <xgerc_R09LiDgJ+0xfe>
    jA = ia0 - 1;
 80220c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80220c8:	3b01      	subs	r3, #1
 80220ca:	63bb      	str	r3, [r7, #56]	; 0x38
    jy = 0;
 80220cc:	2300      	movs	r3, #0
 80220ce:	637b      	str	r3, [r7, #52]	; 0x34
    for (j = 0; j < n; j++) {
 80220d0:	2300      	movs	r3, #0
 80220d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80220d4:	e05d      	b.n	8022192 <xgerc_R09LiDgJ+0xf6>
      if (y[jy] != 0.0) {
 80220d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80220d8:	00db      	lsls	r3, r3, #3
 80220da:	683a      	ldr	r2, [r7, #0]
 80220dc:	4413      	add	r3, r2
 80220de:	e9d3 0100 	ldrd	r0, r1, [r3]
 80220e2:	f04f 0200 	mov.w	r2, #0
 80220e6:	f04f 0300 	mov.w	r3, #0
 80220ea:	f7de fcdf 	bl	8000aac <__aeabi_dcmpeq>
 80220ee:	4603      	mov	r3, r0
 80220f0:	2b00      	cmp	r3, #0
 80220f2:	d145      	bne.n	8022180 <xgerc_R09LiDgJ+0xe4>
        temp = y[jy] * alpha1;
 80220f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80220f6:	00db      	lsls	r3, r3, #3
 80220f8:	683a      	ldr	r2, [r7, #0]
 80220fa:	4413      	add	r3, r2
 80220fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022100:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8022104:	f7de fa6a 	bl	80005dc <__aeabi_dmul>
 8022108:	4602      	mov	r2, r0
 802210a:	460b      	mov	r3, r1
 802210c:	e9c7 2308 	strd	r2, r3, [r7, #32]
        ix = ix0;
 8022110:	687b      	ldr	r3, [r7, #4]
 8022112:	62fb      	str	r3, [r7, #44]	; 0x2c
        ijA = jA;
 8022114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8022116:	633b      	str	r3, [r7, #48]	; 0x30
        b = m + jA;
 8022118:	697a      	ldr	r2, [r7, #20]
 802211a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802211c:	4413      	add	r3, r2
 802211e:	61fb      	str	r3, [r7, #28]
        while (ijA + 1 <= b) {
 8022120:	e02a      	b.n	8022178 <xgerc_R09LiDgJ+0xdc>
          A[ijA] += A[ix - 1] * temp;
 8022122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8022124:	00db      	lsls	r3, r3, #3
 8022126:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8022128:	4413      	add	r3, r2
 802212a:	e9d3 4500 	ldrd	r4, r5, [r3]
 802212e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022130:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8022134:	3b01      	subs	r3, #1
 8022136:	00db      	lsls	r3, r3, #3
 8022138:	6dba      	ldr	r2, [r7, #88]	; 0x58
 802213a:	4413      	add	r3, r2
 802213c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8022140:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8022144:	f7de fa4a 	bl	80005dc <__aeabi_dmul>
 8022148:	4602      	mov	r2, r0
 802214a:	460b      	mov	r3, r1
 802214c:	4610      	mov	r0, r2
 802214e:	4619      	mov	r1, r3
 8022150:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8022152:	00db      	lsls	r3, r3, #3
 8022154:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8022156:	18d6      	adds	r6, r2, r3
 8022158:	4602      	mov	r2, r0
 802215a:	460b      	mov	r3, r1
 802215c:	4620      	mov	r0, r4
 802215e:	4629      	mov	r1, r5
 8022160:	f7de f886 	bl	8000270 <__adddf3>
 8022164:	4602      	mov	r2, r0
 8022166:	460b      	mov	r3, r1
 8022168:	e9c6 2300 	strd	r2, r3, [r6]
          ix++;
 802216c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802216e:	3301      	adds	r3, #1
 8022170:	62fb      	str	r3, [r7, #44]	; 0x2c
          ijA++;
 8022172:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8022174:	3301      	adds	r3, #1
 8022176:	633b      	str	r3, [r7, #48]	; 0x30
        while (ijA + 1 <= b) {
 8022178:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 802217a:	69fb      	ldr	r3, [r7, #28]
 802217c:	429a      	cmp	r2, r3
 802217e:	dbd0      	blt.n	8022122 <xgerc_R09LiDgJ+0x86>
      jy++;
 8022180:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8022182:	3301      	adds	r3, #1
 8022184:	637b      	str	r3, [r7, #52]	; 0x34
      jA += 6;
 8022186:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8022188:	3306      	adds	r3, #6
 802218a:	63bb      	str	r3, [r7, #56]	; 0x38
    for (j = 0; j < n; j++) {
 802218c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802218e:	3301      	adds	r3, #1
 8022190:	63fb      	str	r3, [r7, #60]	; 0x3c
 8022192:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8022194:	693b      	ldr	r3, [r7, #16]
 8022196:	429a      	cmp	r2, r3
 8022198:	db9d      	blt.n	80220d6 <xgerc_R09LiDgJ+0x3a>
}
 802219a:	bf00      	nop
 802219c:	3744      	adds	r7, #68	; 0x44
 802219e:	46bd      	mov	sp, r7
 80221a0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080221a2 <xgerc_tNNiazQU>:
#include "rtwtypes.h"
#include "xgerc_tNNiazQU.h"

void xgerc_tNNiazQU(int32_T m, int32_T n, real_T alpha1, int32_T ix0, const
                    real_T y[3], real_T A[9], int32_T ia0)
{
 80221a2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80221a4:	b091      	sub	sp, #68	; 0x44
 80221a6:	af00      	add	r7, sp, #0
 80221a8:	6178      	str	r0, [r7, #20]
 80221aa:	6139      	str	r1, [r7, #16]
 80221ac:	ed87 0b02 	vstr	d0, [r7, #8]
 80221b0:	607a      	str	r2, [r7, #4]
 80221b2:	603b      	str	r3, [r7, #0]
  int32_T j;
  if (!(alpha1 == 0.0)) {
 80221b4:	f04f 0200 	mov.w	r2, #0
 80221b8:	f04f 0300 	mov.w	r3, #0
 80221bc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80221c0:	f7de fc74 	bl	8000aac <__aeabi_dcmpeq>
 80221c4:	4603      	mov	r3, r0
 80221c6:	2b00      	cmp	r3, #0
 80221c8:	d000      	beq.n	80221cc <xgerc_tNNiazQU+0x2a>

      jy++;
      jA += 3;
    }
  }
}
 80221ca:	e069      	b.n	80222a0 <xgerc_tNNiazQU+0xfe>
    jA = ia0 - 1;
 80221cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80221ce:	3b01      	subs	r3, #1
 80221d0:	63bb      	str	r3, [r7, #56]	; 0x38
    jy = 0;
 80221d2:	2300      	movs	r3, #0
 80221d4:	637b      	str	r3, [r7, #52]	; 0x34
    for (j = 0; j < n; j++) {
 80221d6:	2300      	movs	r3, #0
 80221d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80221da:	e05d      	b.n	8022298 <xgerc_tNNiazQU+0xf6>
      if (y[jy] != 0.0) {
 80221dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80221de:	00db      	lsls	r3, r3, #3
 80221e0:	683a      	ldr	r2, [r7, #0]
 80221e2:	4413      	add	r3, r2
 80221e4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80221e8:	f04f 0200 	mov.w	r2, #0
 80221ec:	f04f 0300 	mov.w	r3, #0
 80221f0:	f7de fc5c 	bl	8000aac <__aeabi_dcmpeq>
 80221f4:	4603      	mov	r3, r0
 80221f6:	2b00      	cmp	r3, #0
 80221f8:	d145      	bne.n	8022286 <xgerc_tNNiazQU+0xe4>
        temp = y[jy] * alpha1;
 80221fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80221fc:	00db      	lsls	r3, r3, #3
 80221fe:	683a      	ldr	r2, [r7, #0]
 8022200:	4413      	add	r3, r2
 8022202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022206:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 802220a:	f7de f9e7 	bl	80005dc <__aeabi_dmul>
 802220e:	4602      	mov	r2, r0
 8022210:	460b      	mov	r3, r1
 8022212:	e9c7 2308 	strd	r2, r3, [r7, #32]
        ix = ix0;
 8022216:	687b      	ldr	r3, [r7, #4]
 8022218:	62fb      	str	r3, [r7, #44]	; 0x2c
        ijA = jA;
 802221a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802221c:	633b      	str	r3, [r7, #48]	; 0x30
        b = m + jA;
 802221e:	697a      	ldr	r2, [r7, #20]
 8022220:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8022222:	4413      	add	r3, r2
 8022224:	61fb      	str	r3, [r7, #28]
        while (ijA + 1 <= b) {
 8022226:	e02a      	b.n	802227e <xgerc_tNNiazQU+0xdc>
          A[ijA] += A[ix - 1] * temp;
 8022228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802222a:	00db      	lsls	r3, r3, #3
 802222c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 802222e:	4413      	add	r3, r2
 8022230:	e9d3 4500 	ldrd	r4, r5, [r3]
 8022234:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022236:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 802223a:	3b01      	subs	r3, #1
 802223c:	00db      	lsls	r3, r3, #3
 802223e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8022240:	4413      	add	r3, r2
 8022242:	e9d3 0100 	ldrd	r0, r1, [r3]
 8022246:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 802224a:	f7de f9c7 	bl	80005dc <__aeabi_dmul>
 802224e:	4602      	mov	r2, r0
 8022250:	460b      	mov	r3, r1
 8022252:	4610      	mov	r0, r2
 8022254:	4619      	mov	r1, r3
 8022256:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8022258:	00db      	lsls	r3, r3, #3
 802225a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 802225c:	18d6      	adds	r6, r2, r3
 802225e:	4602      	mov	r2, r0
 8022260:	460b      	mov	r3, r1
 8022262:	4620      	mov	r0, r4
 8022264:	4629      	mov	r1, r5
 8022266:	f7de f803 	bl	8000270 <__adddf3>
 802226a:	4602      	mov	r2, r0
 802226c:	460b      	mov	r3, r1
 802226e:	e9c6 2300 	strd	r2, r3, [r6]
          ix++;
 8022272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022274:	3301      	adds	r3, #1
 8022276:	62fb      	str	r3, [r7, #44]	; 0x2c
          ijA++;
 8022278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802227a:	3301      	adds	r3, #1
 802227c:	633b      	str	r3, [r7, #48]	; 0x30
        while (ijA + 1 <= b) {
 802227e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8022280:	69fb      	ldr	r3, [r7, #28]
 8022282:	429a      	cmp	r2, r3
 8022284:	dbd0      	blt.n	8022228 <xgerc_tNNiazQU+0x86>
      jy++;
 8022286:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8022288:	3301      	adds	r3, #1
 802228a:	637b      	str	r3, [r7, #52]	; 0x34
      jA += 3;
 802228c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802228e:	3303      	adds	r3, #3
 8022290:	63bb      	str	r3, [r7, #56]	; 0x38
    for (j = 0; j < n; j++) {
 8022292:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8022294:	3301      	adds	r3, #1
 8022296:	63fb      	str	r3, [r7, #60]	; 0x3c
 8022298:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 802229a:	693b      	ldr	r3, [r7, #16]
 802229c:	429a      	cmp	r2, r3
 802229e:	db9d      	blt.n	80221dc <xgerc_tNNiazQU+0x3a>
}
 80222a0:	bf00      	nop
 80222a2:	3744      	adds	r7, #68	; 0x44
 80222a4:	46bd      	mov	sp, r7
 80222a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080222a8 <xnrm2_7bm34mDQ>:
#include "rtwtypes.h"
#include "xnrm2_7bm34mDQ.h"
#include <math.h>

real_T xnrm2_7bm34mDQ(int32_T n, const real_T x[6], int32_T ix0)
{
 80222a8:	b580      	push	{r7, lr}
 80222aa:	b092      	sub	sp, #72	; 0x48
 80222ac:	af00      	add	r7, sp, #0
 80222ae:	60f8      	str	r0, [r7, #12]
 80222b0:	60b9      	str	r1, [r7, #8]
 80222b2:	607a      	str	r2, [r7, #4]
  real_T y;
  int32_T k;
  y = 0.0;
 80222b4:	f04f 0200 	mov.w	r2, #0
 80222b8:	f04f 0300 	mov.w	r3, #0
 80222bc:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  if (n >= 1) {
 80222c0:	68fb      	ldr	r3, [r7, #12]
 80222c2:	2b00      	cmp	r3, #0
 80222c4:	f340 8090 	ble.w	80223e8 <xnrm2_7bm34mDQ+0x140>
    if (n == 1) {
 80222c8:	68fb      	ldr	r3, [r7, #12]
 80222ca:	2b01      	cmp	r3, #1
 80222cc:	d10e      	bne.n	80222ec <xnrm2_7bm34mDQ+0x44>
      y = fabs(x[ix0 - 1]);
 80222ce:	687b      	ldr	r3, [r7, #4]
 80222d0:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80222d4:	3b01      	subs	r3, #1
 80222d6:	00db      	lsls	r3, r3, #3
 80222d8:	68ba      	ldr	r2, [r7, #8]
 80222da:	4413      	add	r3, r2
 80222dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80222e0:	4611      	mov	r1, r2
 80222e2:	6439      	str	r1, [r7, #64]	; 0x40
 80222e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80222e8:	647b      	str	r3, [r7, #68]	; 0x44
 80222ea:	e07d      	b.n	80223e8 <xnrm2_7bm34mDQ+0x140>
    } else {
      real_T scale;
      int32_T kend;
      scale = 3.3121686421112381E-170;
 80222ec:	f04f 0200 	mov.w	r2, #0
 80222f0:	f04f 53e6 	mov.w	r3, #482344960	; 0x1cc00000
 80222f4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
      kend = (ix0 + n) - 1;
 80222f8:	687a      	ldr	r2, [r7, #4]
 80222fa:	68fb      	ldr	r3, [r7, #12]
 80222fc:	4413      	add	r3, r2
 80222fe:	3b01      	subs	r3, #1
 8022300:	62fb      	str	r3, [r7, #44]	; 0x2c
      for (k = ix0; k <= kend; k++) {
 8022302:	687b      	ldr	r3, [r7, #4]
 8022304:	63fb      	str	r3, [r7, #60]	; 0x3c
 8022306:	e05d      	b.n	80223c4 <xnrm2_7bm34mDQ+0x11c>
        real_T absxk;
        absxk = fabs(x[k - 1]);
 8022308:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802230a:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 802230e:	3b01      	subs	r3, #1
 8022310:	00db      	lsls	r3, r3, #3
 8022312:	68ba      	ldr	r2, [r7, #8]
 8022314:	4413      	add	r3, r2
 8022316:	e9d3 2300 	ldrd	r2, r3, [r3]
 802231a:	4611      	mov	r1, r2
 802231c:	6239      	str	r1, [r7, #32]
 802231e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8022322:	627b      	str	r3, [r7, #36]	; 0x24
        if (absxk > scale) {
 8022324:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8022328:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 802232c:	f7de fbe6 	bl	8000afc <__aeabi_dcmpgt>
 8022330:	4603      	mov	r3, r0
 8022332:	2b00      	cmp	r3, #0
 8022334:	d029      	beq.n	802238a <xnrm2_7bm34mDQ+0xe2>
          real_T t;
          t = scale / absxk;
 8022336:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 802233a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 802233e:	f7de fa77 	bl	8000830 <__aeabi_ddiv>
 8022342:	4602      	mov	r2, r0
 8022344:	460b      	mov	r3, r1
 8022346:	e9c7 2304 	strd	r2, r3, [r7, #16]
          y = y * t * t + 1.0;
 802234a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 802234e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8022352:	f7de f943 	bl	80005dc <__aeabi_dmul>
 8022356:	4602      	mov	r2, r0
 8022358:	460b      	mov	r3, r1
 802235a:	4610      	mov	r0, r2
 802235c:	4619      	mov	r1, r3
 802235e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8022362:	f7de f93b 	bl	80005dc <__aeabi_dmul>
 8022366:	4602      	mov	r2, r0
 8022368:	460b      	mov	r3, r1
 802236a:	4610      	mov	r0, r2
 802236c:	4619      	mov	r1, r3
 802236e:	f04f 0200 	mov.w	r2, #0
 8022372:	4b23      	ldr	r3, [pc, #140]	; (8022400 <xnrm2_7bm34mDQ+0x158>)
 8022374:	f7dd ff7c 	bl	8000270 <__adddf3>
 8022378:	4602      	mov	r2, r0
 802237a:	460b      	mov	r3, r1
 802237c:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
          scale = absxk;
 8022380:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8022384:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8022388:	e019      	b.n	80223be <xnrm2_7bm34mDQ+0x116>
        } else {
          real_T t;
          t = absxk / scale;
 802238a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 802238e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8022392:	f7de fa4d 	bl	8000830 <__aeabi_ddiv>
 8022396:	4602      	mov	r2, r0
 8022398:	460b      	mov	r3, r1
 802239a:	e9c7 2306 	strd	r2, r3, [r7, #24]
          y += t * t;
 802239e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80223a2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80223a6:	f7de f919 	bl	80005dc <__aeabi_dmul>
 80223aa:	4602      	mov	r2, r0
 80223ac:	460b      	mov	r3, r1
 80223ae:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80223b2:	f7dd ff5d 	bl	8000270 <__adddf3>
 80223b6:	4602      	mov	r2, r0
 80223b8:	460b      	mov	r3, r1
 80223ba:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
      for (k = ix0; k <= kend; k++) {
 80223be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80223c0:	3301      	adds	r3, #1
 80223c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80223c4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80223c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80223c8:	429a      	cmp	r2, r3
 80223ca:	dd9d      	ble.n	8022308 <xnrm2_7bm34mDQ+0x60>
        }
      }

      y = scale * sqrt(y);
 80223cc:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 80223d0:	f00c faa6 	bl	802e920 <sqrt>
 80223d4:	ec53 2b10 	vmov	r2, r3, d0
 80223d8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80223dc:	f7de f8fe 	bl	80005dc <__aeabi_dmul>
 80223e0:	4602      	mov	r2, r0
 80223e2:	460b      	mov	r3, r1
 80223e4:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    }
  }

  return y;
 80223e8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80223ec:	ec43 2b17 	vmov	d7, r2, r3
}
 80223f0:	eeb0 0a47 	vmov.f32	s0, s14
 80223f4:	eef0 0a67 	vmov.f32	s1, s15
 80223f8:	3748      	adds	r7, #72	; 0x48
 80223fa:	46bd      	mov	sp, r7
 80223fc:	bd80      	pop	{r7, pc}
 80223fe:	bf00      	nop
 8022400:	3ff00000 	.word	0x3ff00000

08022404 <xnrm2_Mnmxg9YT>:
#include "rtwtypes.h"
#include "xnrm2_Mnmxg9YT.h"
#include <math.h>

real_T xnrm2_Mnmxg9YT(int32_T n, const real_T x[2], int32_T ix0)
{
 8022404:	b580      	push	{r7, lr}
 8022406:	b092      	sub	sp, #72	; 0x48
 8022408:	af00      	add	r7, sp, #0
 802240a:	60f8      	str	r0, [r7, #12]
 802240c:	60b9      	str	r1, [r7, #8]
 802240e:	607a      	str	r2, [r7, #4]
  real_T y;
  int32_T k;
  y = 0.0;
 8022410:	f04f 0200 	mov.w	r2, #0
 8022414:	f04f 0300 	mov.w	r3, #0
 8022418:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  if (n >= 1) {
 802241c:	68fb      	ldr	r3, [r7, #12]
 802241e:	2b00      	cmp	r3, #0
 8022420:	f340 8090 	ble.w	8022544 <xnrm2_Mnmxg9YT+0x140>
    if (n == 1) {
 8022424:	68fb      	ldr	r3, [r7, #12]
 8022426:	2b01      	cmp	r3, #1
 8022428:	d10e      	bne.n	8022448 <xnrm2_Mnmxg9YT+0x44>
      y = fabs(x[ix0 - 1]);
 802242a:	687b      	ldr	r3, [r7, #4]
 802242c:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8022430:	3b01      	subs	r3, #1
 8022432:	00db      	lsls	r3, r3, #3
 8022434:	68ba      	ldr	r2, [r7, #8]
 8022436:	4413      	add	r3, r2
 8022438:	e9d3 2300 	ldrd	r2, r3, [r3]
 802243c:	4611      	mov	r1, r2
 802243e:	6439      	str	r1, [r7, #64]	; 0x40
 8022440:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8022444:	647b      	str	r3, [r7, #68]	; 0x44
 8022446:	e07d      	b.n	8022544 <xnrm2_Mnmxg9YT+0x140>
    } else {
      real_T scale;
      int32_T kend;
      scale = 3.3121686421112381E-170;
 8022448:	f04f 0200 	mov.w	r2, #0
 802244c:	f04f 53e6 	mov.w	r3, #482344960	; 0x1cc00000
 8022450:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
      kend = (ix0 + n) - 1;
 8022454:	687a      	ldr	r2, [r7, #4]
 8022456:	68fb      	ldr	r3, [r7, #12]
 8022458:	4413      	add	r3, r2
 802245a:	3b01      	subs	r3, #1
 802245c:	62fb      	str	r3, [r7, #44]	; 0x2c
      for (k = ix0; k <= kend; k++) {
 802245e:	687b      	ldr	r3, [r7, #4]
 8022460:	63fb      	str	r3, [r7, #60]	; 0x3c
 8022462:	e05d      	b.n	8022520 <xnrm2_Mnmxg9YT+0x11c>
        real_T absxk;
        absxk = fabs(x[k - 1]);
 8022464:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8022466:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 802246a:	3b01      	subs	r3, #1
 802246c:	00db      	lsls	r3, r3, #3
 802246e:	68ba      	ldr	r2, [r7, #8]
 8022470:	4413      	add	r3, r2
 8022472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022476:	4611      	mov	r1, r2
 8022478:	6239      	str	r1, [r7, #32]
 802247a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 802247e:	627b      	str	r3, [r7, #36]	; 0x24
        if (absxk > scale) {
 8022480:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8022484:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8022488:	f7de fb38 	bl	8000afc <__aeabi_dcmpgt>
 802248c:	4603      	mov	r3, r0
 802248e:	2b00      	cmp	r3, #0
 8022490:	d029      	beq.n	80224e6 <xnrm2_Mnmxg9YT+0xe2>
          real_T t;
          t = scale / absxk;
 8022492:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8022496:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 802249a:	f7de f9c9 	bl	8000830 <__aeabi_ddiv>
 802249e:	4602      	mov	r2, r0
 80224a0:	460b      	mov	r3, r1
 80224a2:	e9c7 2304 	strd	r2, r3, [r7, #16]
          y = y * t * t + 1.0;
 80224a6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80224aa:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80224ae:	f7de f895 	bl	80005dc <__aeabi_dmul>
 80224b2:	4602      	mov	r2, r0
 80224b4:	460b      	mov	r3, r1
 80224b6:	4610      	mov	r0, r2
 80224b8:	4619      	mov	r1, r3
 80224ba:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80224be:	f7de f88d 	bl	80005dc <__aeabi_dmul>
 80224c2:	4602      	mov	r2, r0
 80224c4:	460b      	mov	r3, r1
 80224c6:	4610      	mov	r0, r2
 80224c8:	4619      	mov	r1, r3
 80224ca:	f04f 0200 	mov.w	r2, #0
 80224ce:	4b23      	ldr	r3, [pc, #140]	; (802255c <xnrm2_Mnmxg9YT+0x158>)
 80224d0:	f7dd fece 	bl	8000270 <__adddf3>
 80224d4:	4602      	mov	r2, r0
 80224d6:	460b      	mov	r3, r1
 80224d8:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
          scale = absxk;
 80224dc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80224e0:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 80224e4:	e019      	b.n	802251a <xnrm2_Mnmxg9YT+0x116>
        } else {
          real_T t;
          t = absxk / scale;
 80224e6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80224ea:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80224ee:	f7de f99f 	bl	8000830 <__aeabi_ddiv>
 80224f2:	4602      	mov	r2, r0
 80224f4:	460b      	mov	r3, r1
 80224f6:	e9c7 2306 	strd	r2, r3, [r7, #24]
          y += t * t;
 80224fa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80224fe:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8022502:	f7de f86b 	bl	80005dc <__aeabi_dmul>
 8022506:	4602      	mov	r2, r0
 8022508:	460b      	mov	r3, r1
 802250a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 802250e:	f7dd feaf 	bl	8000270 <__adddf3>
 8022512:	4602      	mov	r2, r0
 8022514:	460b      	mov	r3, r1
 8022516:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
      for (k = ix0; k <= kend; k++) {
 802251a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802251c:	3301      	adds	r3, #1
 802251e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8022520:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8022522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022524:	429a      	cmp	r2, r3
 8022526:	dd9d      	ble.n	8022464 <xnrm2_Mnmxg9YT+0x60>
        }
      }

      y = scale * sqrt(y);
 8022528:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 802252c:	f00c f9f8 	bl	802e920 <sqrt>
 8022530:	ec53 2b10 	vmov	r2, r3, d0
 8022534:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8022538:	f7de f850 	bl	80005dc <__aeabi_dmul>
 802253c:	4602      	mov	r2, r0
 802253e:	460b      	mov	r3, r1
 8022540:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    }
  }

  return y;
 8022544:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8022548:	ec43 2b17 	vmov	d7, r2, r3
}
 802254c:	eeb0 0a47 	vmov.f32	s0, s14
 8022550:	eef0 0a67 	vmov.f32	s1, s15
 8022554:	3748      	adds	r7, #72	; 0x48
 8022556:	46bd      	mov	sp, r7
 8022558:	bd80      	pop	{r7, pc}
 802255a:	bf00      	nop
 802255c:	3ff00000 	.word	0x3ff00000

08022560 <xnrm2_Rlk0oxWw>:
#include "rtwtypes.h"
#include "xnrm2_Rlk0oxWw.h"
#include <math.h>

real_T xnrm2_Rlk0oxWw(int32_T n, const real_T x[3], int32_T ix0)
{
 8022560:	b580      	push	{r7, lr}
 8022562:	b092      	sub	sp, #72	; 0x48
 8022564:	af00      	add	r7, sp, #0
 8022566:	60f8      	str	r0, [r7, #12]
 8022568:	60b9      	str	r1, [r7, #8]
 802256a:	607a      	str	r2, [r7, #4]
  real_T y;
  int32_T k;
  y = 0.0;
 802256c:	f04f 0200 	mov.w	r2, #0
 8022570:	f04f 0300 	mov.w	r3, #0
 8022574:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  if (n >= 1) {
 8022578:	68fb      	ldr	r3, [r7, #12]
 802257a:	2b00      	cmp	r3, #0
 802257c:	f340 8090 	ble.w	80226a0 <xnrm2_Rlk0oxWw+0x140>
    if (n == 1) {
 8022580:	68fb      	ldr	r3, [r7, #12]
 8022582:	2b01      	cmp	r3, #1
 8022584:	d10e      	bne.n	80225a4 <xnrm2_Rlk0oxWw+0x44>
      y = fabs(x[ix0 - 1]);
 8022586:	687b      	ldr	r3, [r7, #4]
 8022588:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 802258c:	3b01      	subs	r3, #1
 802258e:	00db      	lsls	r3, r3, #3
 8022590:	68ba      	ldr	r2, [r7, #8]
 8022592:	4413      	add	r3, r2
 8022594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022598:	4611      	mov	r1, r2
 802259a:	6439      	str	r1, [r7, #64]	; 0x40
 802259c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80225a0:	647b      	str	r3, [r7, #68]	; 0x44
 80225a2:	e07d      	b.n	80226a0 <xnrm2_Rlk0oxWw+0x140>
    } else {
      real_T scale;
      int32_T kend;
      scale = 3.3121686421112381E-170;
 80225a4:	f04f 0200 	mov.w	r2, #0
 80225a8:	f04f 53e6 	mov.w	r3, #482344960	; 0x1cc00000
 80225ac:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
      kend = (ix0 + n) - 1;
 80225b0:	687a      	ldr	r2, [r7, #4]
 80225b2:	68fb      	ldr	r3, [r7, #12]
 80225b4:	4413      	add	r3, r2
 80225b6:	3b01      	subs	r3, #1
 80225b8:	62fb      	str	r3, [r7, #44]	; 0x2c
      for (k = ix0; k <= kend; k++) {
 80225ba:	687b      	ldr	r3, [r7, #4]
 80225bc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80225be:	e05d      	b.n	802267c <xnrm2_Rlk0oxWw+0x11c>
        real_T absxk;
        absxk = fabs(x[k - 1]);
 80225c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80225c2:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80225c6:	3b01      	subs	r3, #1
 80225c8:	00db      	lsls	r3, r3, #3
 80225ca:	68ba      	ldr	r2, [r7, #8]
 80225cc:	4413      	add	r3, r2
 80225ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80225d2:	4611      	mov	r1, r2
 80225d4:	6239      	str	r1, [r7, #32]
 80225d6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80225da:	627b      	str	r3, [r7, #36]	; 0x24
        if (absxk > scale) {
 80225dc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80225e0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80225e4:	f7de fa8a 	bl	8000afc <__aeabi_dcmpgt>
 80225e8:	4603      	mov	r3, r0
 80225ea:	2b00      	cmp	r3, #0
 80225ec:	d029      	beq.n	8022642 <xnrm2_Rlk0oxWw+0xe2>
          real_T t;
          t = scale / absxk;
 80225ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80225f2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80225f6:	f7de f91b 	bl	8000830 <__aeabi_ddiv>
 80225fa:	4602      	mov	r2, r0
 80225fc:	460b      	mov	r3, r1
 80225fe:	e9c7 2304 	strd	r2, r3, [r7, #16]
          y = y * t * t + 1.0;
 8022602:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8022606:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 802260a:	f7dd ffe7 	bl	80005dc <__aeabi_dmul>
 802260e:	4602      	mov	r2, r0
 8022610:	460b      	mov	r3, r1
 8022612:	4610      	mov	r0, r2
 8022614:	4619      	mov	r1, r3
 8022616:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 802261a:	f7dd ffdf 	bl	80005dc <__aeabi_dmul>
 802261e:	4602      	mov	r2, r0
 8022620:	460b      	mov	r3, r1
 8022622:	4610      	mov	r0, r2
 8022624:	4619      	mov	r1, r3
 8022626:	f04f 0200 	mov.w	r2, #0
 802262a:	4b23      	ldr	r3, [pc, #140]	; (80226b8 <xnrm2_Rlk0oxWw+0x158>)
 802262c:	f7dd fe20 	bl	8000270 <__adddf3>
 8022630:	4602      	mov	r2, r0
 8022632:	460b      	mov	r3, r1
 8022634:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
          scale = absxk;
 8022638:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 802263c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8022640:	e019      	b.n	8022676 <xnrm2_Rlk0oxWw+0x116>
        } else {
          real_T t;
          t = absxk / scale;
 8022642:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8022646:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 802264a:	f7de f8f1 	bl	8000830 <__aeabi_ddiv>
 802264e:	4602      	mov	r2, r0
 8022650:	460b      	mov	r3, r1
 8022652:	e9c7 2306 	strd	r2, r3, [r7, #24]
          y += t * t;
 8022656:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 802265a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 802265e:	f7dd ffbd 	bl	80005dc <__aeabi_dmul>
 8022662:	4602      	mov	r2, r0
 8022664:	460b      	mov	r3, r1
 8022666:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 802266a:	f7dd fe01 	bl	8000270 <__adddf3>
 802266e:	4602      	mov	r2, r0
 8022670:	460b      	mov	r3, r1
 8022672:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
      for (k = ix0; k <= kend; k++) {
 8022676:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8022678:	3301      	adds	r3, #1
 802267a:	63fb      	str	r3, [r7, #60]	; 0x3c
 802267c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 802267e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022680:	429a      	cmp	r2, r3
 8022682:	dd9d      	ble.n	80225c0 <xnrm2_Rlk0oxWw+0x60>
        }
      }

      y = scale * sqrt(y);
 8022684:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 8022688:	f00c f94a 	bl	802e920 <sqrt>
 802268c:	ec53 2b10 	vmov	r2, r3, d0
 8022690:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8022694:	f7dd ffa2 	bl	80005dc <__aeabi_dmul>
 8022698:	4602      	mov	r2, r0
 802269a:	460b      	mov	r3, r1
 802269c:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    }
  }

  return y;
 80226a0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80226a4:	ec43 2b17 	vmov	d7, r2, r3
}
 80226a8:	eeb0 0a47 	vmov.f32	s0, s14
 80226ac:	eef0 0a67 	vmov.f32	s1, s15
 80226b0:	3748      	adds	r7, #72	; 0x48
 80226b2:	46bd      	mov	sp, r7
 80226b4:	bd80      	pop	{r7, pc}
 80226b6:	bf00      	nop
 80226b8:	3ff00000 	.word	0x3ff00000

080226bc <xnrm2_nLdASVZH>:
#include "rtwtypes.h"
#include "xnrm2_nLdASVZH.h"
#include <math.h>

real_T xnrm2_nLdASVZH(int32_T n, const real_T x[18], int32_T ix0)
{
 80226bc:	b580      	push	{r7, lr}
 80226be:	b092      	sub	sp, #72	; 0x48
 80226c0:	af00      	add	r7, sp, #0
 80226c2:	60f8      	str	r0, [r7, #12]
 80226c4:	60b9      	str	r1, [r7, #8]
 80226c6:	607a      	str	r2, [r7, #4]
  real_T y;
  int32_T k;
  y = 0.0;
 80226c8:	f04f 0200 	mov.w	r2, #0
 80226cc:	f04f 0300 	mov.w	r3, #0
 80226d0:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  if (n >= 1) {
 80226d4:	68fb      	ldr	r3, [r7, #12]
 80226d6:	2b00      	cmp	r3, #0
 80226d8:	f340 8090 	ble.w	80227fc <xnrm2_nLdASVZH+0x140>
    if (n == 1) {
 80226dc:	68fb      	ldr	r3, [r7, #12]
 80226de:	2b01      	cmp	r3, #1
 80226e0:	d10e      	bne.n	8022700 <xnrm2_nLdASVZH+0x44>
      y = fabs(x[ix0 - 1]);
 80226e2:	687b      	ldr	r3, [r7, #4]
 80226e4:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80226e8:	3b01      	subs	r3, #1
 80226ea:	00db      	lsls	r3, r3, #3
 80226ec:	68ba      	ldr	r2, [r7, #8]
 80226ee:	4413      	add	r3, r2
 80226f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80226f4:	4611      	mov	r1, r2
 80226f6:	6439      	str	r1, [r7, #64]	; 0x40
 80226f8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80226fc:	647b      	str	r3, [r7, #68]	; 0x44
 80226fe:	e07d      	b.n	80227fc <xnrm2_nLdASVZH+0x140>
    } else {
      real_T scale;
      int32_T kend;
      scale = 3.3121686421112381E-170;
 8022700:	f04f 0200 	mov.w	r2, #0
 8022704:	f04f 53e6 	mov.w	r3, #482344960	; 0x1cc00000
 8022708:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
      kend = (ix0 + n) - 1;
 802270c:	687a      	ldr	r2, [r7, #4]
 802270e:	68fb      	ldr	r3, [r7, #12]
 8022710:	4413      	add	r3, r2
 8022712:	3b01      	subs	r3, #1
 8022714:	62fb      	str	r3, [r7, #44]	; 0x2c
      for (k = ix0; k <= kend; k++) {
 8022716:	687b      	ldr	r3, [r7, #4]
 8022718:	63fb      	str	r3, [r7, #60]	; 0x3c
 802271a:	e05d      	b.n	80227d8 <xnrm2_nLdASVZH+0x11c>
        real_T absxk;
        absxk = fabs(x[k - 1]);
 802271c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802271e:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8022722:	3b01      	subs	r3, #1
 8022724:	00db      	lsls	r3, r3, #3
 8022726:	68ba      	ldr	r2, [r7, #8]
 8022728:	4413      	add	r3, r2
 802272a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802272e:	4611      	mov	r1, r2
 8022730:	6239      	str	r1, [r7, #32]
 8022732:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8022736:	627b      	str	r3, [r7, #36]	; 0x24
        if (absxk > scale) {
 8022738:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 802273c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8022740:	f7de f9dc 	bl	8000afc <__aeabi_dcmpgt>
 8022744:	4603      	mov	r3, r0
 8022746:	2b00      	cmp	r3, #0
 8022748:	d029      	beq.n	802279e <xnrm2_nLdASVZH+0xe2>
          real_T t;
          t = scale / absxk;
 802274a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 802274e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8022752:	f7de f86d 	bl	8000830 <__aeabi_ddiv>
 8022756:	4602      	mov	r2, r0
 8022758:	460b      	mov	r3, r1
 802275a:	e9c7 2304 	strd	r2, r3, [r7, #16]
          y = y * t * t + 1.0;
 802275e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8022762:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8022766:	f7dd ff39 	bl	80005dc <__aeabi_dmul>
 802276a:	4602      	mov	r2, r0
 802276c:	460b      	mov	r3, r1
 802276e:	4610      	mov	r0, r2
 8022770:	4619      	mov	r1, r3
 8022772:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8022776:	f7dd ff31 	bl	80005dc <__aeabi_dmul>
 802277a:	4602      	mov	r2, r0
 802277c:	460b      	mov	r3, r1
 802277e:	4610      	mov	r0, r2
 8022780:	4619      	mov	r1, r3
 8022782:	f04f 0200 	mov.w	r2, #0
 8022786:	4b23      	ldr	r3, [pc, #140]	; (8022814 <xnrm2_nLdASVZH+0x158>)
 8022788:	f7dd fd72 	bl	8000270 <__adddf3>
 802278c:	4602      	mov	r2, r0
 802278e:	460b      	mov	r3, r1
 8022790:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
          scale = absxk;
 8022794:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8022798:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 802279c:	e019      	b.n	80227d2 <xnrm2_nLdASVZH+0x116>
        } else {
          real_T t;
          t = absxk / scale;
 802279e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80227a2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80227a6:	f7de f843 	bl	8000830 <__aeabi_ddiv>
 80227aa:	4602      	mov	r2, r0
 80227ac:	460b      	mov	r3, r1
 80227ae:	e9c7 2306 	strd	r2, r3, [r7, #24]
          y += t * t;
 80227b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80227b6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80227ba:	f7dd ff0f 	bl	80005dc <__aeabi_dmul>
 80227be:	4602      	mov	r2, r0
 80227c0:	460b      	mov	r3, r1
 80227c2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80227c6:	f7dd fd53 	bl	8000270 <__adddf3>
 80227ca:	4602      	mov	r2, r0
 80227cc:	460b      	mov	r3, r1
 80227ce:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
      for (k = ix0; k <= kend; k++) {
 80227d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80227d4:	3301      	adds	r3, #1
 80227d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80227d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80227da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80227dc:	429a      	cmp	r2, r3
 80227de:	dd9d      	ble.n	802271c <xnrm2_nLdASVZH+0x60>
        }
      }

      y = scale * sqrt(y);
 80227e0:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 80227e4:	f00c f89c 	bl	802e920 <sqrt>
 80227e8:	ec53 2b10 	vmov	r2, r3, d0
 80227ec:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80227f0:	f7dd fef4 	bl	80005dc <__aeabi_dmul>
 80227f4:	4602      	mov	r2, r0
 80227f6:	460b      	mov	r3, r1
 80227f8:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    }
  }

  return y;
 80227fc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8022800:	ec43 2b17 	vmov	d7, r2, r3
}
 8022804:	eeb0 0a47 	vmov.f32	s0, s14
 8022808:	eef0 0a67 	vmov.f32	s1, s15
 802280c:	3748      	adds	r7, #72	; 0x48
 802280e:	46bd      	mov	sp, r7
 8022810:	bd80      	pop	{r7, pc}
 8022812:	bf00      	nop
 8022814:	3ff00000 	.word	0x3ff00000

08022818 <xnrm2_xDOlDEtw>:
#include "rtwtypes.h"
#include "xnrm2_xDOlDEtw.h"
#include <math.h>

real_T xnrm2_xDOlDEtw(int32_T n, const real_T x[9], int32_T ix0)
{
 8022818:	b580      	push	{r7, lr}
 802281a:	b092      	sub	sp, #72	; 0x48
 802281c:	af00      	add	r7, sp, #0
 802281e:	60f8      	str	r0, [r7, #12]
 8022820:	60b9      	str	r1, [r7, #8]
 8022822:	607a      	str	r2, [r7, #4]
  real_T y;
  int32_T k;
  y = 0.0;
 8022824:	f04f 0200 	mov.w	r2, #0
 8022828:	f04f 0300 	mov.w	r3, #0
 802282c:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  if (n >= 1) {
 8022830:	68fb      	ldr	r3, [r7, #12]
 8022832:	2b00      	cmp	r3, #0
 8022834:	f340 8090 	ble.w	8022958 <xnrm2_xDOlDEtw+0x140>
    if (n == 1) {
 8022838:	68fb      	ldr	r3, [r7, #12]
 802283a:	2b01      	cmp	r3, #1
 802283c:	d10e      	bne.n	802285c <xnrm2_xDOlDEtw+0x44>
      y = fabs(x[ix0 - 1]);
 802283e:	687b      	ldr	r3, [r7, #4]
 8022840:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8022844:	3b01      	subs	r3, #1
 8022846:	00db      	lsls	r3, r3, #3
 8022848:	68ba      	ldr	r2, [r7, #8]
 802284a:	4413      	add	r3, r2
 802284c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022850:	4611      	mov	r1, r2
 8022852:	6439      	str	r1, [r7, #64]	; 0x40
 8022854:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8022858:	647b      	str	r3, [r7, #68]	; 0x44
 802285a:	e07d      	b.n	8022958 <xnrm2_xDOlDEtw+0x140>
    } else {
      real_T scale;
      int32_T kend;
      scale = 3.3121686421112381E-170;
 802285c:	f04f 0200 	mov.w	r2, #0
 8022860:	f04f 53e6 	mov.w	r3, #482344960	; 0x1cc00000
 8022864:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
      kend = (ix0 + n) - 1;
 8022868:	687a      	ldr	r2, [r7, #4]
 802286a:	68fb      	ldr	r3, [r7, #12]
 802286c:	4413      	add	r3, r2
 802286e:	3b01      	subs	r3, #1
 8022870:	62fb      	str	r3, [r7, #44]	; 0x2c
      for (k = ix0; k <= kend; k++) {
 8022872:	687b      	ldr	r3, [r7, #4]
 8022874:	63fb      	str	r3, [r7, #60]	; 0x3c
 8022876:	e05d      	b.n	8022934 <xnrm2_xDOlDEtw+0x11c>
        real_T absxk;
        absxk = fabs(x[k - 1]);
 8022878:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802287a:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 802287e:	3b01      	subs	r3, #1
 8022880:	00db      	lsls	r3, r3, #3
 8022882:	68ba      	ldr	r2, [r7, #8]
 8022884:	4413      	add	r3, r2
 8022886:	e9d3 2300 	ldrd	r2, r3, [r3]
 802288a:	4611      	mov	r1, r2
 802288c:	6239      	str	r1, [r7, #32]
 802288e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8022892:	627b      	str	r3, [r7, #36]	; 0x24
        if (absxk > scale) {
 8022894:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8022898:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 802289c:	f7de f92e 	bl	8000afc <__aeabi_dcmpgt>
 80228a0:	4603      	mov	r3, r0
 80228a2:	2b00      	cmp	r3, #0
 80228a4:	d029      	beq.n	80228fa <xnrm2_xDOlDEtw+0xe2>
          real_T t;
          t = scale / absxk;
 80228a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80228aa:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80228ae:	f7dd ffbf 	bl	8000830 <__aeabi_ddiv>
 80228b2:	4602      	mov	r2, r0
 80228b4:	460b      	mov	r3, r1
 80228b6:	e9c7 2304 	strd	r2, r3, [r7, #16]
          y = y * t * t + 1.0;
 80228ba:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80228be:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80228c2:	f7dd fe8b 	bl	80005dc <__aeabi_dmul>
 80228c6:	4602      	mov	r2, r0
 80228c8:	460b      	mov	r3, r1
 80228ca:	4610      	mov	r0, r2
 80228cc:	4619      	mov	r1, r3
 80228ce:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80228d2:	f7dd fe83 	bl	80005dc <__aeabi_dmul>
 80228d6:	4602      	mov	r2, r0
 80228d8:	460b      	mov	r3, r1
 80228da:	4610      	mov	r0, r2
 80228dc:	4619      	mov	r1, r3
 80228de:	f04f 0200 	mov.w	r2, #0
 80228e2:	4b23      	ldr	r3, [pc, #140]	; (8022970 <xnrm2_xDOlDEtw+0x158>)
 80228e4:	f7dd fcc4 	bl	8000270 <__adddf3>
 80228e8:	4602      	mov	r2, r0
 80228ea:	460b      	mov	r3, r1
 80228ec:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
          scale = absxk;
 80228f0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80228f4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 80228f8:	e019      	b.n	802292e <xnrm2_xDOlDEtw+0x116>
        } else {
          real_T t;
          t = absxk / scale;
 80228fa:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80228fe:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8022902:	f7dd ff95 	bl	8000830 <__aeabi_ddiv>
 8022906:	4602      	mov	r2, r0
 8022908:	460b      	mov	r3, r1
 802290a:	e9c7 2306 	strd	r2, r3, [r7, #24]
          y += t * t;
 802290e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8022912:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8022916:	f7dd fe61 	bl	80005dc <__aeabi_dmul>
 802291a:	4602      	mov	r2, r0
 802291c:	460b      	mov	r3, r1
 802291e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8022922:	f7dd fca5 	bl	8000270 <__adddf3>
 8022926:	4602      	mov	r2, r0
 8022928:	460b      	mov	r3, r1
 802292a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
      for (k = ix0; k <= kend; k++) {
 802292e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8022930:	3301      	adds	r3, #1
 8022932:	63fb      	str	r3, [r7, #60]	; 0x3c
 8022934:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8022936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022938:	429a      	cmp	r2, r3
 802293a:	dd9d      	ble.n	8022878 <xnrm2_xDOlDEtw+0x60>
        }
      }

      y = scale * sqrt(y);
 802293c:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 8022940:	f00b ffee 	bl	802e920 <sqrt>
 8022944:	ec53 2b10 	vmov	r2, r3, d0
 8022948:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 802294c:	f7dd fe46 	bl	80005dc <__aeabi_dmul>
 8022950:	4602      	mov	r2, r0
 8022952:	460b      	mov	r3, r1
 8022954:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    }
  }

  return y;
 8022958:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 802295c:	ec43 2b17 	vmov	d7, r2, r3
}
 8022960:	eeb0 0a47 	vmov.f32	s0, s14
 8022964:	eef0 0a67 	vmov.f32	s1, s15
 8022968:	3748      	adds	r7, #72	; 0x48
 802296a:	46bd      	mov	sp, r7
 802296c:	bd80      	pop	{r7, pc}
 802296e:	bf00      	nop
 8022970:	3ff00000 	.word	0x3ff00000

08022974 <xrot_i7f01JoJ>:
#include "rtwtypes.h"
#include "xrot_i7f01JoJ.h"

void xrot_i7f01JoJ(real_T x[9], int32_T ix0, int32_T iy0, real_T c, real_T s)
{
 8022974:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8022978:	b08c      	sub	sp, #48	; 0x30
 802297a:	af00      	add	r7, sp, #0
 802297c:	61f8      	str	r0, [r7, #28]
 802297e:	61b9      	str	r1, [r7, #24]
 8022980:	617a      	str	r2, [r7, #20]
 8022982:	ed87 0b02 	vstr	d0, [r7, #8]
 8022986:	ed87 1b00 	vstr	d1, [r7]
  real_T temp;
  real_T temp_tmp;
  temp = x[iy0 - 1];
 802298a:	697b      	ldr	r3, [r7, #20]
 802298c:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8022990:	3b01      	subs	r3, #1
 8022992:	00db      	lsls	r3, r3, #3
 8022994:	69fa      	ldr	r2, [r7, #28]
 8022996:	4413      	add	r3, r2
 8022998:	e9d3 2300 	ldrd	r2, r3, [r3]
 802299c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  temp_tmp = x[ix0 - 1];
 80229a0:	69bb      	ldr	r3, [r7, #24]
 80229a2:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80229a6:	3b01      	subs	r3, #1
 80229a8:	00db      	lsls	r3, r3, #3
 80229aa:	69fa      	ldr	r2, [r7, #28]
 80229ac:	4413      	add	r3, r2
 80229ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80229b2:	e9c7 2308 	strd	r2, r3, [r7, #32]
  x[iy0 - 1] = temp * c - temp_tmp * s;
 80229b6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80229ba:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80229be:	f7dd fe0d 	bl	80005dc <__aeabi_dmul>
 80229c2:	4602      	mov	r2, r0
 80229c4:	460b      	mov	r3, r1
 80229c6:	4690      	mov	r8, r2
 80229c8:	4699      	mov	r9, r3
 80229ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80229ce:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80229d2:	f7dd fe03 	bl	80005dc <__aeabi_dmul>
 80229d6:	4602      	mov	r2, r0
 80229d8:	460b      	mov	r3, r1
 80229da:	4610      	mov	r0, r2
 80229dc:	4619      	mov	r1, r3
 80229de:	697b      	ldr	r3, [r7, #20]
 80229e0:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80229e4:	3b01      	subs	r3, #1
 80229e6:	00db      	lsls	r3, r3, #3
 80229e8:	69fa      	ldr	r2, [r7, #28]
 80229ea:	18d4      	adds	r4, r2, r3
 80229ec:	4602      	mov	r2, r0
 80229ee:	460b      	mov	r3, r1
 80229f0:	4640      	mov	r0, r8
 80229f2:	4649      	mov	r1, r9
 80229f4:	f7dd fc3a 	bl	800026c <__aeabi_dsub>
 80229f8:	4602      	mov	r2, r0
 80229fa:	460b      	mov	r3, r1
 80229fc:	e9c4 2300 	strd	r2, r3, [r4]
  x[ix0 - 1] = temp_tmp * c + temp * s;
 8022a00:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8022a04:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8022a08:	f7dd fde8 	bl	80005dc <__aeabi_dmul>
 8022a0c:	4602      	mov	r2, r0
 8022a0e:	460b      	mov	r3, r1
 8022a10:	4690      	mov	r8, r2
 8022a12:	4699      	mov	r9, r3
 8022a14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8022a18:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8022a1c:	f7dd fdde 	bl	80005dc <__aeabi_dmul>
 8022a20:	4602      	mov	r2, r0
 8022a22:	460b      	mov	r3, r1
 8022a24:	4610      	mov	r0, r2
 8022a26:	4619      	mov	r1, r3
 8022a28:	69bb      	ldr	r3, [r7, #24]
 8022a2a:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8022a2e:	3b01      	subs	r3, #1
 8022a30:	00db      	lsls	r3, r3, #3
 8022a32:	69fa      	ldr	r2, [r7, #28]
 8022a34:	18d4      	adds	r4, r2, r3
 8022a36:	4602      	mov	r2, r0
 8022a38:	460b      	mov	r3, r1
 8022a3a:	4640      	mov	r0, r8
 8022a3c:	4649      	mov	r1, r9
 8022a3e:	f7dd fc17 	bl	8000270 <__adddf3>
 8022a42:	4602      	mov	r2, r0
 8022a44:	460b      	mov	r3, r1
 8022a46:	e9c4 2300 	strd	r2, r3, [r4]
  temp = x[ix0] * c + x[iy0] * s;
 8022a4a:	69bb      	ldr	r3, [r7, #24]
 8022a4c:	00db      	lsls	r3, r3, #3
 8022a4e:	69fa      	ldr	r2, [r7, #28]
 8022a50:	4413      	add	r3, r2
 8022a52:	e9d3 0100 	ldrd	r0, r1, [r3]
 8022a56:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8022a5a:	f7dd fdbf 	bl	80005dc <__aeabi_dmul>
 8022a5e:	4602      	mov	r2, r0
 8022a60:	460b      	mov	r3, r1
 8022a62:	4614      	mov	r4, r2
 8022a64:	461d      	mov	r5, r3
 8022a66:	697b      	ldr	r3, [r7, #20]
 8022a68:	00db      	lsls	r3, r3, #3
 8022a6a:	69fa      	ldr	r2, [r7, #28]
 8022a6c:	4413      	add	r3, r2
 8022a6e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8022a72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8022a76:	f7dd fdb1 	bl	80005dc <__aeabi_dmul>
 8022a7a:	4602      	mov	r2, r0
 8022a7c:	460b      	mov	r3, r1
 8022a7e:	4620      	mov	r0, r4
 8022a80:	4629      	mov	r1, r5
 8022a82:	f7dd fbf5 	bl	8000270 <__adddf3>
 8022a86:	4602      	mov	r2, r0
 8022a88:	460b      	mov	r3, r1
 8022a8a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  x[iy0] = x[iy0] * c - x[ix0] * s;
 8022a8e:	697b      	ldr	r3, [r7, #20]
 8022a90:	00db      	lsls	r3, r3, #3
 8022a92:	69fa      	ldr	r2, [r7, #28]
 8022a94:	4413      	add	r3, r2
 8022a96:	e9d3 0100 	ldrd	r0, r1, [r3]
 8022a9a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8022a9e:	f7dd fd9d 	bl	80005dc <__aeabi_dmul>
 8022aa2:	4602      	mov	r2, r0
 8022aa4:	460b      	mov	r3, r1
 8022aa6:	4690      	mov	r8, r2
 8022aa8:	4699      	mov	r9, r3
 8022aaa:	69bb      	ldr	r3, [r7, #24]
 8022aac:	00db      	lsls	r3, r3, #3
 8022aae:	69fa      	ldr	r2, [r7, #28]
 8022ab0:	4413      	add	r3, r2
 8022ab2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8022ab6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8022aba:	f7dd fd8f 	bl	80005dc <__aeabi_dmul>
 8022abe:	4602      	mov	r2, r0
 8022ac0:	460b      	mov	r3, r1
 8022ac2:	4610      	mov	r0, r2
 8022ac4:	4619      	mov	r1, r3
 8022ac6:	697b      	ldr	r3, [r7, #20]
 8022ac8:	00db      	lsls	r3, r3, #3
 8022aca:	69fa      	ldr	r2, [r7, #28]
 8022acc:	18d4      	adds	r4, r2, r3
 8022ace:	4602      	mov	r2, r0
 8022ad0:	460b      	mov	r3, r1
 8022ad2:	4640      	mov	r0, r8
 8022ad4:	4649      	mov	r1, r9
 8022ad6:	f7dd fbc9 	bl	800026c <__aeabi_dsub>
 8022ada:	4602      	mov	r2, r0
 8022adc:	460b      	mov	r3, r1
 8022ade:	e9c4 2300 	strd	r2, r3, [r4]
  x[ix0] = temp;
 8022ae2:	69bb      	ldr	r3, [r7, #24]
 8022ae4:	00db      	lsls	r3, r3, #3
 8022ae6:	69fa      	ldr	r2, [r7, #28]
 8022ae8:	18d1      	adds	r1, r2, r3
 8022aea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8022aee:	e9c1 2300 	strd	r2, r3, [r1]
  temp = x[iy0 + 1];
 8022af2:	697b      	ldr	r3, [r7, #20]
 8022af4:	3301      	adds	r3, #1
 8022af6:	00db      	lsls	r3, r3, #3
 8022af8:	69fa      	ldr	r2, [r7, #28]
 8022afa:	4413      	add	r3, r2
 8022afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022b00:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  temp_tmp = x[ix0 + 1];
 8022b04:	69bb      	ldr	r3, [r7, #24]
 8022b06:	3301      	adds	r3, #1
 8022b08:	00db      	lsls	r3, r3, #3
 8022b0a:	69fa      	ldr	r2, [r7, #28]
 8022b0c:	4413      	add	r3, r2
 8022b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022b12:	e9c7 2308 	strd	r2, r3, [r7, #32]
  x[iy0 + 1] = temp * c - temp_tmp * s;
 8022b16:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8022b1a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8022b1e:	f7dd fd5d 	bl	80005dc <__aeabi_dmul>
 8022b22:	4602      	mov	r2, r0
 8022b24:	460b      	mov	r3, r1
 8022b26:	4690      	mov	r8, r2
 8022b28:	4699      	mov	r9, r3
 8022b2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8022b2e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8022b32:	f7dd fd53 	bl	80005dc <__aeabi_dmul>
 8022b36:	4602      	mov	r2, r0
 8022b38:	460b      	mov	r3, r1
 8022b3a:	4610      	mov	r0, r2
 8022b3c:	4619      	mov	r1, r3
 8022b3e:	697b      	ldr	r3, [r7, #20]
 8022b40:	3301      	adds	r3, #1
 8022b42:	00db      	lsls	r3, r3, #3
 8022b44:	69fa      	ldr	r2, [r7, #28]
 8022b46:	18d4      	adds	r4, r2, r3
 8022b48:	4602      	mov	r2, r0
 8022b4a:	460b      	mov	r3, r1
 8022b4c:	4640      	mov	r0, r8
 8022b4e:	4649      	mov	r1, r9
 8022b50:	f7dd fb8c 	bl	800026c <__aeabi_dsub>
 8022b54:	4602      	mov	r2, r0
 8022b56:	460b      	mov	r3, r1
 8022b58:	e9c4 2300 	strd	r2, r3, [r4]
  x[ix0 + 1] = temp_tmp * c + temp * s;
 8022b5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8022b60:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8022b64:	f7dd fd3a 	bl	80005dc <__aeabi_dmul>
 8022b68:	4602      	mov	r2, r0
 8022b6a:	460b      	mov	r3, r1
 8022b6c:	4690      	mov	r8, r2
 8022b6e:	4699      	mov	r9, r3
 8022b70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8022b74:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8022b78:	f7dd fd30 	bl	80005dc <__aeabi_dmul>
 8022b7c:	4602      	mov	r2, r0
 8022b7e:	460b      	mov	r3, r1
 8022b80:	4610      	mov	r0, r2
 8022b82:	4619      	mov	r1, r3
 8022b84:	69bb      	ldr	r3, [r7, #24]
 8022b86:	3301      	adds	r3, #1
 8022b88:	00db      	lsls	r3, r3, #3
 8022b8a:	69fa      	ldr	r2, [r7, #28]
 8022b8c:	18d4      	adds	r4, r2, r3
 8022b8e:	4602      	mov	r2, r0
 8022b90:	460b      	mov	r3, r1
 8022b92:	4640      	mov	r0, r8
 8022b94:	4649      	mov	r1, r9
 8022b96:	f7dd fb6b 	bl	8000270 <__adddf3>
 8022b9a:	4602      	mov	r2, r0
 8022b9c:	460b      	mov	r3, r1
 8022b9e:	e9c4 2300 	strd	r2, r3, [r4]
}
 8022ba2:	bf00      	nop
 8022ba4:	3730      	adds	r7, #48	; 0x30
 8022ba6:	46bd      	mov	sp, r7
 8022ba8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08022bac <xrotg_XzIjz1eG>:
#include "rtwtypes.h"
#include "xrotg_XzIjz1eG.h"
#include <math.h>

void xrotg_XzIjz1eG(real_T *a, real_T *b, real_T *c, real_T *s)
{
 8022bac:	b5b0      	push	{r4, r5, r7, lr}
 8022bae:	b090      	sub	sp, #64	; 0x40
 8022bb0:	af00      	add	r7, sp, #0
 8022bb2:	60f8      	str	r0, [r7, #12]
 8022bb4:	60b9      	str	r1, [r7, #8]
 8022bb6:	607a      	str	r2, [r7, #4]
 8022bb8:	603b      	str	r3, [r7, #0]
  real_T absa;
  real_T absb;
  real_T roe;
  real_T scale;
  roe = *b;
 8022bba:	68bb      	ldr	r3, [r7, #8]
 8022bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022bc0:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  absa = fabs(*a);
 8022bc4:	68fb      	ldr	r3, [r7, #12]
 8022bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022bca:	4611      	mov	r1, r2
 8022bcc:	62b9      	str	r1, [r7, #40]	; 0x28
 8022bce:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8022bd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  absb = fabs(*b);
 8022bd4:	68bb      	ldr	r3, [r7, #8]
 8022bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022bda:	4611      	mov	r1, r2
 8022bdc:	6239      	str	r1, [r7, #32]
 8022bde:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8022be2:	627b      	str	r3, [r7, #36]	; 0x24
  if (absa > absb) {
 8022be4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8022be8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8022bec:	f7dd ff86 	bl	8000afc <__aeabi_dcmpgt>
 8022bf0:	4603      	mov	r3, r0
 8022bf2:	2b00      	cmp	r3, #0
 8022bf4:	d004      	beq.n	8022c00 <xrotg_XzIjz1eG+0x54>
    roe = *a;
 8022bf6:	68fb      	ldr	r3, [r7, #12]
 8022bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022bfc:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  }

  scale = absa + absb;
 8022c00:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8022c04:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8022c08:	f7dd fb32 	bl	8000270 <__adddf3>
 8022c0c:	4602      	mov	r2, r0
 8022c0e:	460b      	mov	r3, r1
 8022c10:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  if (scale == 0.0) {
 8022c14:	f04f 0200 	mov.w	r2, #0
 8022c18:	f04f 0300 	mov.w	r3, #0
 8022c1c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8022c20:	f7dd ff44 	bl	8000aac <__aeabi_dcmpeq>
 8022c24:	4603      	mov	r3, r0
 8022c26:	2b00      	cmp	r3, #0
 8022c28:	d01b      	beq.n	8022c62 <xrotg_XzIjz1eG+0xb6>
    *s = 0.0;
 8022c2a:	6839      	ldr	r1, [r7, #0]
 8022c2c:	f04f 0200 	mov.w	r2, #0
 8022c30:	f04f 0300 	mov.w	r3, #0
 8022c34:	e9c1 2300 	strd	r2, r3, [r1]
    *c = 1.0;
 8022c38:	6879      	ldr	r1, [r7, #4]
 8022c3a:	f04f 0200 	mov.w	r2, #0
 8022c3e:	4b59      	ldr	r3, [pc, #356]	; (8022da4 <xrotg_XzIjz1eG+0x1f8>)
 8022c40:	e9c1 2300 	strd	r2, r3, [r1]
    *a = 0.0;
 8022c44:	68f9      	ldr	r1, [r7, #12]
 8022c46:	f04f 0200 	mov.w	r2, #0
 8022c4a:	f04f 0300 	mov.w	r3, #0
 8022c4e:	e9c1 2300 	strd	r2, r3, [r1]
    *b = 0.0;
 8022c52:	68b9      	ldr	r1, [r7, #8]
 8022c54:	f04f 0200 	mov.w	r2, #0
 8022c58:	f04f 0300 	mov.w	r3, #0
 8022c5c:	e9c1 2300 	strd	r2, r3, [r1]
      *b = 1.0;
    }

    *a = scale;
  }
}
 8022c60:	e09b      	b.n	8022d9a <xrotg_XzIjz1eG+0x1ee>
    ads = absa / scale;
 8022c62:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8022c66:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8022c6a:	f7dd fde1 	bl	8000830 <__aeabi_ddiv>
 8022c6e:	4602      	mov	r2, r0
 8022c70:	460b      	mov	r3, r1
 8022c72:	e9c7 2306 	strd	r2, r3, [r7, #24]
    bds = absb / scale;
 8022c76:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8022c7a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8022c7e:	f7dd fdd7 	bl	8000830 <__aeabi_ddiv>
 8022c82:	4602      	mov	r2, r0
 8022c84:	460b      	mov	r3, r1
 8022c86:	e9c7 2304 	strd	r2, r3, [r7, #16]
    scale *= sqrt(ads * ads + bds * bds);
 8022c8a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8022c8e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8022c92:	f7dd fca3 	bl	80005dc <__aeabi_dmul>
 8022c96:	4602      	mov	r2, r0
 8022c98:	460b      	mov	r3, r1
 8022c9a:	4614      	mov	r4, r2
 8022c9c:	461d      	mov	r5, r3
 8022c9e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8022ca2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8022ca6:	f7dd fc99 	bl	80005dc <__aeabi_dmul>
 8022caa:	4602      	mov	r2, r0
 8022cac:	460b      	mov	r3, r1
 8022cae:	4620      	mov	r0, r4
 8022cb0:	4629      	mov	r1, r5
 8022cb2:	f7dd fadd 	bl	8000270 <__adddf3>
 8022cb6:	4602      	mov	r2, r0
 8022cb8:	460b      	mov	r3, r1
 8022cba:	ec43 2b17 	vmov	d7, r2, r3
 8022cbe:	eeb0 0a47 	vmov.f32	s0, s14
 8022cc2:	eef0 0a67 	vmov.f32	s1, s15
 8022cc6:	f00b fe2b 	bl	802e920 <sqrt>
 8022cca:	ec53 2b10 	vmov	r2, r3, d0
 8022cce:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8022cd2:	f7dd fc83 	bl	80005dc <__aeabi_dmul>
 8022cd6:	4602      	mov	r2, r0
 8022cd8:	460b      	mov	r3, r1
 8022cda:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    if (roe < 0.0) {
 8022cde:	f04f 0200 	mov.w	r2, #0
 8022ce2:	f04f 0300 	mov.w	r3, #0
 8022ce6:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8022cea:	f7dd fee9 	bl	8000ac0 <__aeabi_dcmplt>
 8022cee:	4603      	mov	r3, r0
 8022cf0:	2b00      	cmp	r3, #0
 8022cf2:	d005      	beq.n	8022d00 <xrotg_XzIjz1eG+0x154>
      scale = -scale;
 8022cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8022cf6:	633b      	str	r3, [r7, #48]	; 0x30
 8022cf8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8022cfa:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8022cfe:	637b      	str	r3, [r7, #52]	; 0x34
    *c = *a / scale;
 8022d00:	68fb      	ldr	r3, [r7, #12]
 8022d02:	e9d3 0100 	ldrd	r0, r1, [r3]
 8022d06:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8022d0a:	f7dd fd91 	bl	8000830 <__aeabi_ddiv>
 8022d0e:	4602      	mov	r2, r0
 8022d10:	460b      	mov	r3, r1
 8022d12:	6879      	ldr	r1, [r7, #4]
 8022d14:	e9c1 2300 	strd	r2, r3, [r1]
    *s = *b / scale;
 8022d18:	68bb      	ldr	r3, [r7, #8]
 8022d1a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8022d1e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8022d22:	f7dd fd85 	bl	8000830 <__aeabi_ddiv>
 8022d26:	4602      	mov	r2, r0
 8022d28:	460b      	mov	r3, r1
 8022d2a:	6839      	ldr	r1, [r7, #0]
 8022d2c:	e9c1 2300 	strd	r2, r3, [r1]
    if (absa > absb) {
 8022d30:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8022d34:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8022d38:	f7dd fee0 	bl	8000afc <__aeabi_dcmpgt>
 8022d3c:	4603      	mov	r3, r0
 8022d3e:	2b00      	cmp	r3, #0
 8022d40:	d006      	beq.n	8022d50 <xrotg_XzIjz1eG+0x1a4>
      *b = *s;
 8022d42:	683b      	ldr	r3, [r7, #0]
 8022d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022d48:	68b9      	ldr	r1, [r7, #8]
 8022d4a:	e9c1 2300 	strd	r2, r3, [r1]
 8022d4e:	e01f      	b.n	8022d90 <xrotg_XzIjz1eG+0x1e4>
    } else if (*c != 0.0) {
 8022d50:	687b      	ldr	r3, [r7, #4]
 8022d52:	e9d3 0100 	ldrd	r0, r1, [r3]
 8022d56:	f04f 0200 	mov.w	r2, #0
 8022d5a:	f04f 0300 	mov.w	r3, #0
 8022d5e:	f7dd fea5 	bl	8000aac <__aeabi_dcmpeq>
 8022d62:	4603      	mov	r3, r0
 8022d64:	2b00      	cmp	r3, #0
 8022d66:	d10d      	bne.n	8022d84 <xrotg_XzIjz1eG+0x1d8>
      *b = 1.0 / *c;
 8022d68:	687b      	ldr	r3, [r7, #4]
 8022d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022d6e:	f04f 0000 	mov.w	r0, #0
 8022d72:	490c      	ldr	r1, [pc, #48]	; (8022da4 <xrotg_XzIjz1eG+0x1f8>)
 8022d74:	f7dd fd5c 	bl	8000830 <__aeabi_ddiv>
 8022d78:	4602      	mov	r2, r0
 8022d7a:	460b      	mov	r3, r1
 8022d7c:	68b9      	ldr	r1, [r7, #8]
 8022d7e:	e9c1 2300 	strd	r2, r3, [r1]
 8022d82:	e005      	b.n	8022d90 <xrotg_XzIjz1eG+0x1e4>
      *b = 1.0;
 8022d84:	68b9      	ldr	r1, [r7, #8]
 8022d86:	f04f 0200 	mov.w	r2, #0
 8022d8a:	4b06      	ldr	r3, [pc, #24]	; (8022da4 <xrotg_XzIjz1eG+0x1f8>)
 8022d8c:	e9c1 2300 	strd	r2, r3, [r1]
    *a = scale;
 8022d90:	68f9      	ldr	r1, [r7, #12]
 8022d92:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8022d96:	e9c1 2300 	strd	r2, r3, [r1]
}
 8022d9a:	bf00      	nop
 8022d9c:	3740      	adds	r7, #64	; 0x40
 8022d9e:	46bd      	mov	sp, r7
 8022da0:	bdb0      	pop	{r4, r5, r7, pc}
 8022da2:	bf00      	nop
 8022da4:	3ff00000 	.word	0x3ff00000

08022da8 <xscal_59GtRAwv>:
#include "rtwtypes.h"
#include "xscal_59GtRAwv.h"

void xscal_59GtRAwv(int32_T n, real_T a, real_T x[9], int32_T ix0)
{
 8022da8:	b590      	push	{r4, r7, lr}
 8022daa:	b089      	sub	sp, #36	; 0x24
 8022dac:	af00      	add	r7, sp, #0
 8022dae:	6178      	str	r0, [r7, #20]
 8022db0:	ed87 0b02 	vstr	d0, [r7, #8]
 8022db4:	6139      	str	r1, [r7, #16]
 8022db6:	607a      	str	r2, [r7, #4]
  int32_T b;
  int32_T k;
  b = (ix0 + n) - 1;
 8022db8:	687a      	ldr	r2, [r7, #4]
 8022dba:	697b      	ldr	r3, [r7, #20]
 8022dbc:	4413      	add	r3, r2
 8022dbe:	3b01      	subs	r3, #1
 8022dc0:	61bb      	str	r3, [r7, #24]
  for (k = ix0; k <= b; k++) {
 8022dc2:	687b      	ldr	r3, [r7, #4]
 8022dc4:	61fb      	str	r3, [r7, #28]
 8022dc6:	e01a      	b.n	8022dfe <xscal_59GtRAwv+0x56>
    x[k - 1] *= a;
 8022dc8:	69fb      	ldr	r3, [r7, #28]
 8022dca:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8022dce:	3b01      	subs	r3, #1
 8022dd0:	00db      	lsls	r3, r3, #3
 8022dd2:	693a      	ldr	r2, [r7, #16]
 8022dd4:	4413      	add	r3, r2
 8022dd6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8022dda:	69fb      	ldr	r3, [r7, #28]
 8022ddc:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8022de0:	3b01      	subs	r3, #1
 8022de2:	00db      	lsls	r3, r3, #3
 8022de4:	693a      	ldr	r2, [r7, #16]
 8022de6:	18d4      	adds	r4, r2, r3
 8022de8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8022dec:	f7dd fbf6 	bl	80005dc <__aeabi_dmul>
 8022df0:	4602      	mov	r2, r0
 8022df2:	460b      	mov	r3, r1
 8022df4:	e9c4 2300 	strd	r2, r3, [r4]
  for (k = ix0; k <= b; k++) {
 8022df8:	69fb      	ldr	r3, [r7, #28]
 8022dfa:	3301      	adds	r3, #1
 8022dfc:	61fb      	str	r3, [r7, #28]
 8022dfe:	69fa      	ldr	r2, [r7, #28]
 8022e00:	69bb      	ldr	r3, [r7, #24]
 8022e02:	429a      	cmp	r2, r3
 8022e04:	dde0      	ble.n	8022dc8 <xscal_59GtRAwv+0x20>
  }
}
 8022e06:	bf00      	nop
 8022e08:	bf00      	nop
 8022e0a:	3724      	adds	r7, #36	; 0x24
 8022e0c:	46bd      	mov	sp, r7
 8022e0e:	bd90      	pop	{r4, r7, pc}

08022e10 <xscal_PLmmUlD2>:
#include "rtwtypes.h"
#include "xscal_PLmmUlD2.h"

void xscal_PLmmUlD2(int32_T n, real_T a, real_T x[3], int32_T ix0)
{
 8022e10:	b590      	push	{r4, r7, lr}
 8022e12:	b089      	sub	sp, #36	; 0x24
 8022e14:	af00      	add	r7, sp, #0
 8022e16:	6178      	str	r0, [r7, #20]
 8022e18:	ed87 0b02 	vstr	d0, [r7, #8]
 8022e1c:	6139      	str	r1, [r7, #16]
 8022e1e:	607a      	str	r2, [r7, #4]
  int32_T b;
  int32_T k;
  b = (ix0 + n) - 1;
 8022e20:	687a      	ldr	r2, [r7, #4]
 8022e22:	697b      	ldr	r3, [r7, #20]
 8022e24:	4413      	add	r3, r2
 8022e26:	3b01      	subs	r3, #1
 8022e28:	61bb      	str	r3, [r7, #24]
  for (k = ix0; k <= b; k++) {
 8022e2a:	687b      	ldr	r3, [r7, #4]
 8022e2c:	61fb      	str	r3, [r7, #28]
 8022e2e:	e01a      	b.n	8022e66 <xscal_PLmmUlD2+0x56>
    x[k - 1] *= a;
 8022e30:	69fb      	ldr	r3, [r7, #28]
 8022e32:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8022e36:	3b01      	subs	r3, #1
 8022e38:	00db      	lsls	r3, r3, #3
 8022e3a:	693a      	ldr	r2, [r7, #16]
 8022e3c:	4413      	add	r3, r2
 8022e3e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8022e42:	69fb      	ldr	r3, [r7, #28]
 8022e44:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8022e48:	3b01      	subs	r3, #1
 8022e4a:	00db      	lsls	r3, r3, #3
 8022e4c:	693a      	ldr	r2, [r7, #16]
 8022e4e:	18d4      	adds	r4, r2, r3
 8022e50:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8022e54:	f7dd fbc2 	bl	80005dc <__aeabi_dmul>
 8022e58:	4602      	mov	r2, r0
 8022e5a:	460b      	mov	r3, r1
 8022e5c:	e9c4 2300 	strd	r2, r3, [r4]
  for (k = ix0; k <= b; k++) {
 8022e60:	69fb      	ldr	r3, [r7, #28]
 8022e62:	3301      	adds	r3, #1
 8022e64:	61fb      	str	r3, [r7, #28]
 8022e66:	69fa      	ldr	r2, [r7, #28]
 8022e68:	69bb      	ldr	r3, [r7, #24]
 8022e6a:	429a      	cmp	r2, r3
 8022e6c:	dde0      	ble.n	8022e30 <xscal_PLmmUlD2+0x20>
  }
}
 8022e6e:	bf00      	nop
 8022e70:	bf00      	nop
 8022e72:	3724      	adds	r7, #36	; 0x24
 8022e74:	46bd      	mov	sp, r7
 8022e76:	bd90      	pop	{r4, r7, pc}

08022e78 <xscal_eaAxXsvQ>:
#include "rtwtypes.h"
#include "xscal_eaAxXsvQ.h"

void xscal_eaAxXsvQ(real_T a, real_T x[9], int32_T ix0)
{
 8022e78:	b590      	push	{r4, r7, lr}
 8022e7a:	b087      	sub	sp, #28
 8022e7c:	af00      	add	r7, sp, #0
 8022e7e:	ed87 0b02 	vstr	d0, [r7, #8]
 8022e82:	6078      	str	r0, [r7, #4]
 8022e84:	6039      	str	r1, [r7, #0]
  int32_T k;
  for (k = ix0; k <= ix0 + 2; k++) {
 8022e86:	683b      	ldr	r3, [r7, #0]
 8022e88:	617b      	str	r3, [r7, #20]
 8022e8a:	e01a      	b.n	8022ec2 <xscal_eaAxXsvQ+0x4a>
    x[k - 1] *= a;
 8022e8c:	697b      	ldr	r3, [r7, #20]
 8022e8e:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8022e92:	3b01      	subs	r3, #1
 8022e94:	00db      	lsls	r3, r3, #3
 8022e96:	687a      	ldr	r2, [r7, #4]
 8022e98:	4413      	add	r3, r2
 8022e9a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8022e9e:	697b      	ldr	r3, [r7, #20]
 8022ea0:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8022ea4:	3b01      	subs	r3, #1
 8022ea6:	00db      	lsls	r3, r3, #3
 8022ea8:	687a      	ldr	r2, [r7, #4]
 8022eaa:	18d4      	adds	r4, r2, r3
 8022eac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8022eb0:	f7dd fb94 	bl	80005dc <__aeabi_dmul>
 8022eb4:	4602      	mov	r2, r0
 8022eb6:	460b      	mov	r3, r1
 8022eb8:	e9c4 2300 	strd	r2, r3, [r4]
  for (k = ix0; k <= ix0 + 2; k++) {
 8022ebc:	697b      	ldr	r3, [r7, #20]
 8022ebe:	3301      	adds	r3, #1
 8022ec0:	617b      	str	r3, [r7, #20]
 8022ec2:	683b      	ldr	r3, [r7, #0]
 8022ec4:	3302      	adds	r3, #2
 8022ec6:	697a      	ldr	r2, [r7, #20]
 8022ec8:	429a      	cmp	r2, r3
 8022eca:	dddf      	ble.n	8022e8c <xscal_eaAxXsvQ+0x14>
  }
}
 8022ecc:	bf00      	nop
 8022ece:	bf00      	nop
 8022ed0:	371c      	adds	r7, #28
 8022ed2:	46bd      	mov	sp, r7
 8022ed4:	bd90      	pop	{r4, r7, pc}

08022ed6 <xswap_JoAqPjUv>:
#include "rtwtypes.h"
#include "xswap_JoAqPjUv.h"

void xswap_JoAqPjUv(real_T x[9], int32_T ix0, int32_T iy0)
{
 8022ed6:	b480      	push	{r7}
 8022ed8:	b087      	sub	sp, #28
 8022eda:	af00      	add	r7, sp, #0
 8022edc:	60f8      	str	r0, [r7, #12]
 8022ede:	60b9      	str	r1, [r7, #8]
 8022ee0:	607a      	str	r2, [r7, #4]
  real_T temp;
  temp = x[ix0 - 1];
 8022ee2:	68bb      	ldr	r3, [r7, #8]
 8022ee4:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8022ee8:	3b01      	subs	r3, #1
 8022eea:	00db      	lsls	r3, r3, #3
 8022eec:	68fa      	ldr	r2, [r7, #12]
 8022eee:	4413      	add	r3, r2
 8022ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022ef4:	e9c7 2304 	strd	r2, r3, [r7, #16]
  x[ix0 - 1] = x[iy0 - 1];
 8022ef8:	687b      	ldr	r3, [r7, #4]
 8022efa:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8022efe:	3b01      	subs	r3, #1
 8022f00:	00db      	lsls	r3, r3, #3
 8022f02:	68fa      	ldr	r2, [r7, #12]
 8022f04:	441a      	add	r2, r3
 8022f06:	68bb      	ldr	r3, [r7, #8]
 8022f08:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8022f0c:	3b01      	subs	r3, #1
 8022f0e:	00db      	lsls	r3, r3, #3
 8022f10:	68f9      	ldr	r1, [r7, #12]
 8022f12:	4419      	add	r1, r3
 8022f14:	e9d2 2300 	ldrd	r2, r3, [r2]
 8022f18:	e9c1 2300 	strd	r2, r3, [r1]
  x[iy0 - 1] = temp;
 8022f1c:	687b      	ldr	r3, [r7, #4]
 8022f1e:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8022f22:	3b01      	subs	r3, #1
 8022f24:	00db      	lsls	r3, r3, #3
 8022f26:	68fa      	ldr	r2, [r7, #12]
 8022f28:	18d1      	adds	r1, r2, r3
 8022f2a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8022f2e:	e9c1 2300 	strd	r2, r3, [r1]
  temp = x[ix0];
 8022f32:	68bb      	ldr	r3, [r7, #8]
 8022f34:	00db      	lsls	r3, r3, #3
 8022f36:	68fa      	ldr	r2, [r7, #12]
 8022f38:	4413      	add	r3, r2
 8022f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022f3e:	e9c7 2304 	strd	r2, r3, [r7, #16]
  x[ix0] = x[iy0];
 8022f42:	687b      	ldr	r3, [r7, #4]
 8022f44:	00db      	lsls	r3, r3, #3
 8022f46:	68fa      	ldr	r2, [r7, #12]
 8022f48:	4413      	add	r3, r2
 8022f4a:	68ba      	ldr	r2, [r7, #8]
 8022f4c:	00d2      	lsls	r2, r2, #3
 8022f4e:	68f9      	ldr	r1, [r7, #12]
 8022f50:	4411      	add	r1, r2
 8022f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022f56:	e9c1 2300 	strd	r2, r3, [r1]
  x[iy0] = temp;
 8022f5a:	687b      	ldr	r3, [r7, #4]
 8022f5c:	00db      	lsls	r3, r3, #3
 8022f5e:	68fa      	ldr	r2, [r7, #12]
 8022f60:	18d1      	adds	r1, r2, r3
 8022f62:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8022f66:	e9c1 2300 	strd	r2, r3, [r1]
  temp = x[ix0 + 1];
 8022f6a:	68bb      	ldr	r3, [r7, #8]
 8022f6c:	3301      	adds	r3, #1
 8022f6e:	00db      	lsls	r3, r3, #3
 8022f70:	68fa      	ldr	r2, [r7, #12]
 8022f72:	4413      	add	r3, r2
 8022f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022f78:	e9c7 2304 	strd	r2, r3, [r7, #16]
  x[ix0 + 1] = x[iy0 + 1];
 8022f7c:	687b      	ldr	r3, [r7, #4]
 8022f7e:	3301      	adds	r3, #1
 8022f80:	00db      	lsls	r3, r3, #3
 8022f82:	68fa      	ldr	r2, [r7, #12]
 8022f84:	4413      	add	r3, r2
 8022f86:	68ba      	ldr	r2, [r7, #8]
 8022f88:	3201      	adds	r2, #1
 8022f8a:	00d2      	lsls	r2, r2, #3
 8022f8c:	68f9      	ldr	r1, [r7, #12]
 8022f8e:	4411      	add	r1, r2
 8022f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022f94:	e9c1 2300 	strd	r2, r3, [r1]
  x[iy0 + 1] = temp;
 8022f98:	687b      	ldr	r3, [r7, #4]
 8022f9a:	3301      	adds	r3, #1
 8022f9c:	00db      	lsls	r3, r3, #3
 8022f9e:	68fa      	ldr	r2, [r7, #12]
 8022fa0:	18d1      	adds	r1, r2, r3
 8022fa2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8022fa6:	e9c1 2300 	strd	r2, r3, [r1]
}
 8022faa:	bf00      	nop
 8022fac:	371c      	adds	r7, #28
 8022fae:	46bd      	mov	sp, r7
 8022fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022fb4:	4770      	bx	lr

08022fb6 <ams_error>:

__weak uint8_t do_cell_balancing() {
   /* Type your actual code somewhere else */
}

__weak void ams_error() {
 8022fb6:	b480      	push	{r7}
 8022fb8:	af00      	add	r7, sp, #0
   /* Type your actual code somewhere else */
}
 8022fba:	bf00      	nop
 8022fbc:	46bd      	mov	sp, r7
 8022fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022fc2:	4770      	bx	lr

08022fc4 <ams_precharge_drive_close_air_minus_function>:
static ams_state_t state_r2;
static float timer_r0;
static float timer_r1;
static float timer_r2;

ams_state_t ams_precharge_drive_close_air_minus_function() {
 8022fc4:	b480      	push	{r7}
 8022fc6:	af00      	add	r7, sp, #0
   if((timer_r2 < 2)&&ams_inputs.air_minus_closed) {
 8022fc8:	4b1d      	ldr	r3, [pc, #116]	; (8023040 <ams_precharge_drive_close_air_minus_function+0x7c>)
 8022fca:	edd3 7a00 	vldr	s15, [r3]
 8022fce:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8022fd2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8022fd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022fda:	d50d      	bpl.n	8022ff8 <ams_precharge_drive_close_air_minus_function+0x34>
 8022fdc:	4b19      	ldr	r3, [pc, #100]	; (8023044 <ams_precharge_drive_close_air_minus_function+0x80>)
 8022fde:	f893 3020 	ldrb.w	r3, [r3, #32]
 8022fe2:	2b00      	cmp	r3, #0
 8022fe4:	d008      	beq.n	8022ff8 <ams_precharge_drive_close_air_minus_function+0x34>
       ams_outputs.close_precharge=1;
 8022fe6:	4b18      	ldr	r3, [pc, #96]	; (8023048 <ams_precharge_drive_close_air_minus_function+0x84>)
 8022fe8:	2201      	movs	r2, #1
 8022fea:	71da      	strb	r2, [r3, #7]
       timer_r2 = 0;
 8022fec:	4b14      	ldr	r3, [pc, #80]	; (8023040 <ams_precharge_drive_close_air_minus_function+0x7c>)
 8022fee:	f04f 0200 	mov.w	r2, #0
 8022ff2:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_DRIVE_CLOSE_PRECHARGE;
 8022ff4:	2304      	movs	r3, #4
 8022ff6:	e01e      	b.n	8023036 <ams_precharge_drive_close_air_minus_function+0x72>
   }

   if((timer_r2 > 2)) {
 8022ff8:	4b11      	ldr	r3, [pc, #68]	; (8023040 <ams_precharge_drive_close_air_minus_function+0x7c>)
 8022ffa:	edd3 7a00 	vldr	s15, [r3]
 8022ffe:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8023002:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802300a:	dd08      	ble.n	802301e <ams_precharge_drive_close_air_minus_function+0x5a>
       ams_outputs.error=111;
 802300c:	4b0e      	ldr	r3, [pc, #56]	; (8023048 <ams_precharge_drive_close_air_minus_function+0x84>)
 802300e:	226f      	movs	r2, #111	; 0x6f
 8023010:	719a      	strb	r2, [r3, #6]
       timer_r2 = 0;
 8023012:	4b0b      	ldr	r3, [pc, #44]	; (8023040 <ams_precharge_drive_close_air_minus_function+0x7c>)
 8023014:	f04f 0200 	mov.w	r2, #0
 8023018:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_DRIVE_ERROR;
 802301a:	2305      	movs	r3, #5
 802301c:	e00b      	b.n	8023036 <ams_precharge_drive_close_air_minus_function+0x72>
   }

   timer_r2 += ams_inputs.Ts;
 802301e:	4b09      	ldr	r3, [pc, #36]	; (8023044 <ams_precharge_drive_close_air_minus_function+0x80>)
 8023020:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8023024:	4b06      	ldr	r3, [pc, #24]	; (8023040 <ams_precharge_drive_close_air_minus_function+0x7c>)
 8023026:	edd3 7a00 	vldr	s15, [r3]
 802302a:	ee77 7a27 	vadd.f32	s15, s14, s15
 802302e:	4b04      	ldr	r3, [pc, #16]	; (8023040 <ams_precharge_drive_close_air_minus_function+0x7c>)
 8023030:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_PRECHARGE_DRIVE_CLOSE_AIR_MINUS;
 8023034:	2303      	movs	r3, #3
}
 8023036:	4618      	mov	r0, r3
 8023038:	46bd      	mov	sp, r7
 802303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802303e:	4770      	bx	lr
 8023040:	2000193c 	.word	0x2000193c
 8023044:	2001bff8 	.word	0x2001bff8
 8023048:	2001c050 	.word	0x2001c050

0802304c <ams_precharge_drive_close_precharge_function>:

ams_state_t ams_precharge_drive_close_precharge_function() {
 802304c:	b480      	push	{r7}
 802304e:	af00      	add	r7, sp, #0
   if((timer_r2 < 2)&&ams_inputs.precharge_closed) {
 8023050:	4b1c      	ldr	r3, [pc, #112]	; (80230c4 <ams_precharge_drive_close_precharge_function+0x78>)
 8023052:	edd3 7a00 	vldr	s15, [r3]
 8023056:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 802305a:	eef4 7ac7 	vcmpe.f32	s15, s14
 802305e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023062:	d50a      	bpl.n	802307a <ams_precharge_drive_close_precharge_function+0x2e>
 8023064:	4b18      	ldr	r3, [pc, #96]	; (80230c8 <ams_precharge_drive_close_precharge_function+0x7c>)
 8023066:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 802306a:	2b00      	cmp	r3, #0
 802306c:	d005      	beq.n	802307a <ams_precharge_drive_close_precharge_function+0x2e>
       timer_r2 = 0;
 802306e:	4b15      	ldr	r3, [pc, #84]	; (80230c4 <ams_precharge_drive_close_precharge_function+0x78>)
 8023070:	f04f 0200 	mov.w	r2, #0
 8023074:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_DRIVE_WAIT;
 8023076:	2306      	movs	r3, #6
 8023078:	e01e      	b.n	80230b8 <ams_precharge_drive_close_precharge_function+0x6c>
   }

   if((timer_r2 > 2)) {
 802307a:	4b12      	ldr	r3, [pc, #72]	; (80230c4 <ams_precharge_drive_close_precharge_function+0x78>)
 802307c:	edd3 7a00 	vldr	s15, [r3]
 8023080:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8023084:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802308c:	dd08      	ble.n	80230a0 <ams_precharge_drive_close_precharge_function+0x54>
       ams_outputs.error=112;
 802308e:	4b0f      	ldr	r3, [pc, #60]	; (80230cc <ams_precharge_drive_close_precharge_function+0x80>)
 8023090:	2270      	movs	r2, #112	; 0x70
 8023092:	719a      	strb	r2, [r3, #6]
       timer_r2 = 0;
 8023094:	4b0b      	ldr	r3, [pc, #44]	; (80230c4 <ams_precharge_drive_close_precharge_function+0x78>)
 8023096:	f04f 0200 	mov.w	r2, #0
 802309a:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_DRIVE_ERROR;
 802309c:	2305      	movs	r3, #5
 802309e:	e00b      	b.n	80230b8 <ams_precharge_drive_close_precharge_function+0x6c>
   }

   timer_r2 += ams_inputs.Ts;
 80230a0:	4b09      	ldr	r3, [pc, #36]	; (80230c8 <ams_precharge_drive_close_precharge_function+0x7c>)
 80230a2:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 80230a6:	4b07      	ldr	r3, [pc, #28]	; (80230c4 <ams_precharge_drive_close_precharge_function+0x78>)
 80230a8:	edd3 7a00 	vldr	s15, [r3]
 80230ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80230b0:	4b04      	ldr	r3, [pc, #16]	; (80230c4 <ams_precharge_drive_close_precharge_function+0x78>)
 80230b2:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_PRECHARGE_DRIVE_CLOSE_PRECHARGE;
 80230b6:	2304      	movs	r3, #4
}
 80230b8:	4618      	mov	r0, r3
 80230ba:	46bd      	mov	sp, r7
 80230bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80230c0:	4770      	bx	lr
 80230c2:	bf00      	nop
 80230c4:	2000193c 	.word	0x2000193c
 80230c8:	2001bff8 	.word	0x2001bff8
 80230cc:	2001c050 	.word	0x2001c050

080230d0 <ams_precharge_drive_error_function>:

ams_state_t ams_precharge_drive_error_function() {
 80230d0:	b480      	push	{r7}
 80230d2:	af00      	add	r7, sp, #0
   timer_r2 += ams_inputs.Ts;
 80230d4:	4b08      	ldr	r3, [pc, #32]	; (80230f8 <ams_precharge_drive_error_function+0x28>)
 80230d6:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 80230da:	4b08      	ldr	r3, [pc, #32]	; (80230fc <ams_precharge_drive_error_function+0x2c>)
 80230dc:	edd3 7a00 	vldr	s15, [r3]
 80230e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80230e4:	4b05      	ldr	r3, [pc, #20]	; (80230fc <ams_precharge_drive_error_function+0x2c>)
 80230e6:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_PRECHARGE_DRIVE_ERROR;
 80230ea:	2305      	movs	r3, #5
}
 80230ec:	4618      	mov	r0, r3
 80230ee:	46bd      	mov	sp, r7
 80230f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80230f4:	4770      	bx	lr
 80230f6:	bf00      	nop
 80230f8:	2001bff8 	.word	0x2001bff8
 80230fc:	2000193c 	.word	0x2000193c

08023100 <ams_precharge_drive_wait_function>:

ams_state_t ams_precharge_drive_wait_function() {
 8023100:	b580      	push	{r7, lr}
 8023102:	af00      	add	r7, sp, #0
   if((timer_r2 > 5)&&(timer_r2 < 30)&&(ams_inputs.accumulator_voltage*0.95<ams_inputs.vehicle_voltage)) {
 8023104:	4b2a      	ldr	r3, [pc, #168]	; (80231b0 <ams_precharge_drive_wait_function+0xb0>)
 8023106:	edd3 7a00 	vldr	s15, [r3]
 802310a:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 802310e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023116:	dd26      	ble.n	8023166 <ams_precharge_drive_wait_function+0x66>
 8023118:	4b25      	ldr	r3, [pc, #148]	; (80231b0 <ams_precharge_drive_wait_function+0xb0>)
 802311a:	edd3 7a00 	vldr	s15, [r3]
 802311e:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8023122:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802312a:	d51c      	bpl.n	8023166 <ams_precharge_drive_wait_function+0x66>
 802312c:	4b21      	ldr	r3, [pc, #132]	; (80231b4 <ams_precharge_drive_wait_function+0xb4>)
 802312e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8023132:	a31d      	add	r3, pc, #116	; (adr r3, 80231a8 <ams_precharge_drive_wait_function+0xa8>)
 8023134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023138:	f7dd fa50 	bl	80005dc <__aeabi_dmul>
 802313c:	4602      	mov	r2, r0
 802313e:	460b      	mov	r3, r1
 8023140:	4610      	mov	r0, r2
 8023142:	4619      	mov	r1, r3
 8023144:	4b1b      	ldr	r3, [pc, #108]	; (80231b4 <ams_precharge_drive_wait_function+0xb4>)
 8023146:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 802314a:	f7dd fcb9 	bl	8000ac0 <__aeabi_dcmplt>
 802314e:	4603      	mov	r3, r0
 8023150:	2b00      	cmp	r3, #0
 8023152:	d008      	beq.n	8023166 <ams_precharge_drive_wait_function+0x66>
       ams_outputs.close_air_plus=1;
 8023154:	4b18      	ldr	r3, [pc, #96]	; (80231b8 <ams_precharge_drive_wait_function+0xb8>)
 8023156:	2201      	movs	r2, #1
 8023158:	711a      	strb	r2, [r3, #4]
       timer_r2 = 0;
 802315a:	4b15      	ldr	r3, [pc, #84]	; (80231b0 <ams_precharge_drive_wait_function+0xb0>)
 802315c:	f04f 0200 	mov.w	r2, #0
 8023160:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_DRIVE_CLOSE_AIR_PLUS;
 8023162:	2307      	movs	r3, #7
 8023164:	e01e      	b.n	80231a4 <ams_precharge_drive_wait_function+0xa4>
   }

   if((timer_r2 > 30)) {
 8023166:	4b12      	ldr	r3, [pc, #72]	; (80231b0 <ams_precharge_drive_wait_function+0xb0>)
 8023168:	edd3 7a00 	vldr	s15, [r3]
 802316c:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8023170:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023178:	dd08      	ble.n	802318c <ams_precharge_drive_wait_function+0x8c>
       ams_outputs.error=113;
 802317a:	4b0f      	ldr	r3, [pc, #60]	; (80231b8 <ams_precharge_drive_wait_function+0xb8>)
 802317c:	2271      	movs	r2, #113	; 0x71
 802317e:	719a      	strb	r2, [r3, #6]
       timer_r2 = 0;
 8023180:	4b0b      	ldr	r3, [pc, #44]	; (80231b0 <ams_precharge_drive_wait_function+0xb0>)
 8023182:	f04f 0200 	mov.w	r2, #0
 8023186:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_DRIVE_ERROR;
 8023188:	2305      	movs	r3, #5
 802318a:	e00b      	b.n	80231a4 <ams_precharge_drive_wait_function+0xa4>
   }

   timer_r2 += ams_inputs.Ts;
 802318c:	4b09      	ldr	r3, [pc, #36]	; (80231b4 <ams_precharge_drive_wait_function+0xb4>)
 802318e:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8023192:	4b07      	ldr	r3, [pc, #28]	; (80231b0 <ams_precharge_drive_wait_function+0xb0>)
 8023194:	edd3 7a00 	vldr	s15, [r3]
 8023198:	ee77 7a27 	vadd.f32	s15, s14, s15
 802319c:	4b04      	ldr	r3, [pc, #16]	; (80231b0 <ams_precharge_drive_wait_function+0xb0>)
 802319e:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_PRECHARGE_DRIVE_WAIT;
 80231a2:	2306      	movs	r3, #6
}
 80231a4:	4618      	mov	r0, r3
 80231a6:	bd80      	pop	{r7, pc}
 80231a8:	66666666 	.word	0x66666666
 80231ac:	3fee6666 	.word	0x3fee6666
 80231b0:	2000193c 	.word	0x2000193c
 80231b4:	2001bff8 	.word	0x2001bff8
 80231b8:	2001c050 	.word	0x2001c050

080231bc <ams_precharge_drive_close_air_plus_function>:

ams_state_t ams_precharge_drive_close_air_plus_function() {
 80231bc:	b480      	push	{r7}
 80231be:	af00      	add	r7, sp, #0
   if((timer_r2 < 2)&&ams_inputs.air_plus_closed) {
 80231c0:	4b1d      	ldr	r3, [pc, #116]	; (8023238 <ams_precharge_drive_close_air_plus_function+0x7c>)
 80231c2:	edd3 7a00 	vldr	s15, [r3]
 80231c6:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80231ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80231ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80231d2:	d50c      	bpl.n	80231ee <ams_precharge_drive_close_air_plus_function+0x32>
 80231d4:	4b19      	ldr	r3, [pc, #100]	; (802323c <ams_precharge_drive_close_air_plus_function+0x80>)
 80231d6:	7c1b      	ldrb	r3, [r3, #16]
 80231d8:	2b00      	cmp	r3, #0
 80231da:	d008      	beq.n	80231ee <ams_precharge_drive_close_air_plus_function+0x32>
       ams_outputs.close_precharge=0;
 80231dc:	4b18      	ldr	r3, [pc, #96]	; (8023240 <ams_precharge_drive_close_air_plus_function+0x84>)
 80231de:	2200      	movs	r2, #0
 80231e0:	71da      	strb	r2, [r3, #7]
       timer_r2 = 0;
 80231e2:	4b15      	ldr	r3, [pc, #84]	; (8023238 <ams_precharge_drive_close_air_plus_function+0x7c>)
 80231e4:	f04f 0200 	mov.w	r2, #0
 80231e8:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_DRIVE_OPEN_PRECHARGE;
 80231ea:	2308      	movs	r3, #8
 80231ec:	e01e      	b.n	802322c <ams_precharge_drive_close_air_plus_function+0x70>
   }

   if((timer_r2 > 2)) {
 80231ee:	4b12      	ldr	r3, [pc, #72]	; (8023238 <ams_precharge_drive_close_air_plus_function+0x7c>)
 80231f0:	edd3 7a00 	vldr	s15, [r3]
 80231f4:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80231f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80231fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023200:	dd08      	ble.n	8023214 <ams_precharge_drive_close_air_plus_function+0x58>
       ams_outputs.error=114;
 8023202:	4b0f      	ldr	r3, [pc, #60]	; (8023240 <ams_precharge_drive_close_air_plus_function+0x84>)
 8023204:	2272      	movs	r2, #114	; 0x72
 8023206:	719a      	strb	r2, [r3, #6]
       timer_r2 = 0;
 8023208:	4b0b      	ldr	r3, [pc, #44]	; (8023238 <ams_precharge_drive_close_air_plus_function+0x7c>)
 802320a:	f04f 0200 	mov.w	r2, #0
 802320e:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_DRIVE_ERROR;
 8023210:	2305      	movs	r3, #5
 8023212:	e00b      	b.n	802322c <ams_precharge_drive_close_air_plus_function+0x70>
   }

   timer_r2 += ams_inputs.Ts;
 8023214:	4b09      	ldr	r3, [pc, #36]	; (802323c <ams_precharge_drive_close_air_plus_function+0x80>)
 8023216:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 802321a:	4b07      	ldr	r3, [pc, #28]	; (8023238 <ams_precharge_drive_close_air_plus_function+0x7c>)
 802321c:	edd3 7a00 	vldr	s15, [r3]
 8023220:	ee77 7a27 	vadd.f32	s15, s14, s15
 8023224:	4b04      	ldr	r3, [pc, #16]	; (8023238 <ams_precharge_drive_close_air_plus_function+0x7c>)
 8023226:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_PRECHARGE_DRIVE_CLOSE_AIR_PLUS;
 802322a:	2307      	movs	r3, #7
}
 802322c:	4618      	mov	r0, r3
 802322e:	46bd      	mov	sp, r7
 8023230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023234:	4770      	bx	lr
 8023236:	bf00      	nop
 8023238:	2000193c 	.word	0x2000193c
 802323c:	2001bff8 	.word	0x2001bff8
 8023240:	2001c050 	.word	0x2001c050

08023244 <ams_precharge_drive_open_precharge_function>:

ams_state_t ams_precharge_drive_open_precharge_function() {
 8023244:	b480      	push	{r7}
 8023246:	af00      	add	r7, sp, #0
   if((timer_r2 > 2)) {
 8023248:	4b1d      	ldr	r3, [pc, #116]	; (80232c0 <ams_precharge_drive_open_precharge_function+0x7c>)
 802324a:	edd3 7a00 	vldr	s15, [r3]
 802324e:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8023252:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023256:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802325a:	dd08      	ble.n	802326e <ams_precharge_drive_open_precharge_function+0x2a>
       ams_outputs.error=115;
 802325c:	4b19      	ldr	r3, [pc, #100]	; (80232c4 <ams_precharge_drive_open_precharge_function+0x80>)
 802325e:	2273      	movs	r2, #115	; 0x73
 8023260:	719a      	strb	r2, [r3, #6]
       timer_r2 = 0;
 8023262:	4b17      	ldr	r3, [pc, #92]	; (80232c0 <ams_precharge_drive_open_precharge_function+0x7c>)
 8023264:	f04f 0200 	mov.w	r2, #0
 8023268:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_DRIVE_ERROR;
 802326a:	2305      	movs	r3, #5
 802326c:	e023      	b.n	80232b6 <ams_precharge_drive_open_precharge_function+0x72>
   }

   if((timer_r2 < 2)&&!ams_inputs.precharge_closed) {
 802326e:	4b14      	ldr	r3, [pc, #80]	; (80232c0 <ams_precharge_drive_open_precharge_function+0x7c>)
 8023270:	edd3 7a00 	vldr	s15, [r3]
 8023274:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8023278:	eef4 7ac7 	vcmpe.f32	s15, s14
 802327c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023280:	d50d      	bpl.n	802329e <ams_precharge_drive_open_precharge_function+0x5a>
 8023282:	4b11      	ldr	r3, [pc, #68]	; (80232c8 <ams_precharge_drive_open_precharge_function+0x84>)
 8023284:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8023288:	2b00      	cmp	r3, #0
 802328a:	d108      	bne.n	802329e <ams_precharge_drive_open_precharge_function+0x5a>
       ams_outputs.precharge_drive_complete=1;
 802328c:	4b0d      	ldr	r3, [pc, #52]	; (80232c4 <ams_precharge_drive_open_precharge_function+0x80>)
 802328e:	2201      	movs	r2, #1
 8023290:	705a      	strb	r2, [r3, #1]
       timer_r2 = 0;
 8023292:	4b0b      	ldr	r3, [pc, #44]	; (80232c0 <ams_precharge_drive_open_precharge_function+0x7c>)
 8023294:	f04f 0200 	mov.w	r2, #0
 8023298:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_DRIVE_EXIT;
 802329a:	2309      	movs	r3, #9
 802329c:	e00b      	b.n	80232b6 <ams_precharge_drive_open_precharge_function+0x72>
   }

   timer_r2 += ams_inputs.Ts;
 802329e:	4b0a      	ldr	r3, [pc, #40]	; (80232c8 <ams_precharge_drive_open_precharge_function+0x84>)
 80232a0:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 80232a4:	4b06      	ldr	r3, [pc, #24]	; (80232c0 <ams_precharge_drive_open_precharge_function+0x7c>)
 80232a6:	edd3 7a00 	vldr	s15, [r3]
 80232aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80232ae:	4b04      	ldr	r3, [pc, #16]	; (80232c0 <ams_precharge_drive_open_precharge_function+0x7c>)
 80232b0:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_PRECHARGE_DRIVE_OPEN_PRECHARGE;
 80232b4:	2308      	movs	r3, #8
}
 80232b6:	4618      	mov	r0, r3
 80232b8:	46bd      	mov	sp, r7
 80232ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80232be:	4770      	bx	lr
 80232c0:	2000193c 	.word	0x2000193c
 80232c4:	2001c050 	.word	0x2001c050
 80232c8:	2001bff8 	.word	0x2001bff8

080232cc <ams_precharge_drive_exit_function>:

ams_state_t ams_precharge_drive_exit_function() {
 80232cc:	b480      	push	{r7}
 80232ce:	af00      	add	r7, sp, #0
   timer_r2 += ams_inputs.Ts;
 80232d0:	4b08      	ldr	r3, [pc, #32]	; (80232f4 <ams_precharge_drive_exit_function+0x28>)
 80232d2:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 80232d6:	4b08      	ldr	r3, [pc, #32]	; (80232f8 <ams_precharge_drive_exit_function+0x2c>)
 80232d8:	edd3 7a00 	vldr	s15, [r3]
 80232dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80232e0:	4b05      	ldr	r3, [pc, #20]	; (80232f8 <ams_precharge_drive_exit_function+0x2c>)
 80232e2:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_PRECHARGE_DRIVE_EXIT;
 80232e6:	2309      	movs	r3, #9
}
 80232e8:	4618      	mov	r0, r3
 80232ea:	46bd      	mov	sp, r7
 80232ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80232f0:	4770      	bx	lr
 80232f2:	bf00      	nop
 80232f4:	2001bff8 	.word	0x2001bff8
 80232f8:	2000193c 	.word	0x2000193c

080232fc <ams_precharge_drive_0_function>:

ams_state_t ams_precharge_drive_0_function() {
 80232fc:	b480      	push	{r7}
 80232fe:	af00      	add	r7, sp, #0
   if(1) {
       timer_r2 = 0;
 8023300:	4b04      	ldr	r3, [pc, #16]	; (8023314 <ams_precharge_drive_0_function+0x18>)
 8023302:	f04f 0200 	mov.w	r2, #0
 8023306:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_DRIVE_ENTRY;
 8023308:	230b      	movs	r3, #11
   }

   timer_r2 += ams_inputs.Ts;
   return STATE_AMS_PRECHARGE_DRIVE_0;
}
 802330a:	4618      	mov	r0, r3
 802330c:	46bd      	mov	sp, r7
 802330e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023312:	4770      	bx	lr
 8023314:	2000193c 	.word	0x2000193c

08023318 <ams_precharge_drive_entry_function>:

ams_state_t ams_precharge_drive_entry_function() {
 8023318:	b480      	push	{r7}
 802331a:	af00      	add	r7, sp, #0
   if(1) {
       ams_outputs.close_air_minus=1;
 802331c:	4b06      	ldr	r3, [pc, #24]	; (8023338 <ams_precharge_drive_entry_function+0x20>)
 802331e:	2201      	movs	r2, #1
 8023320:	715a      	strb	r2, [r3, #5]
       timer_r2 = 0;
 8023322:	4b06      	ldr	r3, [pc, #24]	; (802333c <ams_precharge_drive_entry_function+0x24>)
 8023324:	f04f 0200 	mov.w	r2, #0
 8023328:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_DRIVE_CLOSE_AIR_MINUS;
 802332a:	2303      	movs	r3, #3
   }

   timer_r2 += ams_inputs.Ts;
   return STATE_AMS_PRECHARGE_DRIVE_ENTRY;
}
 802332c:	4618      	mov	r0, r3
 802332e:	46bd      	mov	sp, r7
 8023330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023334:	4770      	bx	lr
 8023336:	bf00      	nop
 8023338:	2001c050 	.word	0x2001c050
 802333c:	2000193c 	.word	0x2000193c

08023340 <ams_precharge_drive_function>:

ams_state_t ams_precharge_drive_function() {
 8023340:	b5b0      	push	{r4, r5, r7, lr}
 8023342:	af00      	add	r7, sp, #0
   if(timer_r1 < 0.001*ams_inputs.Ts) {
 8023344:	4b56      	ldr	r3, [pc, #344]	; (80234a0 <ams_precharge_drive_function+0x160>)
 8023346:	681b      	ldr	r3, [r3, #0]
 8023348:	4618      	mov	r0, r3
 802334a:	f7dd f8ef 	bl	800052c <__aeabi_f2d>
 802334e:	4604      	mov	r4, r0
 8023350:	460d      	mov	r5, r1
 8023352:	4b54      	ldr	r3, [pc, #336]	; (80234a4 <ams_precharge_drive_function+0x164>)
 8023354:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8023356:	4618      	mov	r0, r3
 8023358:	f7dd f8e8 	bl	800052c <__aeabi_f2d>
 802335c:	a34e      	add	r3, pc, #312	; (adr r3, 8023498 <ams_precharge_drive_function+0x158>)
 802335e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023362:	f7dd f93b 	bl	80005dc <__aeabi_dmul>
 8023366:	4602      	mov	r2, r0
 8023368:	460b      	mov	r3, r1
 802336a:	4620      	mov	r0, r4
 802336c:	4629      	mov	r1, r5
 802336e:	f7dd fba7 	bl	8000ac0 <__aeabi_dcmplt>
 8023372:	4603      	mov	r3, r0
 8023374:	2b00      	cmp	r3, #0
 8023376:	d002      	beq.n	802337e <ams_precharge_drive_function+0x3e>
       state_r2 = STATE_AMS_PRECHARGE_DRIVE_0;
 8023378:	4b4b      	ldr	r3, [pc, #300]	; (80234a8 <ams_precharge_drive_function+0x168>)
 802337a:	220a      	movs	r2, #10
 802337c:	701a      	strb	r2, [r3, #0]
   }

   switch(state_r2) {
 802337e:	4b4a      	ldr	r3, [pc, #296]	; (80234a8 <ams_precharge_drive_function+0x168>)
 8023380:	781b      	ldrb	r3, [r3, #0]
 8023382:	3b03      	subs	r3, #3
 8023384:	2b08      	cmp	r3, #8
 8023386:	d854      	bhi.n	8023432 <ams_precharge_drive_function+0xf2>
 8023388:	a201      	add	r2, pc, #4	; (adr r2, 8023390 <ams_precharge_drive_function+0x50>)
 802338a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802338e:	bf00      	nop
 8023390:	080233b5 	.word	0x080233b5
 8023394:	080233c3 	.word	0x080233c3
 8023398:	080233d1 	.word	0x080233d1
 802339c:	080233df 	.word	0x080233df
 80233a0:	080233ed 	.word	0x080233ed
 80233a4:	080233fb 	.word	0x080233fb
 80233a8:	08023409 	.word	0x08023409
 80233ac:	08023417 	.word	0x08023417
 80233b0:	08023425 	.word	0x08023425
       case STATE_AMS_PRECHARGE_DRIVE_CLOSE_AIR_MINUS:
           state_r2 = ams_precharge_drive_close_air_minus_function();
 80233b4:	f7ff fe06 	bl	8022fc4 <ams_precharge_drive_close_air_minus_function>
 80233b8:	4603      	mov	r3, r0
 80233ba:	461a      	mov	r2, r3
 80233bc:	4b3a      	ldr	r3, [pc, #232]	; (80234a8 <ams_precharge_drive_function+0x168>)
 80233be:	701a      	strb	r2, [r3, #0]
           break;
 80233c0:	e03a      	b.n	8023438 <ams_precharge_drive_function+0xf8>
       case STATE_AMS_PRECHARGE_DRIVE_CLOSE_PRECHARGE:
           state_r2 = ams_precharge_drive_close_precharge_function();
 80233c2:	f7ff fe43 	bl	802304c <ams_precharge_drive_close_precharge_function>
 80233c6:	4603      	mov	r3, r0
 80233c8:	461a      	mov	r2, r3
 80233ca:	4b37      	ldr	r3, [pc, #220]	; (80234a8 <ams_precharge_drive_function+0x168>)
 80233cc:	701a      	strb	r2, [r3, #0]
           break;
 80233ce:	e033      	b.n	8023438 <ams_precharge_drive_function+0xf8>
       case STATE_AMS_PRECHARGE_DRIVE_ERROR:
           state_r2 = ams_precharge_drive_error_function();
 80233d0:	f7ff fe7e 	bl	80230d0 <ams_precharge_drive_error_function>
 80233d4:	4603      	mov	r3, r0
 80233d6:	461a      	mov	r2, r3
 80233d8:	4b33      	ldr	r3, [pc, #204]	; (80234a8 <ams_precharge_drive_function+0x168>)
 80233da:	701a      	strb	r2, [r3, #0]
           break;
 80233dc:	e02c      	b.n	8023438 <ams_precharge_drive_function+0xf8>
       case STATE_AMS_PRECHARGE_DRIVE_WAIT:
           state_r2 = ams_precharge_drive_wait_function();
 80233de:	f7ff fe8f 	bl	8023100 <ams_precharge_drive_wait_function>
 80233e2:	4603      	mov	r3, r0
 80233e4:	461a      	mov	r2, r3
 80233e6:	4b30      	ldr	r3, [pc, #192]	; (80234a8 <ams_precharge_drive_function+0x168>)
 80233e8:	701a      	strb	r2, [r3, #0]
           break;
 80233ea:	e025      	b.n	8023438 <ams_precharge_drive_function+0xf8>
       case STATE_AMS_PRECHARGE_DRIVE_CLOSE_AIR_PLUS:
           state_r2 = ams_precharge_drive_close_air_plus_function();
 80233ec:	f7ff fee6 	bl	80231bc <ams_precharge_drive_close_air_plus_function>
 80233f0:	4603      	mov	r3, r0
 80233f2:	461a      	mov	r2, r3
 80233f4:	4b2c      	ldr	r3, [pc, #176]	; (80234a8 <ams_precharge_drive_function+0x168>)
 80233f6:	701a      	strb	r2, [r3, #0]
           break;
 80233f8:	e01e      	b.n	8023438 <ams_precharge_drive_function+0xf8>
       case STATE_AMS_PRECHARGE_DRIVE_OPEN_PRECHARGE:
           state_r2 = ams_precharge_drive_open_precharge_function();
 80233fa:	f7ff ff23 	bl	8023244 <ams_precharge_drive_open_precharge_function>
 80233fe:	4603      	mov	r3, r0
 8023400:	461a      	mov	r2, r3
 8023402:	4b29      	ldr	r3, [pc, #164]	; (80234a8 <ams_precharge_drive_function+0x168>)
 8023404:	701a      	strb	r2, [r3, #0]
           break;
 8023406:	e017      	b.n	8023438 <ams_precharge_drive_function+0xf8>
       case STATE_AMS_PRECHARGE_DRIVE_EXIT:
           state_r2 = ams_precharge_drive_exit_function();
 8023408:	f7ff ff60 	bl	80232cc <ams_precharge_drive_exit_function>
 802340c:	4603      	mov	r3, r0
 802340e:	461a      	mov	r2, r3
 8023410:	4b25      	ldr	r3, [pc, #148]	; (80234a8 <ams_precharge_drive_function+0x168>)
 8023412:	701a      	strb	r2, [r3, #0]
           break;
 8023414:	e010      	b.n	8023438 <ams_precharge_drive_function+0xf8>
       case STATE_AMS_PRECHARGE_DRIVE_0:
           state_r2 = ams_precharge_drive_0_function();
 8023416:	f7ff ff71 	bl	80232fc <ams_precharge_drive_0_function>
 802341a:	4603      	mov	r3, r0
 802341c:	461a      	mov	r2, r3
 802341e:	4b22      	ldr	r3, [pc, #136]	; (80234a8 <ams_precharge_drive_function+0x168>)
 8023420:	701a      	strb	r2, [r3, #0]
           break;
 8023422:	e009      	b.n	8023438 <ams_precharge_drive_function+0xf8>
       case STATE_AMS_PRECHARGE_DRIVE_ENTRY:
           state_r2 = ams_precharge_drive_entry_function();
 8023424:	f7ff ff78 	bl	8023318 <ams_precharge_drive_entry_function>
 8023428:	4603      	mov	r3, r0
 802342a:	461a      	mov	r2, r3
 802342c:	4b1e      	ldr	r3, [pc, #120]	; (80234a8 <ams_precharge_drive_function+0x168>)
 802342e:	701a      	strb	r2, [r3, #0]
           break;
 8023430:	e002      	b.n	8023438 <ams_precharge_drive_function+0xf8>
       default:
           ams_error();
 8023432:	f7ff fdc0 	bl	8022fb6 <ams_error>
           break;
 8023436:	bf00      	nop
   }

   if(ams_outputs.precharge_drive_complete) {
 8023438:	4b1c      	ldr	r3, [pc, #112]	; (80234ac <ams_precharge_drive_function+0x16c>)
 802343a:	785b      	ldrb	r3, [r3, #1]
 802343c:	2b00      	cmp	r3, #0
 802343e:	d008      	beq.n	8023452 <ams_precharge_drive_function+0x112>
       ams_outputs.precharge_drive_complete=0;
 8023440:	4b1a      	ldr	r3, [pc, #104]	; (80234ac <ams_precharge_drive_function+0x16c>)
 8023442:	2200      	movs	r2, #0
 8023444:	705a      	strb	r2, [r3, #1]
       timer_r1 = 0;
 8023446:	4b16      	ldr	r3, [pc, #88]	; (80234a0 <ams_precharge_drive_function+0x160>)
 8023448:	f04f 0200 	mov.w	r2, #0
 802344c:	601a      	str	r2, [r3, #0]
       return STATE_AMS_DRIVE;
 802344e:	230c      	movs	r3, #12
 8023450:	e01f      	b.n	8023492 <ams_precharge_drive_function+0x152>
   }

   if(ams_outputs.error||ams_inputs.ams_error||ams_inputs.imd_error) {
 8023452:	4b16      	ldr	r3, [pc, #88]	; (80234ac <ams_precharge_drive_function+0x16c>)
 8023454:	799b      	ldrb	r3, [r3, #6]
 8023456:	2b00      	cmp	r3, #0
 8023458:	d109      	bne.n	802346e <ams_precharge_drive_function+0x12e>
 802345a:	4b12      	ldr	r3, [pc, #72]	; (80234a4 <ams_precharge_drive_function+0x164>)
 802345c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8023460:	2b00      	cmp	r3, #0
 8023462:	d104      	bne.n	802346e <ams_precharge_drive_function+0x12e>
 8023464:	4b0f      	ldr	r3, [pc, #60]	; (80234a4 <ams_precharge_drive_function+0x164>)
 8023466:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 802346a:	2b00      	cmp	r3, #0
 802346c:	d005      	beq.n	802347a <ams_precharge_drive_function+0x13a>
       timer_r1 = 0;
 802346e:	4b0c      	ldr	r3, [pc, #48]	; (80234a0 <ams_precharge_drive_function+0x160>)
 8023470:	f04f 0200 	mov.w	r2, #0
 8023474:	601a      	str	r2, [r3, #0]
       return STATE_AMS_ERROR;
 8023476:	2312      	movs	r3, #18
 8023478:	e00b      	b.n	8023492 <ams_precharge_drive_function+0x152>
   }


   timer_r1 += ams_inputs.Ts;
 802347a:	4b0a      	ldr	r3, [pc, #40]	; (80234a4 <ams_precharge_drive_function+0x164>)
 802347c:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8023480:	4b07      	ldr	r3, [pc, #28]	; (80234a0 <ams_precharge_drive_function+0x160>)
 8023482:	edd3 7a00 	vldr	s15, [r3]
 8023486:	ee77 7a27 	vadd.f32	s15, s14, s15
 802348a:	4b05      	ldr	r3, [pc, #20]	; (80234a0 <ams_precharge_drive_function+0x160>)
 802348c:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_PRECHARGE_DRIVE;
 8023490:	2302      	movs	r3, #2
}
 8023492:	4618      	mov	r0, r3
 8023494:	bdb0      	pop	{r4, r5, r7, pc}
 8023496:	bf00      	nop
 8023498:	d2f1a9fc 	.word	0xd2f1a9fc
 802349c:	3f50624d 	.word	0x3f50624d
 80234a0:	20001938 	.word	0x20001938
 80234a4:	2001bff8 	.word	0x2001bff8
 80234a8:	20001931 	.word	0x20001931
 80234ac:	2001c050 	.word	0x2001c050

080234b0 <ams_drive_0_function>:

ams_state_t ams_drive_0_function() {
 80234b0:	b480      	push	{r7}
 80234b2:	af00      	add	r7, sp, #0
   if(1) {
       timer_r2 = 0;
 80234b4:	4b04      	ldr	r3, [pc, #16]	; (80234c8 <ams_drive_0_function+0x18>)
 80234b6:	f04f 0200 	mov.w	r2, #0
 80234ba:	601a      	str	r2, [r3, #0]
       return STATE_AMS_DRIVE_DRIVE;
 80234bc:	230e      	movs	r3, #14
   }

   timer_r2 += ams_inputs.Ts;
   return STATE_AMS_DRIVE_0;
}
 80234be:	4618      	mov	r0, r3
 80234c0:	46bd      	mov	sp, r7
 80234c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80234c6:	4770      	bx	lr
 80234c8:	2000193c 	.word	0x2000193c
 80234cc:	00000000 	.word	0x00000000

080234d0 <ams_drive_drive_function>:

ams_state_t ams_drive_drive_function() {
 80234d0:	b580      	push	{r7, lr}
 80234d2:	af00      	add	r7, sp, #0
   if((ams_inputs.minimum_cell_voltage<2.85)||!ams_inputs.drive) {
 80234d4:	4b14      	ldr	r3, [pc, #80]	; (8023528 <ams_drive_drive_function+0x58>)
 80234d6:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80234da:	a311      	add	r3, pc, #68	; (adr r3, 8023520 <ams_drive_drive_function+0x50>)
 80234dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80234e0:	f7dd faee 	bl	8000ac0 <__aeabi_dcmplt>
 80234e4:	4603      	mov	r3, r0
 80234e6:	2b00      	cmp	r3, #0
 80234e8:	d104      	bne.n	80234f4 <ams_drive_drive_function+0x24>
 80234ea:	4b0f      	ldr	r3, [pc, #60]	; (8023528 <ams_drive_drive_function+0x58>)
 80234ec:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80234f0:	2b00      	cmp	r3, #0
 80234f2:	d105      	bne.n	8023500 <ams_drive_drive_function+0x30>
       timer_r2 = 0;
 80234f4:	4b0d      	ldr	r3, [pc, #52]	; (802352c <ams_drive_drive_function+0x5c>)
 80234f6:	f04f 0200 	mov.w	r2, #0
 80234fa:	601a      	str	r2, [r3, #0]
       return STATE_AMS_DRIVE_END_DRIVE;
 80234fc:	230f      	movs	r3, #15
 80234fe:	e00b      	b.n	8023518 <ams_drive_drive_function+0x48>
   }

   timer_r2 += ams_inputs.Ts;
 8023500:	4b09      	ldr	r3, [pc, #36]	; (8023528 <ams_drive_drive_function+0x58>)
 8023502:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8023506:	4b09      	ldr	r3, [pc, #36]	; (802352c <ams_drive_drive_function+0x5c>)
 8023508:	edd3 7a00 	vldr	s15, [r3]
 802350c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8023510:	4b06      	ldr	r3, [pc, #24]	; (802352c <ams_drive_drive_function+0x5c>)
 8023512:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_DRIVE_DRIVE;
 8023516:	230e      	movs	r3, #14
}
 8023518:	4618      	mov	r0, r3
 802351a:	bd80      	pop	{r7, pc}
 802351c:	f3af 8000 	nop.w
 8023520:	cccccccd 	.word	0xcccccccd
 8023524:	4006cccc 	.word	0x4006cccc
 8023528:	2001bff8 	.word	0x2001bff8
 802352c:	2000193c 	.word	0x2000193c

08023530 <ams_drive_end_drive_function>:

ams_state_t ams_drive_end_drive_function() {
 8023530:	b580      	push	{r7, lr}
 8023532:	af00      	add	r7, sp, #0
   if((timer_r2 < 7)&&(fabsf(ams_inputs.accumulator_current)<0.001)) {
 8023534:	4b30      	ldr	r3, [pc, #192]	; (80235f8 <ams_drive_end_drive_function+0xc8>)
 8023536:	edd3 7a00 	vldr	s15, [r3]
 802353a:	eeb1 7a0c 	vmov.f32	s14, #28	; 0x40e00000  7.0
 802353e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023542:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023546:	d528      	bpl.n	802359a <ams_drive_end_drive_function+0x6a>
 8023548:	4b2c      	ldr	r3, [pc, #176]	; (80235fc <ams_drive_end_drive_function+0xcc>)
 802354a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 802354e:	4610      	mov	r0, r2
 8023550:	4619      	mov	r1, r3
 8023552:	f7dd fb3b 	bl	8000bcc <__aeabi_d2f>
 8023556:	ee07 0a90 	vmov	s15, r0
 802355a:	eef0 7ae7 	vabs.f32	s15, s15
 802355e:	ee17 0a90 	vmov	r0, s15
 8023562:	f7dc ffe3 	bl	800052c <__aeabi_f2d>
 8023566:	a322      	add	r3, pc, #136	; (adr r3, 80235f0 <ams_drive_end_drive_function+0xc0>)
 8023568:	e9d3 2300 	ldrd	r2, r3, [r3]
 802356c:	f7dd faa8 	bl	8000ac0 <__aeabi_dcmplt>
 8023570:	4603      	mov	r3, r0
 8023572:	2b00      	cmp	r3, #0
 8023574:	d011      	beq.n	802359a <ams_drive_end_drive_function+0x6a>
       ams_outputs.close_air_plus=0;
 8023576:	4b22      	ldr	r3, [pc, #136]	; (8023600 <ams_drive_end_drive_function+0xd0>)
 8023578:	2200      	movs	r2, #0
 802357a:	711a      	strb	r2, [r3, #4]
       ams_outputs.close_air_minus=0;
 802357c:	4b20      	ldr	r3, [pc, #128]	; (8023600 <ams_drive_end_drive_function+0xd0>)
 802357e:	2200      	movs	r2, #0
 8023580:	715a      	strb	r2, [r3, #5]
       ams_outputs.close_precharge=0;
 8023582:	4b1f      	ldr	r3, [pc, #124]	; (8023600 <ams_drive_end_drive_function+0xd0>)
 8023584:	2200      	movs	r2, #0
 8023586:	71da      	strb	r2, [r3, #7]
       ams_outputs.drive_complete=1;
 8023588:	4b1d      	ldr	r3, [pc, #116]	; (8023600 <ams_drive_end_drive_function+0xd0>)
 802358a:	2201      	movs	r2, #1
 802358c:	709a      	strb	r2, [r3, #2]
       timer_r2 = 0;
 802358e:	4b1a      	ldr	r3, [pc, #104]	; (80235f8 <ams_drive_end_drive_function+0xc8>)
 8023590:	f04f 0200 	mov.w	r2, #0
 8023594:	601a      	str	r2, [r3, #0]
       return STATE_AMS_DRIVE_EXIT;
 8023596:	2310      	movs	r3, #16
 8023598:	e027      	b.n	80235ea <ams_drive_end_drive_function+0xba>
   }

   if((timer_r2 > 7)) {
 802359a:	4b17      	ldr	r3, [pc, #92]	; (80235f8 <ams_drive_end_drive_function+0xc8>)
 802359c:	edd3 7a00 	vldr	s15, [r3]
 80235a0:	eeb1 7a0c 	vmov.f32	s14, #28	; 0x40e00000  7.0
 80235a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80235a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80235ac:	dd11      	ble.n	80235d2 <ams_drive_end_drive_function+0xa2>
       ams_outputs.close_air_plus=0;
 80235ae:	4b14      	ldr	r3, [pc, #80]	; (8023600 <ams_drive_end_drive_function+0xd0>)
 80235b0:	2200      	movs	r2, #0
 80235b2:	711a      	strb	r2, [r3, #4]
       ams_outputs.close_air_minus=0;
 80235b4:	4b12      	ldr	r3, [pc, #72]	; (8023600 <ams_drive_end_drive_function+0xd0>)
 80235b6:	2200      	movs	r2, #0
 80235b8:	715a      	strb	r2, [r3, #5]
       ams_outputs.close_precharge=0;
 80235ba:	4b11      	ldr	r3, [pc, #68]	; (8023600 <ams_drive_end_drive_function+0xd0>)
 80235bc:	2200      	movs	r2, #0
 80235be:	71da      	strb	r2, [r3, #7]
       ams_outputs.error=131;
 80235c0:	4b0f      	ldr	r3, [pc, #60]	; (8023600 <ams_drive_end_drive_function+0xd0>)
 80235c2:	2283      	movs	r2, #131	; 0x83
 80235c4:	719a      	strb	r2, [r3, #6]
       timer_r2 = 0;
 80235c6:	4b0c      	ldr	r3, [pc, #48]	; (80235f8 <ams_drive_end_drive_function+0xc8>)
 80235c8:	f04f 0200 	mov.w	r2, #0
 80235cc:	601a      	str	r2, [r3, #0]
       return STATE_AMS_DRIVE_FORCE_QUIT;
 80235ce:	2311      	movs	r3, #17
 80235d0:	e00b      	b.n	80235ea <ams_drive_end_drive_function+0xba>
   }

   timer_r2 += ams_inputs.Ts;
 80235d2:	4b0a      	ldr	r3, [pc, #40]	; (80235fc <ams_drive_end_drive_function+0xcc>)
 80235d4:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 80235d8:	4b07      	ldr	r3, [pc, #28]	; (80235f8 <ams_drive_end_drive_function+0xc8>)
 80235da:	edd3 7a00 	vldr	s15, [r3]
 80235de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80235e2:	4b05      	ldr	r3, [pc, #20]	; (80235f8 <ams_drive_end_drive_function+0xc8>)
 80235e4:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_DRIVE_END_DRIVE;
 80235e8:	230f      	movs	r3, #15
}
 80235ea:	4618      	mov	r0, r3
 80235ec:	bd80      	pop	{r7, pc}
 80235ee:	bf00      	nop
 80235f0:	d2f1a9fc 	.word	0xd2f1a9fc
 80235f4:	3f50624d 	.word	0x3f50624d
 80235f8:	2000193c 	.word	0x2000193c
 80235fc:	2001bff8 	.word	0x2001bff8
 8023600:	2001c050 	.word	0x2001c050

08023604 <ams_drive_exit_function>:

ams_state_t ams_drive_exit_function() {
 8023604:	b480      	push	{r7}
 8023606:	af00      	add	r7, sp, #0
   timer_r2 += ams_inputs.Ts;
 8023608:	4b08      	ldr	r3, [pc, #32]	; (802362c <ams_drive_exit_function+0x28>)
 802360a:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 802360e:	4b08      	ldr	r3, [pc, #32]	; (8023630 <ams_drive_exit_function+0x2c>)
 8023610:	edd3 7a00 	vldr	s15, [r3]
 8023614:	ee77 7a27 	vadd.f32	s15, s14, s15
 8023618:	4b05      	ldr	r3, [pc, #20]	; (8023630 <ams_drive_exit_function+0x2c>)
 802361a:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_DRIVE_EXIT;
 802361e:	2310      	movs	r3, #16
}
 8023620:	4618      	mov	r0, r3
 8023622:	46bd      	mov	sp, r7
 8023624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023628:	4770      	bx	lr
 802362a:	bf00      	nop
 802362c:	2001bff8 	.word	0x2001bff8
 8023630:	2000193c 	.word	0x2000193c

08023634 <ams_drive_force_quit_function>:

ams_state_t ams_drive_force_quit_function() {
 8023634:	b480      	push	{r7}
 8023636:	af00      	add	r7, sp, #0
   timer_r2 += ams_inputs.Ts;
 8023638:	4b08      	ldr	r3, [pc, #32]	; (802365c <ams_drive_force_quit_function+0x28>)
 802363a:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 802363e:	4b08      	ldr	r3, [pc, #32]	; (8023660 <ams_drive_force_quit_function+0x2c>)
 8023640:	edd3 7a00 	vldr	s15, [r3]
 8023644:	ee77 7a27 	vadd.f32	s15, s14, s15
 8023648:	4b05      	ldr	r3, [pc, #20]	; (8023660 <ams_drive_force_quit_function+0x2c>)
 802364a:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_DRIVE_FORCE_QUIT;
 802364e:	2311      	movs	r3, #17
}
 8023650:	4618      	mov	r0, r3
 8023652:	46bd      	mov	sp, r7
 8023654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023658:	4770      	bx	lr
 802365a:	bf00      	nop
 802365c:	2001bff8 	.word	0x2001bff8
 8023660:	2000193c 	.word	0x2000193c
 8023664:	00000000 	.word	0x00000000

08023668 <ams_drive_function>:

ams_state_t ams_drive_function() {
 8023668:	b5b0      	push	{r4, r5, r7, lr}
 802366a:	af00      	add	r7, sp, #0
   if(timer_r1 < 0.001*ams_inputs.Ts) {
 802366c:	4b44      	ldr	r3, [pc, #272]	; (8023780 <ams_drive_function+0x118>)
 802366e:	681b      	ldr	r3, [r3, #0]
 8023670:	4618      	mov	r0, r3
 8023672:	f7dc ff5b 	bl	800052c <__aeabi_f2d>
 8023676:	4604      	mov	r4, r0
 8023678:	460d      	mov	r5, r1
 802367a:	4b42      	ldr	r3, [pc, #264]	; (8023784 <ams_drive_function+0x11c>)
 802367c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802367e:	4618      	mov	r0, r3
 8023680:	f7dc ff54 	bl	800052c <__aeabi_f2d>
 8023684:	a33c      	add	r3, pc, #240	; (adr r3, 8023778 <ams_drive_function+0x110>)
 8023686:	e9d3 2300 	ldrd	r2, r3, [r3]
 802368a:	f7dc ffa7 	bl	80005dc <__aeabi_dmul>
 802368e:	4602      	mov	r2, r0
 8023690:	460b      	mov	r3, r1
 8023692:	4620      	mov	r0, r4
 8023694:	4629      	mov	r1, r5
 8023696:	f7dd fa13 	bl	8000ac0 <__aeabi_dcmplt>
 802369a:	4603      	mov	r3, r0
 802369c:	2b00      	cmp	r3, #0
 802369e:	d002      	beq.n	80236a6 <ams_drive_function+0x3e>
       state_r2 = STATE_AMS_DRIVE_0;
 80236a0:	4b39      	ldr	r3, [pc, #228]	; (8023788 <ams_drive_function+0x120>)
 80236a2:	220d      	movs	r2, #13
 80236a4:	701a      	strb	r2, [r3, #0]
   }

   switch(state_r2) {
 80236a6:	4b38      	ldr	r3, [pc, #224]	; (8023788 <ams_drive_function+0x120>)
 80236a8:	781b      	ldrb	r3, [r3, #0]
 80236aa:	3b0d      	subs	r3, #13
 80236ac:	2b04      	cmp	r3, #4
 80236ae:	d830      	bhi.n	8023712 <ams_drive_function+0xaa>
 80236b0:	a201      	add	r2, pc, #4	; (adr r2, 80236b8 <ams_drive_function+0x50>)
 80236b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80236b6:	bf00      	nop
 80236b8:	080236cd 	.word	0x080236cd
 80236bc:	080236db 	.word	0x080236db
 80236c0:	080236e9 	.word	0x080236e9
 80236c4:	080236f7 	.word	0x080236f7
 80236c8:	08023705 	.word	0x08023705
       case STATE_AMS_DRIVE_0:
           state_r2 = ams_drive_0_function();
 80236cc:	f7ff fef0 	bl	80234b0 <ams_drive_0_function>
 80236d0:	4603      	mov	r3, r0
 80236d2:	461a      	mov	r2, r3
 80236d4:	4b2c      	ldr	r3, [pc, #176]	; (8023788 <ams_drive_function+0x120>)
 80236d6:	701a      	strb	r2, [r3, #0]
           break;
 80236d8:	e01e      	b.n	8023718 <ams_drive_function+0xb0>
       case STATE_AMS_DRIVE_DRIVE:
           state_r2 = ams_drive_drive_function();
 80236da:	f7ff fef9 	bl	80234d0 <ams_drive_drive_function>
 80236de:	4603      	mov	r3, r0
 80236e0:	461a      	mov	r2, r3
 80236e2:	4b29      	ldr	r3, [pc, #164]	; (8023788 <ams_drive_function+0x120>)
 80236e4:	701a      	strb	r2, [r3, #0]
           break;
 80236e6:	e017      	b.n	8023718 <ams_drive_function+0xb0>
       case STATE_AMS_DRIVE_END_DRIVE:
           state_r2 = ams_drive_end_drive_function();
 80236e8:	f7ff ff22 	bl	8023530 <ams_drive_end_drive_function>
 80236ec:	4603      	mov	r3, r0
 80236ee:	461a      	mov	r2, r3
 80236f0:	4b25      	ldr	r3, [pc, #148]	; (8023788 <ams_drive_function+0x120>)
 80236f2:	701a      	strb	r2, [r3, #0]
           break;
 80236f4:	e010      	b.n	8023718 <ams_drive_function+0xb0>
       case STATE_AMS_DRIVE_EXIT:
           state_r2 = ams_drive_exit_function();
 80236f6:	f7ff ff85 	bl	8023604 <ams_drive_exit_function>
 80236fa:	4603      	mov	r3, r0
 80236fc:	461a      	mov	r2, r3
 80236fe:	4b22      	ldr	r3, [pc, #136]	; (8023788 <ams_drive_function+0x120>)
 8023700:	701a      	strb	r2, [r3, #0]
           break;
 8023702:	e009      	b.n	8023718 <ams_drive_function+0xb0>
       case STATE_AMS_DRIVE_FORCE_QUIT:
           state_r2 = ams_drive_force_quit_function();
 8023704:	f7ff ff96 	bl	8023634 <ams_drive_force_quit_function>
 8023708:	4603      	mov	r3, r0
 802370a:	461a      	mov	r2, r3
 802370c:	4b1e      	ldr	r3, [pc, #120]	; (8023788 <ams_drive_function+0x120>)
 802370e:	701a      	strb	r2, [r3, #0]
           break;
 8023710:	e002      	b.n	8023718 <ams_drive_function+0xb0>
       default:
           ams_error();
 8023712:	f7ff fc50 	bl	8022fb6 <ams_error>
           break;
 8023716:	bf00      	nop
   }

   if(ams_inputs.ams_error||ams_inputs.imd_error||ams_outputs.error) {
 8023718:	4b1a      	ldr	r3, [pc, #104]	; (8023784 <ams_drive_function+0x11c>)
 802371a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 802371e:	2b00      	cmp	r3, #0
 8023720:	d108      	bne.n	8023734 <ams_drive_function+0xcc>
 8023722:	4b18      	ldr	r3, [pc, #96]	; (8023784 <ams_drive_function+0x11c>)
 8023724:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8023728:	2b00      	cmp	r3, #0
 802372a:	d103      	bne.n	8023734 <ams_drive_function+0xcc>
 802372c:	4b17      	ldr	r3, [pc, #92]	; (802378c <ams_drive_function+0x124>)
 802372e:	799b      	ldrb	r3, [r3, #6]
 8023730:	2b00      	cmp	r3, #0
 8023732:	d005      	beq.n	8023740 <ams_drive_function+0xd8>
       timer_r1 = 0;
 8023734:	4b12      	ldr	r3, [pc, #72]	; (8023780 <ams_drive_function+0x118>)
 8023736:	f04f 0200 	mov.w	r2, #0
 802373a:	601a      	str	r2, [r3, #0]
       return STATE_AMS_ERROR;
 802373c:	2312      	movs	r3, #18
 802373e:	e018      	b.n	8023772 <ams_drive_function+0x10a>
   }

   if(ams_outputs.drive_complete) {
 8023740:	4b12      	ldr	r3, [pc, #72]	; (802378c <ams_drive_function+0x124>)
 8023742:	789b      	ldrb	r3, [r3, #2]
 8023744:	2b00      	cmp	r3, #0
 8023746:	d008      	beq.n	802375a <ams_drive_function+0xf2>
       ams_outputs.drive_complete=0;
 8023748:	4b10      	ldr	r3, [pc, #64]	; (802378c <ams_drive_function+0x124>)
 802374a:	2200      	movs	r2, #0
 802374c:	709a      	strb	r2, [r3, #2]
       timer_r1 = 0;
 802374e:	4b0c      	ldr	r3, [pc, #48]	; (8023780 <ams_drive_function+0x118>)
 8023750:	f04f 0200 	mov.w	r2, #0
 8023754:	601a      	str	r2, [r3, #0]
       return STATE_AMS_IDLE;
 8023756:	2327      	movs	r3, #39	; 0x27
 8023758:	e00b      	b.n	8023772 <ams_drive_function+0x10a>
   }


   timer_r1 += ams_inputs.Ts;
 802375a:	4b0a      	ldr	r3, [pc, #40]	; (8023784 <ams_drive_function+0x11c>)
 802375c:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8023760:	4b07      	ldr	r3, [pc, #28]	; (8023780 <ams_drive_function+0x118>)
 8023762:	edd3 7a00 	vldr	s15, [r3]
 8023766:	ee77 7a27 	vadd.f32	s15, s14, s15
 802376a:	4b05      	ldr	r3, [pc, #20]	; (8023780 <ams_drive_function+0x118>)
 802376c:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_DRIVE;
 8023770:	230c      	movs	r3, #12
}
 8023772:	4618      	mov	r0, r3
 8023774:	bdb0      	pop	{r4, r5, r7, pc}
 8023776:	bf00      	nop
 8023778:	d2f1a9fc 	.word	0xd2f1a9fc
 802377c:	3f50624d 	.word	0x3f50624d
 8023780:	20001938 	.word	0x20001938
 8023784:	2001bff8 	.word	0x2001bff8
 8023788:	20001931 	.word	0x20001931
 802378c:	2001c050 	.word	0x2001c050

08023790 <ams_error_0_function>:

ams_state_t ams_error_0_function() {
 8023790:	b480      	push	{r7}
 8023792:	af00      	add	r7, sp, #0
   if(1) {
       timer_r2 = 0;
 8023794:	4b04      	ldr	r3, [pc, #16]	; (80237a8 <ams_error_0_function+0x18>)
 8023796:	f04f 0200 	mov.w	r2, #0
 802379a:	601a      	str	r2, [r3, #0]
       return STATE_AMS_ERROR_ERROR_DETECTED;
 802379c:	2314      	movs	r3, #20
   }

   timer_r2 += ams_inputs.Ts;
   return STATE_AMS_ERROR_0;
}
 802379e:	4618      	mov	r0, r3
 80237a0:	46bd      	mov	sp, r7
 80237a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80237a6:	4770      	bx	lr
 80237a8:	2000193c 	.word	0x2000193c

080237ac <ams_error_error_detected_function>:

ams_state_t ams_error_error_detected_function() {
 80237ac:	b480      	push	{r7}
 80237ae:	af00      	add	r7, sp, #0
   if(1) {
       ams_outputs.close_air_plus=0;
 80237b0:	4b09      	ldr	r3, [pc, #36]	; (80237d8 <ams_error_error_detected_function+0x2c>)
 80237b2:	2200      	movs	r2, #0
 80237b4:	711a      	strb	r2, [r3, #4]
       ams_outputs.close_air_minus=0;
 80237b6:	4b08      	ldr	r3, [pc, #32]	; (80237d8 <ams_error_error_detected_function+0x2c>)
 80237b8:	2200      	movs	r2, #0
 80237ba:	715a      	strb	r2, [r3, #5]
       ams_outputs.close_precharge=0;
 80237bc:	4b06      	ldr	r3, [pc, #24]	; (80237d8 <ams_error_error_detected_function+0x2c>)
 80237be:	2200      	movs	r2, #0
 80237c0:	71da      	strb	r2, [r3, #7]
       timer_r2 = 0;
 80237c2:	4b06      	ldr	r3, [pc, #24]	; (80237dc <ams_error_error_detected_function+0x30>)
 80237c4:	f04f 0200 	mov.w	r2, #0
 80237c8:	601a      	str	r2, [r3, #0]
       return STATE_AMS_ERROR_RELAYS_OPENED;
 80237ca:	2315      	movs	r3, #21
   }

   timer_r2 += ams_inputs.Ts;
   return STATE_AMS_ERROR_ERROR_DETECTED;
}
 80237cc:	4618      	mov	r0, r3
 80237ce:	46bd      	mov	sp, r7
 80237d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80237d4:	4770      	bx	lr
 80237d6:	bf00      	nop
 80237d8:	2001c050 	.word	0x2001c050
 80237dc:	2000193c 	.word	0x2000193c

080237e0 <ams_error_relays_opened_function>:

ams_state_t ams_error_relays_opened_function() {
 80237e0:	b480      	push	{r7}
 80237e2:	af00      	add	r7, sp, #0
   if((timer_r2 > 5)) {
 80237e4:	4b11      	ldr	r3, [pc, #68]	; (802382c <ams_error_relays_opened_function+0x4c>)
 80237e6:	edd3 7a00 	vldr	s15, [r3]
 80237ea:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80237ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80237f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80237f6:	dd08      	ble.n	802380a <ams_error_relays_opened_function+0x2a>
       ams_outputs.error=0;
 80237f8:	4b0d      	ldr	r3, [pc, #52]	; (8023830 <ams_error_relays_opened_function+0x50>)
 80237fa:	2200      	movs	r2, #0
 80237fc:	719a      	strb	r2, [r3, #6]
       timer_r2 = 0;
 80237fe:	4b0b      	ldr	r3, [pc, #44]	; (802382c <ams_error_relays_opened_function+0x4c>)
 8023800:	f04f 0200 	mov.w	r2, #0
 8023804:	601a      	str	r2, [r3, #0]
       return STATE_AMS_ERROR_AWAITING_ERROR_RESOLUTION;
 8023806:	2316      	movs	r3, #22
 8023808:	e00b      	b.n	8023822 <ams_error_relays_opened_function+0x42>
   }

   timer_r2 += ams_inputs.Ts;
 802380a:	4b0a      	ldr	r3, [pc, #40]	; (8023834 <ams_error_relays_opened_function+0x54>)
 802380c:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8023810:	4b06      	ldr	r3, [pc, #24]	; (802382c <ams_error_relays_opened_function+0x4c>)
 8023812:	edd3 7a00 	vldr	s15, [r3]
 8023816:	ee77 7a27 	vadd.f32	s15, s14, s15
 802381a:	4b04      	ldr	r3, [pc, #16]	; (802382c <ams_error_relays_opened_function+0x4c>)
 802381c:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_ERROR_RELAYS_OPENED;
 8023820:	2315      	movs	r3, #21
}
 8023822:	4618      	mov	r0, r3
 8023824:	46bd      	mov	sp, r7
 8023826:	f85d 7b04 	ldr.w	r7, [sp], #4
 802382a:	4770      	bx	lr
 802382c:	2000193c 	.word	0x2000193c
 8023830:	2001c050 	.word	0x2001c050
 8023834:	2001bff8 	.word	0x2001bff8

08023838 <ams_error_awaiting_error_resolution_function>:

ams_state_t ams_error_awaiting_error_resolution_function() {
 8023838:	b480      	push	{r7}
 802383a:	af00      	add	r7, sp, #0
   timer_r2 += ams_inputs.Ts;
 802383c:	4b08      	ldr	r3, [pc, #32]	; (8023860 <ams_error_awaiting_error_resolution_function+0x28>)
 802383e:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8023842:	4b08      	ldr	r3, [pc, #32]	; (8023864 <ams_error_awaiting_error_resolution_function+0x2c>)
 8023844:	edd3 7a00 	vldr	s15, [r3]
 8023848:	ee77 7a27 	vadd.f32	s15, s14, s15
 802384c:	4b05      	ldr	r3, [pc, #20]	; (8023864 <ams_error_awaiting_error_resolution_function+0x2c>)
 802384e:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_ERROR_AWAITING_ERROR_RESOLUTION;
 8023852:	2316      	movs	r3, #22
}
 8023854:	4618      	mov	r0, r3
 8023856:	46bd      	mov	sp, r7
 8023858:	f85d 7b04 	ldr.w	r7, [sp], #4
 802385c:	4770      	bx	lr
 802385e:	bf00      	nop
 8023860:	2001bff8 	.word	0x2001bff8
 8023864:	2000193c 	.word	0x2000193c

08023868 <ams_error_function>:

ams_state_t ams_error_function() {
 8023868:	b5b0      	push	{r4, r5, r7, lr}
 802386a:	af00      	add	r7, sp, #0
   if(timer_r1 < 0.001*ams_inputs.Ts) {
 802386c:	4b3a      	ldr	r3, [pc, #232]	; (8023958 <ams_error_function+0xf0>)
 802386e:	681b      	ldr	r3, [r3, #0]
 8023870:	4618      	mov	r0, r3
 8023872:	f7dc fe5b 	bl	800052c <__aeabi_f2d>
 8023876:	4604      	mov	r4, r0
 8023878:	460d      	mov	r5, r1
 802387a:	4b38      	ldr	r3, [pc, #224]	; (802395c <ams_error_function+0xf4>)
 802387c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802387e:	4618      	mov	r0, r3
 8023880:	f7dc fe54 	bl	800052c <__aeabi_f2d>
 8023884:	a332      	add	r3, pc, #200	; (adr r3, 8023950 <ams_error_function+0xe8>)
 8023886:	e9d3 2300 	ldrd	r2, r3, [r3]
 802388a:	f7dc fea7 	bl	80005dc <__aeabi_dmul>
 802388e:	4602      	mov	r2, r0
 8023890:	460b      	mov	r3, r1
 8023892:	4620      	mov	r0, r4
 8023894:	4629      	mov	r1, r5
 8023896:	f7dd f913 	bl	8000ac0 <__aeabi_dcmplt>
 802389a:	4603      	mov	r3, r0
 802389c:	2b00      	cmp	r3, #0
 802389e:	d002      	beq.n	80238a6 <ams_error_function+0x3e>
       state_r2 = STATE_AMS_ERROR_0;
 80238a0:	4b2f      	ldr	r3, [pc, #188]	; (8023960 <ams_error_function+0xf8>)
 80238a2:	2213      	movs	r2, #19
 80238a4:	701a      	strb	r2, [r3, #0]
   }

   switch(state_r2) {
 80238a6:	4b2e      	ldr	r3, [pc, #184]	; (8023960 <ams_error_function+0xf8>)
 80238a8:	781b      	ldrb	r3, [r3, #0]
 80238aa:	3b13      	subs	r3, #19
 80238ac:	2b03      	cmp	r3, #3
 80238ae:	d827      	bhi.n	8023900 <ams_error_function+0x98>
 80238b0:	a201      	add	r2, pc, #4	; (adr r2, 80238b8 <ams_error_function+0x50>)
 80238b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80238b6:	bf00      	nop
 80238b8:	080238c9 	.word	0x080238c9
 80238bc:	080238d7 	.word	0x080238d7
 80238c0:	080238e5 	.word	0x080238e5
 80238c4:	080238f3 	.word	0x080238f3
       case STATE_AMS_ERROR_0:
           state_r2 = ams_error_0_function();
 80238c8:	f7ff ff62 	bl	8023790 <ams_error_0_function>
 80238cc:	4603      	mov	r3, r0
 80238ce:	461a      	mov	r2, r3
 80238d0:	4b23      	ldr	r3, [pc, #140]	; (8023960 <ams_error_function+0xf8>)
 80238d2:	701a      	strb	r2, [r3, #0]
           break;
 80238d4:	e017      	b.n	8023906 <ams_error_function+0x9e>
       case STATE_AMS_ERROR_ERROR_DETECTED:
           state_r2 = ams_error_error_detected_function();
 80238d6:	f7ff ff69 	bl	80237ac <ams_error_error_detected_function>
 80238da:	4603      	mov	r3, r0
 80238dc:	461a      	mov	r2, r3
 80238de:	4b20      	ldr	r3, [pc, #128]	; (8023960 <ams_error_function+0xf8>)
 80238e0:	701a      	strb	r2, [r3, #0]
           break;
 80238e2:	e010      	b.n	8023906 <ams_error_function+0x9e>
       case STATE_AMS_ERROR_RELAYS_OPENED:
           state_r2 = ams_error_relays_opened_function();
 80238e4:	f7ff ff7c 	bl	80237e0 <ams_error_relays_opened_function>
 80238e8:	4603      	mov	r3, r0
 80238ea:	461a      	mov	r2, r3
 80238ec:	4b1c      	ldr	r3, [pc, #112]	; (8023960 <ams_error_function+0xf8>)
 80238ee:	701a      	strb	r2, [r3, #0]
           break;
 80238f0:	e009      	b.n	8023906 <ams_error_function+0x9e>
       case STATE_AMS_ERROR_AWAITING_ERROR_RESOLUTION:
           state_r2 = ams_error_awaiting_error_resolution_function();
 80238f2:	f7ff ffa1 	bl	8023838 <ams_error_awaiting_error_resolution_function>
 80238f6:	4603      	mov	r3, r0
 80238f8:	461a      	mov	r2, r3
 80238fa:	4b19      	ldr	r3, [pc, #100]	; (8023960 <ams_error_function+0xf8>)
 80238fc:	701a      	strb	r2, [r3, #0]
           break;
 80238fe:	e002      	b.n	8023906 <ams_error_function+0x9e>
       default:
           ams_error();
 8023900:	f7ff fb59 	bl	8022fb6 <ams_error>
           break;
 8023904:	bf00      	nop
   }

   if(!(ams_outputs.error||ams_inputs.ams_error||ams_inputs.imd_error)) {
 8023906:	4b17      	ldr	r3, [pc, #92]	; (8023964 <ams_error_function+0xfc>)
 8023908:	799b      	ldrb	r3, [r3, #6]
 802390a:	2b00      	cmp	r3, #0
 802390c:	d10f      	bne.n	802392e <ams_error_function+0xc6>
 802390e:	4b13      	ldr	r3, [pc, #76]	; (802395c <ams_error_function+0xf4>)
 8023910:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8023914:	2b00      	cmp	r3, #0
 8023916:	d10a      	bne.n	802392e <ams_error_function+0xc6>
 8023918:	4b10      	ldr	r3, [pc, #64]	; (802395c <ams_error_function+0xf4>)
 802391a:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 802391e:	2b00      	cmp	r3, #0
 8023920:	d105      	bne.n	802392e <ams_error_function+0xc6>
       timer_r1 = 0;
 8023922:	4b0d      	ldr	r3, [pc, #52]	; (8023958 <ams_error_function+0xf0>)
 8023924:	f04f 0200 	mov.w	r2, #0
 8023928:	601a      	str	r2, [r3, #0]
       return STATE_AMS_IDLE;
 802392a:	2327      	movs	r3, #39	; 0x27
 802392c:	e00b      	b.n	8023946 <ams_error_function+0xde>
   }


   timer_r1 += ams_inputs.Ts;
 802392e:	4b0b      	ldr	r3, [pc, #44]	; (802395c <ams_error_function+0xf4>)
 8023930:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8023934:	4b08      	ldr	r3, [pc, #32]	; (8023958 <ams_error_function+0xf0>)
 8023936:	edd3 7a00 	vldr	s15, [r3]
 802393a:	ee77 7a27 	vadd.f32	s15, s14, s15
 802393e:	4b06      	ldr	r3, [pc, #24]	; (8023958 <ams_error_function+0xf0>)
 8023940:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_ERROR;
 8023944:	2312      	movs	r3, #18
}
 8023946:	4618      	mov	r0, r3
 8023948:	bdb0      	pop	{r4, r5, r7, pc}
 802394a:	bf00      	nop
 802394c:	f3af 8000 	nop.w
 8023950:	d2f1a9fc 	.word	0xd2f1a9fc
 8023954:	3f50624d 	.word	0x3f50624d
 8023958:	20001938 	.word	0x20001938
 802395c:	2001bff8 	.word	0x2001bff8
 8023960:	20001931 	.word	0x20001931
 8023964:	2001c050 	.word	0x2001c050

08023968 <ams_precharge_charge_close_air_minus_function>:

ams_state_t ams_precharge_charge_close_air_minus_function() {
 8023968:	b480      	push	{r7}
 802396a:	af00      	add	r7, sp, #0
   if((timer_r2 < 2)&&ams_inputs.air_minus_closed) {
 802396c:	4b1d      	ldr	r3, [pc, #116]	; (80239e4 <ams_precharge_charge_close_air_minus_function+0x7c>)
 802396e:	edd3 7a00 	vldr	s15, [r3]
 8023972:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8023976:	eef4 7ac7 	vcmpe.f32	s15, s14
 802397a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802397e:	d50d      	bpl.n	802399c <ams_precharge_charge_close_air_minus_function+0x34>
 8023980:	4b19      	ldr	r3, [pc, #100]	; (80239e8 <ams_precharge_charge_close_air_minus_function+0x80>)
 8023982:	f893 3020 	ldrb.w	r3, [r3, #32]
 8023986:	2b00      	cmp	r3, #0
 8023988:	d008      	beq.n	802399c <ams_precharge_charge_close_air_minus_function+0x34>
       ams_outputs.close_precharge=1;
 802398a:	4b18      	ldr	r3, [pc, #96]	; (80239ec <ams_precharge_charge_close_air_minus_function+0x84>)
 802398c:	2201      	movs	r2, #1
 802398e:	71da      	strb	r2, [r3, #7]
       timer_r2 = 0;
 8023990:	4b14      	ldr	r3, [pc, #80]	; (80239e4 <ams_precharge_charge_close_air_minus_function+0x7c>)
 8023992:	f04f 0200 	mov.w	r2, #0
 8023996:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_CHARGE_CLOSE_PRECHARGE;
 8023998:	2319      	movs	r3, #25
 802399a:	e01e      	b.n	80239da <ams_precharge_charge_close_air_minus_function+0x72>
   }

   if((timer_r2 > 2)) {
 802399c:	4b11      	ldr	r3, [pc, #68]	; (80239e4 <ams_precharge_charge_close_air_minus_function+0x7c>)
 802399e:	edd3 7a00 	vldr	s15, [r3]
 80239a2:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80239a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80239aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80239ae:	dd08      	ble.n	80239c2 <ams_precharge_charge_close_air_minus_function+0x5a>
       ams_outputs.error=122;
 80239b0:	4b0e      	ldr	r3, [pc, #56]	; (80239ec <ams_precharge_charge_close_air_minus_function+0x84>)
 80239b2:	227a      	movs	r2, #122	; 0x7a
 80239b4:	719a      	strb	r2, [r3, #6]
       timer_r2 = 0;
 80239b6:	4b0b      	ldr	r3, [pc, #44]	; (80239e4 <ams_precharge_charge_close_air_minus_function+0x7c>)
 80239b8:	f04f 0200 	mov.w	r2, #0
 80239bc:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_CHARGE_ERROR;
 80239be:	231a      	movs	r3, #26
 80239c0:	e00b      	b.n	80239da <ams_precharge_charge_close_air_minus_function+0x72>
   }

   timer_r2 += ams_inputs.Ts;
 80239c2:	4b09      	ldr	r3, [pc, #36]	; (80239e8 <ams_precharge_charge_close_air_minus_function+0x80>)
 80239c4:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 80239c8:	4b06      	ldr	r3, [pc, #24]	; (80239e4 <ams_precharge_charge_close_air_minus_function+0x7c>)
 80239ca:	edd3 7a00 	vldr	s15, [r3]
 80239ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80239d2:	4b04      	ldr	r3, [pc, #16]	; (80239e4 <ams_precharge_charge_close_air_minus_function+0x7c>)
 80239d4:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_PRECHARGE_CHARGE_CLOSE_AIR_MINUS;
 80239d8:	2318      	movs	r3, #24
}
 80239da:	4618      	mov	r0, r3
 80239dc:	46bd      	mov	sp, r7
 80239de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80239e2:	4770      	bx	lr
 80239e4:	2000193c 	.word	0x2000193c
 80239e8:	2001bff8 	.word	0x2001bff8
 80239ec:	2001c050 	.word	0x2001c050

080239f0 <ams_precharge_charge_close_precharge_function>:

ams_state_t ams_precharge_charge_close_precharge_function() {
 80239f0:	b480      	push	{r7}
 80239f2:	af00      	add	r7, sp, #0
   if((timer_r2 < 2)&&ams_inputs.precharge_closed) {
 80239f4:	4b1c      	ldr	r3, [pc, #112]	; (8023a68 <ams_precharge_charge_close_precharge_function+0x78>)
 80239f6:	edd3 7a00 	vldr	s15, [r3]
 80239fa:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80239fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023a06:	d50a      	bpl.n	8023a1e <ams_precharge_charge_close_precharge_function+0x2e>
 8023a08:	4b18      	ldr	r3, [pc, #96]	; (8023a6c <ams_precharge_charge_close_precharge_function+0x7c>)
 8023a0a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8023a0e:	2b00      	cmp	r3, #0
 8023a10:	d005      	beq.n	8023a1e <ams_precharge_charge_close_precharge_function+0x2e>
       timer_r2 = 0;
 8023a12:	4b15      	ldr	r3, [pc, #84]	; (8023a68 <ams_precharge_charge_close_precharge_function+0x78>)
 8023a14:	f04f 0200 	mov.w	r2, #0
 8023a18:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_CHARGE_WAIT;
 8023a1a:	231b      	movs	r3, #27
 8023a1c:	e01e      	b.n	8023a5c <ams_precharge_charge_close_precharge_function+0x6c>
   }

   if((timer_r2 > 2)) {
 8023a1e:	4b12      	ldr	r3, [pc, #72]	; (8023a68 <ams_precharge_charge_close_precharge_function+0x78>)
 8023a20:	edd3 7a00 	vldr	s15, [r3]
 8023a24:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8023a28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023a30:	dd08      	ble.n	8023a44 <ams_precharge_charge_close_precharge_function+0x54>
       ams_outputs.error=123;
 8023a32:	4b0f      	ldr	r3, [pc, #60]	; (8023a70 <ams_precharge_charge_close_precharge_function+0x80>)
 8023a34:	227b      	movs	r2, #123	; 0x7b
 8023a36:	719a      	strb	r2, [r3, #6]
       timer_r2 = 0;
 8023a38:	4b0b      	ldr	r3, [pc, #44]	; (8023a68 <ams_precharge_charge_close_precharge_function+0x78>)
 8023a3a:	f04f 0200 	mov.w	r2, #0
 8023a3e:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_CHARGE_ERROR;
 8023a40:	231a      	movs	r3, #26
 8023a42:	e00b      	b.n	8023a5c <ams_precharge_charge_close_precharge_function+0x6c>
   }

   timer_r2 += ams_inputs.Ts;
 8023a44:	4b09      	ldr	r3, [pc, #36]	; (8023a6c <ams_precharge_charge_close_precharge_function+0x7c>)
 8023a46:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8023a4a:	4b07      	ldr	r3, [pc, #28]	; (8023a68 <ams_precharge_charge_close_precharge_function+0x78>)
 8023a4c:	edd3 7a00 	vldr	s15, [r3]
 8023a50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8023a54:	4b04      	ldr	r3, [pc, #16]	; (8023a68 <ams_precharge_charge_close_precharge_function+0x78>)
 8023a56:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_PRECHARGE_CHARGE_CLOSE_PRECHARGE;
 8023a5a:	2319      	movs	r3, #25
}
 8023a5c:	4618      	mov	r0, r3
 8023a5e:	46bd      	mov	sp, r7
 8023a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023a64:	4770      	bx	lr
 8023a66:	bf00      	nop
 8023a68:	2000193c 	.word	0x2000193c
 8023a6c:	2001bff8 	.word	0x2001bff8
 8023a70:	2001c050 	.word	0x2001c050

08023a74 <ams_precharge_charge_error_function>:

ams_state_t ams_precharge_charge_error_function() {
 8023a74:	b480      	push	{r7}
 8023a76:	af00      	add	r7, sp, #0
   timer_r2 += ams_inputs.Ts;
 8023a78:	4b08      	ldr	r3, [pc, #32]	; (8023a9c <ams_precharge_charge_error_function+0x28>)
 8023a7a:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8023a7e:	4b08      	ldr	r3, [pc, #32]	; (8023aa0 <ams_precharge_charge_error_function+0x2c>)
 8023a80:	edd3 7a00 	vldr	s15, [r3]
 8023a84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8023a88:	4b05      	ldr	r3, [pc, #20]	; (8023aa0 <ams_precharge_charge_error_function+0x2c>)
 8023a8a:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_PRECHARGE_CHARGE_ERROR;
 8023a8e:	231a      	movs	r3, #26
}
 8023a90:	4618      	mov	r0, r3
 8023a92:	46bd      	mov	sp, r7
 8023a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023a98:	4770      	bx	lr
 8023a9a:	bf00      	nop
 8023a9c:	2001bff8 	.word	0x2001bff8
 8023aa0:	2000193c 	.word	0x2000193c
 8023aa4:	00000000 	.word	0x00000000

08023aa8 <ams_precharge_charge_wait_function>:

ams_state_t ams_precharge_charge_wait_function() {
 8023aa8:	b580      	push	{r7, lr}
 8023aaa:	af00      	add	r7, sp, #0
   if((timer_r2 > 5)&&(timer_r2 < 30)&&(ams_inputs.accumulator_voltage*0.95<ams_inputs.vehicle_voltage)) {
 8023aac:	4b2a      	ldr	r3, [pc, #168]	; (8023b58 <ams_precharge_charge_wait_function+0xb0>)
 8023aae:	edd3 7a00 	vldr	s15, [r3]
 8023ab2:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8023ab6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023abe:	dd26      	ble.n	8023b0e <ams_precharge_charge_wait_function+0x66>
 8023ac0:	4b25      	ldr	r3, [pc, #148]	; (8023b58 <ams_precharge_charge_wait_function+0xb0>)
 8023ac2:	edd3 7a00 	vldr	s15, [r3]
 8023ac6:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8023aca:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023ace:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023ad2:	d51c      	bpl.n	8023b0e <ams_precharge_charge_wait_function+0x66>
 8023ad4:	4b21      	ldr	r3, [pc, #132]	; (8023b5c <ams_precharge_charge_wait_function+0xb4>)
 8023ad6:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8023ada:	a31d      	add	r3, pc, #116	; (adr r3, 8023b50 <ams_precharge_charge_wait_function+0xa8>)
 8023adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023ae0:	f7dc fd7c 	bl	80005dc <__aeabi_dmul>
 8023ae4:	4602      	mov	r2, r0
 8023ae6:	460b      	mov	r3, r1
 8023ae8:	4610      	mov	r0, r2
 8023aea:	4619      	mov	r1, r3
 8023aec:	4b1b      	ldr	r3, [pc, #108]	; (8023b5c <ams_precharge_charge_wait_function+0xb4>)
 8023aee:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8023af2:	f7dc ffe5 	bl	8000ac0 <__aeabi_dcmplt>
 8023af6:	4603      	mov	r3, r0
 8023af8:	2b00      	cmp	r3, #0
 8023afa:	d008      	beq.n	8023b0e <ams_precharge_charge_wait_function+0x66>
       ams_outputs.close_air_plus=1;
 8023afc:	4b18      	ldr	r3, [pc, #96]	; (8023b60 <ams_precharge_charge_wait_function+0xb8>)
 8023afe:	2201      	movs	r2, #1
 8023b00:	711a      	strb	r2, [r3, #4]
       timer_r2 = 0;
 8023b02:	4b15      	ldr	r3, [pc, #84]	; (8023b58 <ams_precharge_charge_wait_function+0xb0>)
 8023b04:	f04f 0200 	mov.w	r2, #0
 8023b08:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_CHARGE_CLOSE_AIR_PLUS;
 8023b0a:	231c      	movs	r3, #28
 8023b0c:	e01e      	b.n	8023b4c <ams_precharge_charge_wait_function+0xa4>
   }

   if((timer_r2 > 30)) {
 8023b0e:	4b12      	ldr	r3, [pc, #72]	; (8023b58 <ams_precharge_charge_wait_function+0xb0>)
 8023b10:	edd3 7a00 	vldr	s15, [r3]
 8023b14:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8023b18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023b20:	dd08      	ble.n	8023b34 <ams_precharge_charge_wait_function+0x8c>
       ams_outputs.error=124;
 8023b22:	4b0f      	ldr	r3, [pc, #60]	; (8023b60 <ams_precharge_charge_wait_function+0xb8>)
 8023b24:	227c      	movs	r2, #124	; 0x7c
 8023b26:	719a      	strb	r2, [r3, #6]
       timer_r2 = 0;
 8023b28:	4b0b      	ldr	r3, [pc, #44]	; (8023b58 <ams_precharge_charge_wait_function+0xb0>)
 8023b2a:	f04f 0200 	mov.w	r2, #0
 8023b2e:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_CHARGE_ERROR;
 8023b30:	231a      	movs	r3, #26
 8023b32:	e00b      	b.n	8023b4c <ams_precharge_charge_wait_function+0xa4>
   }

   timer_r2 += ams_inputs.Ts;
 8023b34:	4b09      	ldr	r3, [pc, #36]	; (8023b5c <ams_precharge_charge_wait_function+0xb4>)
 8023b36:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8023b3a:	4b07      	ldr	r3, [pc, #28]	; (8023b58 <ams_precharge_charge_wait_function+0xb0>)
 8023b3c:	edd3 7a00 	vldr	s15, [r3]
 8023b40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8023b44:	4b04      	ldr	r3, [pc, #16]	; (8023b58 <ams_precharge_charge_wait_function+0xb0>)
 8023b46:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_PRECHARGE_CHARGE_WAIT;
 8023b4a:	231b      	movs	r3, #27
}
 8023b4c:	4618      	mov	r0, r3
 8023b4e:	bd80      	pop	{r7, pc}
 8023b50:	66666666 	.word	0x66666666
 8023b54:	3fee6666 	.word	0x3fee6666
 8023b58:	2000193c 	.word	0x2000193c
 8023b5c:	2001bff8 	.word	0x2001bff8
 8023b60:	2001c050 	.word	0x2001c050

08023b64 <ams_precharge_charge_close_air_plus_function>:

ams_state_t ams_precharge_charge_close_air_plus_function() {
 8023b64:	b480      	push	{r7}
 8023b66:	af00      	add	r7, sp, #0
   if((timer_r2 < 2)&&ams_inputs.air_plus_closed) {
 8023b68:	4b1d      	ldr	r3, [pc, #116]	; (8023be0 <ams_precharge_charge_close_air_plus_function+0x7c>)
 8023b6a:	edd3 7a00 	vldr	s15, [r3]
 8023b6e:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8023b72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023b76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023b7a:	d50c      	bpl.n	8023b96 <ams_precharge_charge_close_air_plus_function+0x32>
 8023b7c:	4b19      	ldr	r3, [pc, #100]	; (8023be4 <ams_precharge_charge_close_air_plus_function+0x80>)
 8023b7e:	7c1b      	ldrb	r3, [r3, #16]
 8023b80:	2b00      	cmp	r3, #0
 8023b82:	d008      	beq.n	8023b96 <ams_precharge_charge_close_air_plus_function+0x32>
       ams_outputs.close_precharge=0;
 8023b84:	4b18      	ldr	r3, [pc, #96]	; (8023be8 <ams_precharge_charge_close_air_plus_function+0x84>)
 8023b86:	2200      	movs	r2, #0
 8023b88:	71da      	strb	r2, [r3, #7]
       timer_r2 = 0;
 8023b8a:	4b15      	ldr	r3, [pc, #84]	; (8023be0 <ams_precharge_charge_close_air_plus_function+0x7c>)
 8023b8c:	f04f 0200 	mov.w	r2, #0
 8023b90:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_CHARGE_OPEN_PRECHARGE;
 8023b92:	231d      	movs	r3, #29
 8023b94:	e01e      	b.n	8023bd4 <ams_precharge_charge_close_air_plus_function+0x70>
   }

   if((timer_r2 > 2)) {
 8023b96:	4b12      	ldr	r3, [pc, #72]	; (8023be0 <ams_precharge_charge_close_air_plus_function+0x7c>)
 8023b98:	edd3 7a00 	vldr	s15, [r3]
 8023b9c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8023ba0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023ba4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023ba8:	dd08      	ble.n	8023bbc <ams_precharge_charge_close_air_plus_function+0x58>
       ams_outputs.error=125;
 8023baa:	4b0f      	ldr	r3, [pc, #60]	; (8023be8 <ams_precharge_charge_close_air_plus_function+0x84>)
 8023bac:	227d      	movs	r2, #125	; 0x7d
 8023bae:	719a      	strb	r2, [r3, #6]
       timer_r2 = 0;
 8023bb0:	4b0b      	ldr	r3, [pc, #44]	; (8023be0 <ams_precharge_charge_close_air_plus_function+0x7c>)
 8023bb2:	f04f 0200 	mov.w	r2, #0
 8023bb6:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_CHARGE_ERROR;
 8023bb8:	231a      	movs	r3, #26
 8023bba:	e00b      	b.n	8023bd4 <ams_precharge_charge_close_air_plus_function+0x70>
   }

   timer_r2 += ams_inputs.Ts;
 8023bbc:	4b09      	ldr	r3, [pc, #36]	; (8023be4 <ams_precharge_charge_close_air_plus_function+0x80>)
 8023bbe:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8023bc2:	4b07      	ldr	r3, [pc, #28]	; (8023be0 <ams_precharge_charge_close_air_plus_function+0x7c>)
 8023bc4:	edd3 7a00 	vldr	s15, [r3]
 8023bc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8023bcc:	4b04      	ldr	r3, [pc, #16]	; (8023be0 <ams_precharge_charge_close_air_plus_function+0x7c>)
 8023bce:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_PRECHARGE_CHARGE_CLOSE_AIR_PLUS;
 8023bd2:	231c      	movs	r3, #28
}
 8023bd4:	4618      	mov	r0, r3
 8023bd6:	46bd      	mov	sp, r7
 8023bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023bdc:	4770      	bx	lr
 8023bde:	bf00      	nop
 8023be0:	2000193c 	.word	0x2000193c
 8023be4:	2001bff8 	.word	0x2001bff8
 8023be8:	2001c050 	.word	0x2001c050

08023bec <ams_precharge_charge_open_precharge_function>:

ams_state_t ams_precharge_charge_open_precharge_function() {
 8023bec:	b480      	push	{r7}
 8023bee:	af00      	add	r7, sp, #0
   if((timer_r2 > 2)) {
 8023bf0:	4b1d      	ldr	r3, [pc, #116]	; (8023c68 <ams_precharge_charge_open_precharge_function+0x7c>)
 8023bf2:	edd3 7a00 	vldr	s15, [r3]
 8023bf6:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8023bfa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023bfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023c02:	dd08      	ble.n	8023c16 <ams_precharge_charge_open_precharge_function+0x2a>
       ams_outputs.error=126;
 8023c04:	4b19      	ldr	r3, [pc, #100]	; (8023c6c <ams_precharge_charge_open_precharge_function+0x80>)
 8023c06:	227e      	movs	r2, #126	; 0x7e
 8023c08:	719a      	strb	r2, [r3, #6]
       timer_r2 = 0;
 8023c0a:	4b17      	ldr	r3, [pc, #92]	; (8023c68 <ams_precharge_charge_open_precharge_function+0x7c>)
 8023c0c:	f04f 0200 	mov.w	r2, #0
 8023c10:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_CHARGE_ERROR;
 8023c12:	231a      	movs	r3, #26
 8023c14:	e023      	b.n	8023c5e <ams_precharge_charge_open_precharge_function+0x72>
   }

   if((timer_r2 < 2)&&!ams_inputs.precharge_closed) {
 8023c16:	4b14      	ldr	r3, [pc, #80]	; (8023c68 <ams_precharge_charge_open_precharge_function+0x7c>)
 8023c18:	edd3 7a00 	vldr	s15, [r3]
 8023c1c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8023c20:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023c24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023c28:	d50d      	bpl.n	8023c46 <ams_precharge_charge_open_precharge_function+0x5a>
 8023c2a:	4b11      	ldr	r3, [pc, #68]	; (8023c70 <ams_precharge_charge_open_precharge_function+0x84>)
 8023c2c:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8023c30:	2b00      	cmp	r3, #0
 8023c32:	d108      	bne.n	8023c46 <ams_precharge_charge_open_precharge_function+0x5a>
       ams_outputs.precharge_charge_complete=1;
 8023c34:	4b0d      	ldr	r3, [pc, #52]	; (8023c6c <ams_precharge_charge_open_precharge_function+0x80>)
 8023c36:	2201      	movs	r2, #1
 8023c38:	70da      	strb	r2, [r3, #3]
       timer_r2 = 0;
 8023c3a:	4b0b      	ldr	r3, [pc, #44]	; (8023c68 <ams_precharge_charge_open_precharge_function+0x7c>)
 8023c3c:	f04f 0200 	mov.w	r2, #0
 8023c40:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_CHARGE_EXIT;
 8023c42:	231e      	movs	r3, #30
 8023c44:	e00b      	b.n	8023c5e <ams_precharge_charge_open_precharge_function+0x72>
   }

   timer_r2 += ams_inputs.Ts;
 8023c46:	4b0a      	ldr	r3, [pc, #40]	; (8023c70 <ams_precharge_charge_open_precharge_function+0x84>)
 8023c48:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8023c4c:	4b06      	ldr	r3, [pc, #24]	; (8023c68 <ams_precharge_charge_open_precharge_function+0x7c>)
 8023c4e:	edd3 7a00 	vldr	s15, [r3]
 8023c52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8023c56:	4b04      	ldr	r3, [pc, #16]	; (8023c68 <ams_precharge_charge_open_precharge_function+0x7c>)
 8023c58:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_PRECHARGE_CHARGE_OPEN_PRECHARGE;
 8023c5c:	231d      	movs	r3, #29
}
 8023c5e:	4618      	mov	r0, r3
 8023c60:	46bd      	mov	sp, r7
 8023c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023c66:	4770      	bx	lr
 8023c68:	2000193c 	.word	0x2000193c
 8023c6c:	2001c050 	.word	0x2001c050
 8023c70:	2001bff8 	.word	0x2001bff8

08023c74 <ams_precharge_charge_exit_function>:

ams_state_t ams_precharge_charge_exit_function() {
 8023c74:	b480      	push	{r7}
 8023c76:	af00      	add	r7, sp, #0
   timer_r2 += ams_inputs.Ts;
 8023c78:	4b08      	ldr	r3, [pc, #32]	; (8023c9c <ams_precharge_charge_exit_function+0x28>)
 8023c7a:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8023c7e:	4b08      	ldr	r3, [pc, #32]	; (8023ca0 <ams_precharge_charge_exit_function+0x2c>)
 8023c80:	edd3 7a00 	vldr	s15, [r3]
 8023c84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8023c88:	4b05      	ldr	r3, [pc, #20]	; (8023ca0 <ams_precharge_charge_exit_function+0x2c>)
 8023c8a:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_PRECHARGE_CHARGE_EXIT;
 8023c8e:	231e      	movs	r3, #30
}
 8023c90:	4618      	mov	r0, r3
 8023c92:	46bd      	mov	sp, r7
 8023c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023c98:	4770      	bx	lr
 8023c9a:	bf00      	nop
 8023c9c:	2001bff8 	.word	0x2001bff8
 8023ca0:	2000193c 	.word	0x2000193c

08023ca4 <ams_precharge_charge_0_function>:

ams_state_t ams_precharge_charge_0_function() {
 8023ca4:	b480      	push	{r7}
 8023ca6:	af00      	add	r7, sp, #0
   if(1) {
       timer_r2 = 0;
 8023ca8:	4b04      	ldr	r3, [pc, #16]	; (8023cbc <ams_precharge_charge_0_function+0x18>)
 8023caa:	f04f 0200 	mov.w	r2, #0
 8023cae:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_CHARGE_WAKE_CHARGER;
 8023cb0:	2320      	movs	r3, #32
   }

   timer_r2 += ams_inputs.Ts;
   return STATE_AMS_PRECHARGE_CHARGE_0;
}
 8023cb2:	4618      	mov	r0, r3
 8023cb4:	46bd      	mov	sp, r7
 8023cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023cba:	4770      	bx	lr
 8023cbc:	2000193c 	.word	0x2000193c

08023cc0 <ams_precharge_charge_wake_charger_function>:

ams_state_t ams_precharge_charge_wake_charger_function() {
 8023cc0:	b480      	push	{r7}
 8023cc2:	af00      	add	r7, sp, #0
   if((timer_r2 < 10)&&ams_inputs.charger_is_awake) {
 8023cc4:	4b1d      	ldr	r3, [pc, #116]	; (8023d3c <ams_precharge_charge_wake_charger_function+0x7c>)
 8023cc6:	edd3 7a00 	vldr	s15, [r3]
 8023cca:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8023cce:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023cd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023cd6:	d50d      	bpl.n	8023cf4 <ams_precharge_charge_wake_charger_function+0x34>
 8023cd8:	4b19      	ldr	r3, [pc, #100]	; (8023d40 <ams_precharge_charge_wake_charger_function+0x80>)
 8023cda:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8023cde:	2b00      	cmp	r3, #0
 8023ce0:	d008      	beq.n	8023cf4 <ams_precharge_charge_wake_charger_function+0x34>
       ams_outputs.close_air_minus=1;
 8023ce2:	4b18      	ldr	r3, [pc, #96]	; (8023d44 <ams_precharge_charge_wake_charger_function+0x84>)
 8023ce4:	2201      	movs	r2, #1
 8023ce6:	715a      	strb	r2, [r3, #5]
       timer_r2 = 0;
 8023ce8:	4b14      	ldr	r3, [pc, #80]	; (8023d3c <ams_precharge_charge_wake_charger_function+0x7c>)
 8023cea:	f04f 0200 	mov.w	r2, #0
 8023cee:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_CHARGE_CLOSE_AIR_MINUS;
 8023cf0:	2318      	movs	r3, #24
 8023cf2:	e01e      	b.n	8023d32 <ams_precharge_charge_wake_charger_function+0x72>
   }

   if((timer_r2 > 10)) {
 8023cf4:	4b11      	ldr	r3, [pc, #68]	; (8023d3c <ams_precharge_charge_wake_charger_function+0x7c>)
 8023cf6:	edd3 7a00 	vldr	s15, [r3]
 8023cfa:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8023cfe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023d02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023d06:	dd08      	ble.n	8023d1a <ams_precharge_charge_wake_charger_function+0x5a>
       ams_outputs.error=121;
 8023d08:	4b0e      	ldr	r3, [pc, #56]	; (8023d44 <ams_precharge_charge_wake_charger_function+0x84>)
 8023d0a:	2279      	movs	r2, #121	; 0x79
 8023d0c:	719a      	strb	r2, [r3, #6]
       timer_r2 = 0;
 8023d0e:	4b0b      	ldr	r3, [pc, #44]	; (8023d3c <ams_precharge_charge_wake_charger_function+0x7c>)
 8023d10:	f04f 0200 	mov.w	r2, #0
 8023d14:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_CHARGE_ERROR;
 8023d16:	231a      	movs	r3, #26
 8023d18:	e00b      	b.n	8023d32 <ams_precharge_charge_wake_charger_function+0x72>
   }

   timer_r2 += ams_inputs.Ts;
 8023d1a:	4b09      	ldr	r3, [pc, #36]	; (8023d40 <ams_precharge_charge_wake_charger_function+0x80>)
 8023d1c:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8023d20:	4b06      	ldr	r3, [pc, #24]	; (8023d3c <ams_precharge_charge_wake_charger_function+0x7c>)
 8023d22:	edd3 7a00 	vldr	s15, [r3]
 8023d26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8023d2a:	4b04      	ldr	r3, [pc, #16]	; (8023d3c <ams_precharge_charge_wake_charger_function+0x7c>)
 8023d2c:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_PRECHARGE_CHARGE_WAKE_CHARGER;
 8023d30:	2320      	movs	r3, #32
}
 8023d32:	4618      	mov	r0, r3
 8023d34:	46bd      	mov	sp, r7
 8023d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023d3a:	4770      	bx	lr
 8023d3c:	2000193c 	.word	0x2000193c
 8023d40:	2001bff8 	.word	0x2001bff8
 8023d44:	2001c050 	.word	0x2001c050

08023d48 <ams_precharge_charge_function>:

ams_state_t ams_precharge_charge_function() {
 8023d48:	b5b0      	push	{r4, r5, r7, lr}
 8023d4a:	af00      	add	r7, sp, #0
   if(timer_r1 < 0.001*ams_inputs.Ts) {
 8023d4c:	4b56      	ldr	r3, [pc, #344]	; (8023ea8 <ams_precharge_charge_function+0x160>)
 8023d4e:	681b      	ldr	r3, [r3, #0]
 8023d50:	4618      	mov	r0, r3
 8023d52:	f7dc fbeb 	bl	800052c <__aeabi_f2d>
 8023d56:	4604      	mov	r4, r0
 8023d58:	460d      	mov	r5, r1
 8023d5a:	4b54      	ldr	r3, [pc, #336]	; (8023eac <ams_precharge_charge_function+0x164>)
 8023d5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8023d5e:	4618      	mov	r0, r3
 8023d60:	f7dc fbe4 	bl	800052c <__aeabi_f2d>
 8023d64:	a34e      	add	r3, pc, #312	; (adr r3, 8023ea0 <ams_precharge_charge_function+0x158>)
 8023d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023d6a:	f7dc fc37 	bl	80005dc <__aeabi_dmul>
 8023d6e:	4602      	mov	r2, r0
 8023d70:	460b      	mov	r3, r1
 8023d72:	4620      	mov	r0, r4
 8023d74:	4629      	mov	r1, r5
 8023d76:	f7dc fea3 	bl	8000ac0 <__aeabi_dcmplt>
 8023d7a:	4603      	mov	r3, r0
 8023d7c:	2b00      	cmp	r3, #0
 8023d7e:	d002      	beq.n	8023d86 <ams_precharge_charge_function+0x3e>
       state_r2 = STATE_AMS_PRECHARGE_CHARGE_0;
 8023d80:	4b4b      	ldr	r3, [pc, #300]	; (8023eb0 <ams_precharge_charge_function+0x168>)
 8023d82:	221f      	movs	r2, #31
 8023d84:	701a      	strb	r2, [r3, #0]
   }

   switch(state_r2) {
 8023d86:	4b4a      	ldr	r3, [pc, #296]	; (8023eb0 <ams_precharge_charge_function+0x168>)
 8023d88:	781b      	ldrb	r3, [r3, #0]
 8023d8a:	3b18      	subs	r3, #24
 8023d8c:	2b08      	cmp	r3, #8
 8023d8e:	d854      	bhi.n	8023e3a <ams_precharge_charge_function+0xf2>
 8023d90:	a201      	add	r2, pc, #4	; (adr r2, 8023d98 <ams_precharge_charge_function+0x50>)
 8023d92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8023d96:	bf00      	nop
 8023d98:	08023dbd 	.word	0x08023dbd
 8023d9c:	08023dcb 	.word	0x08023dcb
 8023da0:	08023dd9 	.word	0x08023dd9
 8023da4:	08023de7 	.word	0x08023de7
 8023da8:	08023df5 	.word	0x08023df5
 8023dac:	08023e03 	.word	0x08023e03
 8023db0:	08023e11 	.word	0x08023e11
 8023db4:	08023e1f 	.word	0x08023e1f
 8023db8:	08023e2d 	.word	0x08023e2d
       case STATE_AMS_PRECHARGE_CHARGE_CLOSE_AIR_MINUS:
           state_r2 = ams_precharge_charge_close_air_minus_function();
 8023dbc:	f7ff fdd4 	bl	8023968 <ams_precharge_charge_close_air_minus_function>
 8023dc0:	4603      	mov	r3, r0
 8023dc2:	461a      	mov	r2, r3
 8023dc4:	4b3a      	ldr	r3, [pc, #232]	; (8023eb0 <ams_precharge_charge_function+0x168>)
 8023dc6:	701a      	strb	r2, [r3, #0]
           break;
 8023dc8:	e03a      	b.n	8023e40 <ams_precharge_charge_function+0xf8>
       case STATE_AMS_PRECHARGE_CHARGE_CLOSE_PRECHARGE:
           state_r2 = ams_precharge_charge_close_precharge_function();
 8023dca:	f7ff fe11 	bl	80239f0 <ams_precharge_charge_close_precharge_function>
 8023dce:	4603      	mov	r3, r0
 8023dd0:	461a      	mov	r2, r3
 8023dd2:	4b37      	ldr	r3, [pc, #220]	; (8023eb0 <ams_precharge_charge_function+0x168>)
 8023dd4:	701a      	strb	r2, [r3, #0]
           break;
 8023dd6:	e033      	b.n	8023e40 <ams_precharge_charge_function+0xf8>
       case STATE_AMS_PRECHARGE_CHARGE_ERROR:
           state_r2 = ams_precharge_charge_error_function();
 8023dd8:	f7ff fe4c 	bl	8023a74 <ams_precharge_charge_error_function>
 8023ddc:	4603      	mov	r3, r0
 8023dde:	461a      	mov	r2, r3
 8023de0:	4b33      	ldr	r3, [pc, #204]	; (8023eb0 <ams_precharge_charge_function+0x168>)
 8023de2:	701a      	strb	r2, [r3, #0]
           break;
 8023de4:	e02c      	b.n	8023e40 <ams_precharge_charge_function+0xf8>
       case STATE_AMS_PRECHARGE_CHARGE_WAIT:
           state_r2 = ams_precharge_charge_wait_function();
 8023de6:	f7ff fe5f 	bl	8023aa8 <ams_precharge_charge_wait_function>
 8023dea:	4603      	mov	r3, r0
 8023dec:	461a      	mov	r2, r3
 8023dee:	4b30      	ldr	r3, [pc, #192]	; (8023eb0 <ams_precharge_charge_function+0x168>)
 8023df0:	701a      	strb	r2, [r3, #0]
           break;
 8023df2:	e025      	b.n	8023e40 <ams_precharge_charge_function+0xf8>
       case STATE_AMS_PRECHARGE_CHARGE_CLOSE_AIR_PLUS:
           state_r2 = ams_precharge_charge_close_air_plus_function();
 8023df4:	f7ff feb6 	bl	8023b64 <ams_precharge_charge_close_air_plus_function>
 8023df8:	4603      	mov	r3, r0
 8023dfa:	461a      	mov	r2, r3
 8023dfc:	4b2c      	ldr	r3, [pc, #176]	; (8023eb0 <ams_precharge_charge_function+0x168>)
 8023dfe:	701a      	strb	r2, [r3, #0]
           break;
 8023e00:	e01e      	b.n	8023e40 <ams_precharge_charge_function+0xf8>
       case STATE_AMS_PRECHARGE_CHARGE_OPEN_PRECHARGE:
           state_r2 = ams_precharge_charge_open_precharge_function();
 8023e02:	f7ff fef3 	bl	8023bec <ams_precharge_charge_open_precharge_function>
 8023e06:	4603      	mov	r3, r0
 8023e08:	461a      	mov	r2, r3
 8023e0a:	4b29      	ldr	r3, [pc, #164]	; (8023eb0 <ams_precharge_charge_function+0x168>)
 8023e0c:	701a      	strb	r2, [r3, #0]
           break;
 8023e0e:	e017      	b.n	8023e40 <ams_precharge_charge_function+0xf8>
       case STATE_AMS_PRECHARGE_CHARGE_EXIT:
           state_r2 = ams_precharge_charge_exit_function();
 8023e10:	f7ff ff30 	bl	8023c74 <ams_precharge_charge_exit_function>
 8023e14:	4603      	mov	r3, r0
 8023e16:	461a      	mov	r2, r3
 8023e18:	4b25      	ldr	r3, [pc, #148]	; (8023eb0 <ams_precharge_charge_function+0x168>)
 8023e1a:	701a      	strb	r2, [r3, #0]
           break;
 8023e1c:	e010      	b.n	8023e40 <ams_precharge_charge_function+0xf8>
       case STATE_AMS_PRECHARGE_CHARGE_0:
           state_r2 = ams_precharge_charge_0_function();
 8023e1e:	f7ff ff41 	bl	8023ca4 <ams_precharge_charge_0_function>
 8023e22:	4603      	mov	r3, r0
 8023e24:	461a      	mov	r2, r3
 8023e26:	4b22      	ldr	r3, [pc, #136]	; (8023eb0 <ams_precharge_charge_function+0x168>)
 8023e28:	701a      	strb	r2, [r3, #0]
           break;
 8023e2a:	e009      	b.n	8023e40 <ams_precharge_charge_function+0xf8>
       case STATE_AMS_PRECHARGE_CHARGE_WAKE_CHARGER:
           state_r2 = ams_precharge_charge_wake_charger_function();
 8023e2c:	f7ff ff48 	bl	8023cc0 <ams_precharge_charge_wake_charger_function>
 8023e30:	4603      	mov	r3, r0
 8023e32:	461a      	mov	r2, r3
 8023e34:	4b1e      	ldr	r3, [pc, #120]	; (8023eb0 <ams_precharge_charge_function+0x168>)
 8023e36:	701a      	strb	r2, [r3, #0]
           break;
 8023e38:	e002      	b.n	8023e40 <ams_precharge_charge_function+0xf8>
       default:
           ams_error();
 8023e3a:	f7ff f8bc 	bl	8022fb6 <ams_error>
           break;
 8023e3e:	bf00      	nop
   }

   if(ams_outputs.precharge_charge_complete) {
 8023e40:	4b1c      	ldr	r3, [pc, #112]	; (8023eb4 <ams_precharge_charge_function+0x16c>)
 8023e42:	78db      	ldrb	r3, [r3, #3]
 8023e44:	2b00      	cmp	r3, #0
 8023e46:	d008      	beq.n	8023e5a <ams_precharge_charge_function+0x112>
       ams_outputs.precharge_charge_complete=0;
 8023e48:	4b1a      	ldr	r3, [pc, #104]	; (8023eb4 <ams_precharge_charge_function+0x16c>)
 8023e4a:	2200      	movs	r2, #0
 8023e4c:	70da      	strb	r2, [r3, #3]
       timer_r1 = 0;
 8023e4e:	4b16      	ldr	r3, [pc, #88]	; (8023ea8 <ams_precharge_charge_function+0x160>)
 8023e50:	f04f 0200 	mov.w	r2, #0
 8023e54:	601a      	str	r2, [r3, #0]
       return STATE_AMS_CHARGE;
 8023e56:	2321      	movs	r3, #33	; 0x21
 8023e58:	e01f      	b.n	8023e9a <ams_precharge_charge_function+0x152>
   }

   if(ams_outputs.error||ams_inputs.ams_error||ams_inputs.imd_error) {
 8023e5a:	4b16      	ldr	r3, [pc, #88]	; (8023eb4 <ams_precharge_charge_function+0x16c>)
 8023e5c:	799b      	ldrb	r3, [r3, #6]
 8023e5e:	2b00      	cmp	r3, #0
 8023e60:	d109      	bne.n	8023e76 <ams_precharge_charge_function+0x12e>
 8023e62:	4b12      	ldr	r3, [pc, #72]	; (8023eac <ams_precharge_charge_function+0x164>)
 8023e64:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8023e68:	2b00      	cmp	r3, #0
 8023e6a:	d104      	bne.n	8023e76 <ams_precharge_charge_function+0x12e>
 8023e6c:	4b0f      	ldr	r3, [pc, #60]	; (8023eac <ams_precharge_charge_function+0x164>)
 8023e6e:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8023e72:	2b00      	cmp	r3, #0
 8023e74:	d005      	beq.n	8023e82 <ams_precharge_charge_function+0x13a>
       timer_r1 = 0;
 8023e76:	4b0c      	ldr	r3, [pc, #48]	; (8023ea8 <ams_precharge_charge_function+0x160>)
 8023e78:	f04f 0200 	mov.w	r2, #0
 8023e7c:	601a      	str	r2, [r3, #0]
       return STATE_AMS_ERROR;
 8023e7e:	2312      	movs	r3, #18
 8023e80:	e00b      	b.n	8023e9a <ams_precharge_charge_function+0x152>
   }


   timer_r1 += ams_inputs.Ts;
 8023e82:	4b0a      	ldr	r3, [pc, #40]	; (8023eac <ams_precharge_charge_function+0x164>)
 8023e84:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8023e88:	4b07      	ldr	r3, [pc, #28]	; (8023ea8 <ams_precharge_charge_function+0x160>)
 8023e8a:	edd3 7a00 	vldr	s15, [r3]
 8023e8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8023e92:	4b05      	ldr	r3, [pc, #20]	; (8023ea8 <ams_precharge_charge_function+0x160>)
 8023e94:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_PRECHARGE_CHARGE;
 8023e98:	2317      	movs	r3, #23
}
 8023e9a:	4618      	mov	r0, r3
 8023e9c:	bdb0      	pop	{r4, r5, r7, pc}
 8023e9e:	bf00      	nop
 8023ea0:	d2f1a9fc 	.word	0xd2f1a9fc
 8023ea4:	3f50624d 	.word	0x3f50624d
 8023ea8:	20001938 	.word	0x20001938
 8023eac:	2001bff8 	.word	0x2001bff8
 8023eb0:	20001931 	.word	0x20001931
 8023eb4:	2001c050 	.word	0x2001c050

08023eb8 <ams_charge_0_function>:

ams_state_t ams_charge_0_function() {
 8023eb8:	b480      	push	{r7}
 8023eba:	af00      	add	r7, sp, #0
   if(1) {
       timer_r2 = 0;
 8023ebc:	4b04      	ldr	r3, [pc, #16]	; (8023ed0 <ams_charge_0_function+0x18>)
 8023ebe:	f04f 0200 	mov.w	r2, #0
 8023ec2:	601a      	str	r2, [r3, #0]
       return STATE_AMS_CHARGE_CHARGE;
 8023ec4:	2323      	movs	r3, #35	; 0x23
   }

   timer_r2 += ams_inputs.Ts;
   return STATE_AMS_CHARGE_0;
}
 8023ec6:	4618      	mov	r0, r3
 8023ec8:	46bd      	mov	sp, r7
 8023eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023ece:	4770      	bx	lr
 8023ed0:	2000193c 	.word	0x2000193c
 8023ed4:	00000000 	.word	0x00000000

08023ed8 <ams_charge_charge_function>:

ams_state_t ams_charge_charge_function() {
 8023ed8:	b580      	push	{r7, lr}
 8023eda:	af00      	add	r7, sp, #0
   if((ams_inputs.maximum_cell_voltage>4.15)||!ams_inputs.charge) {
 8023edc:	4b16      	ldr	r3, [pc, #88]	; (8023f38 <ams_charge_charge_function+0x60>)
 8023ede:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8023ee2:	a313      	add	r3, pc, #76	; (adr r3, 8023f30 <ams_charge_charge_function+0x58>)
 8023ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023ee8:	f7dc fe08 	bl	8000afc <__aeabi_dcmpgt>
 8023eec:	4603      	mov	r3, r0
 8023eee:	2b00      	cmp	r3, #0
 8023ef0:	d104      	bne.n	8023efc <ams_charge_charge_function+0x24>
 8023ef2:	4b11      	ldr	r3, [pc, #68]	; (8023f38 <ams_charge_charge_function+0x60>)
 8023ef4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8023ef8:	2b00      	cmp	r3, #0
 8023efa:	d108      	bne.n	8023f0e <ams_charge_charge_function+0x36>
       ams_outputs.enable_charger=0;
 8023efc:	4b0f      	ldr	r3, [pc, #60]	; (8023f3c <ams_charge_charge_function+0x64>)
 8023efe:	2200      	movs	r2, #0
 8023f00:	701a      	strb	r2, [r3, #0]
       timer_r2 = 0;
 8023f02:	4b0f      	ldr	r3, [pc, #60]	; (8023f40 <ams_charge_charge_function+0x68>)
 8023f04:	f04f 0200 	mov.w	r2, #0
 8023f08:	601a      	str	r2, [r3, #0]
       return STATE_AMS_CHARGE_END_CHARGE;
 8023f0a:	2324      	movs	r3, #36	; 0x24
 8023f0c:	e00b      	b.n	8023f26 <ams_charge_charge_function+0x4e>
   }

   timer_r2 += ams_inputs.Ts;
 8023f0e:	4b0a      	ldr	r3, [pc, #40]	; (8023f38 <ams_charge_charge_function+0x60>)
 8023f10:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8023f14:	4b0a      	ldr	r3, [pc, #40]	; (8023f40 <ams_charge_charge_function+0x68>)
 8023f16:	edd3 7a00 	vldr	s15, [r3]
 8023f1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8023f1e:	4b08      	ldr	r3, [pc, #32]	; (8023f40 <ams_charge_charge_function+0x68>)
 8023f20:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_CHARGE_CHARGE;
 8023f24:	2323      	movs	r3, #35	; 0x23
}
 8023f26:	4618      	mov	r0, r3
 8023f28:	bd80      	pop	{r7, pc}
 8023f2a:	bf00      	nop
 8023f2c:	f3af 8000 	nop.w
 8023f30:	9999999a 	.word	0x9999999a
 8023f34:	40109999 	.word	0x40109999
 8023f38:	2001bff8 	.word	0x2001bff8
 8023f3c:	2001c050 	.word	0x2001c050
 8023f40:	2000193c 	.word	0x2000193c
 8023f44:	00000000 	.word	0x00000000

08023f48 <ams_charge_end_charge_function>:

ams_state_t ams_charge_end_charge_function() {
 8023f48:	b580      	push	{r7, lr}
 8023f4a:	af00      	add	r7, sp, #0
   if((timer_r2 < 7)&&(fabsf(ams_inputs.accumulator_current)<0.001)) {
 8023f4c:	4b30      	ldr	r3, [pc, #192]	; (8024010 <ams_charge_end_charge_function+0xc8>)
 8023f4e:	edd3 7a00 	vldr	s15, [r3]
 8023f52:	eeb1 7a0c 	vmov.f32	s14, #28	; 0x40e00000  7.0
 8023f56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023f5e:	d528      	bpl.n	8023fb2 <ams_charge_end_charge_function+0x6a>
 8023f60:	4b2c      	ldr	r3, [pc, #176]	; (8024014 <ams_charge_end_charge_function+0xcc>)
 8023f62:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8023f66:	4610      	mov	r0, r2
 8023f68:	4619      	mov	r1, r3
 8023f6a:	f7dc fe2f 	bl	8000bcc <__aeabi_d2f>
 8023f6e:	ee07 0a90 	vmov	s15, r0
 8023f72:	eef0 7ae7 	vabs.f32	s15, s15
 8023f76:	ee17 0a90 	vmov	r0, s15
 8023f7a:	f7dc fad7 	bl	800052c <__aeabi_f2d>
 8023f7e:	a322      	add	r3, pc, #136	; (adr r3, 8024008 <ams_charge_end_charge_function+0xc0>)
 8023f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023f84:	f7dc fd9c 	bl	8000ac0 <__aeabi_dcmplt>
 8023f88:	4603      	mov	r3, r0
 8023f8a:	2b00      	cmp	r3, #0
 8023f8c:	d011      	beq.n	8023fb2 <ams_charge_end_charge_function+0x6a>
       ams_outputs.close_air_plus=0;
 8023f8e:	4b22      	ldr	r3, [pc, #136]	; (8024018 <ams_charge_end_charge_function+0xd0>)
 8023f90:	2200      	movs	r2, #0
 8023f92:	711a      	strb	r2, [r3, #4]
       ams_outputs.close_air_minus=0;
 8023f94:	4b20      	ldr	r3, [pc, #128]	; (8024018 <ams_charge_end_charge_function+0xd0>)
 8023f96:	2200      	movs	r2, #0
 8023f98:	715a      	strb	r2, [r3, #5]
       ams_outputs.close_precharge=0;
 8023f9a:	4b1f      	ldr	r3, [pc, #124]	; (8024018 <ams_charge_end_charge_function+0xd0>)
 8023f9c:	2200      	movs	r2, #0
 8023f9e:	71da      	strb	r2, [r3, #7]
       ams_outputs.charge_complete=1;
 8023fa0:	4b1d      	ldr	r3, [pc, #116]	; (8024018 <ams_charge_end_charge_function+0xd0>)
 8023fa2:	2201      	movs	r2, #1
 8023fa4:	721a      	strb	r2, [r3, #8]
       timer_r2 = 0;
 8023fa6:	4b1a      	ldr	r3, [pc, #104]	; (8024010 <ams_charge_end_charge_function+0xc8>)
 8023fa8:	f04f 0200 	mov.w	r2, #0
 8023fac:	601a      	str	r2, [r3, #0]
       return STATE_AMS_CHARGE_EXIT;
 8023fae:	2325      	movs	r3, #37	; 0x25
 8023fb0:	e027      	b.n	8024002 <ams_charge_end_charge_function+0xba>
   }

   if((timer_r2 > 7)) {
 8023fb2:	4b17      	ldr	r3, [pc, #92]	; (8024010 <ams_charge_end_charge_function+0xc8>)
 8023fb4:	edd3 7a00 	vldr	s15, [r3]
 8023fb8:	eeb1 7a0c 	vmov.f32	s14, #28	; 0x40e00000  7.0
 8023fbc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023fc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023fc4:	dd11      	ble.n	8023fea <ams_charge_end_charge_function+0xa2>
       ams_outputs.close_air_plus=0;
 8023fc6:	4b14      	ldr	r3, [pc, #80]	; (8024018 <ams_charge_end_charge_function+0xd0>)
 8023fc8:	2200      	movs	r2, #0
 8023fca:	711a      	strb	r2, [r3, #4]
       ams_outputs.close_air_minus=0;
 8023fcc:	4b12      	ldr	r3, [pc, #72]	; (8024018 <ams_charge_end_charge_function+0xd0>)
 8023fce:	2200      	movs	r2, #0
 8023fd0:	715a      	strb	r2, [r3, #5]
       ams_outputs.close_precharge=0;
 8023fd2:	4b11      	ldr	r3, [pc, #68]	; (8024018 <ams_charge_end_charge_function+0xd0>)
 8023fd4:	2200      	movs	r2, #0
 8023fd6:	71da      	strb	r2, [r3, #7]
       ams_outputs.error=141;
 8023fd8:	4b0f      	ldr	r3, [pc, #60]	; (8024018 <ams_charge_end_charge_function+0xd0>)
 8023fda:	228d      	movs	r2, #141	; 0x8d
 8023fdc:	719a      	strb	r2, [r3, #6]
       timer_r2 = 0;
 8023fde:	4b0c      	ldr	r3, [pc, #48]	; (8024010 <ams_charge_end_charge_function+0xc8>)
 8023fe0:	f04f 0200 	mov.w	r2, #0
 8023fe4:	601a      	str	r2, [r3, #0]
       return STATE_AMS_CHARGE_FORCE_QUIT;
 8023fe6:	2326      	movs	r3, #38	; 0x26
 8023fe8:	e00b      	b.n	8024002 <ams_charge_end_charge_function+0xba>
   }

   timer_r2 += ams_inputs.Ts;
 8023fea:	4b0a      	ldr	r3, [pc, #40]	; (8024014 <ams_charge_end_charge_function+0xcc>)
 8023fec:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8023ff0:	4b07      	ldr	r3, [pc, #28]	; (8024010 <ams_charge_end_charge_function+0xc8>)
 8023ff2:	edd3 7a00 	vldr	s15, [r3]
 8023ff6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8023ffa:	4b05      	ldr	r3, [pc, #20]	; (8024010 <ams_charge_end_charge_function+0xc8>)
 8023ffc:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_CHARGE_END_CHARGE;
 8024000:	2324      	movs	r3, #36	; 0x24
}
 8024002:	4618      	mov	r0, r3
 8024004:	bd80      	pop	{r7, pc}
 8024006:	bf00      	nop
 8024008:	d2f1a9fc 	.word	0xd2f1a9fc
 802400c:	3f50624d 	.word	0x3f50624d
 8024010:	2000193c 	.word	0x2000193c
 8024014:	2001bff8 	.word	0x2001bff8
 8024018:	2001c050 	.word	0x2001c050

0802401c <ams_charge_exit_function>:

ams_state_t ams_charge_exit_function() {
 802401c:	b480      	push	{r7}
 802401e:	af00      	add	r7, sp, #0
   timer_r2 += ams_inputs.Ts;
 8024020:	4b08      	ldr	r3, [pc, #32]	; (8024044 <ams_charge_exit_function+0x28>)
 8024022:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8024026:	4b08      	ldr	r3, [pc, #32]	; (8024048 <ams_charge_exit_function+0x2c>)
 8024028:	edd3 7a00 	vldr	s15, [r3]
 802402c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8024030:	4b05      	ldr	r3, [pc, #20]	; (8024048 <ams_charge_exit_function+0x2c>)
 8024032:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_CHARGE_EXIT;
 8024036:	2325      	movs	r3, #37	; 0x25
}
 8024038:	4618      	mov	r0, r3
 802403a:	46bd      	mov	sp, r7
 802403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024040:	4770      	bx	lr
 8024042:	bf00      	nop
 8024044:	2001bff8 	.word	0x2001bff8
 8024048:	2000193c 	.word	0x2000193c

0802404c <ams_charge_force_quit_function>:

ams_state_t ams_charge_force_quit_function() {
 802404c:	b480      	push	{r7}
 802404e:	af00      	add	r7, sp, #0
   timer_r2 += ams_inputs.Ts;
 8024050:	4b08      	ldr	r3, [pc, #32]	; (8024074 <ams_charge_force_quit_function+0x28>)
 8024052:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8024056:	4b08      	ldr	r3, [pc, #32]	; (8024078 <ams_charge_force_quit_function+0x2c>)
 8024058:	edd3 7a00 	vldr	s15, [r3]
 802405c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8024060:	4b05      	ldr	r3, [pc, #20]	; (8024078 <ams_charge_force_quit_function+0x2c>)
 8024062:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_CHARGE_FORCE_QUIT;
 8024066:	2326      	movs	r3, #38	; 0x26
}
 8024068:	4618      	mov	r0, r3
 802406a:	46bd      	mov	sp, r7
 802406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024070:	4770      	bx	lr
 8024072:	bf00      	nop
 8024074:	2001bff8 	.word	0x2001bff8
 8024078:	2000193c 	.word	0x2000193c
 802407c:	00000000 	.word	0x00000000

08024080 <ams_charge_function>:

ams_state_t ams_charge_function() {
 8024080:	b5b0      	push	{r4, r5, r7, lr}
 8024082:	af00      	add	r7, sp, #0
   if(timer_r1 < 0.001*ams_inputs.Ts) {
 8024084:	4b46      	ldr	r3, [pc, #280]	; (80241a0 <ams_charge_function+0x120>)
 8024086:	681b      	ldr	r3, [r3, #0]
 8024088:	4618      	mov	r0, r3
 802408a:	f7dc fa4f 	bl	800052c <__aeabi_f2d>
 802408e:	4604      	mov	r4, r0
 8024090:	460d      	mov	r5, r1
 8024092:	4b44      	ldr	r3, [pc, #272]	; (80241a4 <ams_charge_function+0x124>)
 8024094:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8024096:	4618      	mov	r0, r3
 8024098:	f7dc fa48 	bl	800052c <__aeabi_f2d>
 802409c:	a33e      	add	r3, pc, #248	; (adr r3, 8024198 <ams_charge_function+0x118>)
 802409e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80240a2:	f7dc fa9b 	bl	80005dc <__aeabi_dmul>
 80240a6:	4602      	mov	r2, r0
 80240a8:	460b      	mov	r3, r1
 80240aa:	4620      	mov	r0, r4
 80240ac:	4629      	mov	r1, r5
 80240ae:	f7dc fd07 	bl	8000ac0 <__aeabi_dcmplt>
 80240b2:	4603      	mov	r3, r0
 80240b4:	2b00      	cmp	r3, #0
 80240b6:	d002      	beq.n	80240be <ams_charge_function+0x3e>
       state_r2 = STATE_AMS_CHARGE_0;
 80240b8:	4b3b      	ldr	r3, [pc, #236]	; (80241a8 <ams_charge_function+0x128>)
 80240ba:	2222      	movs	r2, #34	; 0x22
 80240bc:	701a      	strb	r2, [r3, #0]
   }

   switch(state_r2) {
 80240be:	4b3a      	ldr	r3, [pc, #232]	; (80241a8 <ams_charge_function+0x128>)
 80240c0:	781b      	ldrb	r3, [r3, #0]
 80240c2:	3b22      	subs	r3, #34	; 0x22
 80240c4:	2b04      	cmp	r3, #4
 80240c6:	d830      	bhi.n	802412a <ams_charge_function+0xaa>
 80240c8:	a201      	add	r2, pc, #4	; (adr r2, 80240d0 <ams_charge_function+0x50>)
 80240ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80240ce:	bf00      	nop
 80240d0:	080240e5 	.word	0x080240e5
 80240d4:	080240f3 	.word	0x080240f3
 80240d8:	08024101 	.word	0x08024101
 80240dc:	0802410f 	.word	0x0802410f
 80240e0:	0802411d 	.word	0x0802411d
       case STATE_AMS_CHARGE_0:
           state_r2 = ams_charge_0_function();
 80240e4:	f7ff fee8 	bl	8023eb8 <ams_charge_0_function>
 80240e8:	4603      	mov	r3, r0
 80240ea:	461a      	mov	r2, r3
 80240ec:	4b2e      	ldr	r3, [pc, #184]	; (80241a8 <ams_charge_function+0x128>)
 80240ee:	701a      	strb	r2, [r3, #0]
           break;
 80240f0:	e01e      	b.n	8024130 <ams_charge_function+0xb0>
       case STATE_AMS_CHARGE_CHARGE:
           state_r2 = ams_charge_charge_function();
 80240f2:	f7ff fef1 	bl	8023ed8 <ams_charge_charge_function>
 80240f6:	4603      	mov	r3, r0
 80240f8:	461a      	mov	r2, r3
 80240fa:	4b2b      	ldr	r3, [pc, #172]	; (80241a8 <ams_charge_function+0x128>)
 80240fc:	701a      	strb	r2, [r3, #0]
           break;
 80240fe:	e017      	b.n	8024130 <ams_charge_function+0xb0>
       case STATE_AMS_CHARGE_END_CHARGE:
           state_r2 = ams_charge_end_charge_function();
 8024100:	f7ff ff22 	bl	8023f48 <ams_charge_end_charge_function>
 8024104:	4603      	mov	r3, r0
 8024106:	461a      	mov	r2, r3
 8024108:	4b27      	ldr	r3, [pc, #156]	; (80241a8 <ams_charge_function+0x128>)
 802410a:	701a      	strb	r2, [r3, #0]
           break;
 802410c:	e010      	b.n	8024130 <ams_charge_function+0xb0>
       case STATE_AMS_CHARGE_EXIT:
           state_r2 = ams_charge_exit_function();
 802410e:	f7ff ff85 	bl	802401c <ams_charge_exit_function>
 8024112:	4603      	mov	r3, r0
 8024114:	461a      	mov	r2, r3
 8024116:	4b24      	ldr	r3, [pc, #144]	; (80241a8 <ams_charge_function+0x128>)
 8024118:	701a      	strb	r2, [r3, #0]
           break;
 802411a:	e009      	b.n	8024130 <ams_charge_function+0xb0>
       case STATE_AMS_CHARGE_FORCE_QUIT:
           state_r2 = ams_charge_force_quit_function();
 802411c:	f7ff ff96 	bl	802404c <ams_charge_force_quit_function>
 8024120:	4603      	mov	r3, r0
 8024122:	461a      	mov	r2, r3
 8024124:	4b20      	ldr	r3, [pc, #128]	; (80241a8 <ams_charge_function+0x128>)
 8024126:	701a      	strb	r2, [r3, #0]
           break;
 8024128:	e002      	b.n	8024130 <ams_charge_function+0xb0>
       default:
           ams_error();
 802412a:	f7fe ff44 	bl	8022fb6 <ams_error>
           break;
 802412e:	bf00      	nop
   }

   if(ams_inputs.ams_error||ams_inputs.imd_error||ams_outputs.error) {
 8024130:	4b1c      	ldr	r3, [pc, #112]	; (80241a4 <ams_charge_function+0x124>)
 8024132:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8024136:	2b00      	cmp	r3, #0
 8024138:	d108      	bne.n	802414c <ams_charge_function+0xcc>
 802413a:	4b1a      	ldr	r3, [pc, #104]	; (80241a4 <ams_charge_function+0x124>)
 802413c:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8024140:	2b00      	cmp	r3, #0
 8024142:	d103      	bne.n	802414c <ams_charge_function+0xcc>
 8024144:	4b19      	ldr	r3, [pc, #100]	; (80241ac <ams_charge_function+0x12c>)
 8024146:	799b      	ldrb	r3, [r3, #6]
 8024148:	2b00      	cmp	r3, #0
 802414a:	d005      	beq.n	8024158 <ams_charge_function+0xd8>
       timer_r1 = 0;
 802414c:	4b14      	ldr	r3, [pc, #80]	; (80241a0 <ams_charge_function+0x120>)
 802414e:	f04f 0200 	mov.w	r2, #0
 8024152:	601a      	str	r2, [r3, #0]
       return STATE_AMS_ERROR;
 8024154:	2312      	movs	r3, #18
 8024156:	e01b      	b.n	8024190 <ams_charge_function+0x110>
   }

   if(ams_outputs.charge_complete) {
 8024158:	4b14      	ldr	r3, [pc, #80]	; (80241ac <ams_charge_function+0x12c>)
 802415a:	7a1b      	ldrb	r3, [r3, #8]
 802415c:	2b00      	cmp	r3, #0
 802415e:	d00b      	beq.n	8024178 <ams_charge_function+0xf8>
       ams_outputs.charge_complete=0;
 8024160:	4b12      	ldr	r3, [pc, #72]	; (80241ac <ams_charge_function+0x12c>)
 8024162:	2200      	movs	r2, #0
 8024164:	721a      	strb	r2, [r3, #8]
       ams_outputs.enable_charger=0;
 8024166:	4b11      	ldr	r3, [pc, #68]	; (80241ac <ams_charge_function+0x12c>)
 8024168:	2200      	movs	r2, #0
 802416a:	701a      	strb	r2, [r3, #0]
       timer_r1 = 0;
 802416c:	4b0c      	ldr	r3, [pc, #48]	; (80241a0 <ams_charge_function+0x120>)
 802416e:	f04f 0200 	mov.w	r2, #0
 8024172:	601a      	str	r2, [r3, #0]
       return STATE_AMS_IDLE;
 8024174:	2327      	movs	r3, #39	; 0x27
 8024176:	e00b      	b.n	8024190 <ams_charge_function+0x110>
   }


   timer_r1 += ams_inputs.Ts;
 8024178:	4b0a      	ldr	r3, [pc, #40]	; (80241a4 <ams_charge_function+0x124>)
 802417a:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 802417e:	4b08      	ldr	r3, [pc, #32]	; (80241a0 <ams_charge_function+0x120>)
 8024180:	edd3 7a00 	vldr	s15, [r3]
 8024184:	ee77 7a27 	vadd.f32	s15, s14, s15
 8024188:	4b05      	ldr	r3, [pc, #20]	; (80241a0 <ams_charge_function+0x120>)
 802418a:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_CHARGE;
 802418e:	2321      	movs	r3, #33	; 0x21
}
 8024190:	4618      	mov	r0, r3
 8024192:	bdb0      	pop	{r4, r5, r7, pc}
 8024194:	f3af 8000 	nop.w
 8024198:	d2f1a9fc 	.word	0xd2f1a9fc
 802419c:	3f50624d 	.word	0x3f50624d
 80241a0:	20001938 	.word	0x20001938
 80241a4:	2001bff8 	.word	0x2001bff8
 80241a8:	20001931 	.word	0x20001931
 80241ac:	2001c050 	.word	0x2001c050

080241b0 <ams_idle_function>:

ams_state_t ams_idle_function() {
 80241b0:	b580      	push	{r7, lr}
 80241b2:	af00      	add	r7, sp, #0
   if(ams_inputs.SC&&ams_inputs.drive) {
 80241b4:	4b28      	ldr	r3, [pc, #160]	; (8024258 <ams_idle_function+0xa8>)
 80241b6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80241ba:	2b00      	cmp	r3, #0
 80241bc:	d00a      	beq.n	80241d4 <ams_idle_function+0x24>
 80241be:	4b26      	ldr	r3, [pc, #152]	; (8024258 <ams_idle_function+0xa8>)
 80241c0:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80241c4:	2b00      	cmp	r3, #0
 80241c6:	d005      	beq.n	80241d4 <ams_idle_function+0x24>
       timer_r1 = 0;
 80241c8:	4b24      	ldr	r3, [pc, #144]	; (802425c <ams_idle_function+0xac>)
 80241ca:	f04f 0200 	mov.w	r2, #0
 80241ce:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_DRIVE;
 80241d0:	2302      	movs	r3, #2
 80241d2:	e038      	b.n	8024246 <ams_idle_function+0x96>
   }

   if(ams_inputs.SC&&ams_inputs.charge) {
 80241d4:	4b20      	ldr	r3, [pc, #128]	; (8024258 <ams_idle_function+0xa8>)
 80241d6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80241da:	2b00      	cmp	r3, #0
 80241dc:	d00d      	beq.n	80241fa <ams_idle_function+0x4a>
 80241de:	4b1e      	ldr	r3, [pc, #120]	; (8024258 <ams_idle_function+0xa8>)
 80241e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80241e4:	2b00      	cmp	r3, #0
 80241e6:	d008      	beq.n	80241fa <ams_idle_function+0x4a>
       ams_outputs.enable_charger=1;
 80241e8:	4b1d      	ldr	r3, [pc, #116]	; (8024260 <ams_idle_function+0xb0>)
 80241ea:	2201      	movs	r2, #1
 80241ec:	701a      	strb	r2, [r3, #0]
       timer_r1 = 0;
 80241ee:	4b1b      	ldr	r3, [pc, #108]	; (802425c <ams_idle_function+0xac>)
 80241f0:	f04f 0200 	mov.w	r2, #0
 80241f4:	601a      	str	r2, [r3, #0]
       return STATE_AMS_PRECHARGE_CHARGE;
 80241f6:	2317      	movs	r3, #23
 80241f8:	e025      	b.n	8024246 <ams_idle_function+0x96>
   }

   if(!ams_inputs.SC&&ams_inputs.balance&&(ams_inputs.cell_voltages_variance>0.01)) {
 80241fa:	4b17      	ldr	r3, [pc, #92]	; (8024258 <ams_idle_function+0xa8>)
 80241fc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8024200:	2b00      	cmp	r3, #0
 8024202:	d114      	bne.n	802422e <ams_idle_function+0x7e>
 8024204:	4b14      	ldr	r3, [pc, #80]	; (8024258 <ams_idle_function+0xa8>)
 8024206:	781b      	ldrb	r3, [r3, #0]
 8024208:	2b00      	cmp	r3, #0
 802420a:	d010      	beq.n	802422e <ams_idle_function+0x7e>
 802420c:	4b12      	ldr	r3, [pc, #72]	; (8024258 <ams_idle_function+0xa8>)
 802420e:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8024212:	a30f      	add	r3, pc, #60	; (adr r3, 8024250 <ams_idle_function+0xa0>)
 8024214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024218:	f7dc fc70 	bl	8000afc <__aeabi_dcmpgt>
 802421c:	4603      	mov	r3, r0
 802421e:	2b00      	cmp	r3, #0
 8024220:	d005      	beq.n	802422e <ams_idle_function+0x7e>
       timer_r1 = 0;
 8024222:	4b0e      	ldr	r3, [pc, #56]	; (802425c <ams_idle_function+0xac>)
 8024224:	f04f 0200 	mov.w	r2, #0
 8024228:	601a      	str	r2, [r3, #0]
       return STATE_AMS_BALANCE;
 802422a:	2328      	movs	r3, #40	; 0x28
 802422c:	e00b      	b.n	8024246 <ams_idle_function+0x96>
   }

   timer_r1 += ams_inputs.Ts;
 802422e:	4b0a      	ldr	r3, [pc, #40]	; (8024258 <ams_idle_function+0xa8>)
 8024230:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8024234:	4b09      	ldr	r3, [pc, #36]	; (802425c <ams_idle_function+0xac>)
 8024236:	edd3 7a00 	vldr	s15, [r3]
 802423a:	ee77 7a27 	vadd.f32	s15, s14, s15
 802423e:	4b07      	ldr	r3, [pc, #28]	; (802425c <ams_idle_function+0xac>)
 8024240:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_IDLE;
 8024244:	2327      	movs	r3, #39	; 0x27
}
 8024246:	4618      	mov	r0, r3
 8024248:	bd80      	pop	{r7, pc}
 802424a:	bf00      	nop
 802424c:	f3af 8000 	nop.w
 8024250:	47ae147b 	.word	0x47ae147b
 8024254:	3f847ae1 	.word	0x3f847ae1
 8024258:	2001bff8 	.word	0x2001bff8
 802425c:	20001938 	.word	0x20001938
 8024260:	2001c050 	.word	0x2001c050

08024264 <ams_balance_0_function>:

ams_state_t ams_balance_0_function() {
 8024264:	b480      	push	{r7}
 8024266:	af00      	add	r7, sp, #0
   if(1) {
       timer_r2 = 0;
 8024268:	4b04      	ldr	r3, [pc, #16]	; (802427c <ams_balance_0_function+0x18>)
 802426a:	f04f 0200 	mov.w	r2, #0
 802426e:	601a      	str	r2, [r3, #0]
       return STATE_AMS_BALANCE_BALANCE;
 8024270:	232a      	movs	r3, #42	; 0x2a
   }

   timer_r2 += ams_inputs.Ts;
   return STATE_AMS_BALANCE_0;
}
 8024272:	4618      	mov	r0, r3
 8024274:	46bd      	mov	sp, r7
 8024276:	f85d 7b04 	ldr.w	r7, [sp], #4
 802427a:	4770      	bx	lr
 802427c:	2000193c 	.word	0x2000193c

08024280 <ams_balance_balance_function>:

ams_state_t ams_balance_balance_function() {
 8024280:	b580      	push	{r7, lr}
 8024282:	af00      	add	r7, sp, #0
   if(1) {
       do_cell_balancing();
 8024284:	f7f1 fcec 	bl	8015c60 <do_cell_balancing>
       timer_r2 = 0;
 8024288:	4b03      	ldr	r3, [pc, #12]	; (8024298 <ams_balance_balance_function+0x18>)
 802428a:	f04f 0200 	mov.w	r2, #0
 802428e:	601a      	str	r2, [r3, #0]
       return STATE_AMS_BALANCE_WAIT;
 8024290:	232b      	movs	r3, #43	; 0x2b
   }

   timer_r2 += ams_inputs.Ts;
   return STATE_AMS_BALANCE_BALANCE;
}
 8024292:	4618      	mov	r0, r3
 8024294:	bd80      	pop	{r7, pc}
 8024296:	bf00      	nop
 8024298:	2000193c 	.word	0x2000193c

0802429c <ams_balance_wait_function>:

ams_state_t ams_balance_wait_function() {
 802429c:	b480      	push	{r7}
 802429e:	af00      	add	r7, sp, #0
   if((timer_r2 > 60)) {
 80242a0:	4b10      	ldr	r3, [pc, #64]	; (80242e4 <ams_balance_wait_function+0x48>)
 80242a2:	edd3 7a00 	vldr	s15, [r3]
 80242a6:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80242e8 <ams_balance_wait_function+0x4c>
 80242aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80242ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80242b2:	dd05      	ble.n	80242c0 <ams_balance_wait_function+0x24>
       timer_r2 = 0;
 80242b4:	4b0b      	ldr	r3, [pc, #44]	; (80242e4 <ams_balance_wait_function+0x48>)
 80242b6:	f04f 0200 	mov.w	r2, #0
 80242ba:	601a      	str	r2, [r3, #0]
       return STATE_AMS_BALANCE_BALANCE;
 80242bc:	232a      	movs	r3, #42	; 0x2a
 80242be:	e00b      	b.n	80242d8 <ams_balance_wait_function+0x3c>
   }

   timer_r2 += ams_inputs.Ts;
 80242c0:	4b0a      	ldr	r3, [pc, #40]	; (80242ec <ams_balance_wait_function+0x50>)
 80242c2:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 80242c6:	4b07      	ldr	r3, [pc, #28]	; (80242e4 <ams_balance_wait_function+0x48>)
 80242c8:	edd3 7a00 	vldr	s15, [r3]
 80242cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80242d0:	4b04      	ldr	r3, [pc, #16]	; (80242e4 <ams_balance_wait_function+0x48>)
 80242d2:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_BALANCE_WAIT;
 80242d6:	232b      	movs	r3, #43	; 0x2b
}
 80242d8:	4618      	mov	r0, r3
 80242da:	46bd      	mov	sp, r7
 80242dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80242e0:	4770      	bx	lr
 80242e2:	bf00      	nop
 80242e4:	2000193c 	.word	0x2000193c
 80242e8:	42700000 	.word	0x42700000
 80242ec:	2001bff8 	.word	0x2001bff8

080242f0 <ams_balance_function>:

ams_state_t ams_balance_function() {
 80242f0:	b5b0      	push	{r4, r5, r7, lr}
 80242f2:	af00      	add	r7, sp, #0
   if(timer_r1 < 0.001*ams_inputs.Ts) {
 80242f4:	4b38      	ldr	r3, [pc, #224]	; (80243d8 <ams_balance_function+0xe8>)
 80242f6:	681b      	ldr	r3, [r3, #0]
 80242f8:	4618      	mov	r0, r3
 80242fa:	f7dc f917 	bl	800052c <__aeabi_f2d>
 80242fe:	4604      	mov	r4, r0
 8024300:	460d      	mov	r5, r1
 8024302:	4b36      	ldr	r3, [pc, #216]	; (80243dc <ams_balance_function+0xec>)
 8024304:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8024306:	4618      	mov	r0, r3
 8024308:	f7dc f910 	bl	800052c <__aeabi_f2d>
 802430c:	a32e      	add	r3, pc, #184	; (adr r3, 80243c8 <ams_balance_function+0xd8>)
 802430e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024312:	f7dc f963 	bl	80005dc <__aeabi_dmul>
 8024316:	4602      	mov	r2, r0
 8024318:	460b      	mov	r3, r1
 802431a:	4620      	mov	r0, r4
 802431c:	4629      	mov	r1, r5
 802431e:	f7dc fbcf 	bl	8000ac0 <__aeabi_dcmplt>
 8024322:	4603      	mov	r3, r0
 8024324:	2b00      	cmp	r3, #0
 8024326:	d002      	beq.n	802432e <ams_balance_function+0x3e>
       state_r2 = STATE_AMS_BALANCE_0;
 8024328:	4b2d      	ldr	r3, [pc, #180]	; (80243e0 <ams_balance_function+0xf0>)
 802432a:	2229      	movs	r2, #41	; 0x29
 802432c:	701a      	strb	r2, [r3, #0]
   }

   switch(state_r2) {
 802432e:	4b2c      	ldr	r3, [pc, #176]	; (80243e0 <ams_balance_function+0xf0>)
 8024330:	781b      	ldrb	r3, [r3, #0]
 8024332:	2b2b      	cmp	r3, #43	; 0x2b
 8024334:	d014      	beq.n	8024360 <ams_balance_function+0x70>
 8024336:	2b2b      	cmp	r3, #43	; 0x2b
 8024338:	dc19      	bgt.n	802436e <ams_balance_function+0x7e>
 802433a:	2b29      	cmp	r3, #41	; 0x29
 802433c:	d002      	beq.n	8024344 <ams_balance_function+0x54>
 802433e:	2b2a      	cmp	r3, #42	; 0x2a
 8024340:	d007      	beq.n	8024352 <ams_balance_function+0x62>
 8024342:	e014      	b.n	802436e <ams_balance_function+0x7e>
       case STATE_AMS_BALANCE_0:
           state_r2 = ams_balance_0_function();
 8024344:	f7ff ff8e 	bl	8024264 <ams_balance_0_function>
 8024348:	4603      	mov	r3, r0
 802434a:	461a      	mov	r2, r3
 802434c:	4b24      	ldr	r3, [pc, #144]	; (80243e0 <ams_balance_function+0xf0>)
 802434e:	701a      	strb	r2, [r3, #0]
           break;
 8024350:	e010      	b.n	8024374 <ams_balance_function+0x84>
       case STATE_AMS_BALANCE_BALANCE:
           state_r2 = ams_balance_balance_function();
 8024352:	f7ff ff95 	bl	8024280 <ams_balance_balance_function>
 8024356:	4603      	mov	r3, r0
 8024358:	461a      	mov	r2, r3
 802435a:	4b21      	ldr	r3, [pc, #132]	; (80243e0 <ams_balance_function+0xf0>)
 802435c:	701a      	strb	r2, [r3, #0]
           break;
 802435e:	e009      	b.n	8024374 <ams_balance_function+0x84>
       case STATE_AMS_BALANCE_WAIT:
           state_r2 = ams_balance_wait_function();
 8024360:	f7ff ff9c 	bl	802429c <ams_balance_wait_function>
 8024364:	4603      	mov	r3, r0
 8024366:	461a      	mov	r2, r3
 8024368:	4b1d      	ldr	r3, [pc, #116]	; (80243e0 <ams_balance_function+0xf0>)
 802436a:	701a      	strb	r2, [r3, #0]
           break;
 802436c:	e002      	b.n	8024374 <ams_balance_function+0x84>
       default:
           ams_error();
 802436e:	f7fe fe22 	bl	8022fb6 <ams_error>
           break;
 8024372:	bf00      	nop
   }

   if(ams_inputs.SC||(!ams_inputs.balance)||(ams_inputs.cell_voltages_variance<0.005)) {
 8024374:	4b19      	ldr	r3, [pc, #100]	; (80243dc <ams_balance_function+0xec>)
 8024376:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 802437a:	2b00      	cmp	r3, #0
 802437c:	d10e      	bne.n	802439c <ams_balance_function+0xac>
 802437e:	4b17      	ldr	r3, [pc, #92]	; (80243dc <ams_balance_function+0xec>)
 8024380:	781b      	ldrb	r3, [r3, #0]
 8024382:	2b00      	cmp	r3, #0
 8024384:	d00a      	beq.n	802439c <ams_balance_function+0xac>
 8024386:	4b15      	ldr	r3, [pc, #84]	; (80243dc <ams_balance_function+0xec>)
 8024388:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 802438c:	a310      	add	r3, pc, #64	; (adr r3, 80243d0 <ams_balance_function+0xe0>)
 802438e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024392:	f7dc fb95 	bl	8000ac0 <__aeabi_dcmplt>
 8024396:	4603      	mov	r3, r0
 8024398:	2b00      	cmp	r3, #0
 802439a:	d007      	beq.n	80243ac <ams_balance_function+0xbc>
       end_cell_balancing();
 802439c:	f7f1 fc9c 	bl	8015cd8 <end_cell_balancing>
       timer_r1 = 0;
 80243a0:	4b0d      	ldr	r3, [pc, #52]	; (80243d8 <ams_balance_function+0xe8>)
 80243a2:	f04f 0200 	mov.w	r2, #0
 80243a6:	601a      	str	r2, [r3, #0]
       return STATE_AMS_IDLE;
 80243a8:	2327      	movs	r3, #39	; 0x27
 80243aa:	e00b      	b.n	80243c4 <ams_balance_function+0xd4>
   }


   timer_r1 += ams_inputs.Ts;
 80243ac:	4b0b      	ldr	r3, [pc, #44]	; (80243dc <ams_balance_function+0xec>)
 80243ae:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 80243b2:	4b09      	ldr	r3, [pc, #36]	; (80243d8 <ams_balance_function+0xe8>)
 80243b4:	edd3 7a00 	vldr	s15, [r3]
 80243b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80243bc:	4b06      	ldr	r3, [pc, #24]	; (80243d8 <ams_balance_function+0xe8>)
 80243be:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS_BALANCE;
 80243c2:	2328      	movs	r3, #40	; 0x28
}
 80243c4:	4618      	mov	r0, r3
 80243c6:	bdb0      	pop	{r4, r5, r7, pc}
 80243c8:	d2f1a9fc 	.word	0xd2f1a9fc
 80243cc:	3f50624d 	.word	0x3f50624d
 80243d0:	47ae147b 	.word	0x47ae147b
 80243d4:	3f747ae1 	.word	0x3f747ae1
 80243d8:	20001938 	.word	0x20001938
 80243dc:	2001bff8 	.word	0x2001bff8
 80243e0:	20001931 	.word	0x20001931

080243e4 <ams_0_function>:

ams_state_t ams_0_function() {
 80243e4:	b480      	push	{r7}
 80243e6:	af00      	add	r7, sp, #0
   if(1) {
       timer_r1 = 0;
 80243e8:	4b04      	ldr	r3, [pc, #16]	; (80243fc <ams_0_function+0x18>)
 80243ea:	f04f 0200 	mov.w	r2, #0
 80243ee:	601a      	str	r2, [r3, #0]
       return STATE_AMS_IDLE;
 80243f0:	2327      	movs	r3, #39	; 0x27
   }

   timer_r1 += ams_inputs.Ts;
   return STATE_AMS_0;
}
 80243f2:	4618      	mov	r0, r3
 80243f4:	46bd      	mov	sp, r7
 80243f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80243fa:	4770      	bx	lr
 80243fc:	20001938 	.word	0x20001938

08024400 <ams_function>:

ams_state_t ams_function() {
 8024400:	b5b0      	push	{r4, r5, r7, lr}
 8024402:	af00      	add	r7, sp, #0
   if(timer_r0 < 0.001*ams_inputs.Ts) {
 8024404:	4b64      	ldr	r3, [pc, #400]	; (8024598 <ams_function+0x198>)
 8024406:	681b      	ldr	r3, [r3, #0]
 8024408:	4618      	mov	r0, r3
 802440a:	f7dc f88f 	bl	800052c <__aeabi_f2d>
 802440e:	4604      	mov	r4, r0
 8024410:	460d      	mov	r5, r1
 8024412:	4b62      	ldr	r3, [pc, #392]	; (802459c <ams_function+0x19c>)
 8024414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8024416:	4618      	mov	r0, r3
 8024418:	f7dc f888 	bl	800052c <__aeabi_f2d>
 802441c:	a35c      	add	r3, pc, #368	; (adr r3, 8024590 <ams_function+0x190>)
 802441e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024422:	f7dc f8db 	bl	80005dc <__aeabi_dmul>
 8024426:	4602      	mov	r2, r0
 8024428:	460b      	mov	r3, r1
 802442a:	4620      	mov	r0, r4
 802442c:	4629      	mov	r1, r5
 802442e:	f7dc fb47 	bl	8000ac0 <__aeabi_dcmplt>
 8024432:	4603      	mov	r3, r0
 8024434:	2b00      	cmp	r3, #0
 8024436:	d002      	beq.n	802443e <ams_function+0x3e>
       state_r1 = STATE_AMS_0;
 8024438:	4b59      	ldr	r3, [pc, #356]	; (80245a0 <ams_function+0x1a0>)
 802443a:	222c      	movs	r2, #44	; 0x2c
 802443c:	701a      	strb	r2, [r3, #0]
   }

   switch(state_r1) {
 802443e:	4b58      	ldr	r3, [pc, #352]	; (80245a0 <ams_function+0x1a0>)
 8024440:	781b      	ldrb	r3, [r3, #0]
 8024442:	3b02      	subs	r3, #2
 8024444:	2b2a      	cmp	r3, #42	; 0x2a
 8024446:	f200 8091 	bhi.w	802456c <ams_function+0x16c>
 802444a:	a201      	add	r2, pc, #4	; (adr r2, 8024450 <ams_function+0x50>)
 802444c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8024450:	080244fd 	.word	0x080244fd
 8024454:	0802456d 	.word	0x0802456d
 8024458:	0802456d 	.word	0x0802456d
 802445c:	0802456d 	.word	0x0802456d
 8024460:	0802456d 	.word	0x0802456d
 8024464:	0802456d 	.word	0x0802456d
 8024468:	0802456d 	.word	0x0802456d
 802446c:	0802456d 	.word	0x0802456d
 8024470:	0802456d 	.word	0x0802456d
 8024474:	0802456d 	.word	0x0802456d
 8024478:	0802450b 	.word	0x0802450b
 802447c:	0802456d 	.word	0x0802456d
 8024480:	0802456d 	.word	0x0802456d
 8024484:	0802456d 	.word	0x0802456d
 8024488:	0802456d 	.word	0x0802456d
 802448c:	0802456d 	.word	0x0802456d
 8024490:	08024519 	.word	0x08024519
 8024494:	0802456d 	.word	0x0802456d
 8024498:	0802456d 	.word	0x0802456d
 802449c:	0802456d 	.word	0x0802456d
 80244a0:	0802456d 	.word	0x0802456d
 80244a4:	08024527 	.word	0x08024527
 80244a8:	0802456d 	.word	0x0802456d
 80244ac:	0802456d 	.word	0x0802456d
 80244b0:	0802456d 	.word	0x0802456d
 80244b4:	0802456d 	.word	0x0802456d
 80244b8:	0802456d 	.word	0x0802456d
 80244bc:	0802456d 	.word	0x0802456d
 80244c0:	0802456d 	.word	0x0802456d
 80244c4:	0802456d 	.word	0x0802456d
 80244c8:	0802456d 	.word	0x0802456d
 80244cc:	08024535 	.word	0x08024535
 80244d0:	0802456d 	.word	0x0802456d
 80244d4:	0802456d 	.word	0x0802456d
 80244d8:	0802456d 	.word	0x0802456d
 80244dc:	0802456d 	.word	0x0802456d
 80244e0:	0802456d 	.word	0x0802456d
 80244e4:	08024543 	.word	0x08024543
 80244e8:	08024551 	.word	0x08024551
 80244ec:	0802456d 	.word	0x0802456d
 80244f0:	0802456d 	.word	0x0802456d
 80244f4:	0802456d 	.word	0x0802456d
 80244f8:	0802455f 	.word	0x0802455f
       case STATE_AMS_PRECHARGE_DRIVE:
           state_r1 = ams_precharge_drive_function();
 80244fc:	f7fe ff20 	bl	8023340 <ams_precharge_drive_function>
 8024500:	4603      	mov	r3, r0
 8024502:	461a      	mov	r2, r3
 8024504:	4b26      	ldr	r3, [pc, #152]	; (80245a0 <ams_function+0x1a0>)
 8024506:	701a      	strb	r2, [r3, #0]
           break;
 8024508:	e033      	b.n	8024572 <ams_function+0x172>
       case STATE_AMS_DRIVE:
           state_r1 = ams_drive_function();
 802450a:	f7ff f8ad 	bl	8023668 <ams_drive_function>
 802450e:	4603      	mov	r3, r0
 8024510:	461a      	mov	r2, r3
 8024512:	4b23      	ldr	r3, [pc, #140]	; (80245a0 <ams_function+0x1a0>)
 8024514:	701a      	strb	r2, [r3, #0]
           break;
 8024516:	e02c      	b.n	8024572 <ams_function+0x172>
       case STATE_AMS_ERROR:
           state_r1 = ams_error_function();
 8024518:	f7ff f9a6 	bl	8023868 <ams_error_function>
 802451c:	4603      	mov	r3, r0
 802451e:	461a      	mov	r2, r3
 8024520:	4b1f      	ldr	r3, [pc, #124]	; (80245a0 <ams_function+0x1a0>)
 8024522:	701a      	strb	r2, [r3, #0]
           break;
 8024524:	e025      	b.n	8024572 <ams_function+0x172>
       case STATE_AMS_PRECHARGE_CHARGE:
           state_r1 = ams_precharge_charge_function();
 8024526:	f7ff fc0f 	bl	8023d48 <ams_precharge_charge_function>
 802452a:	4603      	mov	r3, r0
 802452c:	461a      	mov	r2, r3
 802452e:	4b1c      	ldr	r3, [pc, #112]	; (80245a0 <ams_function+0x1a0>)
 8024530:	701a      	strb	r2, [r3, #0]
           break;
 8024532:	e01e      	b.n	8024572 <ams_function+0x172>
       case STATE_AMS_CHARGE:
           state_r1 = ams_charge_function();
 8024534:	f7ff fda4 	bl	8024080 <ams_charge_function>
 8024538:	4603      	mov	r3, r0
 802453a:	461a      	mov	r2, r3
 802453c:	4b18      	ldr	r3, [pc, #96]	; (80245a0 <ams_function+0x1a0>)
 802453e:	701a      	strb	r2, [r3, #0]
           break;
 8024540:	e017      	b.n	8024572 <ams_function+0x172>
       case STATE_AMS_IDLE:
           state_r1 = ams_idle_function();
 8024542:	f7ff fe35 	bl	80241b0 <ams_idle_function>
 8024546:	4603      	mov	r3, r0
 8024548:	461a      	mov	r2, r3
 802454a:	4b15      	ldr	r3, [pc, #84]	; (80245a0 <ams_function+0x1a0>)
 802454c:	701a      	strb	r2, [r3, #0]
           break;
 802454e:	e010      	b.n	8024572 <ams_function+0x172>
       case STATE_AMS_BALANCE:
           state_r1 = ams_balance_function();
 8024550:	f7ff fece 	bl	80242f0 <ams_balance_function>
 8024554:	4603      	mov	r3, r0
 8024556:	461a      	mov	r2, r3
 8024558:	4b11      	ldr	r3, [pc, #68]	; (80245a0 <ams_function+0x1a0>)
 802455a:	701a      	strb	r2, [r3, #0]
           break;
 802455c:	e009      	b.n	8024572 <ams_function+0x172>
       case STATE_AMS_0:
           state_r1 = ams_0_function();
 802455e:	f7ff ff41 	bl	80243e4 <ams_0_function>
 8024562:	4603      	mov	r3, r0
 8024564:	461a      	mov	r2, r3
 8024566:	4b0e      	ldr	r3, [pc, #56]	; (80245a0 <ams_function+0x1a0>)
 8024568:	701a      	strb	r2, [r3, #0]
           break;
 802456a:	e002      	b.n	8024572 <ams_function+0x172>
       default:
           ams_error();
 802456c:	f7fe fd23 	bl	8022fb6 <ams_error>
           break;
 8024570:	bf00      	nop
   }

   timer_r0 += ams_inputs.Ts;
 8024572:	4b0a      	ldr	r3, [pc, #40]	; (802459c <ams_function+0x19c>)
 8024574:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8024578:	4b07      	ldr	r3, [pc, #28]	; (8024598 <ams_function+0x198>)
 802457a:	edd3 7a00 	vldr	s15, [r3]
 802457e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8024582:	4b05      	ldr	r3, [pc, #20]	; (8024598 <ams_function+0x198>)
 8024584:	edc3 7a00 	vstr	s15, [r3]
   return STATE_AMS;
 8024588:	2301      	movs	r3, #1
}
 802458a:	4618      	mov	r0, r3
 802458c:	bdb0      	pop	{r4, r5, r7, pc}
 802458e:	bf00      	nop
 8024590:	d2f1a9fc 	.word	0xd2f1a9fc
 8024594:	3f50624d 	.word	0x3f50624d
 8024598:	20001934 	.word	0x20001934
 802459c:	2001bff8 	.word	0x2001bff8
 80245a0:	20001930 	.word	0x20001930

080245a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80245a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80245dc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80245a8:	480d      	ldr	r0, [pc, #52]	; (80245e0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80245aa:	490e      	ldr	r1, [pc, #56]	; (80245e4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80245ac:	4a0e      	ldr	r2, [pc, #56]	; (80245e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80245ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80245b0:	e002      	b.n	80245b8 <LoopCopyDataInit>

080245b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80245b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80245b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80245b6:	3304      	adds	r3, #4

080245b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80245b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80245ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80245bc:	d3f9      	bcc.n	80245b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80245be:	4a0b      	ldr	r2, [pc, #44]	; (80245ec <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80245c0:	4c0b      	ldr	r4, [pc, #44]	; (80245f0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80245c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80245c4:	e001      	b.n	80245ca <LoopFillZerobss>

080245c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80245c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80245c8:	3204      	adds	r2, #4

080245ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80245ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80245cc:	d3fb      	bcc.n	80245c6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80245ce:	f7f3 fa7b 	bl	8017ac8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80245d2:	f009 ffab 	bl	802e52c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80245d6:	f7f1 fcef 	bl	8015fb8 <main>
  bx  lr    
 80245da:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80245dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80245e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80245e4:	200014ac 	.word	0x200014ac
  ldr r2, =_sidata
 80245e8:	0802fa18 	.word	0x0802fa18
  ldr r2, =_sbss
 80245ec:	200014b0 	.word	0x200014b0
  ldr r4, =_ebss
 80245f0:	2001ee6c 	.word	0x2001ee6c

080245f4 <CAN1_SCE_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80245f4:	e7fe      	b.n	80245f4 <CAN1_SCE_IRQHandler>
	...

080245f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80245f8:	b580      	push	{r7, lr}
 80245fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80245fc:	4b0e      	ldr	r3, [pc, #56]	; (8024638 <HAL_Init+0x40>)
 80245fe:	681b      	ldr	r3, [r3, #0]
 8024600:	4a0d      	ldr	r2, [pc, #52]	; (8024638 <HAL_Init+0x40>)
 8024602:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8024606:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8024608:	4b0b      	ldr	r3, [pc, #44]	; (8024638 <HAL_Init+0x40>)
 802460a:	681b      	ldr	r3, [r3, #0]
 802460c:	4a0a      	ldr	r2, [pc, #40]	; (8024638 <HAL_Init+0x40>)
 802460e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8024612:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8024614:	4b08      	ldr	r3, [pc, #32]	; (8024638 <HAL_Init+0x40>)
 8024616:	681b      	ldr	r3, [r3, #0]
 8024618:	4a07      	ldr	r2, [pc, #28]	; (8024638 <HAL_Init+0x40>)
 802461a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802461e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8024620:	2003      	movs	r0, #3
 8024622:	f001 fd28 	bl	8026076 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8024626:	200f      	movs	r0, #15
 8024628:	f7f3 f95e 	bl	80178e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 802462c:	f7f3 f930 	bl	8017890 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8024630:	2300      	movs	r3, #0
}
 8024632:	4618      	mov	r0, r3
 8024634:	bd80      	pop	{r7, pc}
 8024636:	bf00      	nop
 8024638:	40023c00 	.word	0x40023c00

0802463c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 802463c:	b480      	push	{r7}
 802463e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8024640:	4b06      	ldr	r3, [pc, #24]	; (802465c <HAL_IncTick+0x20>)
 8024642:	781b      	ldrb	r3, [r3, #0]
 8024644:	461a      	mov	r2, r3
 8024646:	4b06      	ldr	r3, [pc, #24]	; (8024660 <HAL_IncTick+0x24>)
 8024648:	681b      	ldr	r3, [r3, #0]
 802464a:	4413      	add	r3, r2
 802464c:	4a04      	ldr	r2, [pc, #16]	; (8024660 <HAL_IncTick+0x24>)
 802464e:	6013      	str	r3, [r2, #0]
}
 8024650:	bf00      	nop
 8024652:	46bd      	mov	sp, r7
 8024654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024658:	4770      	bx	lr
 802465a:	bf00      	nop
 802465c:	2000143c 	.word	0x2000143c
 8024660:	2001ed74 	.word	0x2001ed74

08024664 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8024664:	b480      	push	{r7}
 8024666:	af00      	add	r7, sp, #0
  return uwTick;
 8024668:	4b03      	ldr	r3, [pc, #12]	; (8024678 <HAL_GetTick+0x14>)
 802466a:	681b      	ldr	r3, [r3, #0]
}
 802466c:	4618      	mov	r0, r3
 802466e:	46bd      	mov	sp, r7
 8024670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024674:	4770      	bx	lr
 8024676:	bf00      	nop
 8024678:	2001ed74 	.word	0x2001ed74

0802467c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 802467c:	b580      	push	{r7, lr}
 802467e:	b084      	sub	sp, #16
 8024680:	af00      	add	r7, sp, #0
 8024682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8024684:	f7ff ffee 	bl	8024664 <HAL_GetTick>
 8024688:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 802468a:	687b      	ldr	r3, [r7, #4]
 802468c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 802468e:	68fb      	ldr	r3, [r7, #12]
 8024690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8024694:	d005      	beq.n	80246a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8024696:	4b0a      	ldr	r3, [pc, #40]	; (80246c0 <HAL_Delay+0x44>)
 8024698:	781b      	ldrb	r3, [r3, #0]
 802469a:	461a      	mov	r2, r3
 802469c:	68fb      	ldr	r3, [r7, #12]
 802469e:	4413      	add	r3, r2
 80246a0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80246a2:	bf00      	nop
 80246a4:	f7ff ffde 	bl	8024664 <HAL_GetTick>
 80246a8:	4602      	mov	r2, r0
 80246aa:	68bb      	ldr	r3, [r7, #8]
 80246ac:	1ad3      	subs	r3, r2, r3
 80246ae:	68fa      	ldr	r2, [r7, #12]
 80246b0:	429a      	cmp	r2, r3
 80246b2:	d8f7      	bhi.n	80246a4 <HAL_Delay+0x28>
  {
  }
}
 80246b4:	bf00      	nop
 80246b6:	bf00      	nop
 80246b8:	3710      	adds	r7, #16
 80246ba:	46bd      	mov	sp, r7
 80246bc:	bd80      	pop	{r7, pc}
 80246be:	bf00      	nop
 80246c0:	2000143c 	.word	0x2000143c

080246c4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80246c4:	b580      	push	{r7, lr}
 80246c6:	b084      	sub	sp, #16
 80246c8:	af00      	add	r7, sp, #0
 80246ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80246cc:	2300      	movs	r3, #0
 80246ce:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80246d0:	687b      	ldr	r3, [r7, #4]
 80246d2:	2b00      	cmp	r3, #0
 80246d4:	d101      	bne.n	80246da <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80246d6:	2301      	movs	r3, #1
 80246d8:	e033      	b.n	8024742 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80246da:	687b      	ldr	r3, [r7, #4]
 80246dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80246de:	2b00      	cmp	r3, #0
 80246e0:	d109      	bne.n	80246f6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80246e2:	6878      	ldr	r0, [r7, #4]
 80246e4:	f7f0 fc0c 	bl	8014f00 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80246e8:	687b      	ldr	r3, [r7, #4]
 80246ea:	2200      	movs	r2, #0
 80246ec:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80246ee:	687b      	ldr	r3, [r7, #4]
 80246f0:	2200      	movs	r2, #0
 80246f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80246f6:	687b      	ldr	r3, [r7, #4]
 80246f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80246fa:	f003 0310 	and.w	r3, r3, #16
 80246fe:	2b00      	cmp	r3, #0
 8024700:	d118      	bne.n	8024734 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8024702:	687b      	ldr	r3, [r7, #4]
 8024704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8024706:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 802470a:	f023 0302 	bic.w	r3, r3, #2
 802470e:	f043 0202 	orr.w	r2, r3, #2
 8024712:	687b      	ldr	r3, [r7, #4]
 8024714:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8024716:	6878      	ldr	r0, [r7, #4]
 8024718:	f000 fba8 	bl	8024e6c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 802471c:	687b      	ldr	r3, [r7, #4]
 802471e:	2200      	movs	r2, #0
 8024720:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8024722:	687b      	ldr	r3, [r7, #4]
 8024724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8024726:	f023 0303 	bic.w	r3, r3, #3
 802472a:	f043 0201 	orr.w	r2, r3, #1
 802472e:	687b      	ldr	r3, [r7, #4]
 8024730:	641a      	str	r2, [r3, #64]	; 0x40
 8024732:	e001      	b.n	8024738 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8024734:	2301      	movs	r3, #1
 8024736:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8024738:	687b      	ldr	r3, [r7, #4]
 802473a:	2200      	movs	r2, #0
 802473c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8024740:	7bfb      	ldrb	r3, [r7, #15]
}
 8024742:	4618      	mov	r0, r3
 8024744:	3710      	adds	r7, #16
 8024746:	46bd      	mov	sp, r7
 8024748:	bd80      	pop	{r7, pc}

0802474a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 802474a:	b580      	push	{r7, lr}
 802474c:	b084      	sub	sp, #16
 802474e:	af00      	add	r7, sp, #0
 8024750:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8024752:	2300      	movs	r3, #0
 8024754:	60fb      	str	r3, [r7, #12]
 8024756:	2300      	movs	r3, #0
 8024758:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 802475a:	687b      	ldr	r3, [r7, #4]
 802475c:	681b      	ldr	r3, [r3, #0]
 802475e:	681b      	ldr	r3, [r3, #0]
 8024760:	f003 0302 	and.w	r3, r3, #2
 8024764:	2b02      	cmp	r3, #2
 8024766:	bf0c      	ite	eq
 8024768:	2301      	moveq	r3, #1
 802476a:	2300      	movne	r3, #0
 802476c:	b2db      	uxtb	r3, r3
 802476e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8024770:	687b      	ldr	r3, [r7, #4]
 8024772:	681b      	ldr	r3, [r3, #0]
 8024774:	685b      	ldr	r3, [r3, #4]
 8024776:	f003 0320 	and.w	r3, r3, #32
 802477a:	2b20      	cmp	r3, #32
 802477c:	bf0c      	ite	eq
 802477e:	2301      	moveq	r3, #1
 8024780:	2300      	movne	r3, #0
 8024782:	b2db      	uxtb	r3, r3
 8024784:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8024786:	68fb      	ldr	r3, [r7, #12]
 8024788:	2b00      	cmp	r3, #0
 802478a:	d049      	beq.n	8024820 <HAL_ADC_IRQHandler+0xd6>
 802478c:	68bb      	ldr	r3, [r7, #8]
 802478e:	2b00      	cmp	r3, #0
 8024790:	d046      	beq.n	8024820 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8024792:	687b      	ldr	r3, [r7, #4]
 8024794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8024796:	f003 0310 	and.w	r3, r3, #16
 802479a:	2b00      	cmp	r3, #0
 802479c:	d105      	bne.n	80247aa <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 802479e:	687b      	ldr	r3, [r7, #4]
 80247a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80247a2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80247a6:	687b      	ldr	r3, [r7, #4]
 80247a8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80247aa:	687b      	ldr	r3, [r7, #4]
 80247ac:	681b      	ldr	r3, [r3, #0]
 80247ae:	689b      	ldr	r3, [r3, #8]
 80247b0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80247b4:	2b00      	cmp	r3, #0
 80247b6:	d12b      	bne.n	8024810 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80247b8:	687b      	ldr	r3, [r7, #4]
 80247ba:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80247bc:	2b00      	cmp	r3, #0
 80247be:	d127      	bne.n	8024810 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80247c0:	687b      	ldr	r3, [r7, #4]
 80247c2:	681b      	ldr	r3, [r3, #0]
 80247c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80247c6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80247ca:	2b00      	cmp	r3, #0
 80247cc:	d006      	beq.n	80247dc <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80247ce:	687b      	ldr	r3, [r7, #4]
 80247d0:	681b      	ldr	r3, [r3, #0]
 80247d2:	689b      	ldr	r3, [r3, #8]
 80247d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80247d8:	2b00      	cmp	r3, #0
 80247da:	d119      	bne.n	8024810 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80247dc:	687b      	ldr	r3, [r7, #4]
 80247de:	681b      	ldr	r3, [r3, #0]
 80247e0:	685a      	ldr	r2, [r3, #4]
 80247e2:	687b      	ldr	r3, [r7, #4]
 80247e4:	681b      	ldr	r3, [r3, #0]
 80247e6:	f022 0220 	bic.w	r2, r2, #32
 80247ea:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80247ec:	687b      	ldr	r3, [r7, #4]
 80247ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80247f0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80247f4:	687b      	ldr	r3, [r7, #4]
 80247f6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80247f8:	687b      	ldr	r3, [r7, #4]
 80247fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80247fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8024800:	2b00      	cmp	r3, #0
 8024802:	d105      	bne.n	8024810 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8024804:	687b      	ldr	r3, [r7, #4]
 8024806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8024808:	f043 0201 	orr.w	r2, r3, #1
 802480c:	687b      	ldr	r3, [r7, #4]
 802480e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8024810:	6878      	ldr	r0, [r7, #4]
 8024812:	f7f0 fddd 	bl	80153d0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8024816:	687b      	ldr	r3, [r7, #4]
 8024818:	681b      	ldr	r3, [r3, #0]
 802481a:	f06f 0212 	mvn.w	r2, #18
 802481e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8024820:	687b      	ldr	r3, [r7, #4]
 8024822:	681b      	ldr	r3, [r3, #0]
 8024824:	681b      	ldr	r3, [r3, #0]
 8024826:	f003 0304 	and.w	r3, r3, #4
 802482a:	2b04      	cmp	r3, #4
 802482c:	bf0c      	ite	eq
 802482e:	2301      	moveq	r3, #1
 8024830:	2300      	movne	r3, #0
 8024832:	b2db      	uxtb	r3, r3
 8024834:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8024836:	687b      	ldr	r3, [r7, #4]
 8024838:	681b      	ldr	r3, [r3, #0]
 802483a:	685b      	ldr	r3, [r3, #4]
 802483c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8024840:	2b80      	cmp	r3, #128	; 0x80
 8024842:	bf0c      	ite	eq
 8024844:	2301      	moveq	r3, #1
 8024846:	2300      	movne	r3, #0
 8024848:	b2db      	uxtb	r3, r3
 802484a:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 802484c:	68fb      	ldr	r3, [r7, #12]
 802484e:	2b00      	cmp	r3, #0
 8024850:	d057      	beq.n	8024902 <HAL_ADC_IRQHandler+0x1b8>
 8024852:	68bb      	ldr	r3, [r7, #8]
 8024854:	2b00      	cmp	r3, #0
 8024856:	d054      	beq.n	8024902 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8024858:	687b      	ldr	r3, [r7, #4]
 802485a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802485c:	f003 0310 	and.w	r3, r3, #16
 8024860:	2b00      	cmp	r3, #0
 8024862:	d105      	bne.n	8024870 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8024864:	687b      	ldr	r3, [r7, #4]
 8024866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8024868:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 802486c:	687b      	ldr	r3, [r7, #4]
 802486e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8024870:	687b      	ldr	r3, [r7, #4]
 8024872:	681b      	ldr	r3, [r3, #0]
 8024874:	689b      	ldr	r3, [r3, #8]
 8024876:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 802487a:	2b00      	cmp	r3, #0
 802487c:	d139      	bne.n	80248f2 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 802487e:	687b      	ldr	r3, [r7, #4]
 8024880:	681b      	ldr	r3, [r3, #0]
 8024882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8024884:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8024888:	2b00      	cmp	r3, #0
 802488a:	d006      	beq.n	802489a <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 802488c:	687b      	ldr	r3, [r7, #4]
 802488e:	681b      	ldr	r3, [r3, #0]
 8024890:	689b      	ldr	r3, [r3, #8]
 8024892:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8024896:	2b00      	cmp	r3, #0
 8024898:	d12b      	bne.n	80248f2 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 802489a:	687b      	ldr	r3, [r7, #4]
 802489c:	681b      	ldr	r3, [r3, #0]
 802489e:	685b      	ldr	r3, [r3, #4]
 80248a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80248a4:	2b00      	cmp	r3, #0
 80248a6:	d124      	bne.n	80248f2 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80248a8:	687b      	ldr	r3, [r7, #4]
 80248aa:	681b      	ldr	r3, [r3, #0]
 80248ac:	689b      	ldr	r3, [r3, #8]
 80248ae:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80248b2:	2b00      	cmp	r3, #0
 80248b4:	d11d      	bne.n	80248f2 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80248b6:	687b      	ldr	r3, [r7, #4]
 80248b8:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80248ba:	2b00      	cmp	r3, #0
 80248bc:	d119      	bne.n	80248f2 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80248be:	687b      	ldr	r3, [r7, #4]
 80248c0:	681b      	ldr	r3, [r3, #0]
 80248c2:	685a      	ldr	r2, [r3, #4]
 80248c4:	687b      	ldr	r3, [r7, #4]
 80248c6:	681b      	ldr	r3, [r3, #0]
 80248c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80248cc:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80248ce:	687b      	ldr	r3, [r7, #4]
 80248d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80248d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80248d6:	687b      	ldr	r3, [r7, #4]
 80248d8:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80248da:	687b      	ldr	r3, [r7, #4]
 80248dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80248de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80248e2:	2b00      	cmp	r3, #0
 80248e4:	d105      	bne.n	80248f2 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80248e6:	687b      	ldr	r3, [r7, #4]
 80248e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80248ea:	f043 0201 	orr.w	r2, r3, #1
 80248ee:	687b      	ldr	r3, [r7, #4]
 80248f0:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80248f2:	6878      	ldr	r0, [r7, #4]
 80248f4:	f000 fc38 	bl	8025168 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80248f8:	687b      	ldr	r3, [r7, #4]
 80248fa:	681b      	ldr	r3, [r3, #0]
 80248fc:	f06f 020c 	mvn.w	r2, #12
 8024900:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8024902:	687b      	ldr	r3, [r7, #4]
 8024904:	681b      	ldr	r3, [r3, #0]
 8024906:	681b      	ldr	r3, [r3, #0]
 8024908:	f003 0301 	and.w	r3, r3, #1
 802490c:	2b01      	cmp	r3, #1
 802490e:	bf0c      	ite	eq
 8024910:	2301      	moveq	r3, #1
 8024912:	2300      	movne	r3, #0
 8024914:	b2db      	uxtb	r3, r3
 8024916:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8024918:	687b      	ldr	r3, [r7, #4]
 802491a:	681b      	ldr	r3, [r3, #0]
 802491c:	685b      	ldr	r3, [r3, #4]
 802491e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8024922:	2b40      	cmp	r3, #64	; 0x40
 8024924:	bf0c      	ite	eq
 8024926:	2301      	moveq	r3, #1
 8024928:	2300      	movne	r3, #0
 802492a:	b2db      	uxtb	r3, r3
 802492c:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 802492e:	68fb      	ldr	r3, [r7, #12]
 8024930:	2b00      	cmp	r3, #0
 8024932:	d017      	beq.n	8024964 <HAL_ADC_IRQHandler+0x21a>
 8024934:	68bb      	ldr	r3, [r7, #8]
 8024936:	2b00      	cmp	r3, #0
 8024938:	d014      	beq.n	8024964 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 802493a:	687b      	ldr	r3, [r7, #4]
 802493c:	681b      	ldr	r3, [r3, #0]
 802493e:	681b      	ldr	r3, [r3, #0]
 8024940:	f003 0301 	and.w	r3, r3, #1
 8024944:	2b01      	cmp	r3, #1
 8024946:	d10d      	bne.n	8024964 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8024948:	687b      	ldr	r3, [r7, #4]
 802494a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802494c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8024950:	687b      	ldr	r3, [r7, #4]
 8024952:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8024954:	6878      	ldr	r0, [r7, #4]
 8024956:	f000 f953 	bl	8024c00 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 802495a:	687b      	ldr	r3, [r7, #4]
 802495c:	681b      	ldr	r3, [r3, #0]
 802495e:	f06f 0201 	mvn.w	r2, #1
 8024962:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8024964:	687b      	ldr	r3, [r7, #4]
 8024966:	681b      	ldr	r3, [r3, #0]
 8024968:	681b      	ldr	r3, [r3, #0]
 802496a:	f003 0320 	and.w	r3, r3, #32
 802496e:	2b20      	cmp	r3, #32
 8024970:	bf0c      	ite	eq
 8024972:	2301      	moveq	r3, #1
 8024974:	2300      	movne	r3, #0
 8024976:	b2db      	uxtb	r3, r3
 8024978:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 802497a:	687b      	ldr	r3, [r7, #4]
 802497c:	681b      	ldr	r3, [r3, #0]
 802497e:	685b      	ldr	r3, [r3, #4]
 8024980:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8024984:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8024988:	bf0c      	ite	eq
 802498a:	2301      	moveq	r3, #1
 802498c:	2300      	movne	r3, #0
 802498e:	b2db      	uxtb	r3, r3
 8024990:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8024992:	68fb      	ldr	r3, [r7, #12]
 8024994:	2b00      	cmp	r3, #0
 8024996:	d015      	beq.n	80249c4 <HAL_ADC_IRQHandler+0x27a>
 8024998:	68bb      	ldr	r3, [r7, #8]
 802499a:	2b00      	cmp	r3, #0
 802499c:	d012      	beq.n	80249c4 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 802499e:	687b      	ldr	r3, [r7, #4]
 80249a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80249a2:	f043 0202 	orr.w	r2, r3, #2
 80249a6:	687b      	ldr	r3, [r7, #4]
 80249a8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80249aa:	687b      	ldr	r3, [r7, #4]
 80249ac:	681b      	ldr	r3, [r3, #0]
 80249ae:	f06f 0220 	mvn.w	r2, #32
 80249b2:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80249b4:	6878      	ldr	r0, [r7, #4]
 80249b6:	f000 f92d 	bl	8024c14 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80249ba:	687b      	ldr	r3, [r7, #4]
 80249bc:	681b      	ldr	r3, [r3, #0]
 80249be:	f06f 0220 	mvn.w	r2, #32
 80249c2:	601a      	str	r2, [r3, #0]
  }
}
 80249c4:	bf00      	nop
 80249c6:	3710      	adds	r7, #16
 80249c8:	46bd      	mov	sp, r7
 80249ca:	bd80      	pop	{r7, pc}

080249cc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80249cc:	b580      	push	{r7, lr}
 80249ce:	b086      	sub	sp, #24
 80249d0:	af00      	add	r7, sp, #0
 80249d2:	60f8      	str	r0, [r7, #12]
 80249d4:	60b9      	str	r1, [r7, #8]
 80249d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80249d8:	2300      	movs	r3, #0
 80249da:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80249dc:	68fb      	ldr	r3, [r7, #12]
 80249de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80249e2:	2b01      	cmp	r3, #1
 80249e4:	d101      	bne.n	80249ea <HAL_ADC_Start_DMA+0x1e>
 80249e6:	2302      	movs	r3, #2
 80249e8:	e0e9      	b.n	8024bbe <HAL_ADC_Start_DMA+0x1f2>
 80249ea:	68fb      	ldr	r3, [r7, #12]
 80249ec:	2201      	movs	r2, #1
 80249ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80249f2:	68fb      	ldr	r3, [r7, #12]
 80249f4:	681b      	ldr	r3, [r3, #0]
 80249f6:	689b      	ldr	r3, [r3, #8]
 80249f8:	f003 0301 	and.w	r3, r3, #1
 80249fc:	2b01      	cmp	r3, #1
 80249fe:	d018      	beq.n	8024a32 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8024a00:	68fb      	ldr	r3, [r7, #12]
 8024a02:	681b      	ldr	r3, [r3, #0]
 8024a04:	689a      	ldr	r2, [r3, #8]
 8024a06:	68fb      	ldr	r3, [r7, #12]
 8024a08:	681b      	ldr	r3, [r3, #0]
 8024a0a:	f042 0201 	orr.w	r2, r2, #1
 8024a0e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8024a10:	4b6d      	ldr	r3, [pc, #436]	; (8024bc8 <HAL_ADC_Start_DMA+0x1fc>)
 8024a12:	681b      	ldr	r3, [r3, #0]
 8024a14:	4a6d      	ldr	r2, [pc, #436]	; (8024bcc <HAL_ADC_Start_DMA+0x200>)
 8024a16:	fba2 2303 	umull	r2, r3, r2, r3
 8024a1a:	0c9a      	lsrs	r2, r3, #18
 8024a1c:	4613      	mov	r3, r2
 8024a1e:	005b      	lsls	r3, r3, #1
 8024a20:	4413      	add	r3, r2
 8024a22:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8024a24:	e002      	b.n	8024a2c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8024a26:	693b      	ldr	r3, [r7, #16]
 8024a28:	3b01      	subs	r3, #1
 8024a2a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8024a2c:	693b      	ldr	r3, [r7, #16]
 8024a2e:	2b00      	cmp	r3, #0
 8024a30:	d1f9      	bne.n	8024a26 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8024a32:	68fb      	ldr	r3, [r7, #12]
 8024a34:	681b      	ldr	r3, [r3, #0]
 8024a36:	689b      	ldr	r3, [r3, #8]
 8024a38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8024a3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8024a40:	d107      	bne.n	8024a52 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8024a42:	68fb      	ldr	r3, [r7, #12]
 8024a44:	681b      	ldr	r3, [r3, #0]
 8024a46:	689a      	ldr	r2, [r3, #8]
 8024a48:	68fb      	ldr	r3, [r7, #12]
 8024a4a:	681b      	ldr	r3, [r3, #0]
 8024a4c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8024a50:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8024a52:	68fb      	ldr	r3, [r7, #12]
 8024a54:	681b      	ldr	r3, [r3, #0]
 8024a56:	689b      	ldr	r3, [r3, #8]
 8024a58:	f003 0301 	and.w	r3, r3, #1
 8024a5c:	2b01      	cmp	r3, #1
 8024a5e:	f040 80a1 	bne.w	8024ba4 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8024a62:	68fb      	ldr	r3, [r7, #12]
 8024a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8024a66:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8024a6a:	f023 0301 	bic.w	r3, r3, #1
 8024a6e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8024a72:	68fb      	ldr	r3, [r7, #12]
 8024a74:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8024a76:	68fb      	ldr	r3, [r7, #12]
 8024a78:	681b      	ldr	r3, [r3, #0]
 8024a7a:	685b      	ldr	r3, [r3, #4]
 8024a7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8024a80:	2b00      	cmp	r3, #0
 8024a82:	d007      	beq.n	8024a94 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8024a84:	68fb      	ldr	r3, [r7, #12]
 8024a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8024a88:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8024a8c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8024a90:	68fb      	ldr	r3, [r7, #12]
 8024a92:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8024a94:	68fb      	ldr	r3, [r7, #12]
 8024a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8024a98:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8024a9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8024aa0:	d106      	bne.n	8024ab0 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8024aa2:	68fb      	ldr	r3, [r7, #12]
 8024aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8024aa6:	f023 0206 	bic.w	r2, r3, #6
 8024aaa:	68fb      	ldr	r3, [r7, #12]
 8024aac:	645a      	str	r2, [r3, #68]	; 0x44
 8024aae:	e002      	b.n	8024ab6 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8024ab0:	68fb      	ldr	r3, [r7, #12]
 8024ab2:	2200      	movs	r2, #0
 8024ab4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8024ab6:	68fb      	ldr	r3, [r7, #12]
 8024ab8:	2200      	movs	r2, #0
 8024aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8024abe:	4b44      	ldr	r3, [pc, #272]	; (8024bd0 <HAL_ADC_Start_DMA+0x204>)
 8024ac0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8024ac2:	68fb      	ldr	r3, [r7, #12]
 8024ac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8024ac6:	4a43      	ldr	r2, [pc, #268]	; (8024bd4 <HAL_ADC_Start_DMA+0x208>)
 8024ac8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8024aca:	68fb      	ldr	r3, [r7, #12]
 8024acc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8024ace:	4a42      	ldr	r2, [pc, #264]	; (8024bd8 <HAL_ADC_Start_DMA+0x20c>)
 8024ad0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8024ad2:	68fb      	ldr	r3, [r7, #12]
 8024ad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8024ad6:	4a41      	ldr	r2, [pc, #260]	; (8024bdc <HAL_ADC_Start_DMA+0x210>)
 8024ad8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8024ada:	68fb      	ldr	r3, [r7, #12]
 8024adc:	681b      	ldr	r3, [r3, #0]
 8024ade:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8024ae2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8024ae4:	68fb      	ldr	r3, [r7, #12]
 8024ae6:	681b      	ldr	r3, [r3, #0]
 8024ae8:	685a      	ldr	r2, [r3, #4]
 8024aea:	68fb      	ldr	r3, [r7, #12]
 8024aec:	681b      	ldr	r3, [r3, #0]
 8024aee:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8024af2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8024af4:	68fb      	ldr	r3, [r7, #12]
 8024af6:	681b      	ldr	r3, [r3, #0]
 8024af8:	689a      	ldr	r2, [r3, #8]
 8024afa:	68fb      	ldr	r3, [r7, #12]
 8024afc:	681b      	ldr	r3, [r3, #0]
 8024afe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8024b02:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8024b04:	68fb      	ldr	r3, [r7, #12]
 8024b06:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8024b08:	68fb      	ldr	r3, [r7, #12]
 8024b0a:	681b      	ldr	r3, [r3, #0]
 8024b0c:	334c      	adds	r3, #76	; 0x4c
 8024b0e:	4619      	mov	r1, r3
 8024b10:	68ba      	ldr	r2, [r7, #8]
 8024b12:	687b      	ldr	r3, [r7, #4]
 8024b14:	f001 fb92 	bl	802623c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8024b18:	697b      	ldr	r3, [r7, #20]
 8024b1a:	685b      	ldr	r3, [r3, #4]
 8024b1c:	f003 031f 	and.w	r3, r3, #31
 8024b20:	2b00      	cmp	r3, #0
 8024b22:	d12a      	bne.n	8024b7a <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8024b24:	68fb      	ldr	r3, [r7, #12]
 8024b26:	681b      	ldr	r3, [r3, #0]
 8024b28:	4a2d      	ldr	r2, [pc, #180]	; (8024be0 <HAL_ADC_Start_DMA+0x214>)
 8024b2a:	4293      	cmp	r3, r2
 8024b2c:	d015      	beq.n	8024b5a <HAL_ADC_Start_DMA+0x18e>
 8024b2e:	68fb      	ldr	r3, [r7, #12]
 8024b30:	681b      	ldr	r3, [r3, #0]
 8024b32:	4a2c      	ldr	r2, [pc, #176]	; (8024be4 <HAL_ADC_Start_DMA+0x218>)
 8024b34:	4293      	cmp	r3, r2
 8024b36:	d105      	bne.n	8024b44 <HAL_ADC_Start_DMA+0x178>
 8024b38:	4b25      	ldr	r3, [pc, #148]	; (8024bd0 <HAL_ADC_Start_DMA+0x204>)
 8024b3a:	685b      	ldr	r3, [r3, #4]
 8024b3c:	f003 031f 	and.w	r3, r3, #31
 8024b40:	2b00      	cmp	r3, #0
 8024b42:	d00a      	beq.n	8024b5a <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8024b44:	68fb      	ldr	r3, [r7, #12]
 8024b46:	681b      	ldr	r3, [r3, #0]
 8024b48:	4a27      	ldr	r2, [pc, #156]	; (8024be8 <HAL_ADC_Start_DMA+0x21c>)
 8024b4a:	4293      	cmp	r3, r2
 8024b4c:	d136      	bne.n	8024bbc <HAL_ADC_Start_DMA+0x1f0>
 8024b4e:	4b20      	ldr	r3, [pc, #128]	; (8024bd0 <HAL_ADC_Start_DMA+0x204>)
 8024b50:	685b      	ldr	r3, [r3, #4]
 8024b52:	f003 0310 	and.w	r3, r3, #16
 8024b56:	2b00      	cmp	r3, #0
 8024b58:	d130      	bne.n	8024bbc <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8024b5a:	68fb      	ldr	r3, [r7, #12]
 8024b5c:	681b      	ldr	r3, [r3, #0]
 8024b5e:	689b      	ldr	r3, [r3, #8]
 8024b60:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8024b64:	2b00      	cmp	r3, #0
 8024b66:	d129      	bne.n	8024bbc <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8024b68:	68fb      	ldr	r3, [r7, #12]
 8024b6a:	681b      	ldr	r3, [r3, #0]
 8024b6c:	689a      	ldr	r2, [r3, #8]
 8024b6e:	68fb      	ldr	r3, [r7, #12]
 8024b70:	681b      	ldr	r3, [r3, #0]
 8024b72:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8024b76:	609a      	str	r2, [r3, #8]
 8024b78:	e020      	b.n	8024bbc <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8024b7a:	68fb      	ldr	r3, [r7, #12]
 8024b7c:	681b      	ldr	r3, [r3, #0]
 8024b7e:	4a18      	ldr	r2, [pc, #96]	; (8024be0 <HAL_ADC_Start_DMA+0x214>)
 8024b80:	4293      	cmp	r3, r2
 8024b82:	d11b      	bne.n	8024bbc <HAL_ADC_Start_DMA+0x1f0>
 8024b84:	68fb      	ldr	r3, [r7, #12]
 8024b86:	681b      	ldr	r3, [r3, #0]
 8024b88:	689b      	ldr	r3, [r3, #8]
 8024b8a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8024b8e:	2b00      	cmp	r3, #0
 8024b90:	d114      	bne.n	8024bbc <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8024b92:	68fb      	ldr	r3, [r7, #12]
 8024b94:	681b      	ldr	r3, [r3, #0]
 8024b96:	689a      	ldr	r2, [r3, #8]
 8024b98:	68fb      	ldr	r3, [r7, #12]
 8024b9a:	681b      	ldr	r3, [r3, #0]
 8024b9c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8024ba0:	609a      	str	r2, [r3, #8]
 8024ba2:	e00b      	b.n	8024bbc <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8024ba4:	68fb      	ldr	r3, [r7, #12]
 8024ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8024ba8:	f043 0210 	orr.w	r2, r3, #16
 8024bac:	68fb      	ldr	r3, [r7, #12]
 8024bae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8024bb0:	68fb      	ldr	r3, [r7, #12]
 8024bb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8024bb4:	f043 0201 	orr.w	r2, r3, #1
 8024bb8:	68fb      	ldr	r3, [r7, #12]
 8024bba:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8024bbc:	2300      	movs	r3, #0
}
 8024bbe:	4618      	mov	r0, r3
 8024bc0:	3718      	adds	r7, #24
 8024bc2:	46bd      	mov	sp, r7
 8024bc4:	bd80      	pop	{r7, pc}
 8024bc6:	bf00      	nop
 8024bc8:	20000084 	.word	0x20000084
 8024bcc:	431bde83 	.word	0x431bde83
 8024bd0:	40012300 	.word	0x40012300
 8024bd4:	08025065 	.word	0x08025065
 8024bd8:	0802511f 	.word	0x0802511f
 8024bdc:	0802513b 	.word	0x0802513b
 8024be0:	40012000 	.word	0x40012000
 8024be4:	40012100 	.word	0x40012100
 8024be8:	40012200 	.word	0x40012200

08024bec <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8024bec:	b480      	push	{r7}
 8024bee:	b083      	sub	sp, #12
 8024bf0:	af00      	add	r7, sp, #0
 8024bf2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8024bf4:	bf00      	nop
 8024bf6:	370c      	adds	r7, #12
 8024bf8:	46bd      	mov	sp, r7
 8024bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024bfe:	4770      	bx	lr

08024c00 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8024c00:	b480      	push	{r7}
 8024c02:	b083      	sub	sp, #12
 8024c04:	af00      	add	r7, sp, #0
 8024c06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8024c08:	bf00      	nop
 8024c0a:	370c      	adds	r7, #12
 8024c0c:	46bd      	mov	sp, r7
 8024c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024c12:	4770      	bx	lr

08024c14 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8024c14:	b480      	push	{r7}
 8024c16:	b083      	sub	sp, #12
 8024c18:	af00      	add	r7, sp, #0
 8024c1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8024c1c:	bf00      	nop
 8024c1e:	370c      	adds	r7, #12
 8024c20:	46bd      	mov	sp, r7
 8024c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024c26:	4770      	bx	lr

08024c28 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8024c28:	b480      	push	{r7}
 8024c2a:	b085      	sub	sp, #20
 8024c2c:	af00      	add	r7, sp, #0
 8024c2e:	6078      	str	r0, [r7, #4]
 8024c30:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8024c32:	2300      	movs	r3, #0
 8024c34:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8024c36:	687b      	ldr	r3, [r7, #4]
 8024c38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8024c3c:	2b01      	cmp	r3, #1
 8024c3e:	d101      	bne.n	8024c44 <HAL_ADC_ConfigChannel+0x1c>
 8024c40:	2302      	movs	r3, #2
 8024c42:	e105      	b.n	8024e50 <HAL_ADC_ConfigChannel+0x228>
 8024c44:	687b      	ldr	r3, [r7, #4]
 8024c46:	2201      	movs	r2, #1
 8024c48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8024c4c:	683b      	ldr	r3, [r7, #0]
 8024c4e:	681b      	ldr	r3, [r3, #0]
 8024c50:	2b09      	cmp	r3, #9
 8024c52:	d925      	bls.n	8024ca0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8024c54:	687b      	ldr	r3, [r7, #4]
 8024c56:	681b      	ldr	r3, [r3, #0]
 8024c58:	68d9      	ldr	r1, [r3, #12]
 8024c5a:	683b      	ldr	r3, [r7, #0]
 8024c5c:	681b      	ldr	r3, [r3, #0]
 8024c5e:	b29b      	uxth	r3, r3
 8024c60:	461a      	mov	r2, r3
 8024c62:	4613      	mov	r3, r2
 8024c64:	005b      	lsls	r3, r3, #1
 8024c66:	4413      	add	r3, r2
 8024c68:	3b1e      	subs	r3, #30
 8024c6a:	2207      	movs	r2, #7
 8024c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8024c70:	43da      	mvns	r2, r3
 8024c72:	687b      	ldr	r3, [r7, #4]
 8024c74:	681b      	ldr	r3, [r3, #0]
 8024c76:	400a      	ands	r2, r1
 8024c78:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8024c7a:	687b      	ldr	r3, [r7, #4]
 8024c7c:	681b      	ldr	r3, [r3, #0]
 8024c7e:	68d9      	ldr	r1, [r3, #12]
 8024c80:	683b      	ldr	r3, [r7, #0]
 8024c82:	689a      	ldr	r2, [r3, #8]
 8024c84:	683b      	ldr	r3, [r7, #0]
 8024c86:	681b      	ldr	r3, [r3, #0]
 8024c88:	b29b      	uxth	r3, r3
 8024c8a:	4618      	mov	r0, r3
 8024c8c:	4603      	mov	r3, r0
 8024c8e:	005b      	lsls	r3, r3, #1
 8024c90:	4403      	add	r3, r0
 8024c92:	3b1e      	subs	r3, #30
 8024c94:	409a      	lsls	r2, r3
 8024c96:	687b      	ldr	r3, [r7, #4]
 8024c98:	681b      	ldr	r3, [r3, #0]
 8024c9a:	430a      	orrs	r2, r1
 8024c9c:	60da      	str	r2, [r3, #12]
 8024c9e:	e022      	b.n	8024ce6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8024ca0:	687b      	ldr	r3, [r7, #4]
 8024ca2:	681b      	ldr	r3, [r3, #0]
 8024ca4:	6919      	ldr	r1, [r3, #16]
 8024ca6:	683b      	ldr	r3, [r7, #0]
 8024ca8:	681b      	ldr	r3, [r3, #0]
 8024caa:	b29b      	uxth	r3, r3
 8024cac:	461a      	mov	r2, r3
 8024cae:	4613      	mov	r3, r2
 8024cb0:	005b      	lsls	r3, r3, #1
 8024cb2:	4413      	add	r3, r2
 8024cb4:	2207      	movs	r2, #7
 8024cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8024cba:	43da      	mvns	r2, r3
 8024cbc:	687b      	ldr	r3, [r7, #4]
 8024cbe:	681b      	ldr	r3, [r3, #0]
 8024cc0:	400a      	ands	r2, r1
 8024cc2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8024cc4:	687b      	ldr	r3, [r7, #4]
 8024cc6:	681b      	ldr	r3, [r3, #0]
 8024cc8:	6919      	ldr	r1, [r3, #16]
 8024cca:	683b      	ldr	r3, [r7, #0]
 8024ccc:	689a      	ldr	r2, [r3, #8]
 8024cce:	683b      	ldr	r3, [r7, #0]
 8024cd0:	681b      	ldr	r3, [r3, #0]
 8024cd2:	b29b      	uxth	r3, r3
 8024cd4:	4618      	mov	r0, r3
 8024cd6:	4603      	mov	r3, r0
 8024cd8:	005b      	lsls	r3, r3, #1
 8024cda:	4403      	add	r3, r0
 8024cdc:	409a      	lsls	r2, r3
 8024cde:	687b      	ldr	r3, [r7, #4]
 8024ce0:	681b      	ldr	r3, [r3, #0]
 8024ce2:	430a      	orrs	r2, r1
 8024ce4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8024ce6:	683b      	ldr	r3, [r7, #0]
 8024ce8:	685b      	ldr	r3, [r3, #4]
 8024cea:	2b06      	cmp	r3, #6
 8024cec:	d824      	bhi.n	8024d38 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8024cee:	687b      	ldr	r3, [r7, #4]
 8024cf0:	681b      	ldr	r3, [r3, #0]
 8024cf2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8024cf4:	683b      	ldr	r3, [r7, #0]
 8024cf6:	685a      	ldr	r2, [r3, #4]
 8024cf8:	4613      	mov	r3, r2
 8024cfa:	009b      	lsls	r3, r3, #2
 8024cfc:	4413      	add	r3, r2
 8024cfe:	3b05      	subs	r3, #5
 8024d00:	221f      	movs	r2, #31
 8024d02:	fa02 f303 	lsl.w	r3, r2, r3
 8024d06:	43da      	mvns	r2, r3
 8024d08:	687b      	ldr	r3, [r7, #4]
 8024d0a:	681b      	ldr	r3, [r3, #0]
 8024d0c:	400a      	ands	r2, r1
 8024d0e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8024d10:	687b      	ldr	r3, [r7, #4]
 8024d12:	681b      	ldr	r3, [r3, #0]
 8024d14:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8024d16:	683b      	ldr	r3, [r7, #0]
 8024d18:	681b      	ldr	r3, [r3, #0]
 8024d1a:	b29b      	uxth	r3, r3
 8024d1c:	4618      	mov	r0, r3
 8024d1e:	683b      	ldr	r3, [r7, #0]
 8024d20:	685a      	ldr	r2, [r3, #4]
 8024d22:	4613      	mov	r3, r2
 8024d24:	009b      	lsls	r3, r3, #2
 8024d26:	4413      	add	r3, r2
 8024d28:	3b05      	subs	r3, #5
 8024d2a:	fa00 f203 	lsl.w	r2, r0, r3
 8024d2e:	687b      	ldr	r3, [r7, #4]
 8024d30:	681b      	ldr	r3, [r3, #0]
 8024d32:	430a      	orrs	r2, r1
 8024d34:	635a      	str	r2, [r3, #52]	; 0x34
 8024d36:	e04c      	b.n	8024dd2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8024d38:	683b      	ldr	r3, [r7, #0]
 8024d3a:	685b      	ldr	r3, [r3, #4]
 8024d3c:	2b0c      	cmp	r3, #12
 8024d3e:	d824      	bhi.n	8024d8a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8024d40:	687b      	ldr	r3, [r7, #4]
 8024d42:	681b      	ldr	r3, [r3, #0]
 8024d44:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8024d46:	683b      	ldr	r3, [r7, #0]
 8024d48:	685a      	ldr	r2, [r3, #4]
 8024d4a:	4613      	mov	r3, r2
 8024d4c:	009b      	lsls	r3, r3, #2
 8024d4e:	4413      	add	r3, r2
 8024d50:	3b23      	subs	r3, #35	; 0x23
 8024d52:	221f      	movs	r2, #31
 8024d54:	fa02 f303 	lsl.w	r3, r2, r3
 8024d58:	43da      	mvns	r2, r3
 8024d5a:	687b      	ldr	r3, [r7, #4]
 8024d5c:	681b      	ldr	r3, [r3, #0]
 8024d5e:	400a      	ands	r2, r1
 8024d60:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8024d62:	687b      	ldr	r3, [r7, #4]
 8024d64:	681b      	ldr	r3, [r3, #0]
 8024d66:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8024d68:	683b      	ldr	r3, [r7, #0]
 8024d6a:	681b      	ldr	r3, [r3, #0]
 8024d6c:	b29b      	uxth	r3, r3
 8024d6e:	4618      	mov	r0, r3
 8024d70:	683b      	ldr	r3, [r7, #0]
 8024d72:	685a      	ldr	r2, [r3, #4]
 8024d74:	4613      	mov	r3, r2
 8024d76:	009b      	lsls	r3, r3, #2
 8024d78:	4413      	add	r3, r2
 8024d7a:	3b23      	subs	r3, #35	; 0x23
 8024d7c:	fa00 f203 	lsl.w	r2, r0, r3
 8024d80:	687b      	ldr	r3, [r7, #4]
 8024d82:	681b      	ldr	r3, [r3, #0]
 8024d84:	430a      	orrs	r2, r1
 8024d86:	631a      	str	r2, [r3, #48]	; 0x30
 8024d88:	e023      	b.n	8024dd2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8024d8a:	687b      	ldr	r3, [r7, #4]
 8024d8c:	681b      	ldr	r3, [r3, #0]
 8024d8e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8024d90:	683b      	ldr	r3, [r7, #0]
 8024d92:	685a      	ldr	r2, [r3, #4]
 8024d94:	4613      	mov	r3, r2
 8024d96:	009b      	lsls	r3, r3, #2
 8024d98:	4413      	add	r3, r2
 8024d9a:	3b41      	subs	r3, #65	; 0x41
 8024d9c:	221f      	movs	r2, #31
 8024d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8024da2:	43da      	mvns	r2, r3
 8024da4:	687b      	ldr	r3, [r7, #4]
 8024da6:	681b      	ldr	r3, [r3, #0]
 8024da8:	400a      	ands	r2, r1
 8024daa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8024dac:	687b      	ldr	r3, [r7, #4]
 8024dae:	681b      	ldr	r3, [r3, #0]
 8024db0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8024db2:	683b      	ldr	r3, [r7, #0]
 8024db4:	681b      	ldr	r3, [r3, #0]
 8024db6:	b29b      	uxth	r3, r3
 8024db8:	4618      	mov	r0, r3
 8024dba:	683b      	ldr	r3, [r7, #0]
 8024dbc:	685a      	ldr	r2, [r3, #4]
 8024dbe:	4613      	mov	r3, r2
 8024dc0:	009b      	lsls	r3, r3, #2
 8024dc2:	4413      	add	r3, r2
 8024dc4:	3b41      	subs	r3, #65	; 0x41
 8024dc6:	fa00 f203 	lsl.w	r2, r0, r3
 8024dca:	687b      	ldr	r3, [r7, #4]
 8024dcc:	681b      	ldr	r3, [r3, #0]
 8024dce:	430a      	orrs	r2, r1
 8024dd0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8024dd2:	4b22      	ldr	r3, [pc, #136]	; (8024e5c <HAL_ADC_ConfigChannel+0x234>)
 8024dd4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8024dd6:	687b      	ldr	r3, [r7, #4]
 8024dd8:	681b      	ldr	r3, [r3, #0]
 8024dda:	4a21      	ldr	r2, [pc, #132]	; (8024e60 <HAL_ADC_ConfigChannel+0x238>)
 8024ddc:	4293      	cmp	r3, r2
 8024dde:	d109      	bne.n	8024df4 <HAL_ADC_ConfigChannel+0x1cc>
 8024de0:	683b      	ldr	r3, [r7, #0]
 8024de2:	681b      	ldr	r3, [r3, #0]
 8024de4:	2b12      	cmp	r3, #18
 8024de6:	d105      	bne.n	8024df4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8024de8:	68fb      	ldr	r3, [r7, #12]
 8024dea:	685b      	ldr	r3, [r3, #4]
 8024dec:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8024df0:	68fb      	ldr	r3, [r7, #12]
 8024df2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8024df4:	687b      	ldr	r3, [r7, #4]
 8024df6:	681b      	ldr	r3, [r3, #0]
 8024df8:	4a19      	ldr	r2, [pc, #100]	; (8024e60 <HAL_ADC_ConfigChannel+0x238>)
 8024dfa:	4293      	cmp	r3, r2
 8024dfc:	d123      	bne.n	8024e46 <HAL_ADC_ConfigChannel+0x21e>
 8024dfe:	683b      	ldr	r3, [r7, #0]
 8024e00:	681b      	ldr	r3, [r3, #0]
 8024e02:	2b10      	cmp	r3, #16
 8024e04:	d003      	beq.n	8024e0e <HAL_ADC_ConfigChannel+0x1e6>
 8024e06:	683b      	ldr	r3, [r7, #0]
 8024e08:	681b      	ldr	r3, [r3, #0]
 8024e0a:	2b11      	cmp	r3, #17
 8024e0c:	d11b      	bne.n	8024e46 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8024e0e:	68fb      	ldr	r3, [r7, #12]
 8024e10:	685b      	ldr	r3, [r3, #4]
 8024e12:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8024e16:	68fb      	ldr	r3, [r7, #12]
 8024e18:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8024e1a:	683b      	ldr	r3, [r7, #0]
 8024e1c:	681b      	ldr	r3, [r3, #0]
 8024e1e:	2b10      	cmp	r3, #16
 8024e20:	d111      	bne.n	8024e46 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8024e22:	4b10      	ldr	r3, [pc, #64]	; (8024e64 <HAL_ADC_ConfigChannel+0x23c>)
 8024e24:	681b      	ldr	r3, [r3, #0]
 8024e26:	4a10      	ldr	r2, [pc, #64]	; (8024e68 <HAL_ADC_ConfigChannel+0x240>)
 8024e28:	fba2 2303 	umull	r2, r3, r2, r3
 8024e2c:	0c9a      	lsrs	r2, r3, #18
 8024e2e:	4613      	mov	r3, r2
 8024e30:	009b      	lsls	r3, r3, #2
 8024e32:	4413      	add	r3, r2
 8024e34:	005b      	lsls	r3, r3, #1
 8024e36:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8024e38:	e002      	b.n	8024e40 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8024e3a:	68bb      	ldr	r3, [r7, #8]
 8024e3c:	3b01      	subs	r3, #1
 8024e3e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8024e40:	68bb      	ldr	r3, [r7, #8]
 8024e42:	2b00      	cmp	r3, #0
 8024e44:	d1f9      	bne.n	8024e3a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8024e46:	687b      	ldr	r3, [r7, #4]
 8024e48:	2200      	movs	r2, #0
 8024e4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8024e4e:	2300      	movs	r3, #0
}
 8024e50:	4618      	mov	r0, r3
 8024e52:	3714      	adds	r7, #20
 8024e54:	46bd      	mov	sp, r7
 8024e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024e5a:	4770      	bx	lr
 8024e5c:	40012300 	.word	0x40012300
 8024e60:	40012000 	.word	0x40012000
 8024e64:	20000084 	.word	0x20000084
 8024e68:	431bde83 	.word	0x431bde83

08024e6c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8024e6c:	b480      	push	{r7}
 8024e6e:	b085      	sub	sp, #20
 8024e70:	af00      	add	r7, sp, #0
 8024e72:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8024e74:	4b79      	ldr	r3, [pc, #484]	; (802505c <ADC_Init+0x1f0>)
 8024e76:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8024e78:	68fb      	ldr	r3, [r7, #12]
 8024e7a:	685b      	ldr	r3, [r3, #4]
 8024e7c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8024e80:	68fb      	ldr	r3, [r7, #12]
 8024e82:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8024e84:	68fb      	ldr	r3, [r7, #12]
 8024e86:	685a      	ldr	r2, [r3, #4]
 8024e88:	687b      	ldr	r3, [r7, #4]
 8024e8a:	685b      	ldr	r3, [r3, #4]
 8024e8c:	431a      	orrs	r2, r3
 8024e8e:	68fb      	ldr	r3, [r7, #12]
 8024e90:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8024e92:	687b      	ldr	r3, [r7, #4]
 8024e94:	681b      	ldr	r3, [r3, #0]
 8024e96:	685a      	ldr	r2, [r3, #4]
 8024e98:	687b      	ldr	r3, [r7, #4]
 8024e9a:	681b      	ldr	r3, [r3, #0]
 8024e9c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8024ea0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8024ea2:	687b      	ldr	r3, [r7, #4]
 8024ea4:	681b      	ldr	r3, [r3, #0]
 8024ea6:	6859      	ldr	r1, [r3, #4]
 8024ea8:	687b      	ldr	r3, [r7, #4]
 8024eaa:	691b      	ldr	r3, [r3, #16]
 8024eac:	021a      	lsls	r2, r3, #8
 8024eae:	687b      	ldr	r3, [r7, #4]
 8024eb0:	681b      	ldr	r3, [r3, #0]
 8024eb2:	430a      	orrs	r2, r1
 8024eb4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8024eb6:	687b      	ldr	r3, [r7, #4]
 8024eb8:	681b      	ldr	r3, [r3, #0]
 8024eba:	685a      	ldr	r2, [r3, #4]
 8024ebc:	687b      	ldr	r3, [r7, #4]
 8024ebe:	681b      	ldr	r3, [r3, #0]
 8024ec0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8024ec4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8024ec6:	687b      	ldr	r3, [r7, #4]
 8024ec8:	681b      	ldr	r3, [r3, #0]
 8024eca:	6859      	ldr	r1, [r3, #4]
 8024ecc:	687b      	ldr	r3, [r7, #4]
 8024ece:	689a      	ldr	r2, [r3, #8]
 8024ed0:	687b      	ldr	r3, [r7, #4]
 8024ed2:	681b      	ldr	r3, [r3, #0]
 8024ed4:	430a      	orrs	r2, r1
 8024ed6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8024ed8:	687b      	ldr	r3, [r7, #4]
 8024eda:	681b      	ldr	r3, [r3, #0]
 8024edc:	689a      	ldr	r2, [r3, #8]
 8024ede:	687b      	ldr	r3, [r7, #4]
 8024ee0:	681b      	ldr	r3, [r3, #0]
 8024ee2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8024ee6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8024ee8:	687b      	ldr	r3, [r7, #4]
 8024eea:	681b      	ldr	r3, [r3, #0]
 8024eec:	6899      	ldr	r1, [r3, #8]
 8024eee:	687b      	ldr	r3, [r7, #4]
 8024ef0:	68da      	ldr	r2, [r3, #12]
 8024ef2:	687b      	ldr	r3, [r7, #4]
 8024ef4:	681b      	ldr	r3, [r3, #0]
 8024ef6:	430a      	orrs	r2, r1
 8024ef8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8024efa:	687b      	ldr	r3, [r7, #4]
 8024efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8024efe:	4a58      	ldr	r2, [pc, #352]	; (8025060 <ADC_Init+0x1f4>)
 8024f00:	4293      	cmp	r3, r2
 8024f02:	d022      	beq.n	8024f4a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8024f04:	687b      	ldr	r3, [r7, #4]
 8024f06:	681b      	ldr	r3, [r3, #0]
 8024f08:	689a      	ldr	r2, [r3, #8]
 8024f0a:	687b      	ldr	r3, [r7, #4]
 8024f0c:	681b      	ldr	r3, [r3, #0]
 8024f0e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8024f12:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8024f14:	687b      	ldr	r3, [r7, #4]
 8024f16:	681b      	ldr	r3, [r3, #0]
 8024f18:	6899      	ldr	r1, [r3, #8]
 8024f1a:	687b      	ldr	r3, [r7, #4]
 8024f1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8024f1e:	687b      	ldr	r3, [r7, #4]
 8024f20:	681b      	ldr	r3, [r3, #0]
 8024f22:	430a      	orrs	r2, r1
 8024f24:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8024f26:	687b      	ldr	r3, [r7, #4]
 8024f28:	681b      	ldr	r3, [r3, #0]
 8024f2a:	689a      	ldr	r2, [r3, #8]
 8024f2c:	687b      	ldr	r3, [r7, #4]
 8024f2e:	681b      	ldr	r3, [r3, #0]
 8024f30:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8024f34:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8024f36:	687b      	ldr	r3, [r7, #4]
 8024f38:	681b      	ldr	r3, [r3, #0]
 8024f3a:	6899      	ldr	r1, [r3, #8]
 8024f3c:	687b      	ldr	r3, [r7, #4]
 8024f3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8024f40:	687b      	ldr	r3, [r7, #4]
 8024f42:	681b      	ldr	r3, [r3, #0]
 8024f44:	430a      	orrs	r2, r1
 8024f46:	609a      	str	r2, [r3, #8]
 8024f48:	e00f      	b.n	8024f6a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8024f4a:	687b      	ldr	r3, [r7, #4]
 8024f4c:	681b      	ldr	r3, [r3, #0]
 8024f4e:	689a      	ldr	r2, [r3, #8]
 8024f50:	687b      	ldr	r3, [r7, #4]
 8024f52:	681b      	ldr	r3, [r3, #0]
 8024f54:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8024f58:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8024f5a:	687b      	ldr	r3, [r7, #4]
 8024f5c:	681b      	ldr	r3, [r3, #0]
 8024f5e:	689a      	ldr	r2, [r3, #8]
 8024f60:	687b      	ldr	r3, [r7, #4]
 8024f62:	681b      	ldr	r3, [r3, #0]
 8024f64:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8024f68:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8024f6a:	687b      	ldr	r3, [r7, #4]
 8024f6c:	681b      	ldr	r3, [r3, #0]
 8024f6e:	689a      	ldr	r2, [r3, #8]
 8024f70:	687b      	ldr	r3, [r7, #4]
 8024f72:	681b      	ldr	r3, [r3, #0]
 8024f74:	f022 0202 	bic.w	r2, r2, #2
 8024f78:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8024f7a:	687b      	ldr	r3, [r7, #4]
 8024f7c:	681b      	ldr	r3, [r3, #0]
 8024f7e:	6899      	ldr	r1, [r3, #8]
 8024f80:	687b      	ldr	r3, [r7, #4]
 8024f82:	7e1b      	ldrb	r3, [r3, #24]
 8024f84:	005a      	lsls	r2, r3, #1
 8024f86:	687b      	ldr	r3, [r7, #4]
 8024f88:	681b      	ldr	r3, [r3, #0]
 8024f8a:	430a      	orrs	r2, r1
 8024f8c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8024f8e:	687b      	ldr	r3, [r7, #4]
 8024f90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8024f94:	2b00      	cmp	r3, #0
 8024f96:	d01b      	beq.n	8024fd0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8024f98:	687b      	ldr	r3, [r7, #4]
 8024f9a:	681b      	ldr	r3, [r3, #0]
 8024f9c:	685a      	ldr	r2, [r3, #4]
 8024f9e:	687b      	ldr	r3, [r7, #4]
 8024fa0:	681b      	ldr	r3, [r3, #0]
 8024fa2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8024fa6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8024fa8:	687b      	ldr	r3, [r7, #4]
 8024faa:	681b      	ldr	r3, [r3, #0]
 8024fac:	685a      	ldr	r2, [r3, #4]
 8024fae:	687b      	ldr	r3, [r7, #4]
 8024fb0:	681b      	ldr	r3, [r3, #0]
 8024fb2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8024fb6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8024fb8:	687b      	ldr	r3, [r7, #4]
 8024fba:	681b      	ldr	r3, [r3, #0]
 8024fbc:	6859      	ldr	r1, [r3, #4]
 8024fbe:	687b      	ldr	r3, [r7, #4]
 8024fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8024fc2:	3b01      	subs	r3, #1
 8024fc4:	035a      	lsls	r2, r3, #13
 8024fc6:	687b      	ldr	r3, [r7, #4]
 8024fc8:	681b      	ldr	r3, [r3, #0]
 8024fca:	430a      	orrs	r2, r1
 8024fcc:	605a      	str	r2, [r3, #4]
 8024fce:	e007      	b.n	8024fe0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8024fd0:	687b      	ldr	r3, [r7, #4]
 8024fd2:	681b      	ldr	r3, [r3, #0]
 8024fd4:	685a      	ldr	r2, [r3, #4]
 8024fd6:	687b      	ldr	r3, [r7, #4]
 8024fd8:	681b      	ldr	r3, [r3, #0]
 8024fda:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8024fde:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8024fe0:	687b      	ldr	r3, [r7, #4]
 8024fe2:	681b      	ldr	r3, [r3, #0]
 8024fe4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8024fe6:	687b      	ldr	r3, [r7, #4]
 8024fe8:	681b      	ldr	r3, [r3, #0]
 8024fea:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8024fee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8024ff0:	687b      	ldr	r3, [r7, #4]
 8024ff2:	681b      	ldr	r3, [r3, #0]
 8024ff4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8024ff6:	687b      	ldr	r3, [r7, #4]
 8024ff8:	69db      	ldr	r3, [r3, #28]
 8024ffa:	3b01      	subs	r3, #1
 8024ffc:	051a      	lsls	r2, r3, #20
 8024ffe:	687b      	ldr	r3, [r7, #4]
 8025000:	681b      	ldr	r3, [r3, #0]
 8025002:	430a      	orrs	r2, r1
 8025004:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8025006:	687b      	ldr	r3, [r7, #4]
 8025008:	681b      	ldr	r3, [r3, #0]
 802500a:	689a      	ldr	r2, [r3, #8]
 802500c:	687b      	ldr	r3, [r7, #4]
 802500e:	681b      	ldr	r3, [r3, #0]
 8025010:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8025014:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8025016:	687b      	ldr	r3, [r7, #4]
 8025018:	681b      	ldr	r3, [r3, #0]
 802501a:	6899      	ldr	r1, [r3, #8]
 802501c:	687b      	ldr	r3, [r7, #4]
 802501e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8025022:	025a      	lsls	r2, r3, #9
 8025024:	687b      	ldr	r3, [r7, #4]
 8025026:	681b      	ldr	r3, [r3, #0]
 8025028:	430a      	orrs	r2, r1
 802502a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 802502c:	687b      	ldr	r3, [r7, #4]
 802502e:	681b      	ldr	r3, [r3, #0]
 8025030:	689a      	ldr	r2, [r3, #8]
 8025032:	687b      	ldr	r3, [r7, #4]
 8025034:	681b      	ldr	r3, [r3, #0]
 8025036:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 802503a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 802503c:	687b      	ldr	r3, [r7, #4]
 802503e:	681b      	ldr	r3, [r3, #0]
 8025040:	6899      	ldr	r1, [r3, #8]
 8025042:	687b      	ldr	r3, [r7, #4]
 8025044:	695b      	ldr	r3, [r3, #20]
 8025046:	029a      	lsls	r2, r3, #10
 8025048:	687b      	ldr	r3, [r7, #4]
 802504a:	681b      	ldr	r3, [r3, #0]
 802504c:	430a      	orrs	r2, r1
 802504e:	609a      	str	r2, [r3, #8]
}
 8025050:	bf00      	nop
 8025052:	3714      	adds	r7, #20
 8025054:	46bd      	mov	sp, r7
 8025056:	f85d 7b04 	ldr.w	r7, [sp], #4
 802505a:	4770      	bx	lr
 802505c:	40012300 	.word	0x40012300
 8025060:	0f000001 	.word	0x0f000001

08025064 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8025064:	b580      	push	{r7, lr}
 8025066:	b084      	sub	sp, #16
 8025068:	af00      	add	r7, sp, #0
 802506a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 802506c:	687b      	ldr	r3, [r7, #4]
 802506e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8025070:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8025072:	68fb      	ldr	r3, [r7, #12]
 8025074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8025076:	f003 0350 	and.w	r3, r3, #80	; 0x50
 802507a:	2b00      	cmp	r3, #0
 802507c:	d13c      	bne.n	80250f8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 802507e:	68fb      	ldr	r3, [r7, #12]
 8025080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8025082:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8025086:	68fb      	ldr	r3, [r7, #12]
 8025088:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 802508a:	68fb      	ldr	r3, [r7, #12]
 802508c:	681b      	ldr	r3, [r3, #0]
 802508e:	689b      	ldr	r3, [r3, #8]
 8025090:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8025094:	2b00      	cmp	r3, #0
 8025096:	d12b      	bne.n	80250f0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8025098:	68fb      	ldr	r3, [r7, #12]
 802509a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 802509c:	2b00      	cmp	r3, #0
 802509e:	d127      	bne.n	80250f0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80250a0:	68fb      	ldr	r3, [r7, #12]
 80250a2:	681b      	ldr	r3, [r3, #0]
 80250a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80250a6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80250aa:	2b00      	cmp	r3, #0
 80250ac:	d006      	beq.n	80250bc <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80250ae:	68fb      	ldr	r3, [r7, #12]
 80250b0:	681b      	ldr	r3, [r3, #0]
 80250b2:	689b      	ldr	r3, [r3, #8]
 80250b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80250b8:	2b00      	cmp	r3, #0
 80250ba:	d119      	bne.n	80250f0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80250bc:	68fb      	ldr	r3, [r7, #12]
 80250be:	681b      	ldr	r3, [r3, #0]
 80250c0:	685a      	ldr	r2, [r3, #4]
 80250c2:	68fb      	ldr	r3, [r7, #12]
 80250c4:	681b      	ldr	r3, [r3, #0]
 80250c6:	f022 0220 	bic.w	r2, r2, #32
 80250ca:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80250cc:	68fb      	ldr	r3, [r7, #12]
 80250ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80250d0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80250d4:	68fb      	ldr	r3, [r7, #12]
 80250d6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80250d8:	68fb      	ldr	r3, [r7, #12]
 80250da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80250dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80250e0:	2b00      	cmp	r3, #0
 80250e2:	d105      	bne.n	80250f0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80250e4:	68fb      	ldr	r3, [r7, #12]
 80250e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80250e8:	f043 0201 	orr.w	r2, r3, #1
 80250ec:	68fb      	ldr	r3, [r7, #12]
 80250ee:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80250f0:	68f8      	ldr	r0, [r7, #12]
 80250f2:	f7f0 f96d 	bl	80153d0 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80250f6:	e00e      	b.n	8025116 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80250f8:	68fb      	ldr	r3, [r7, #12]
 80250fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80250fc:	f003 0310 	and.w	r3, r3, #16
 8025100:	2b00      	cmp	r3, #0
 8025102:	d003      	beq.n	802510c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8025104:	68f8      	ldr	r0, [r7, #12]
 8025106:	f7ff fd85 	bl	8024c14 <HAL_ADC_ErrorCallback>
}
 802510a:	e004      	b.n	8025116 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 802510c:	68fb      	ldr	r3, [r7, #12]
 802510e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8025110:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8025112:	6878      	ldr	r0, [r7, #4]
 8025114:	4798      	blx	r3
}
 8025116:	bf00      	nop
 8025118:	3710      	adds	r7, #16
 802511a:	46bd      	mov	sp, r7
 802511c:	bd80      	pop	{r7, pc}

0802511e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 802511e:	b580      	push	{r7, lr}
 8025120:	b084      	sub	sp, #16
 8025122:	af00      	add	r7, sp, #0
 8025124:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8025126:	687b      	ldr	r3, [r7, #4]
 8025128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802512a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 802512c:	68f8      	ldr	r0, [r7, #12]
 802512e:	f7ff fd5d 	bl	8024bec <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8025132:	bf00      	nop
 8025134:	3710      	adds	r7, #16
 8025136:	46bd      	mov	sp, r7
 8025138:	bd80      	pop	{r7, pc}

0802513a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 802513a:	b580      	push	{r7, lr}
 802513c:	b084      	sub	sp, #16
 802513e:	af00      	add	r7, sp, #0
 8025140:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8025142:	687b      	ldr	r3, [r7, #4]
 8025144:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8025146:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8025148:	68fb      	ldr	r3, [r7, #12]
 802514a:	2240      	movs	r2, #64	; 0x40
 802514c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 802514e:	68fb      	ldr	r3, [r7, #12]
 8025150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8025152:	f043 0204 	orr.w	r2, r3, #4
 8025156:	68fb      	ldr	r3, [r7, #12]
 8025158:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 802515a:	68f8      	ldr	r0, [r7, #12]
 802515c:	f7ff fd5a 	bl	8024c14 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8025160:	bf00      	nop
 8025162:	3710      	adds	r7, #16
 8025164:	46bd      	mov	sp, r7
 8025166:	bd80      	pop	{r7, pc}

08025168 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8025168:	b480      	push	{r7}
 802516a:	b083      	sub	sp, #12
 802516c:	af00      	add	r7, sp, #0
 802516e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8025170:	bf00      	nop
 8025172:	370c      	adds	r7, #12
 8025174:	46bd      	mov	sp, r7
 8025176:	f85d 7b04 	ldr.w	r7, [sp], #4
 802517a:	4770      	bx	lr

0802517c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 802517c:	b580      	push	{r7, lr}
 802517e:	b084      	sub	sp, #16
 8025180:	af00      	add	r7, sp, #0
 8025182:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8025184:	687b      	ldr	r3, [r7, #4]
 8025186:	2b00      	cmp	r3, #0
 8025188:	d101      	bne.n	802518e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 802518a:	2301      	movs	r3, #1
 802518c:	e0ed      	b.n	802536a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 802518e:	687b      	ldr	r3, [r7, #4]
 8025190:	f893 3020 	ldrb.w	r3, [r3, #32]
 8025194:	b2db      	uxtb	r3, r3
 8025196:	2b00      	cmp	r3, #0
 8025198:	d102      	bne.n	80251a0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 802519a:	6878      	ldr	r0, [r7, #4]
 802519c:	f7f0 f994 	bl	80154c8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80251a0:	687b      	ldr	r3, [r7, #4]
 80251a2:	681b      	ldr	r3, [r3, #0]
 80251a4:	681a      	ldr	r2, [r3, #0]
 80251a6:	687b      	ldr	r3, [r7, #4]
 80251a8:	681b      	ldr	r3, [r3, #0]
 80251aa:	f042 0201 	orr.w	r2, r2, #1
 80251ae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80251b0:	f7ff fa58 	bl	8024664 <HAL_GetTick>
 80251b4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80251b6:	e012      	b.n	80251de <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80251b8:	f7ff fa54 	bl	8024664 <HAL_GetTick>
 80251bc:	4602      	mov	r2, r0
 80251be:	68fb      	ldr	r3, [r7, #12]
 80251c0:	1ad3      	subs	r3, r2, r3
 80251c2:	2b0a      	cmp	r3, #10
 80251c4:	d90b      	bls.n	80251de <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80251c6:	687b      	ldr	r3, [r7, #4]
 80251c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80251ca:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80251ce:	687b      	ldr	r3, [r7, #4]
 80251d0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80251d2:	687b      	ldr	r3, [r7, #4]
 80251d4:	2205      	movs	r2, #5
 80251d6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80251da:	2301      	movs	r3, #1
 80251dc:	e0c5      	b.n	802536a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80251de:	687b      	ldr	r3, [r7, #4]
 80251e0:	681b      	ldr	r3, [r3, #0]
 80251e2:	685b      	ldr	r3, [r3, #4]
 80251e4:	f003 0301 	and.w	r3, r3, #1
 80251e8:	2b00      	cmp	r3, #0
 80251ea:	d0e5      	beq.n	80251b8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80251ec:	687b      	ldr	r3, [r7, #4]
 80251ee:	681b      	ldr	r3, [r3, #0]
 80251f0:	681a      	ldr	r2, [r3, #0]
 80251f2:	687b      	ldr	r3, [r7, #4]
 80251f4:	681b      	ldr	r3, [r3, #0]
 80251f6:	f022 0202 	bic.w	r2, r2, #2
 80251fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80251fc:	f7ff fa32 	bl	8024664 <HAL_GetTick>
 8025200:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8025202:	e012      	b.n	802522a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8025204:	f7ff fa2e 	bl	8024664 <HAL_GetTick>
 8025208:	4602      	mov	r2, r0
 802520a:	68fb      	ldr	r3, [r7, #12]
 802520c:	1ad3      	subs	r3, r2, r3
 802520e:	2b0a      	cmp	r3, #10
 8025210:	d90b      	bls.n	802522a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8025212:	687b      	ldr	r3, [r7, #4]
 8025214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8025216:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 802521a:	687b      	ldr	r3, [r7, #4]
 802521c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 802521e:	687b      	ldr	r3, [r7, #4]
 8025220:	2205      	movs	r2, #5
 8025222:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8025226:	2301      	movs	r3, #1
 8025228:	e09f      	b.n	802536a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 802522a:	687b      	ldr	r3, [r7, #4]
 802522c:	681b      	ldr	r3, [r3, #0]
 802522e:	685b      	ldr	r3, [r3, #4]
 8025230:	f003 0302 	and.w	r3, r3, #2
 8025234:	2b00      	cmp	r3, #0
 8025236:	d1e5      	bne.n	8025204 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8025238:	687b      	ldr	r3, [r7, #4]
 802523a:	7e1b      	ldrb	r3, [r3, #24]
 802523c:	2b01      	cmp	r3, #1
 802523e:	d108      	bne.n	8025252 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8025240:	687b      	ldr	r3, [r7, #4]
 8025242:	681b      	ldr	r3, [r3, #0]
 8025244:	681a      	ldr	r2, [r3, #0]
 8025246:	687b      	ldr	r3, [r7, #4]
 8025248:	681b      	ldr	r3, [r3, #0]
 802524a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802524e:	601a      	str	r2, [r3, #0]
 8025250:	e007      	b.n	8025262 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8025252:	687b      	ldr	r3, [r7, #4]
 8025254:	681b      	ldr	r3, [r3, #0]
 8025256:	681a      	ldr	r2, [r3, #0]
 8025258:	687b      	ldr	r3, [r7, #4]
 802525a:	681b      	ldr	r3, [r3, #0]
 802525c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8025260:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8025262:	687b      	ldr	r3, [r7, #4]
 8025264:	7e5b      	ldrb	r3, [r3, #25]
 8025266:	2b01      	cmp	r3, #1
 8025268:	d108      	bne.n	802527c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 802526a:	687b      	ldr	r3, [r7, #4]
 802526c:	681b      	ldr	r3, [r3, #0]
 802526e:	681a      	ldr	r2, [r3, #0]
 8025270:	687b      	ldr	r3, [r7, #4]
 8025272:	681b      	ldr	r3, [r3, #0]
 8025274:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8025278:	601a      	str	r2, [r3, #0]
 802527a:	e007      	b.n	802528c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 802527c:	687b      	ldr	r3, [r7, #4]
 802527e:	681b      	ldr	r3, [r3, #0]
 8025280:	681a      	ldr	r2, [r3, #0]
 8025282:	687b      	ldr	r3, [r7, #4]
 8025284:	681b      	ldr	r3, [r3, #0]
 8025286:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 802528a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 802528c:	687b      	ldr	r3, [r7, #4]
 802528e:	7e9b      	ldrb	r3, [r3, #26]
 8025290:	2b01      	cmp	r3, #1
 8025292:	d108      	bne.n	80252a6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8025294:	687b      	ldr	r3, [r7, #4]
 8025296:	681b      	ldr	r3, [r3, #0]
 8025298:	681a      	ldr	r2, [r3, #0]
 802529a:	687b      	ldr	r3, [r7, #4]
 802529c:	681b      	ldr	r3, [r3, #0]
 802529e:	f042 0220 	orr.w	r2, r2, #32
 80252a2:	601a      	str	r2, [r3, #0]
 80252a4:	e007      	b.n	80252b6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80252a6:	687b      	ldr	r3, [r7, #4]
 80252a8:	681b      	ldr	r3, [r3, #0]
 80252aa:	681a      	ldr	r2, [r3, #0]
 80252ac:	687b      	ldr	r3, [r7, #4]
 80252ae:	681b      	ldr	r3, [r3, #0]
 80252b0:	f022 0220 	bic.w	r2, r2, #32
 80252b4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80252b6:	687b      	ldr	r3, [r7, #4]
 80252b8:	7edb      	ldrb	r3, [r3, #27]
 80252ba:	2b01      	cmp	r3, #1
 80252bc:	d108      	bne.n	80252d0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80252be:	687b      	ldr	r3, [r7, #4]
 80252c0:	681b      	ldr	r3, [r3, #0]
 80252c2:	681a      	ldr	r2, [r3, #0]
 80252c4:	687b      	ldr	r3, [r7, #4]
 80252c6:	681b      	ldr	r3, [r3, #0]
 80252c8:	f022 0210 	bic.w	r2, r2, #16
 80252cc:	601a      	str	r2, [r3, #0]
 80252ce:	e007      	b.n	80252e0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80252d0:	687b      	ldr	r3, [r7, #4]
 80252d2:	681b      	ldr	r3, [r3, #0]
 80252d4:	681a      	ldr	r2, [r3, #0]
 80252d6:	687b      	ldr	r3, [r7, #4]
 80252d8:	681b      	ldr	r3, [r3, #0]
 80252da:	f042 0210 	orr.w	r2, r2, #16
 80252de:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80252e0:	687b      	ldr	r3, [r7, #4]
 80252e2:	7f1b      	ldrb	r3, [r3, #28]
 80252e4:	2b01      	cmp	r3, #1
 80252e6:	d108      	bne.n	80252fa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80252e8:	687b      	ldr	r3, [r7, #4]
 80252ea:	681b      	ldr	r3, [r3, #0]
 80252ec:	681a      	ldr	r2, [r3, #0]
 80252ee:	687b      	ldr	r3, [r7, #4]
 80252f0:	681b      	ldr	r3, [r3, #0]
 80252f2:	f042 0208 	orr.w	r2, r2, #8
 80252f6:	601a      	str	r2, [r3, #0]
 80252f8:	e007      	b.n	802530a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80252fa:	687b      	ldr	r3, [r7, #4]
 80252fc:	681b      	ldr	r3, [r3, #0]
 80252fe:	681a      	ldr	r2, [r3, #0]
 8025300:	687b      	ldr	r3, [r7, #4]
 8025302:	681b      	ldr	r3, [r3, #0]
 8025304:	f022 0208 	bic.w	r2, r2, #8
 8025308:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 802530a:	687b      	ldr	r3, [r7, #4]
 802530c:	7f5b      	ldrb	r3, [r3, #29]
 802530e:	2b01      	cmp	r3, #1
 8025310:	d108      	bne.n	8025324 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8025312:	687b      	ldr	r3, [r7, #4]
 8025314:	681b      	ldr	r3, [r3, #0]
 8025316:	681a      	ldr	r2, [r3, #0]
 8025318:	687b      	ldr	r3, [r7, #4]
 802531a:	681b      	ldr	r3, [r3, #0]
 802531c:	f042 0204 	orr.w	r2, r2, #4
 8025320:	601a      	str	r2, [r3, #0]
 8025322:	e007      	b.n	8025334 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8025324:	687b      	ldr	r3, [r7, #4]
 8025326:	681b      	ldr	r3, [r3, #0]
 8025328:	681a      	ldr	r2, [r3, #0]
 802532a:	687b      	ldr	r3, [r7, #4]
 802532c:	681b      	ldr	r3, [r3, #0]
 802532e:	f022 0204 	bic.w	r2, r2, #4
 8025332:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8025334:	687b      	ldr	r3, [r7, #4]
 8025336:	689a      	ldr	r2, [r3, #8]
 8025338:	687b      	ldr	r3, [r7, #4]
 802533a:	68db      	ldr	r3, [r3, #12]
 802533c:	431a      	orrs	r2, r3
 802533e:	687b      	ldr	r3, [r7, #4]
 8025340:	691b      	ldr	r3, [r3, #16]
 8025342:	431a      	orrs	r2, r3
 8025344:	687b      	ldr	r3, [r7, #4]
 8025346:	695b      	ldr	r3, [r3, #20]
 8025348:	ea42 0103 	orr.w	r1, r2, r3
 802534c:	687b      	ldr	r3, [r7, #4]
 802534e:	685b      	ldr	r3, [r3, #4]
 8025350:	1e5a      	subs	r2, r3, #1
 8025352:	687b      	ldr	r3, [r7, #4]
 8025354:	681b      	ldr	r3, [r3, #0]
 8025356:	430a      	orrs	r2, r1
 8025358:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 802535a:	687b      	ldr	r3, [r7, #4]
 802535c:	2200      	movs	r2, #0
 802535e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8025360:	687b      	ldr	r3, [r7, #4]
 8025362:	2201      	movs	r2, #1
 8025364:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8025368:	2300      	movs	r3, #0
}
 802536a:	4618      	mov	r0, r3
 802536c:	3710      	adds	r7, #16
 802536e:	46bd      	mov	sp, r7
 8025370:	bd80      	pop	{r7, pc}
	...

08025374 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8025374:	b480      	push	{r7}
 8025376:	b087      	sub	sp, #28
 8025378:	af00      	add	r7, sp, #0
 802537a:	6078      	str	r0, [r7, #4]
 802537c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 802537e:	687b      	ldr	r3, [r7, #4]
 8025380:	681b      	ldr	r3, [r3, #0]
 8025382:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8025384:	687b      	ldr	r3, [r7, #4]
 8025386:	f893 3020 	ldrb.w	r3, [r3, #32]
 802538a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 802538c:	7cfb      	ldrb	r3, [r7, #19]
 802538e:	2b01      	cmp	r3, #1
 8025390:	d003      	beq.n	802539a <HAL_CAN_ConfigFilter+0x26>
 8025392:	7cfb      	ldrb	r3, [r7, #19]
 8025394:	2b02      	cmp	r3, #2
 8025396:	f040 80be 	bne.w	8025516 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 802539a:	4b65      	ldr	r3, [pc, #404]	; (8025530 <HAL_CAN_ConfigFilter+0x1bc>)
 802539c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 802539e:	697b      	ldr	r3, [r7, #20]
 80253a0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80253a4:	f043 0201 	orr.w	r2, r3, #1
 80253a8:	697b      	ldr	r3, [r7, #20]
 80253aa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80253ae:	697b      	ldr	r3, [r7, #20]
 80253b0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80253b4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80253b8:	697b      	ldr	r3, [r7, #20]
 80253ba:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80253be:	697b      	ldr	r3, [r7, #20]
 80253c0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80253c4:	683b      	ldr	r3, [r7, #0]
 80253c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80253c8:	021b      	lsls	r3, r3, #8
 80253ca:	431a      	orrs	r2, r3
 80253cc:	697b      	ldr	r3, [r7, #20]
 80253ce:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80253d2:	683b      	ldr	r3, [r7, #0]
 80253d4:	695b      	ldr	r3, [r3, #20]
 80253d6:	f003 031f 	and.w	r3, r3, #31
 80253da:	2201      	movs	r2, #1
 80253dc:	fa02 f303 	lsl.w	r3, r2, r3
 80253e0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80253e2:	697b      	ldr	r3, [r7, #20]
 80253e4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80253e8:	68fb      	ldr	r3, [r7, #12]
 80253ea:	43db      	mvns	r3, r3
 80253ec:	401a      	ands	r2, r3
 80253ee:	697b      	ldr	r3, [r7, #20]
 80253f0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80253f4:	683b      	ldr	r3, [r7, #0]
 80253f6:	69db      	ldr	r3, [r3, #28]
 80253f8:	2b00      	cmp	r3, #0
 80253fa:	d123      	bne.n	8025444 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80253fc:	697b      	ldr	r3, [r7, #20]
 80253fe:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8025402:	68fb      	ldr	r3, [r7, #12]
 8025404:	43db      	mvns	r3, r3
 8025406:	401a      	ands	r2, r3
 8025408:	697b      	ldr	r3, [r7, #20]
 802540a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 802540e:	683b      	ldr	r3, [r7, #0]
 8025410:	68db      	ldr	r3, [r3, #12]
 8025412:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8025414:	683b      	ldr	r3, [r7, #0]
 8025416:	685b      	ldr	r3, [r3, #4]
 8025418:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 802541a:	683a      	ldr	r2, [r7, #0]
 802541c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 802541e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8025420:	697b      	ldr	r3, [r7, #20]
 8025422:	3248      	adds	r2, #72	; 0x48
 8025424:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8025428:	683b      	ldr	r3, [r7, #0]
 802542a:	689b      	ldr	r3, [r3, #8]
 802542c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 802542e:	683b      	ldr	r3, [r7, #0]
 8025430:	681b      	ldr	r3, [r3, #0]
 8025432:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8025434:	683b      	ldr	r3, [r7, #0]
 8025436:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8025438:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 802543a:	6979      	ldr	r1, [r7, #20]
 802543c:	3348      	adds	r3, #72	; 0x48
 802543e:	00db      	lsls	r3, r3, #3
 8025440:	440b      	add	r3, r1
 8025442:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8025444:	683b      	ldr	r3, [r7, #0]
 8025446:	69db      	ldr	r3, [r3, #28]
 8025448:	2b01      	cmp	r3, #1
 802544a:	d122      	bne.n	8025492 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 802544c:	697b      	ldr	r3, [r7, #20]
 802544e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8025452:	68fb      	ldr	r3, [r7, #12]
 8025454:	431a      	orrs	r2, r3
 8025456:	697b      	ldr	r3, [r7, #20]
 8025458:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 802545c:	683b      	ldr	r3, [r7, #0]
 802545e:	681b      	ldr	r3, [r3, #0]
 8025460:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8025462:	683b      	ldr	r3, [r7, #0]
 8025464:	685b      	ldr	r3, [r3, #4]
 8025466:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8025468:	683a      	ldr	r2, [r7, #0]
 802546a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 802546c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 802546e:	697b      	ldr	r3, [r7, #20]
 8025470:	3248      	adds	r2, #72	; 0x48
 8025472:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8025476:	683b      	ldr	r3, [r7, #0]
 8025478:	689b      	ldr	r3, [r3, #8]
 802547a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 802547c:	683b      	ldr	r3, [r7, #0]
 802547e:	68db      	ldr	r3, [r3, #12]
 8025480:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8025482:	683b      	ldr	r3, [r7, #0]
 8025484:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8025486:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8025488:	6979      	ldr	r1, [r7, #20]
 802548a:	3348      	adds	r3, #72	; 0x48
 802548c:	00db      	lsls	r3, r3, #3
 802548e:	440b      	add	r3, r1
 8025490:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8025492:	683b      	ldr	r3, [r7, #0]
 8025494:	699b      	ldr	r3, [r3, #24]
 8025496:	2b00      	cmp	r3, #0
 8025498:	d109      	bne.n	80254ae <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 802549a:	697b      	ldr	r3, [r7, #20]
 802549c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80254a0:	68fb      	ldr	r3, [r7, #12]
 80254a2:	43db      	mvns	r3, r3
 80254a4:	401a      	ands	r2, r3
 80254a6:	697b      	ldr	r3, [r7, #20]
 80254a8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80254ac:	e007      	b.n	80254be <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80254ae:	697b      	ldr	r3, [r7, #20]
 80254b0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80254b4:	68fb      	ldr	r3, [r7, #12]
 80254b6:	431a      	orrs	r2, r3
 80254b8:	697b      	ldr	r3, [r7, #20]
 80254ba:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80254be:	683b      	ldr	r3, [r7, #0]
 80254c0:	691b      	ldr	r3, [r3, #16]
 80254c2:	2b00      	cmp	r3, #0
 80254c4:	d109      	bne.n	80254da <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80254c6:	697b      	ldr	r3, [r7, #20]
 80254c8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80254cc:	68fb      	ldr	r3, [r7, #12]
 80254ce:	43db      	mvns	r3, r3
 80254d0:	401a      	ands	r2, r3
 80254d2:	697b      	ldr	r3, [r7, #20]
 80254d4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80254d8:	e007      	b.n	80254ea <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80254da:	697b      	ldr	r3, [r7, #20]
 80254dc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80254e0:	68fb      	ldr	r3, [r7, #12]
 80254e2:	431a      	orrs	r2, r3
 80254e4:	697b      	ldr	r3, [r7, #20]
 80254e6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80254ea:	683b      	ldr	r3, [r7, #0]
 80254ec:	6a1b      	ldr	r3, [r3, #32]
 80254ee:	2b01      	cmp	r3, #1
 80254f0:	d107      	bne.n	8025502 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80254f2:	697b      	ldr	r3, [r7, #20]
 80254f4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80254f8:	68fb      	ldr	r3, [r7, #12]
 80254fa:	431a      	orrs	r2, r3
 80254fc:	697b      	ldr	r3, [r7, #20]
 80254fe:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8025502:	697b      	ldr	r3, [r7, #20]
 8025504:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8025508:	f023 0201 	bic.w	r2, r3, #1
 802550c:	697b      	ldr	r3, [r7, #20]
 802550e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8025512:	2300      	movs	r3, #0
 8025514:	e006      	b.n	8025524 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8025516:	687b      	ldr	r3, [r7, #4]
 8025518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802551a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 802551e:	687b      	ldr	r3, [r7, #4]
 8025520:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8025522:	2301      	movs	r3, #1
  }
}
 8025524:	4618      	mov	r0, r3
 8025526:	371c      	adds	r7, #28
 8025528:	46bd      	mov	sp, r7
 802552a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802552e:	4770      	bx	lr
 8025530:	40006400 	.word	0x40006400

08025534 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8025534:	b580      	push	{r7, lr}
 8025536:	b084      	sub	sp, #16
 8025538:	af00      	add	r7, sp, #0
 802553a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 802553c:	687b      	ldr	r3, [r7, #4]
 802553e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8025542:	b2db      	uxtb	r3, r3
 8025544:	2b01      	cmp	r3, #1
 8025546:	d12e      	bne.n	80255a6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8025548:	687b      	ldr	r3, [r7, #4]
 802554a:	2202      	movs	r2, #2
 802554c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8025550:	687b      	ldr	r3, [r7, #4]
 8025552:	681b      	ldr	r3, [r3, #0]
 8025554:	681a      	ldr	r2, [r3, #0]
 8025556:	687b      	ldr	r3, [r7, #4]
 8025558:	681b      	ldr	r3, [r3, #0]
 802555a:	f022 0201 	bic.w	r2, r2, #1
 802555e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8025560:	f7ff f880 	bl	8024664 <HAL_GetTick>
 8025564:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8025566:	e012      	b.n	802558e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8025568:	f7ff f87c 	bl	8024664 <HAL_GetTick>
 802556c:	4602      	mov	r2, r0
 802556e:	68fb      	ldr	r3, [r7, #12]
 8025570:	1ad3      	subs	r3, r2, r3
 8025572:	2b0a      	cmp	r3, #10
 8025574:	d90b      	bls.n	802558e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8025576:	687b      	ldr	r3, [r7, #4]
 8025578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802557a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 802557e:	687b      	ldr	r3, [r7, #4]
 8025580:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8025582:	687b      	ldr	r3, [r7, #4]
 8025584:	2205      	movs	r2, #5
 8025586:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 802558a:	2301      	movs	r3, #1
 802558c:	e012      	b.n	80255b4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 802558e:	687b      	ldr	r3, [r7, #4]
 8025590:	681b      	ldr	r3, [r3, #0]
 8025592:	685b      	ldr	r3, [r3, #4]
 8025594:	f003 0301 	and.w	r3, r3, #1
 8025598:	2b00      	cmp	r3, #0
 802559a:	d1e5      	bne.n	8025568 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 802559c:	687b      	ldr	r3, [r7, #4]
 802559e:	2200      	movs	r2, #0
 80255a0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80255a2:	2300      	movs	r3, #0
 80255a4:	e006      	b.n	80255b4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80255a6:	687b      	ldr	r3, [r7, #4]
 80255a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80255aa:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80255ae:	687b      	ldr	r3, [r7, #4]
 80255b0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80255b2:	2301      	movs	r3, #1
  }
}
 80255b4:	4618      	mov	r0, r3
 80255b6:	3710      	adds	r7, #16
 80255b8:	46bd      	mov	sp, r7
 80255ba:	bd80      	pop	{r7, pc}

080255bc <HAL_CAN_WakeUp>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_CAN_WakeUp(CAN_HandleTypeDef *hcan)
{
 80255bc:	b480      	push	{r7}
 80255be:	b087      	sub	sp, #28
 80255c0:	af00      	add	r7, sp, #0
 80255c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0;
 80255c4:	2300      	movs	r3, #0
 80255c6:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = 1000000U;
 80255c8:	4b1c      	ldr	r3, [pc, #112]	; (802563c <HAL_CAN_WakeUp+0x80>)
 80255ca:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80255cc:	687b      	ldr	r3, [r7, #4]
 80255ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80255d2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80255d4:	7cfb      	ldrb	r3, [r7, #19]
 80255d6:	2b01      	cmp	r3, #1
 80255d8:	d002      	beq.n	80255e0 <HAL_CAN_WakeUp+0x24>
 80255da:	7cfb      	ldrb	r3, [r7, #19]
 80255dc:	2b02      	cmp	r3, #2
 80255de:	d11f      	bne.n	8025620 <HAL_CAN_WakeUp+0x64>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Wake up request */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80255e0:	687b      	ldr	r3, [r7, #4]
 80255e2:	681b      	ldr	r3, [r3, #0]
 80255e4:	681a      	ldr	r2, [r3, #0]
 80255e6:	687b      	ldr	r3, [r7, #4]
 80255e8:	681b      	ldr	r3, [r3, #0]
 80255ea:	f022 0202 	bic.w	r2, r2, #2
 80255ee:	601a      	str	r2, [r3, #0]

    /* Wait sleep mode is exited */
    do
    {
      /* Increment counter */
      count++;
 80255f0:	68fb      	ldr	r3, [r7, #12]
 80255f2:	3301      	adds	r3, #1
 80255f4:	60fb      	str	r3, [r7, #12]

      /* Check if timeout is reached */
      if (count > timeout)
 80255f6:	68fb      	ldr	r3, [r7, #12]
 80255f8:	697a      	ldr	r2, [r7, #20]
 80255fa:	429a      	cmp	r2, r3
 80255fc:	d207      	bcs.n	802560e <HAL_CAN_WakeUp+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80255fe:	687b      	ldr	r3, [r7, #4]
 8025600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8025602:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8025606:	687b      	ldr	r3, [r7, #4]
 8025608:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 802560a:	2301      	movs	r3, #1
 802560c:	e00f      	b.n	802562e <HAL_CAN_WakeUp+0x72>
      }
    }
    while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U);
 802560e:	687b      	ldr	r3, [r7, #4]
 8025610:	681b      	ldr	r3, [r3, #0]
 8025612:	685b      	ldr	r3, [r3, #4]
 8025614:	f003 0302 	and.w	r3, r3, #2
 8025618:	2b00      	cmp	r3, #0
 802561a:	d1e9      	bne.n	80255f0 <HAL_CAN_WakeUp+0x34>

    /* Return function status */
    return HAL_OK;
 802561c:	2300      	movs	r3, #0
 802561e:	e006      	b.n	802562e <HAL_CAN_WakeUp+0x72>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8025620:	687b      	ldr	r3, [r7, #4]
 8025622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8025624:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8025628:	687b      	ldr	r3, [r7, #4]
 802562a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 802562c:	2301      	movs	r3, #1
  }
}
 802562e:	4618      	mov	r0, r3
 8025630:	371c      	adds	r7, #28
 8025632:	46bd      	mov	sp, r7
 8025634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025638:	4770      	bx	lr
 802563a:	bf00      	nop
 802563c:	000f4240 	.word	0x000f4240

08025640 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8025640:	b480      	push	{r7}
 8025642:	b089      	sub	sp, #36	; 0x24
 8025644:	af00      	add	r7, sp, #0
 8025646:	60f8      	str	r0, [r7, #12]
 8025648:	60b9      	str	r1, [r7, #8]
 802564a:	607a      	str	r2, [r7, #4]
 802564c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 802564e:	68fb      	ldr	r3, [r7, #12]
 8025650:	f893 3020 	ldrb.w	r3, [r3, #32]
 8025654:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8025656:	68fb      	ldr	r3, [r7, #12]
 8025658:	681b      	ldr	r3, [r3, #0]
 802565a:	689b      	ldr	r3, [r3, #8]
 802565c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 802565e:	7ffb      	ldrb	r3, [r7, #31]
 8025660:	2b01      	cmp	r3, #1
 8025662:	d003      	beq.n	802566c <HAL_CAN_AddTxMessage+0x2c>
 8025664:	7ffb      	ldrb	r3, [r7, #31]
 8025666:	2b02      	cmp	r3, #2
 8025668:	f040 80b8 	bne.w	80257dc <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 802566c:	69bb      	ldr	r3, [r7, #24]
 802566e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8025672:	2b00      	cmp	r3, #0
 8025674:	d10a      	bne.n	802568c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8025676:	69bb      	ldr	r3, [r7, #24]
 8025678:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 802567c:	2b00      	cmp	r3, #0
 802567e:	d105      	bne.n	802568c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8025680:	69bb      	ldr	r3, [r7, #24]
 8025682:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8025686:	2b00      	cmp	r3, #0
 8025688:	f000 80a0 	beq.w	80257cc <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 802568c:	69bb      	ldr	r3, [r7, #24]
 802568e:	0e1b      	lsrs	r3, r3, #24
 8025690:	f003 0303 	and.w	r3, r3, #3
 8025694:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8025696:	697b      	ldr	r3, [r7, #20]
 8025698:	2b02      	cmp	r3, #2
 802569a:	d907      	bls.n	80256ac <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 802569c:	68fb      	ldr	r3, [r7, #12]
 802569e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80256a0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80256a4:	68fb      	ldr	r3, [r7, #12]
 80256a6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80256a8:	2301      	movs	r3, #1
 80256aa:	e09e      	b.n	80257ea <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80256ac:	2201      	movs	r2, #1
 80256ae:	697b      	ldr	r3, [r7, #20]
 80256b0:	409a      	lsls	r2, r3
 80256b2:	683b      	ldr	r3, [r7, #0]
 80256b4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80256b6:	68bb      	ldr	r3, [r7, #8]
 80256b8:	689b      	ldr	r3, [r3, #8]
 80256ba:	2b00      	cmp	r3, #0
 80256bc:	d10d      	bne.n	80256da <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80256be:	68bb      	ldr	r3, [r7, #8]
 80256c0:	681b      	ldr	r3, [r3, #0]
 80256c2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80256c4:	68bb      	ldr	r3, [r7, #8]
 80256c6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80256c8:	68f9      	ldr	r1, [r7, #12]
 80256ca:	6809      	ldr	r1, [r1, #0]
 80256cc:	431a      	orrs	r2, r3
 80256ce:	697b      	ldr	r3, [r7, #20]
 80256d0:	3318      	adds	r3, #24
 80256d2:	011b      	lsls	r3, r3, #4
 80256d4:	440b      	add	r3, r1
 80256d6:	601a      	str	r2, [r3, #0]
 80256d8:	e00f      	b.n	80256fa <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80256da:	68bb      	ldr	r3, [r7, #8]
 80256dc:	685b      	ldr	r3, [r3, #4]
 80256de:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80256e0:	68bb      	ldr	r3, [r7, #8]
 80256e2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80256e4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80256e6:	68bb      	ldr	r3, [r7, #8]
 80256e8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80256ea:	68f9      	ldr	r1, [r7, #12]
 80256ec:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80256ee:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80256f0:	697b      	ldr	r3, [r7, #20]
 80256f2:	3318      	adds	r3, #24
 80256f4:	011b      	lsls	r3, r3, #4
 80256f6:	440b      	add	r3, r1
 80256f8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80256fa:	68fb      	ldr	r3, [r7, #12]
 80256fc:	6819      	ldr	r1, [r3, #0]
 80256fe:	68bb      	ldr	r3, [r7, #8]
 8025700:	691a      	ldr	r2, [r3, #16]
 8025702:	697b      	ldr	r3, [r7, #20]
 8025704:	3318      	adds	r3, #24
 8025706:	011b      	lsls	r3, r3, #4
 8025708:	440b      	add	r3, r1
 802570a:	3304      	adds	r3, #4
 802570c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 802570e:	68bb      	ldr	r3, [r7, #8]
 8025710:	7d1b      	ldrb	r3, [r3, #20]
 8025712:	2b01      	cmp	r3, #1
 8025714:	d111      	bne.n	802573a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8025716:	68fb      	ldr	r3, [r7, #12]
 8025718:	681a      	ldr	r2, [r3, #0]
 802571a:	697b      	ldr	r3, [r7, #20]
 802571c:	3318      	adds	r3, #24
 802571e:	011b      	lsls	r3, r3, #4
 8025720:	4413      	add	r3, r2
 8025722:	3304      	adds	r3, #4
 8025724:	681b      	ldr	r3, [r3, #0]
 8025726:	68fa      	ldr	r2, [r7, #12]
 8025728:	6811      	ldr	r1, [r2, #0]
 802572a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 802572e:	697b      	ldr	r3, [r7, #20]
 8025730:	3318      	adds	r3, #24
 8025732:	011b      	lsls	r3, r3, #4
 8025734:	440b      	add	r3, r1
 8025736:	3304      	adds	r3, #4
 8025738:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 802573a:	687b      	ldr	r3, [r7, #4]
 802573c:	3307      	adds	r3, #7
 802573e:	781b      	ldrb	r3, [r3, #0]
 8025740:	061a      	lsls	r2, r3, #24
 8025742:	687b      	ldr	r3, [r7, #4]
 8025744:	3306      	adds	r3, #6
 8025746:	781b      	ldrb	r3, [r3, #0]
 8025748:	041b      	lsls	r3, r3, #16
 802574a:	431a      	orrs	r2, r3
 802574c:	687b      	ldr	r3, [r7, #4]
 802574e:	3305      	adds	r3, #5
 8025750:	781b      	ldrb	r3, [r3, #0]
 8025752:	021b      	lsls	r3, r3, #8
 8025754:	4313      	orrs	r3, r2
 8025756:	687a      	ldr	r2, [r7, #4]
 8025758:	3204      	adds	r2, #4
 802575a:	7812      	ldrb	r2, [r2, #0]
 802575c:	4610      	mov	r0, r2
 802575e:	68fa      	ldr	r2, [r7, #12]
 8025760:	6811      	ldr	r1, [r2, #0]
 8025762:	ea43 0200 	orr.w	r2, r3, r0
 8025766:	697b      	ldr	r3, [r7, #20]
 8025768:	011b      	lsls	r3, r3, #4
 802576a:	440b      	add	r3, r1
 802576c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8025770:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8025772:	687b      	ldr	r3, [r7, #4]
 8025774:	3303      	adds	r3, #3
 8025776:	781b      	ldrb	r3, [r3, #0]
 8025778:	061a      	lsls	r2, r3, #24
 802577a:	687b      	ldr	r3, [r7, #4]
 802577c:	3302      	adds	r3, #2
 802577e:	781b      	ldrb	r3, [r3, #0]
 8025780:	041b      	lsls	r3, r3, #16
 8025782:	431a      	orrs	r2, r3
 8025784:	687b      	ldr	r3, [r7, #4]
 8025786:	3301      	adds	r3, #1
 8025788:	781b      	ldrb	r3, [r3, #0]
 802578a:	021b      	lsls	r3, r3, #8
 802578c:	4313      	orrs	r3, r2
 802578e:	687a      	ldr	r2, [r7, #4]
 8025790:	7812      	ldrb	r2, [r2, #0]
 8025792:	4610      	mov	r0, r2
 8025794:	68fa      	ldr	r2, [r7, #12]
 8025796:	6811      	ldr	r1, [r2, #0]
 8025798:	ea43 0200 	orr.w	r2, r3, r0
 802579c:	697b      	ldr	r3, [r7, #20]
 802579e:	011b      	lsls	r3, r3, #4
 80257a0:	440b      	add	r3, r1
 80257a2:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80257a6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80257a8:	68fb      	ldr	r3, [r7, #12]
 80257aa:	681a      	ldr	r2, [r3, #0]
 80257ac:	697b      	ldr	r3, [r7, #20]
 80257ae:	3318      	adds	r3, #24
 80257b0:	011b      	lsls	r3, r3, #4
 80257b2:	4413      	add	r3, r2
 80257b4:	681b      	ldr	r3, [r3, #0]
 80257b6:	68fa      	ldr	r2, [r7, #12]
 80257b8:	6811      	ldr	r1, [r2, #0]
 80257ba:	f043 0201 	orr.w	r2, r3, #1
 80257be:	697b      	ldr	r3, [r7, #20]
 80257c0:	3318      	adds	r3, #24
 80257c2:	011b      	lsls	r3, r3, #4
 80257c4:	440b      	add	r3, r1
 80257c6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80257c8:	2300      	movs	r3, #0
 80257ca:	e00e      	b.n	80257ea <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80257cc:	68fb      	ldr	r3, [r7, #12]
 80257ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80257d0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80257d4:	68fb      	ldr	r3, [r7, #12]
 80257d6:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80257d8:	2301      	movs	r3, #1
 80257da:	e006      	b.n	80257ea <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80257dc:	68fb      	ldr	r3, [r7, #12]
 80257de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80257e0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80257e4:	68fb      	ldr	r3, [r7, #12]
 80257e6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80257e8:	2301      	movs	r3, #1
  }
}
 80257ea:	4618      	mov	r0, r3
 80257ec:	3724      	adds	r7, #36	; 0x24
 80257ee:	46bd      	mov	sp, r7
 80257f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80257f4:	4770      	bx	lr

080257f6 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 80257f6:	b480      	push	{r7}
 80257f8:	b085      	sub	sp, #20
 80257fa:	af00      	add	r7, sp, #0
 80257fc:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80257fe:	2300      	movs	r3, #0
 8025800:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8025802:	687b      	ldr	r3, [r7, #4]
 8025804:	f893 3020 	ldrb.w	r3, [r3, #32]
 8025808:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 802580a:	7afb      	ldrb	r3, [r7, #11]
 802580c:	2b01      	cmp	r3, #1
 802580e:	d002      	beq.n	8025816 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8025810:	7afb      	ldrb	r3, [r7, #11]
 8025812:	2b02      	cmp	r3, #2
 8025814:	d11d      	bne.n	8025852 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8025816:	687b      	ldr	r3, [r7, #4]
 8025818:	681b      	ldr	r3, [r3, #0]
 802581a:	689b      	ldr	r3, [r3, #8]
 802581c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8025820:	2b00      	cmp	r3, #0
 8025822:	d002      	beq.n	802582a <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8025824:	68fb      	ldr	r3, [r7, #12]
 8025826:	3301      	adds	r3, #1
 8025828:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 802582a:	687b      	ldr	r3, [r7, #4]
 802582c:	681b      	ldr	r3, [r3, #0]
 802582e:	689b      	ldr	r3, [r3, #8]
 8025830:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8025834:	2b00      	cmp	r3, #0
 8025836:	d002      	beq.n	802583e <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8025838:	68fb      	ldr	r3, [r7, #12]
 802583a:	3301      	adds	r3, #1
 802583c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 802583e:	687b      	ldr	r3, [r7, #4]
 8025840:	681b      	ldr	r3, [r3, #0]
 8025842:	689b      	ldr	r3, [r3, #8]
 8025844:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8025848:	2b00      	cmp	r3, #0
 802584a:	d002      	beq.n	8025852 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 802584c:	68fb      	ldr	r3, [r7, #12]
 802584e:	3301      	adds	r3, #1
 8025850:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8025852:	68fb      	ldr	r3, [r7, #12]
}
 8025854:	4618      	mov	r0, r3
 8025856:	3714      	adds	r7, #20
 8025858:	46bd      	mov	sp, r7
 802585a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802585e:	4770      	bx	lr

08025860 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8025860:	b480      	push	{r7}
 8025862:	b087      	sub	sp, #28
 8025864:	af00      	add	r7, sp, #0
 8025866:	60f8      	str	r0, [r7, #12]
 8025868:	60b9      	str	r1, [r7, #8]
 802586a:	607a      	str	r2, [r7, #4]
 802586c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 802586e:	68fb      	ldr	r3, [r7, #12]
 8025870:	f893 3020 	ldrb.w	r3, [r3, #32]
 8025874:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8025876:	7dfb      	ldrb	r3, [r7, #23]
 8025878:	2b01      	cmp	r3, #1
 802587a:	d003      	beq.n	8025884 <HAL_CAN_GetRxMessage+0x24>
 802587c:	7dfb      	ldrb	r3, [r7, #23]
 802587e:	2b02      	cmp	r3, #2
 8025880:	f040 80f3 	bne.w	8025a6a <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8025884:	68bb      	ldr	r3, [r7, #8]
 8025886:	2b00      	cmp	r3, #0
 8025888:	d10e      	bne.n	80258a8 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 802588a:	68fb      	ldr	r3, [r7, #12]
 802588c:	681b      	ldr	r3, [r3, #0]
 802588e:	68db      	ldr	r3, [r3, #12]
 8025890:	f003 0303 	and.w	r3, r3, #3
 8025894:	2b00      	cmp	r3, #0
 8025896:	d116      	bne.n	80258c6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8025898:	68fb      	ldr	r3, [r7, #12]
 802589a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802589c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80258a0:	68fb      	ldr	r3, [r7, #12]
 80258a2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80258a4:	2301      	movs	r3, #1
 80258a6:	e0e7      	b.n	8025a78 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80258a8:	68fb      	ldr	r3, [r7, #12]
 80258aa:	681b      	ldr	r3, [r3, #0]
 80258ac:	691b      	ldr	r3, [r3, #16]
 80258ae:	f003 0303 	and.w	r3, r3, #3
 80258b2:	2b00      	cmp	r3, #0
 80258b4:	d107      	bne.n	80258c6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80258b6:	68fb      	ldr	r3, [r7, #12]
 80258b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80258ba:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80258be:	68fb      	ldr	r3, [r7, #12]
 80258c0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80258c2:	2301      	movs	r3, #1
 80258c4:	e0d8      	b.n	8025a78 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80258c6:	68fb      	ldr	r3, [r7, #12]
 80258c8:	681a      	ldr	r2, [r3, #0]
 80258ca:	68bb      	ldr	r3, [r7, #8]
 80258cc:	331b      	adds	r3, #27
 80258ce:	011b      	lsls	r3, r3, #4
 80258d0:	4413      	add	r3, r2
 80258d2:	681b      	ldr	r3, [r3, #0]
 80258d4:	f003 0204 	and.w	r2, r3, #4
 80258d8:	687b      	ldr	r3, [r7, #4]
 80258da:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80258dc:	687b      	ldr	r3, [r7, #4]
 80258de:	689b      	ldr	r3, [r3, #8]
 80258e0:	2b00      	cmp	r3, #0
 80258e2:	d10c      	bne.n	80258fe <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80258e4:	68fb      	ldr	r3, [r7, #12]
 80258e6:	681a      	ldr	r2, [r3, #0]
 80258e8:	68bb      	ldr	r3, [r7, #8]
 80258ea:	331b      	adds	r3, #27
 80258ec:	011b      	lsls	r3, r3, #4
 80258ee:	4413      	add	r3, r2
 80258f0:	681b      	ldr	r3, [r3, #0]
 80258f2:	0d5b      	lsrs	r3, r3, #21
 80258f4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80258f8:	687b      	ldr	r3, [r7, #4]
 80258fa:	601a      	str	r2, [r3, #0]
 80258fc:	e00b      	b.n	8025916 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80258fe:	68fb      	ldr	r3, [r7, #12]
 8025900:	681a      	ldr	r2, [r3, #0]
 8025902:	68bb      	ldr	r3, [r7, #8]
 8025904:	331b      	adds	r3, #27
 8025906:	011b      	lsls	r3, r3, #4
 8025908:	4413      	add	r3, r2
 802590a:	681b      	ldr	r3, [r3, #0]
 802590c:	08db      	lsrs	r3, r3, #3
 802590e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8025912:	687b      	ldr	r3, [r7, #4]
 8025914:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8025916:	68fb      	ldr	r3, [r7, #12]
 8025918:	681a      	ldr	r2, [r3, #0]
 802591a:	68bb      	ldr	r3, [r7, #8]
 802591c:	331b      	adds	r3, #27
 802591e:	011b      	lsls	r3, r3, #4
 8025920:	4413      	add	r3, r2
 8025922:	681b      	ldr	r3, [r3, #0]
 8025924:	f003 0202 	and.w	r2, r3, #2
 8025928:	687b      	ldr	r3, [r7, #4]
 802592a:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 802592c:	68fb      	ldr	r3, [r7, #12]
 802592e:	681a      	ldr	r2, [r3, #0]
 8025930:	68bb      	ldr	r3, [r7, #8]
 8025932:	331b      	adds	r3, #27
 8025934:	011b      	lsls	r3, r3, #4
 8025936:	4413      	add	r3, r2
 8025938:	3304      	adds	r3, #4
 802593a:	681b      	ldr	r3, [r3, #0]
 802593c:	f003 020f 	and.w	r2, r3, #15
 8025940:	687b      	ldr	r3, [r7, #4]
 8025942:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8025944:	68fb      	ldr	r3, [r7, #12]
 8025946:	681a      	ldr	r2, [r3, #0]
 8025948:	68bb      	ldr	r3, [r7, #8]
 802594a:	331b      	adds	r3, #27
 802594c:	011b      	lsls	r3, r3, #4
 802594e:	4413      	add	r3, r2
 8025950:	3304      	adds	r3, #4
 8025952:	681b      	ldr	r3, [r3, #0]
 8025954:	0a1b      	lsrs	r3, r3, #8
 8025956:	b2da      	uxtb	r2, r3
 8025958:	687b      	ldr	r3, [r7, #4]
 802595a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 802595c:	68fb      	ldr	r3, [r7, #12]
 802595e:	681a      	ldr	r2, [r3, #0]
 8025960:	68bb      	ldr	r3, [r7, #8]
 8025962:	331b      	adds	r3, #27
 8025964:	011b      	lsls	r3, r3, #4
 8025966:	4413      	add	r3, r2
 8025968:	3304      	adds	r3, #4
 802596a:	681b      	ldr	r3, [r3, #0]
 802596c:	0c1b      	lsrs	r3, r3, #16
 802596e:	b29a      	uxth	r2, r3
 8025970:	687b      	ldr	r3, [r7, #4]
 8025972:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8025974:	68fb      	ldr	r3, [r7, #12]
 8025976:	681a      	ldr	r2, [r3, #0]
 8025978:	68bb      	ldr	r3, [r7, #8]
 802597a:	011b      	lsls	r3, r3, #4
 802597c:	4413      	add	r3, r2
 802597e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8025982:	681b      	ldr	r3, [r3, #0]
 8025984:	b2da      	uxtb	r2, r3
 8025986:	683b      	ldr	r3, [r7, #0]
 8025988:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 802598a:	68fb      	ldr	r3, [r7, #12]
 802598c:	681a      	ldr	r2, [r3, #0]
 802598e:	68bb      	ldr	r3, [r7, #8]
 8025990:	011b      	lsls	r3, r3, #4
 8025992:	4413      	add	r3, r2
 8025994:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8025998:	681b      	ldr	r3, [r3, #0]
 802599a:	0a1a      	lsrs	r2, r3, #8
 802599c:	683b      	ldr	r3, [r7, #0]
 802599e:	3301      	adds	r3, #1
 80259a0:	b2d2      	uxtb	r2, r2
 80259a2:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80259a4:	68fb      	ldr	r3, [r7, #12]
 80259a6:	681a      	ldr	r2, [r3, #0]
 80259a8:	68bb      	ldr	r3, [r7, #8]
 80259aa:	011b      	lsls	r3, r3, #4
 80259ac:	4413      	add	r3, r2
 80259ae:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80259b2:	681b      	ldr	r3, [r3, #0]
 80259b4:	0c1a      	lsrs	r2, r3, #16
 80259b6:	683b      	ldr	r3, [r7, #0]
 80259b8:	3302      	adds	r3, #2
 80259ba:	b2d2      	uxtb	r2, r2
 80259bc:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80259be:	68fb      	ldr	r3, [r7, #12]
 80259c0:	681a      	ldr	r2, [r3, #0]
 80259c2:	68bb      	ldr	r3, [r7, #8]
 80259c4:	011b      	lsls	r3, r3, #4
 80259c6:	4413      	add	r3, r2
 80259c8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80259cc:	681b      	ldr	r3, [r3, #0]
 80259ce:	0e1a      	lsrs	r2, r3, #24
 80259d0:	683b      	ldr	r3, [r7, #0]
 80259d2:	3303      	adds	r3, #3
 80259d4:	b2d2      	uxtb	r2, r2
 80259d6:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80259d8:	68fb      	ldr	r3, [r7, #12]
 80259da:	681a      	ldr	r2, [r3, #0]
 80259dc:	68bb      	ldr	r3, [r7, #8]
 80259de:	011b      	lsls	r3, r3, #4
 80259e0:	4413      	add	r3, r2
 80259e2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80259e6:	681a      	ldr	r2, [r3, #0]
 80259e8:	683b      	ldr	r3, [r7, #0]
 80259ea:	3304      	adds	r3, #4
 80259ec:	b2d2      	uxtb	r2, r2
 80259ee:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80259f0:	68fb      	ldr	r3, [r7, #12]
 80259f2:	681a      	ldr	r2, [r3, #0]
 80259f4:	68bb      	ldr	r3, [r7, #8]
 80259f6:	011b      	lsls	r3, r3, #4
 80259f8:	4413      	add	r3, r2
 80259fa:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80259fe:	681b      	ldr	r3, [r3, #0]
 8025a00:	0a1a      	lsrs	r2, r3, #8
 8025a02:	683b      	ldr	r3, [r7, #0]
 8025a04:	3305      	adds	r3, #5
 8025a06:	b2d2      	uxtb	r2, r2
 8025a08:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8025a0a:	68fb      	ldr	r3, [r7, #12]
 8025a0c:	681a      	ldr	r2, [r3, #0]
 8025a0e:	68bb      	ldr	r3, [r7, #8]
 8025a10:	011b      	lsls	r3, r3, #4
 8025a12:	4413      	add	r3, r2
 8025a14:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8025a18:	681b      	ldr	r3, [r3, #0]
 8025a1a:	0c1a      	lsrs	r2, r3, #16
 8025a1c:	683b      	ldr	r3, [r7, #0]
 8025a1e:	3306      	adds	r3, #6
 8025a20:	b2d2      	uxtb	r2, r2
 8025a22:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8025a24:	68fb      	ldr	r3, [r7, #12]
 8025a26:	681a      	ldr	r2, [r3, #0]
 8025a28:	68bb      	ldr	r3, [r7, #8]
 8025a2a:	011b      	lsls	r3, r3, #4
 8025a2c:	4413      	add	r3, r2
 8025a2e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8025a32:	681b      	ldr	r3, [r3, #0]
 8025a34:	0e1a      	lsrs	r2, r3, #24
 8025a36:	683b      	ldr	r3, [r7, #0]
 8025a38:	3307      	adds	r3, #7
 8025a3a:	b2d2      	uxtb	r2, r2
 8025a3c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8025a3e:	68bb      	ldr	r3, [r7, #8]
 8025a40:	2b00      	cmp	r3, #0
 8025a42:	d108      	bne.n	8025a56 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8025a44:	68fb      	ldr	r3, [r7, #12]
 8025a46:	681b      	ldr	r3, [r3, #0]
 8025a48:	68da      	ldr	r2, [r3, #12]
 8025a4a:	68fb      	ldr	r3, [r7, #12]
 8025a4c:	681b      	ldr	r3, [r3, #0]
 8025a4e:	f042 0220 	orr.w	r2, r2, #32
 8025a52:	60da      	str	r2, [r3, #12]
 8025a54:	e007      	b.n	8025a66 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8025a56:	68fb      	ldr	r3, [r7, #12]
 8025a58:	681b      	ldr	r3, [r3, #0]
 8025a5a:	691a      	ldr	r2, [r3, #16]
 8025a5c:	68fb      	ldr	r3, [r7, #12]
 8025a5e:	681b      	ldr	r3, [r3, #0]
 8025a60:	f042 0220 	orr.w	r2, r2, #32
 8025a64:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8025a66:	2300      	movs	r3, #0
 8025a68:	e006      	b.n	8025a78 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8025a6a:	68fb      	ldr	r3, [r7, #12]
 8025a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8025a6e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8025a72:	68fb      	ldr	r3, [r7, #12]
 8025a74:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8025a76:	2301      	movs	r3, #1
  }
}
 8025a78:	4618      	mov	r0, r3
 8025a7a:	371c      	adds	r7, #28
 8025a7c:	46bd      	mov	sp, r7
 8025a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025a82:	4770      	bx	lr

08025a84 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8025a84:	b480      	push	{r7}
 8025a86:	b085      	sub	sp, #20
 8025a88:	af00      	add	r7, sp, #0
 8025a8a:	6078      	str	r0, [r7, #4]
 8025a8c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8025a8e:	687b      	ldr	r3, [r7, #4]
 8025a90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8025a94:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8025a96:	7bfb      	ldrb	r3, [r7, #15]
 8025a98:	2b01      	cmp	r3, #1
 8025a9a:	d002      	beq.n	8025aa2 <HAL_CAN_ActivateNotification+0x1e>
 8025a9c:	7bfb      	ldrb	r3, [r7, #15]
 8025a9e:	2b02      	cmp	r3, #2
 8025aa0:	d109      	bne.n	8025ab6 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8025aa2:	687b      	ldr	r3, [r7, #4]
 8025aa4:	681b      	ldr	r3, [r3, #0]
 8025aa6:	6959      	ldr	r1, [r3, #20]
 8025aa8:	687b      	ldr	r3, [r7, #4]
 8025aaa:	681b      	ldr	r3, [r3, #0]
 8025aac:	683a      	ldr	r2, [r7, #0]
 8025aae:	430a      	orrs	r2, r1
 8025ab0:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8025ab2:	2300      	movs	r3, #0
 8025ab4:	e006      	b.n	8025ac4 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8025ab6:	687b      	ldr	r3, [r7, #4]
 8025ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8025aba:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8025abe:	687b      	ldr	r3, [r7, #4]
 8025ac0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8025ac2:	2301      	movs	r3, #1
  }
}
 8025ac4:	4618      	mov	r0, r3
 8025ac6:	3714      	adds	r7, #20
 8025ac8:	46bd      	mov	sp, r7
 8025aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025ace:	4770      	bx	lr

08025ad0 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8025ad0:	b580      	push	{r7, lr}
 8025ad2:	b08a      	sub	sp, #40	; 0x28
 8025ad4:	af00      	add	r7, sp, #0
 8025ad6:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8025ad8:	2300      	movs	r3, #0
 8025ada:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8025adc:	687b      	ldr	r3, [r7, #4]
 8025ade:	681b      	ldr	r3, [r3, #0]
 8025ae0:	695b      	ldr	r3, [r3, #20]
 8025ae2:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8025ae4:	687b      	ldr	r3, [r7, #4]
 8025ae6:	681b      	ldr	r3, [r3, #0]
 8025ae8:	685b      	ldr	r3, [r3, #4]
 8025aea:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8025aec:	687b      	ldr	r3, [r7, #4]
 8025aee:	681b      	ldr	r3, [r3, #0]
 8025af0:	689b      	ldr	r3, [r3, #8]
 8025af2:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8025af4:	687b      	ldr	r3, [r7, #4]
 8025af6:	681b      	ldr	r3, [r3, #0]
 8025af8:	68db      	ldr	r3, [r3, #12]
 8025afa:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8025afc:	687b      	ldr	r3, [r7, #4]
 8025afe:	681b      	ldr	r3, [r3, #0]
 8025b00:	691b      	ldr	r3, [r3, #16]
 8025b02:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8025b04:	687b      	ldr	r3, [r7, #4]
 8025b06:	681b      	ldr	r3, [r3, #0]
 8025b08:	699b      	ldr	r3, [r3, #24]
 8025b0a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8025b0c:	6a3b      	ldr	r3, [r7, #32]
 8025b0e:	f003 0301 	and.w	r3, r3, #1
 8025b12:	2b00      	cmp	r3, #0
 8025b14:	d07c      	beq.n	8025c10 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8025b16:	69bb      	ldr	r3, [r7, #24]
 8025b18:	f003 0301 	and.w	r3, r3, #1
 8025b1c:	2b00      	cmp	r3, #0
 8025b1e:	d023      	beq.n	8025b68 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8025b20:	687b      	ldr	r3, [r7, #4]
 8025b22:	681b      	ldr	r3, [r3, #0]
 8025b24:	2201      	movs	r2, #1
 8025b26:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8025b28:	69bb      	ldr	r3, [r7, #24]
 8025b2a:	f003 0302 	and.w	r3, r3, #2
 8025b2e:	2b00      	cmp	r3, #0
 8025b30:	d003      	beq.n	8025b3a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8025b32:	6878      	ldr	r0, [r7, #4]
 8025b34:	f000 f983 	bl	8025e3e <HAL_CAN_TxMailbox0CompleteCallback>
 8025b38:	e016      	b.n	8025b68 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8025b3a:	69bb      	ldr	r3, [r7, #24]
 8025b3c:	f003 0304 	and.w	r3, r3, #4
 8025b40:	2b00      	cmp	r3, #0
 8025b42:	d004      	beq.n	8025b4e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8025b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025b46:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8025b4a:	627b      	str	r3, [r7, #36]	; 0x24
 8025b4c:	e00c      	b.n	8025b68 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8025b4e:	69bb      	ldr	r3, [r7, #24]
 8025b50:	f003 0308 	and.w	r3, r3, #8
 8025b54:	2b00      	cmp	r3, #0
 8025b56:	d004      	beq.n	8025b62 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8025b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025b5a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8025b5e:	627b      	str	r3, [r7, #36]	; 0x24
 8025b60:	e002      	b.n	8025b68 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8025b62:	6878      	ldr	r0, [r7, #4]
 8025b64:	f000 f989 	bl	8025e7a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8025b68:	69bb      	ldr	r3, [r7, #24]
 8025b6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8025b6e:	2b00      	cmp	r3, #0
 8025b70:	d024      	beq.n	8025bbc <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8025b72:	687b      	ldr	r3, [r7, #4]
 8025b74:	681b      	ldr	r3, [r3, #0]
 8025b76:	f44f 7280 	mov.w	r2, #256	; 0x100
 8025b7a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8025b7c:	69bb      	ldr	r3, [r7, #24]
 8025b7e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8025b82:	2b00      	cmp	r3, #0
 8025b84:	d003      	beq.n	8025b8e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8025b86:	6878      	ldr	r0, [r7, #4]
 8025b88:	f000 f963 	bl	8025e52 <HAL_CAN_TxMailbox1CompleteCallback>
 8025b8c:	e016      	b.n	8025bbc <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8025b8e:	69bb      	ldr	r3, [r7, #24]
 8025b90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8025b94:	2b00      	cmp	r3, #0
 8025b96:	d004      	beq.n	8025ba2 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8025b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025b9a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8025b9e:	627b      	str	r3, [r7, #36]	; 0x24
 8025ba0:	e00c      	b.n	8025bbc <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8025ba2:	69bb      	ldr	r3, [r7, #24]
 8025ba4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8025ba8:	2b00      	cmp	r3, #0
 8025baa:	d004      	beq.n	8025bb6 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8025bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025bae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8025bb2:	627b      	str	r3, [r7, #36]	; 0x24
 8025bb4:	e002      	b.n	8025bbc <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8025bb6:	6878      	ldr	r0, [r7, #4]
 8025bb8:	f000 f969 	bl	8025e8e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8025bbc:	69bb      	ldr	r3, [r7, #24]
 8025bbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8025bc2:	2b00      	cmp	r3, #0
 8025bc4:	d024      	beq.n	8025c10 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8025bc6:	687b      	ldr	r3, [r7, #4]
 8025bc8:	681b      	ldr	r3, [r3, #0]
 8025bca:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8025bce:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8025bd0:	69bb      	ldr	r3, [r7, #24]
 8025bd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8025bd6:	2b00      	cmp	r3, #0
 8025bd8:	d003      	beq.n	8025be2 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8025bda:	6878      	ldr	r0, [r7, #4]
 8025bdc:	f000 f943 	bl	8025e66 <HAL_CAN_TxMailbox2CompleteCallback>
 8025be0:	e016      	b.n	8025c10 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8025be2:	69bb      	ldr	r3, [r7, #24]
 8025be4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8025be8:	2b00      	cmp	r3, #0
 8025bea:	d004      	beq.n	8025bf6 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8025bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025bee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8025bf2:	627b      	str	r3, [r7, #36]	; 0x24
 8025bf4:	e00c      	b.n	8025c10 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8025bf6:	69bb      	ldr	r3, [r7, #24]
 8025bf8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8025bfc:	2b00      	cmp	r3, #0
 8025bfe:	d004      	beq.n	8025c0a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8025c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025c02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8025c06:	627b      	str	r3, [r7, #36]	; 0x24
 8025c08:	e002      	b.n	8025c10 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8025c0a:	6878      	ldr	r0, [r7, #4]
 8025c0c:	f000 f949 	bl	8025ea2 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8025c10:	6a3b      	ldr	r3, [r7, #32]
 8025c12:	f003 0308 	and.w	r3, r3, #8
 8025c16:	2b00      	cmp	r3, #0
 8025c18:	d00c      	beq.n	8025c34 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8025c1a:	697b      	ldr	r3, [r7, #20]
 8025c1c:	f003 0310 	and.w	r3, r3, #16
 8025c20:	2b00      	cmp	r3, #0
 8025c22:	d007      	beq.n	8025c34 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8025c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025c26:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8025c2a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8025c2c:	687b      	ldr	r3, [r7, #4]
 8025c2e:	681b      	ldr	r3, [r3, #0]
 8025c30:	2210      	movs	r2, #16
 8025c32:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8025c34:	6a3b      	ldr	r3, [r7, #32]
 8025c36:	f003 0304 	and.w	r3, r3, #4
 8025c3a:	2b00      	cmp	r3, #0
 8025c3c:	d00b      	beq.n	8025c56 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8025c3e:	697b      	ldr	r3, [r7, #20]
 8025c40:	f003 0308 	and.w	r3, r3, #8
 8025c44:	2b00      	cmp	r3, #0
 8025c46:	d006      	beq.n	8025c56 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8025c48:	687b      	ldr	r3, [r7, #4]
 8025c4a:	681b      	ldr	r3, [r3, #0]
 8025c4c:	2208      	movs	r2, #8
 8025c4e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8025c50:	6878      	ldr	r0, [r7, #4]
 8025c52:	f000 f930 	bl	8025eb6 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8025c56:	6a3b      	ldr	r3, [r7, #32]
 8025c58:	f003 0302 	and.w	r3, r3, #2
 8025c5c:	2b00      	cmp	r3, #0
 8025c5e:	d009      	beq.n	8025c74 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8025c60:	687b      	ldr	r3, [r7, #4]
 8025c62:	681b      	ldr	r3, [r3, #0]
 8025c64:	68db      	ldr	r3, [r3, #12]
 8025c66:	f003 0303 	and.w	r3, r3, #3
 8025c6a:	2b00      	cmp	r3, #0
 8025c6c:	d002      	beq.n	8025c74 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8025c6e:	6878      	ldr	r0, [r7, #4]
 8025c70:	f7ed ffa8 	bl	8013bc4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8025c74:	6a3b      	ldr	r3, [r7, #32]
 8025c76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8025c7a:	2b00      	cmp	r3, #0
 8025c7c:	d00c      	beq.n	8025c98 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8025c7e:	693b      	ldr	r3, [r7, #16]
 8025c80:	f003 0310 	and.w	r3, r3, #16
 8025c84:	2b00      	cmp	r3, #0
 8025c86:	d007      	beq.n	8025c98 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8025c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025c8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8025c8e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8025c90:	687b      	ldr	r3, [r7, #4]
 8025c92:	681b      	ldr	r3, [r3, #0]
 8025c94:	2210      	movs	r2, #16
 8025c96:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8025c98:	6a3b      	ldr	r3, [r7, #32]
 8025c9a:	f003 0320 	and.w	r3, r3, #32
 8025c9e:	2b00      	cmp	r3, #0
 8025ca0:	d00b      	beq.n	8025cba <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8025ca2:	693b      	ldr	r3, [r7, #16]
 8025ca4:	f003 0308 	and.w	r3, r3, #8
 8025ca8:	2b00      	cmp	r3, #0
 8025caa:	d006      	beq.n	8025cba <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8025cac:	687b      	ldr	r3, [r7, #4]
 8025cae:	681b      	ldr	r3, [r3, #0]
 8025cb0:	2208      	movs	r2, #8
 8025cb2:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8025cb4:	6878      	ldr	r0, [r7, #4]
 8025cb6:	f000 f908 	bl	8025eca <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8025cba:	6a3b      	ldr	r3, [r7, #32]
 8025cbc:	f003 0310 	and.w	r3, r3, #16
 8025cc0:	2b00      	cmp	r3, #0
 8025cc2:	d009      	beq.n	8025cd8 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8025cc4:	687b      	ldr	r3, [r7, #4]
 8025cc6:	681b      	ldr	r3, [r3, #0]
 8025cc8:	691b      	ldr	r3, [r3, #16]
 8025cca:	f003 0303 	and.w	r3, r3, #3
 8025cce:	2b00      	cmp	r3, #0
 8025cd0:	d002      	beq.n	8025cd8 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8025cd2:	6878      	ldr	r0, [r7, #4]
 8025cd4:	f7ee f826 	bl	8013d24 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8025cd8:	6a3b      	ldr	r3, [r7, #32]
 8025cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8025cde:	2b00      	cmp	r3, #0
 8025ce0:	d00b      	beq.n	8025cfa <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8025ce2:	69fb      	ldr	r3, [r7, #28]
 8025ce4:	f003 0310 	and.w	r3, r3, #16
 8025ce8:	2b00      	cmp	r3, #0
 8025cea:	d006      	beq.n	8025cfa <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8025cec:	687b      	ldr	r3, [r7, #4]
 8025cee:	681b      	ldr	r3, [r3, #0]
 8025cf0:	2210      	movs	r2, #16
 8025cf2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8025cf4:	6878      	ldr	r0, [r7, #4]
 8025cf6:	f000 f8f2 	bl	8025ede <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8025cfa:	6a3b      	ldr	r3, [r7, #32]
 8025cfc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8025d00:	2b00      	cmp	r3, #0
 8025d02:	d00b      	beq.n	8025d1c <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8025d04:	69fb      	ldr	r3, [r7, #28]
 8025d06:	f003 0308 	and.w	r3, r3, #8
 8025d0a:	2b00      	cmp	r3, #0
 8025d0c:	d006      	beq.n	8025d1c <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8025d0e:	687b      	ldr	r3, [r7, #4]
 8025d10:	681b      	ldr	r3, [r3, #0]
 8025d12:	2208      	movs	r2, #8
 8025d14:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8025d16:	6878      	ldr	r0, [r7, #4]
 8025d18:	f000 f8eb 	bl	8025ef2 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8025d1c:	6a3b      	ldr	r3, [r7, #32]
 8025d1e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8025d22:	2b00      	cmp	r3, #0
 8025d24:	d07b      	beq.n	8025e1e <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8025d26:	69fb      	ldr	r3, [r7, #28]
 8025d28:	f003 0304 	and.w	r3, r3, #4
 8025d2c:	2b00      	cmp	r3, #0
 8025d2e:	d072      	beq.n	8025e16 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8025d30:	6a3b      	ldr	r3, [r7, #32]
 8025d32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8025d36:	2b00      	cmp	r3, #0
 8025d38:	d008      	beq.n	8025d4c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8025d3a:	68fb      	ldr	r3, [r7, #12]
 8025d3c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8025d40:	2b00      	cmp	r3, #0
 8025d42:	d003      	beq.n	8025d4c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8025d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025d46:	f043 0301 	orr.w	r3, r3, #1
 8025d4a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8025d4c:	6a3b      	ldr	r3, [r7, #32]
 8025d4e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8025d52:	2b00      	cmp	r3, #0
 8025d54:	d008      	beq.n	8025d68 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8025d56:	68fb      	ldr	r3, [r7, #12]
 8025d58:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8025d5c:	2b00      	cmp	r3, #0
 8025d5e:	d003      	beq.n	8025d68 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8025d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025d62:	f043 0302 	orr.w	r3, r3, #2
 8025d66:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8025d68:	6a3b      	ldr	r3, [r7, #32]
 8025d6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8025d6e:	2b00      	cmp	r3, #0
 8025d70:	d008      	beq.n	8025d84 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8025d72:	68fb      	ldr	r3, [r7, #12]
 8025d74:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8025d78:	2b00      	cmp	r3, #0
 8025d7a:	d003      	beq.n	8025d84 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8025d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025d7e:	f043 0304 	orr.w	r3, r3, #4
 8025d82:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8025d84:	6a3b      	ldr	r3, [r7, #32]
 8025d86:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8025d8a:	2b00      	cmp	r3, #0
 8025d8c:	d043      	beq.n	8025e16 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8025d8e:	68fb      	ldr	r3, [r7, #12]
 8025d90:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8025d94:	2b00      	cmp	r3, #0
 8025d96:	d03e      	beq.n	8025e16 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8025d98:	68fb      	ldr	r3, [r7, #12]
 8025d9a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8025d9e:	2b60      	cmp	r3, #96	; 0x60
 8025da0:	d02b      	beq.n	8025dfa <HAL_CAN_IRQHandler+0x32a>
 8025da2:	2b60      	cmp	r3, #96	; 0x60
 8025da4:	d82e      	bhi.n	8025e04 <HAL_CAN_IRQHandler+0x334>
 8025da6:	2b50      	cmp	r3, #80	; 0x50
 8025da8:	d022      	beq.n	8025df0 <HAL_CAN_IRQHandler+0x320>
 8025daa:	2b50      	cmp	r3, #80	; 0x50
 8025dac:	d82a      	bhi.n	8025e04 <HAL_CAN_IRQHandler+0x334>
 8025dae:	2b40      	cmp	r3, #64	; 0x40
 8025db0:	d019      	beq.n	8025de6 <HAL_CAN_IRQHandler+0x316>
 8025db2:	2b40      	cmp	r3, #64	; 0x40
 8025db4:	d826      	bhi.n	8025e04 <HAL_CAN_IRQHandler+0x334>
 8025db6:	2b30      	cmp	r3, #48	; 0x30
 8025db8:	d010      	beq.n	8025ddc <HAL_CAN_IRQHandler+0x30c>
 8025dba:	2b30      	cmp	r3, #48	; 0x30
 8025dbc:	d822      	bhi.n	8025e04 <HAL_CAN_IRQHandler+0x334>
 8025dbe:	2b10      	cmp	r3, #16
 8025dc0:	d002      	beq.n	8025dc8 <HAL_CAN_IRQHandler+0x2f8>
 8025dc2:	2b20      	cmp	r3, #32
 8025dc4:	d005      	beq.n	8025dd2 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8025dc6:	e01d      	b.n	8025e04 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8025dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025dca:	f043 0308 	orr.w	r3, r3, #8
 8025dce:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8025dd0:	e019      	b.n	8025e06 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8025dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025dd4:	f043 0310 	orr.w	r3, r3, #16
 8025dd8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8025dda:	e014      	b.n	8025e06 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8025ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025dde:	f043 0320 	orr.w	r3, r3, #32
 8025de2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8025de4:	e00f      	b.n	8025e06 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8025de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025de8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8025dec:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8025dee:	e00a      	b.n	8025e06 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8025df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025df2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8025df6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8025df8:	e005      	b.n	8025e06 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8025dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025dfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8025e00:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8025e02:	e000      	b.n	8025e06 <HAL_CAN_IRQHandler+0x336>
            break;
 8025e04:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8025e06:	687b      	ldr	r3, [r7, #4]
 8025e08:	681b      	ldr	r3, [r3, #0]
 8025e0a:	699a      	ldr	r2, [r3, #24]
 8025e0c:	687b      	ldr	r3, [r7, #4]
 8025e0e:	681b      	ldr	r3, [r3, #0]
 8025e10:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8025e14:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8025e16:	687b      	ldr	r3, [r7, #4]
 8025e18:	681b      	ldr	r3, [r3, #0]
 8025e1a:	2204      	movs	r2, #4
 8025e1c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8025e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025e20:	2b00      	cmp	r3, #0
 8025e22:	d008      	beq.n	8025e36 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8025e24:	687b      	ldr	r3, [r7, #4]
 8025e26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8025e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025e2a:	431a      	orrs	r2, r3
 8025e2c:	687b      	ldr	r3, [r7, #4]
 8025e2e:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8025e30:	6878      	ldr	r0, [r7, #4]
 8025e32:	f000 f868 	bl	8025f06 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8025e36:	bf00      	nop
 8025e38:	3728      	adds	r7, #40	; 0x28
 8025e3a:	46bd      	mov	sp, r7
 8025e3c:	bd80      	pop	{r7, pc}

08025e3e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8025e3e:	b480      	push	{r7}
 8025e40:	b083      	sub	sp, #12
 8025e42:	af00      	add	r7, sp, #0
 8025e44:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8025e46:	bf00      	nop
 8025e48:	370c      	adds	r7, #12
 8025e4a:	46bd      	mov	sp, r7
 8025e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025e50:	4770      	bx	lr

08025e52 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8025e52:	b480      	push	{r7}
 8025e54:	b083      	sub	sp, #12
 8025e56:	af00      	add	r7, sp, #0
 8025e58:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8025e5a:	bf00      	nop
 8025e5c:	370c      	adds	r7, #12
 8025e5e:	46bd      	mov	sp, r7
 8025e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025e64:	4770      	bx	lr

08025e66 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8025e66:	b480      	push	{r7}
 8025e68:	b083      	sub	sp, #12
 8025e6a:	af00      	add	r7, sp, #0
 8025e6c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8025e6e:	bf00      	nop
 8025e70:	370c      	adds	r7, #12
 8025e72:	46bd      	mov	sp, r7
 8025e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025e78:	4770      	bx	lr

08025e7a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8025e7a:	b480      	push	{r7}
 8025e7c:	b083      	sub	sp, #12
 8025e7e:	af00      	add	r7, sp, #0
 8025e80:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8025e82:	bf00      	nop
 8025e84:	370c      	adds	r7, #12
 8025e86:	46bd      	mov	sp, r7
 8025e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025e8c:	4770      	bx	lr

08025e8e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8025e8e:	b480      	push	{r7}
 8025e90:	b083      	sub	sp, #12
 8025e92:	af00      	add	r7, sp, #0
 8025e94:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8025e96:	bf00      	nop
 8025e98:	370c      	adds	r7, #12
 8025e9a:	46bd      	mov	sp, r7
 8025e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025ea0:	4770      	bx	lr

08025ea2 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8025ea2:	b480      	push	{r7}
 8025ea4:	b083      	sub	sp, #12
 8025ea6:	af00      	add	r7, sp, #0
 8025ea8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8025eaa:	bf00      	nop
 8025eac:	370c      	adds	r7, #12
 8025eae:	46bd      	mov	sp, r7
 8025eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025eb4:	4770      	bx	lr

08025eb6 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8025eb6:	b480      	push	{r7}
 8025eb8:	b083      	sub	sp, #12
 8025eba:	af00      	add	r7, sp, #0
 8025ebc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8025ebe:	bf00      	nop
 8025ec0:	370c      	adds	r7, #12
 8025ec2:	46bd      	mov	sp, r7
 8025ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025ec8:	4770      	bx	lr

08025eca <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8025eca:	b480      	push	{r7}
 8025ecc:	b083      	sub	sp, #12
 8025ece:	af00      	add	r7, sp, #0
 8025ed0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8025ed2:	bf00      	nop
 8025ed4:	370c      	adds	r7, #12
 8025ed6:	46bd      	mov	sp, r7
 8025ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025edc:	4770      	bx	lr

08025ede <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8025ede:	b480      	push	{r7}
 8025ee0:	b083      	sub	sp, #12
 8025ee2:	af00      	add	r7, sp, #0
 8025ee4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8025ee6:	bf00      	nop
 8025ee8:	370c      	adds	r7, #12
 8025eea:	46bd      	mov	sp, r7
 8025eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025ef0:	4770      	bx	lr

08025ef2 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8025ef2:	b480      	push	{r7}
 8025ef4:	b083      	sub	sp, #12
 8025ef6:	af00      	add	r7, sp, #0
 8025ef8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8025efa:	bf00      	nop
 8025efc:	370c      	adds	r7, #12
 8025efe:	46bd      	mov	sp, r7
 8025f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025f04:	4770      	bx	lr

08025f06 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8025f06:	b480      	push	{r7}
 8025f08:	b083      	sub	sp, #12
 8025f0a:	af00      	add	r7, sp, #0
 8025f0c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8025f0e:	bf00      	nop
 8025f10:	370c      	adds	r7, #12
 8025f12:	46bd      	mov	sp, r7
 8025f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025f18:	4770      	bx	lr
	...

08025f1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8025f1c:	b480      	push	{r7}
 8025f1e:	b085      	sub	sp, #20
 8025f20:	af00      	add	r7, sp, #0
 8025f22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8025f24:	687b      	ldr	r3, [r7, #4]
 8025f26:	f003 0307 	and.w	r3, r3, #7
 8025f2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8025f2c:	4b0c      	ldr	r3, [pc, #48]	; (8025f60 <__NVIC_SetPriorityGrouping+0x44>)
 8025f2e:	68db      	ldr	r3, [r3, #12]
 8025f30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8025f32:	68ba      	ldr	r2, [r7, #8]
 8025f34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8025f38:	4013      	ands	r3, r2
 8025f3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8025f3c:	68fb      	ldr	r3, [r7, #12]
 8025f3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8025f40:	68bb      	ldr	r3, [r7, #8]
 8025f42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8025f44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8025f48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8025f4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8025f4e:	4a04      	ldr	r2, [pc, #16]	; (8025f60 <__NVIC_SetPriorityGrouping+0x44>)
 8025f50:	68bb      	ldr	r3, [r7, #8]
 8025f52:	60d3      	str	r3, [r2, #12]
}
 8025f54:	bf00      	nop
 8025f56:	3714      	adds	r7, #20
 8025f58:	46bd      	mov	sp, r7
 8025f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025f5e:	4770      	bx	lr
 8025f60:	e000ed00 	.word	0xe000ed00

08025f64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8025f64:	b480      	push	{r7}
 8025f66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8025f68:	4b04      	ldr	r3, [pc, #16]	; (8025f7c <__NVIC_GetPriorityGrouping+0x18>)
 8025f6a:	68db      	ldr	r3, [r3, #12]
 8025f6c:	0a1b      	lsrs	r3, r3, #8
 8025f6e:	f003 0307 	and.w	r3, r3, #7
}
 8025f72:	4618      	mov	r0, r3
 8025f74:	46bd      	mov	sp, r7
 8025f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025f7a:	4770      	bx	lr
 8025f7c:	e000ed00 	.word	0xe000ed00

08025f80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8025f80:	b480      	push	{r7}
 8025f82:	b083      	sub	sp, #12
 8025f84:	af00      	add	r7, sp, #0
 8025f86:	4603      	mov	r3, r0
 8025f88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8025f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8025f8e:	2b00      	cmp	r3, #0
 8025f90:	db0b      	blt.n	8025faa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8025f92:	79fb      	ldrb	r3, [r7, #7]
 8025f94:	f003 021f 	and.w	r2, r3, #31
 8025f98:	4907      	ldr	r1, [pc, #28]	; (8025fb8 <__NVIC_EnableIRQ+0x38>)
 8025f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8025f9e:	095b      	lsrs	r3, r3, #5
 8025fa0:	2001      	movs	r0, #1
 8025fa2:	fa00 f202 	lsl.w	r2, r0, r2
 8025fa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8025faa:	bf00      	nop
 8025fac:	370c      	adds	r7, #12
 8025fae:	46bd      	mov	sp, r7
 8025fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025fb4:	4770      	bx	lr
 8025fb6:	bf00      	nop
 8025fb8:	e000e100 	.word	0xe000e100

08025fbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8025fbc:	b480      	push	{r7}
 8025fbe:	b083      	sub	sp, #12
 8025fc0:	af00      	add	r7, sp, #0
 8025fc2:	4603      	mov	r3, r0
 8025fc4:	6039      	str	r1, [r7, #0]
 8025fc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8025fc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8025fcc:	2b00      	cmp	r3, #0
 8025fce:	db0a      	blt.n	8025fe6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8025fd0:	683b      	ldr	r3, [r7, #0]
 8025fd2:	b2da      	uxtb	r2, r3
 8025fd4:	490c      	ldr	r1, [pc, #48]	; (8026008 <__NVIC_SetPriority+0x4c>)
 8025fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8025fda:	0112      	lsls	r2, r2, #4
 8025fdc:	b2d2      	uxtb	r2, r2
 8025fde:	440b      	add	r3, r1
 8025fe0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8025fe4:	e00a      	b.n	8025ffc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8025fe6:	683b      	ldr	r3, [r7, #0]
 8025fe8:	b2da      	uxtb	r2, r3
 8025fea:	4908      	ldr	r1, [pc, #32]	; (802600c <__NVIC_SetPriority+0x50>)
 8025fec:	79fb      	ldrb	r3, [r7, #7]
 8025fee:	f003 030f 	and.w	r3, r3, #15
 8025ff2:	3b04      	subs	r3, #4
 8025ff4:	0112      	lsls	r2, r2, #4
 8025ff6:	b2d2      	uxtb	r2, r2
 8025ff8:	440b      	add	r3, r1
 8025ffa:	761a      	strb	r2, [r3, #24]
}
 8025ffc:	bf00      	nop
 8025ffe:	370c      	adds	r7, #12
 8026000:	46bd      	mov	sp, r7
 8026002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026006:	4770      	bx	lr
 8026008:	e000e100 	.word	0xe000e100
 802600c:	e000ed00 	.word	0xe000ed00

08026010 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8026010:	b480      	push	{r7}
 8026012:	b089      	sub	sp, #36	; 0x24
 8026014:	af00      	add	r7, sp, #0
 8026016:	60f8      	str	r0, [r7, #12]
 8026018:	60b9      	str	r1, [r7, #8]
 802601a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 802601c:	68fb      	ldr	r3, [r7, #12]
 802601e:	f003 0307 	and.w	r3, r3, #7
 8026022:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8026024:	69fb      	ldr	r3, [r7, #28]
 8026026:	f1c3 0307 	rsb	r3, r3, #7
 802602a:	2b04      	cmp	r3, #4
 802602c:	bf28      	it	cs
 802602e:	2304      	movcs	r3, #4
 8026030:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8026032:	69fb      	ldr	r3, [r7, #28]
 8026034:	3304      	adds	r3, #4
 8026036:	2b06      	cmp	r3, #6
 8026038:	d902      	bls.n	8026040 <NVIC_EncodePriority+0x30>
 802603a:	69fb      	ldr	r3, [r7, #28]
 802603c:	3b03      	subs	r3, #3
 802603e:	e000      	b.n	8026042 <NVIC_EncodePriority+0x32>
 8026040:	2300      	movs	r3, #0
 8026042:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8026044:	f04f 32ff 	mov.w	r2, #4294967295
 8026048:	69bb      	ldr	r3, [r7, #24]
 802604a:	fa02 f303 	lsl.w	r3, r2, r3
 802604e:	43da      	mvns	r2, r3
 8026050:	68bb      	ldr	r3, [r7, #8]
 8026052:	401a      	ands	r2, r3
 8026054:	697b      	ldr	r3, [r7, #20]
 8026056:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8026058:	f04f 31ff 	mov.w	r1, #4294967295
 802605c:	697b      	ldr	r3, [r7, #20]
 802605e:	fa01 f303 	lsl.w	r3, r1, r3
 8026062:	43d9      	mvns	r1, r3
 8026064:	687b      	ldr	r3, [r7, #4]
 8026066:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8026068:	4313      	orrs	r3, r2
         );
}
 802606a:	4618      	mov	r0, r3
 802606c:	3724      	adds	r7, #36	; 0x24
 802606e:	46bd      	mov	sp, r7
 8026070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026074:	4770      	bx	lr

08026076 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8026076:	b580      	push	{r7, lr}
 8026078:	b082      	sub	sp, #8
 802607a:	af00      	add	r7, sp, #0
 802607c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 802607e:	6878      	ldr	r0, [r7, #4]
 8026080:	f7ff ff4c 	bl	8025f1c <__NVIC_SetPriorityGrouping>
}
 8026084:	bf00      	nop
 8026086:	3708      	adds	r7, #8
 8026088:	46bd      	mov	sp, r7
 802608a:	bd80      	pop	{r7, pc}

0802608c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 802608c:	b580      	push	{r7, lr}
 802608e:	b086      	sub	sp, #24
 8026090:	af00      	add	r7, sp, #0
 8026092:	4603      	mov	r3, r0
 8026094:	60b9      	str	r1, [r7, #8]
 8026096:	607a      	str	r2, [r7, #4]
 8026098:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 802609a:	2300      	movs	r3, #0
 802609c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 802609e:	f7ff ff61 	bl	8025f64 <__NVIC_GetPriorityGrouping>
 80260a2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80260a4:	687a      	ldr	r2, [r7, #4]
 80260a6:	68b9      	ldr	r1, [r7, #8]
 80260a8:	6978      	ldr	r0, [r7, #20]
 80260aa:	f7ff ffb1 	bl	8026010 <NVIC_EncodePriority>
 80260ae:	4602      	mov	r2, r0
 80260b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80260b4:	4611      	mov	r1, r2
 80260b6:	4618      	mov	r0, r3
 80260b8:	f7ff ff80 	bl	8025fbc <__NVIC_SetPriority>
}
 80260bc:	bf00      	nop
 80260be:	3718      	adds	r7, #24
 80260c0:	46bd      	mov	sp, r7
 80260c2:	bd80      	pop	{r7, pc}

080260c4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80260c4:	b580      	push	{r7, lr}
 80260c6:	b082      	sub	sp, #8
 80260c8:	af00      	add	r7, sp, #0
 80260ca:	4603      	mov	r3, r0
 80260cc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80260ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80260d2:	4618      	mov	r0, r3
 80260d4:	f7ff ff54 	bl	8025f80 <__NVIC_EnableIRQ>
}
 80260d8:	bf00      	nop
 80260da:	3708      	adds	r7, #8
 80260dc:	46bd      	mov	sp, r7
 80260de:	bd80      	pop	{r7, pc}

080260e0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80260e0:	b580      	push	{r7, lr}
 80260e2:	b086      	sub	sp, #24
 80260e4:	af00      	add	r7, sp, #0
 80260e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80260e8:	2300      	movs	r3, #0
 80260ea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80260ec:	f7fe faba 	bl	8024664 <HAL_GetTick>
 80260f0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80260f2:	687b      	ldr	r3, [r7, #4]
 80260f4:	2b00      	cmp	r3, #0
 80260f6:	d101      	bne.n	80260fc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80260f8:	2301      	movs	r3, #1
 80260fa:	e099      	b.n	8026230 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80260fc:	687b      	ldr	r3, [r7, #4]
 80260fe:	2202      	movs	r2, #2
 8026100:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8026104:	687b      	ldr	r3, [r7, #4]
 8026106:	2200      	movs	r2, #0
 8026108:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 802610c:	687b      	ldr	r3, [r7, #4]
 802610e:	681b      	ldr	r3, [r3, #0]
 8026110:	681a      	ldr	r2, [r3, #0]
 8026112:	687b      	ldr	r3, [r7, #4]
 8026114:	681b      	ldr	r3, [r3, #0]
 8026116:	f022 0201 	bic.w	r2, r2, #1
 802611a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 802611c:	e00f      	b.n	802613e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 802611e:	f7fe faa1 	bl	8024664 <HAL_GetTick>
 8026122:	4602      	mov	r2, r0
 8026124:	693b      	ldr	r3, [r7, #16]
 8026126:	1ad3      	subs	r3, r2, r3
 8026128:	2b05      	cmp	r3, #5
 802612a:	d908      	bls.n	802613e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 802612c:	687b      	ldr	r3, [r7, #4]
 802612e:	2220      	movs	r2, #32
 8026130:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8026132:	687b      	ldr	r3, [r7, #4]
 8026134:	2203      	movs	r2, #3
 8026136:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 802613a:	2303      	movs	r3, #3
 802613c:	e078      	b.n	8026230 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 802613e:	687b      	ldr	r3, [r7, #4]
 8026140:	681b      	ldr	r3, [r3, #0]
 8026142:	681b      	ldr	r3, [r3, #0]
 8026144:	f003 0301 	and.w	r3, r3, #1
 8026148:	2b00      	cmp	r3, #0
 802614a:	d1e8      	bne.n	802611e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 802614c:	687b      	ldr	r3, [r7, #4]
 802614e:	681b      	ldr	r3, [r3, #0]
 8026150:	681b      	ldr	r3, [r3, #0]
 8026152:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8026154:	697a      	ldr	r2, [r7, #20]
 8026156:	4b38      	ldr	r3, [pc, #224]	; (8026238 <HAL_DMA_Init+0x158>)
 8026158:	4013      	ands	r3, r2
 802615a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 802615c:	687b      	ldr	r3, [r7, #4]
 802615e:	685a      	ldr	r2, [r3, #4]
 8026160:	687b      	ldr	r3, [r7, #4]
 8026162:	689b      	ldr	r3, [r3, #8]
 8026164:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8026166:	687b      	ldr	r3, [r7, #4]
 8026168:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 802616a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 802616c:	687b      	ldr	r3, [r7, #4]
 802616e:	691b      	ldr	r3, [r3, #16]
 8026170:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8026172:	687b      	ldr	r3, [r7, #4]
 8026174:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8026176:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8026178:	687b      	ldr	r3, [r7, #4]
 802617a:	699b      	ldr	r3, [r3, #24]
 802617c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 802617e:	687b      	ldr	r3, [r7, #4]
 8026180:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8026182:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8026184:	687b      	ldr	r3, [r7, #4]
 8026186:	6a1b      	ldr	r3, [r3, #32]
 8026188:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 802618a:	697a      	ldr	r2, [r7, #20]
 802618c:	4313      	orrs	r3, r2
 802618e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8026190:	687b      	ldr	r3, [r7, #4]
 8026192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8026194:	2b04      	cmp	r3, #4
 8026196:	d107      	bne.n	80261a8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8026198:	687b      	ldr	r3, [r7, #4]
 802619a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802619c:	687b      	ldr	r3, [r7, #4]
 802619e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80261a0:	4313      	orrs	r3, r2
 80261a2:	697a      	ldr	r2, [r7, #20]
 80261a4:	4313      	orrs	r3, r2
 80261a6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80261a8:	687b      	ldr	r3, [r7, #4]
 80261aa:	681b      	ldr	r3, [r3, #0]
 80261ac:	697a      	ldr	r2, [r7, #20]
 80261ae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80261b0:	687b      	ldr	r3, [r7, #4]
 80261b2:	681b      	ldr	r3, [r3, #0]
 80261b4:	695b      	ldr	r3, [r3, #20]
 80261b6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80261b8:	697b      	ldr	r3, [r7, #20]
 80261ba:	f023 0307 	bic.w	r3, r3, #7
 80261be:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80261c0:	687b      	ldr	r3, [r7, #4]
 80261c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80261c4:	697a      	ldr	r2, [r7, #20]
 80261c6:	4313      	orrs	r3, r2
 80261c8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80261ca:	687b      	ldr	r3, [r7, #4]
 80261cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80261ce:	2b04      	cmp	r3, #4
 80261d0:	d117      	bne.n	8026202 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80261d2:	687b      	ldr	r3, [r7, #4]
 80261d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80261d6:	697a      	ldr	r2, [r7, #20]
 80261d8:	4313      	orrs	r3, r2
 80261da:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80261dc:	687b      	ldr	r3, [r7, #4]
 80261de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80261e0:	2b00      	cmp	r3, #0
 80261e2:	d00e      	beq.n	8026202 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80261e4:	6878      	ldr	r0, [r7, #4]
 80261e6:	f000 fa6f 	bl	80266c8 <DMA_CheckFifoParam>
 80261ea:	4603      	mov	r3, r0
 80261ec:	2b00      	cmp	r3, #0
 80261ee:	d008      	beq.n	8026202 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80261f0:	687b      	ldr	r3, [r7, #4]
 80261f2:	2240      	movs	r2, #64	; 0x40
 80261f4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80261f6:	687b      	ldr	r3, [r7, #4]
 80261f8:	2201      	movs	r2, #1
 80261fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80261fe:	2301      	movs	r3, #1
 8026200:	e016      	b.n	8026230 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8026202:	687b      	ldr	r3, [r7, #4]
 8026204:	681b      	ldr	r3, [r3, #0]
 8026206:	697a      	ldr	r2, [r7, #20]
 8026208:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 802620a:	6878      	ldr	r0, [r7, #4]
 802620c:	f000 fa26 	bl	802665c <DMA_CalcBaseAndBitshift>
 8026210:	4603      	mov	r3, r0
 8026212:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8026214:	687b      	ldr	r3, [r7, #4]
 8026216:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8026218:	223f      	movs	r2, #63	; 0x3f
 802621a:	409a      	lsls	r2, r3
 802621c:	68fb      	ldr	r3, [r7, #12]
 802621e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8026220:	687b      	ldr	r3, [r7, #4]
 8026222:	2200      	movs	r2, #0
 8026224:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8026226:	687b      	ldr	r3, [r7, #4]
 8026228:	2201      	movs	r2, #1
 802622a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 802622e:	2300      	movs	r3, #0
}
 8026230:	4618      	mov	r0, r3
 8026232:	3718      	adds	r7, #24
 8026234:	46bd      	mov	sp, r7
 8026236:	bd80      	pop	{r7, pc}
 8026238:	f010803f 	.word	0xf010803f

0802623c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 802623c:	b580      	push	{r7, lr}
 802623e:	b086      	sub	sp, #24
 8026240:	af00      	add	r7, sp, #0
 8026242:	60f8      	str	r0, [r7, #12]
 8026244:	60b9      	str	r1, [r7, #8]
 8026246:	607a      	str	r2, [r7, #4]
 8026248:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 802624a:	2300      	movs	r3, #0
 802624c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 802624e:	68fb      	ldr	r3, [r7, #12]
 8026250:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8026252:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8026254:	68fb      	ldr	r3, [r7, #12]
 8026256:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 802625a:	2b01      	cmp	r3, #1
 802625c:	d101      	bne.n	8026262 <HAL_DMA_Start_IT+0x26>
 802625e:	2302      	movs	r3, #2
 8026260:	e040      	b.n	80262e4 <HAL_DMA_Start_IT+0xa8>
 8026262:	68fb      	ldr	r3, [r7, #12]
 8026264:	2201      	movs	r2, #1
 8026266:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 802626a:	68fb      	ldr	r3, [r7, #12]
 802626c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8026270:	b2db      	uxtb	r3, r3
 8026272:	2b01      	cmp	r3, #1
 8026274:	d12f      	bne.n	80262d6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8026276:	68fb      	ldr	r3, [r7, #12]
 8026278:	2202      	movs	r2, #2
 802627a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 802627e:	68fb      	ldr	r3, [r7, #12]
 8026280:	2200      	movs	r2, #0
 8026282:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8026284:	683b      	ldr	r3, [r7, #0]
 8026286:	687a      	ldr	r2, [r7, #4]
 8026288:	68b9      	ldr	r1, [r7, #8]
 802628a:	68f8      	ldr	r0, [r7, #12]
 802628c:	f000 f9b8 	bl	8026600 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8026290:	68fb      	ldr	r3, [r7, #12]
 8026292:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8026294:	223f      	movs	r2, #63	; 0x3f
 8026296:	409a      	lsls	r2, r3
 8026298:	693b      	ldr	r3, [r7, #16]
 802629a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 802629c:	68fb      	ldr	r3, [r7, #12]
 802629e:	681b      	ldr	r3, [r3, #0]
 80262a0:	681a      	ldr	r2, [r3, #0]
 80262a2:	68fb      	ldr	r3, [r7, #12]
 80262a4:	681b      	ldr	r3, [r3, #0]
 80262a6:	f042 0216 	orr.w	r2, r2, #22
 80262aa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80262ac:	68fb      	ldr	r3, [r7, #12]
 80262ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80262b0:	2b00      	cmp	r3, #0
 80262b2:	d007      	beq.n	80262c4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80262b4:	68fb      	ldr	r3, [r7, #12]
 80262b6:	681b      	ldr	r3, [r3, #0]
 80262b8:	681a      	ldr	r2, [r3, #0]
 80262ba:	68fb      	ldr	r3, [r7, #12]
 80262bc:	681b      	ldr	r3, [r3, #0]
 80262be:	f042 0208 	orr.w	r2, r2, #8
 80262c2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80262c4:	68fb      	ldr	r3, [r7, #12]
 80262c6:	681b      	ldr	r3, [r3, #0]
 80262c8:	681a      	ldr	r2, [r3, #0]
 80262ca:	68fb      	ldr	r3, [r7, #12]
 80262cc:	681b      	ldr	r3, [r3, #0]
 80262ce:	f042 0201 	orr.w	r2, r2, #1
 80262d2:	601a      	str	r2, [r3, #0]
 80262d4:	e005      	b.n	80262e2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80262d6:	68fb      	ldr	r3, [r7, #12]
 80262d8:	2200      	movs	r2, #0
 80262da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80262de:	2302      	movs	r3, #2
 80262e0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80262e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80262e4:	4618      	mov	r0, r3
 80262e6:	3718      	adds	r7, #24
 80262e8:	46bd      	mov	sp, r7
 80262ea:	bd80      	pop	{r7, pc}

080262ec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80262ec:	b580      	push	{r7, lr}
 80262ee:	b086      	sub	sp, #24
 80262f0:	af00      	add	r7, sp, #0
 80262f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80262f4:	2300      	movs	r3, #0
 80262f6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80262f8:	4b92      	ldr	r3, [pc, #584]	; (8026544 <HAL_DMA_IRQHandler+0x258>)
 80262fa:	681b      	ldr	r3, [r3, #0]
 80262fc:	4a92      	ldr	r2, [pc, #584]	; (8026548 <HAL_DMA_IRQHandler+0x25c>)
 80262fe:	fba2 2303 	umull	r2, r3, r2, r3
 8026302:	0a9b      	lsrs	r3, r3, #10
 8026304:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8026306:	687b      	ldr	r3, [r7, #4]
 8026308:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 802630a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 802630c:	693b      	ldr	r3, [r7, #16]
 802630e:	681b      	ldr	r3, [r3, #0]
 8026310:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8026312:	687b      	ldr	r3, [r7, #4]
 8026314:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8026316:	2208      	movs	r2, #8
 8026318:	409a      	lsls	r2, r3
 802631a:	68fb      	ldr	r3, [r7, #12]
 802631c:	4013      	ands	r3, r2
 802631e:	2b00      	cmp	r3, #0
 8026320:	d01a      	beq.n	8026358 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8026322:	687b      	ldr	r3, [r7, #4]
 8026324:	681b      	ldr	r3, [r3, #0]
 8026326:	681b      	ldr	r3, [r3, #0]
 8026328:	f003 0304 	and.w	r3, r3, #4
 802632c:	2b00      	cmp	r3, #0
 802632e:	d013      	beq.n	8026358 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8026330:	687b      	ldr	r3, [r7, #4]
 8026332:	681b      	ldr	r3, [r3, #0]
 8026334:	681a      	ldr	r2, [r3, #0]
 8026336:	687b      	ldr	r3, [r7, #4]
 8026338:	681b      	ldr	r3, [r3, #0]
 802633a:	f022 0204 	bic.w	r2, r2, #4
 802633e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8026340:	687b      	ldr	r3, [r7, #4]
 8026342:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8026344:	2208      	movs	r2, #8
 8026346:	409a      	lsls	r2, r3
 8026348:	693b      	ldr	r3, [r7, #16]
 802634a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 802634c:	687b      	ldr	r3, [r7, #4]
 802634e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8026350:	f043 0201 	orr.w	r2, r3, #1
 8026354:	687b      	ldr	r3, [r7, #4]
 8026356:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8026358:	687b      	ldr	r3, [r7, #4]
 802635a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802635c:	2201      	movs	r2, #1
 802635e:	409a      	lsls	r2, r3
 8026360:	68fb      	ldr	r3, [r7, #12]
 8026362:	4013      	ands	r3, r2
 8026364:	2b00      	cmp	r3, #0
 8026366:	d012      	beq.n	802638e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8026368:	687b      	ldr	r3, [r7, #4]
 802636a:	681b      	ldr	r3, [r3, #0]
 802636c:	695b      	ldr	r3, [r3, #20]
 802636e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8026372:	2b00      	cmp	r3, #0
 8026374:	d00b      	beq.n	802638e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8026376:	687b      	ldr	r3, [r7, #4]
 8026378:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802637a:	2201      	movs	r2, #1
 802637c:	409a      	lsls	r2, r3
 802637e:	693b      	ldr	r3, [r7, #16]
 8026380:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8026382:	687b      	ldr	r3, [r7, #4]
 8026384:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8026386:	f043 0202 	orr.w	r2, r3, #2
 802638a:	687b      	ldr	r3, [r7, #4]
 802638c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 802638e:	687b      	ldr	r3, [r7, #4]
 8026390:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8026392:	2204      	movs	r2, #4
 8026394:	409a      	lsls	r2, r3
 8026396:	68fb      	ldr	r3, [r7, #12]
 8026398:	4013      	ands	r3, r2
 802639a:	2b00      	cmp	r3, #0
 802639c:	d012      	beq.n	80263c4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 802639e:	687b      	ldr	r3, [r7, #4]
 80263a0:	681b      	ldr	r3, [r3, #0]
 80263a2:	681b      	ldr	r3, [r3, #0]
 80263a4:	f003 0302 	and.w	r3, r3, #2
 80263a8:	2b00      	cmp	r3, #0
 80263aa:	d00b      	beq.n	80263c4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80263ac:	687b      	ldr	r3, [r7, #4]
 80263ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80263b0:	2204      	movs	r2, #4
 80263b2:	409a      	lsls	r2, r3
 80263b4:	693b      	ldr	r3, [r7, #16]
 80263b6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80263b8:	687b      	ldr	r3, [r7, #4]
 80263ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80263bc:	f043 0204 	orr.w	r2, r3, #4
 80263c0:	687b      	ldr	r3, [r7, #4]
 80263c2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80263c4:	687b      	ldr	r3, [r7, #4]
 80263c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80263c8:	2210      	movs	r2, #16
 80263ca:	409a      	lsls	r2, r3
 80263cc:	68fb      	ldr	r3, [r7, #12]
 80263ce:	4013      	ands	r3, r2
 80263d0:	2b00      	cmp	r3, #0
 80263d2:	d043      	beq.n	802645c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80263d4:	687b      	ldr	r3, [r7, #4]
 80263d6:	681b      	ldr	r3, [r3, #0]
 80263d8:	681b      	ldr	r3, [r3, #0]
 80263da:	f003 0308 	and.w	r3, r3, #8
 80263de:	2b00      	cmp	r3, #0
 80263e0:	d03c      	beq.n	802645c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80263e2:	687b      	ldr	r3, [r7, #4]
 80263e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80263e6:	2210      	movs	r2, #16
 80263e8:	409a      	lsls	r2, r3
 80263ea:	693b      	ldr	r3, [r7, #16]
 80263ec:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80263ee:	687b      	ldr	r3, [r7, #4]
 80263f0:	681b      	ldr	r3, [r3, #0]
 80263f2:	681b      	ldr	r3, [r3, #0]
 80263f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80263f8:	2b00      	cmp	r3, #0
 80263fa:	d018      	beq.n	802642e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80263fc:	687b      	ldr	r3, [r7, #4]
 80263fe:	681b      	ldr	r3, [r3, #0]
 8026400:	681b      	ldr	r3, [r3, #0]
 8026402:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8026406:	2b00      	cmp	r3, #0
 8026408:	d108      	bne.n	802641c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 802640a:	687b      	ldr	r3, [r7, #4]
 802640c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802640e:	2b00      	cmp	r3, #0
 8026410:	d024      	beq.n	802645c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8026412:	687b      	ldr	r3, [r7, #4]
 8026414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8026416:	6878      	ldr	r0, [r7, #4]
 8026418:	4798      	blx	r3
 802641a:	e01f      	b.n	802645c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 802641c:	687b      	ldr	r3, [r7, #4]
 802641e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8026420:	2b00      	cmp	r3, #0
 8026422:	d01b      	beq.n	802645c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8026424:	687b      	ldr	r3, [r7, #4]
 8026426:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8026428:	6878      	ldr	r0, [r7, #4]
 802642a:	4798      	blx	r3
 802642c:	e016      	b.n	802645c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 802642e:	687b      	ldr	r3, [r7, #4]
 8026430:	681b      	ldr	r3, [r3, #0]
 8026432:	681b      	ldr	r3, [r3, #0]
 8026434:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8026438:	2b00      	cmp	r3, #0
 802643a:	d107      	bne.n	802644c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 802643c:	687b      	ldr	r3, [r7, #4]
 802643e:	681b      	ldr	r3, [r3, #0]
 8026440:	681a      	ldr	r2, [r3, #0]
 8026442:	687b      	ldr	r3, [r7, #4]
 8026444:	681b      	ldr	r3, [r3, #0]
 8026446:	f022 0208 	bic.w	r2, r2, #8
 802644a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 802644c:	687b      	ldr	r3, [r7, #4]
 802644e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8026450:	2b00      	cmp	r3, #0
 8026452:	d003      	beq.n	802645c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8026454:	687b      	ldr	r3, [r7, #4]
 8026456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8026458:	6878      	ldr	r0, [r7, #4]
 802645a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 802645c:	687b      	ldr	r3, [r7, #4]
 802645e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8026460:	2220      	movs	r2, #32
 8026462:	409a      	lsls	r2, r3
 8026464:	68fb      	ldr	r3, [r7, #12]
 8026466:	4013      	ands	r3, r2
 8026468:	2b00      	cmp	r3, #0
 802646a:	f000 808e 	beq.w	802658a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 802646e:	687b      	ldr	r3, [r7, #4]
 8026470:	681b      	ldr	r3, [r3, #0]
 8026472:	681b      	ldr	r3, [r3, #0]
 8026474:	f003 0310 	and.w	r3, r3, #16
 8026478:	2b00      	cmp	r3, #0
 802647a:	f000 8086 	beq.w	802658a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 802647e:	687b      	ldr	r3, [r7, #4]
 8026480:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8026482:	2220      	movs	r2, #32
 8026484:	409a      	lsls	r2, r3
 8026486:	693b      	ldr	r3, [r7, #16]
 8026488:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 802648a:	687b      	ldr	r3, [r7, #4]
 802648c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8026490:	b2db      	uxtb	r3, r3
 8026492:	2b05      	cmp	r3, #5
 8026494:	d136      	bne.n	8026504 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8026496:	687b      	ldr	r3, [r7, #4]
 8026498:	681b      	ldr	r3, [r3, #0]
 802649a:	681a      	ldr	r2, [r3, #0]
 802649c:	687b      	ldr	r3, [r7, #4]
 802649e:	681b      	ldr	r3, [r3, #0]
 80264a0:	f022 0216 	bic.w	r2, r2, #22
 80264a4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80264a6:	687b      	ldr	r3, [r7, #4]
 80264a8:	681b      	ldr	r3, [r3, #0]
 80264aa:	695a      	ldr	r2, [r3, #20]
 80264ac:	687b      	ldr	r3, [r7, #4]
 80264ae:	681b      	ldr	r3, [r3, #0]
 80264b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80264b4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80264b6:	687b      	ldr	r3, [r7, #4]
 80264b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80264ba:	2b00      	cmp	r3, #0
 80264bc:	d103      	bne.n	80264c6 <HAL_DMA_IRQHandler+0x1da>
 80264be:	687b      	ldr	r3, [r7, #4]
 80264c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80264c2:	2b00      	cmp	r3, #0
 80264c4:	d007      	beq.n	80264d6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80264c6:	687b      	ldr	r3, [r7, #4]
 80264c8:	681b      	ldr	r3, [r3, #0]
 80264ca:	681a      	ldr	r2, [r3, #0]
 80264cc:	687b      	ldr	r3, [r7, #4]
 80264ce:	681b      	ldr	r3, [r3, #0]
 80264d0:	f022 0208 	bic.w	r2, r2, #8
 80264d4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80264d6:	687b      	ldr	r3, [r7, #4]
 80264d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80264da:	223f      	movs	r2, #63	; 0x3f
 80264dc:	409a      	lsls	r2, r3
 80264de:	693b      	ldr	r3, [r7, #16]
 80264e0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80264e2:	687b      	ldr	r3, [r7, #4]
 80264e4:	2201      	movs	r2, #1
 80264e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80264ea:	687b      	ldr	r3, [r7, #4]
 80264ec:	2200      	movs	r2, #0
 80264ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80264f2:	687b      	ldr	r3, [r7, #4]
 80264f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80264f6:	2b00      	cmp	r3, #0
 80264f8:	d07d      	beq.n	80265f6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80264fa:	687b      	ldr	r3, [r7, #4]
 80264fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80264fe:	6878      	ldr	r0, [r7, #4]
 8026500:	4798      	blx	r3
        }
        return;
 8026502:	e078      	b.n	80265f6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8026504:	687b      	ldr	r3, [r7, #4]
 8026506:	681b      	ldr	r3, [r3, #0]
 8026508:	681b      	ldr	r3, [r3, #0]
 802650a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 802650e:	2b00      	cmp	r3, #0
 8026510:	d01c      	beq.n	802654c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8026512:	687b      	ldr	r3, [r7, #4]
 8026514:	681b      	ldr	r3, [r3, #0]
 8026516:	681b      	ldr	r3, [r3, #0]
 8026518:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 802651c:	2b00      	cmp	r3, #0
 802651e:	d108      	bne.n	8026532 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8026520:	687b      	ldr	r3, [r7, #4]
 8026522:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8026524:	2b00      	cmp	r3, #0
 8026526:	d030      	beq.n	802658a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8026528:	687b      	ldr	r3, [r7, #4]
 802652a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802652c:	6878      	ldr	r0, [r7, #4]
 802652e:	4798      	blx	r3
 8026530:	e02b      	b.n	802658a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8026532:	687b      	ldr	r3, [r7, #4]
 8026534:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8026536:	2b00      	cmp	r3, #0
 8026538:	d027      	beq.n	802658a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 802653a:	687b      	ldr	r3, [r7, #4]
 802653c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802653e:	6878      	ldr	r0, [r7, #4]
 8026540:	4798      	blx	r3
 8026542:	e022      	b.n	802658a <HAL_DMA_IRQHandler+0x29e>
 8026544:	20000084 	.word	0x20000084
 8026548:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 802654c:	687b      	ldr	r3, [r7, #4]
 802654e:	681b      	ldr	r3, [r3, #0]
 8026550:	681b      	ldr	r3, [r3, #0]
 8026552:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8026556:	2b00      	cmp	r3, #0
 8026558:	d10f      	bne.n	802657a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 802655a:	687b      	ldr	r3, [r7, #4]
 802655c:	681b      	ldr	r3, [r3, #0]
 802655e:	681a      	ldr	r2, [r3, #0]
 8026560:	687b      	ldr	r3, [r7, #4]
 8026562:	681b      	ldr	r3, [r3, #0]
 8026564:	f022 0210 	bic.w	r2, r2, #16
 8026568:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 802656a:	687b      	ldr	r3, [r7, #4]
 802656c:	2201      	movs	r2, #1
 802656e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8026572:	687b      	ldr	r3, [r7, #4]
 8026574:	2200      	movs	r2, #0
 8026576:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 802657a:	687b      	ldr	r3, [r7, #4]
 802657c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802657e:	2b00      	cmp	r3, #0
 8026580:	d003      	beq.n	802658a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8026582:	687b      	ldr	r3, [r7, #4]
 8026584:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8026586:	6878      	ldr	r0, [r7, #4]
 8026588:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 802658a:	687b      	ldr	r3, [r7, #4]
 802658c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802658e:	2b00      	cmp	r3, #0
 8026590:	d032      	beq.n	80265f8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8026592:	687b      	ldr	r3, [r7, #4]
 8026594:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8026596:	f003 0301 	and.w	r3, r3, #1
 802659a:	2b00      	cmp	r3, #0
 802659c:	d022      	beq.n	80265e4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 802659e:	687b      	ldr	r3, [r7, #4]
 80265a0:	2205      	movs	r2, #5
 80265a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80265a6:	687b      	ldr	r3, [r7, #4]
 80265a8:	681b      	ldr	r3, [r3, #0]
 80265aa:	681a      	ldr	r2, [r3, #0]
 80265ac:	687b      	ldr	r3, [r7, #4]
 80265ae:	681b      	ldr	r3, [r3, #0]
 80265b0:	f022 0201 	bic.w	r2, r2, #1
 80265b4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80265b6:	68bb      	ldr	r3, [r7, #8]
 80265b8:	3301      	adds	r3, #1
 80265ba:	60bb      	str	r3, [r7, #8]
 80265bc:	697a      	ldr	r2, [r7, #20]
 80265be:	429a      	cmp	r2, r3
 80265c0:	d307      	bcc.n	80265d2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80265c2:	687b      	ldr	r3, [r7, #4]
 80265c4:	681b      	ldr	r3, [r3, #0]
 80265c6:	681b      	ldr	r3, [r3, #0]
 80265c8:	f003 0301 	and.w	r3, r3, #1
 80265cc:	2b00      	cmp	r3, #0
 80265ce:	d1f2      	bne.n	80265b6 <HAL_DMA_IRQHandler+0x2ca>
 80265d0:	e000      	b.n	80265d4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80265d2:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80265d4:	687b      	ldr	r3, [r7, #4]
 80265d6:	2201      	movs	r2, #1
 80265d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80265dc:	687b      	ldr	r3, [r7, #4]
 80265de:	2200      	movs	r2, #0
 80265e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80265e4:	687b      	ldr	r3, [r7, #4]
 80265e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80265e8:	2b00      	cmp	r3, #0
 80265ea:	d005      	beq.n	80265f8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80265ec:	687b      	ldr	r3, [r7, #4]
 80265ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80265f0:	6878      	ldr	r0, [r7, #4]
 80265f2:	4798      	blx	r3
 80265f4:	e000      	b.n	80265f8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80265f6:	bf00      	nop
    }
  }
}
 80265f8:	3718      	adds	r7, #24
 80265fa:	46bd      	mov	sp, r7
 80265fc:	bd80      	pop	{r7, pc}
 80265fe:	bf00      	nop

08026600 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8026600:	b480      	push	{r7}
 8026602:	b085      	sub	sp, #20
 8026604:	af00      	add	r7, sp, #0
 8026606:	60f8      	str	r0, [r7, #12]
 8026608:	60b9      	str	r1, [r7, #8]
 802660a:	607a      	str	r2, [r7, #4]
 802660c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 802660e:	68fb      	ldr	r3, [r7, #12]
 8026610:	681b      	ldr	r3, [r3, #0]
 8026612:	681a      	ldr	r2, [r3, #0]
 8026614:	68fb      	ldr	r3, [r7, #12]
 8026616:	681b      	ldr	r3, [r3, #0]
 8026618:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 802661c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 802661e:	68fb      	ldr	r3, [r7, #12]
 8026620:	681b      	ldr	r3, [r3, #0]
 8026622:	683a      	ldr	r2, [r7, #0]
 8026624:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8026626:	68fb      	ldr	r3, [r7, #12]
 8026628:	689b      	ldr	r3, [r3, #8]
 802662a:	2b40      	cmp	r3, #64	; 0x40
 802662c:	d108      	bne.n	8026640 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 802662e:	68fb      	ldr	r3, [r7, #12]
 8026630:	681b      	ldr	r3, [r3, #0]
 8026632:	687a      	ldr	r2, [r7, #4]
 8026634:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8026636:	68fb      	ldr	r3, [r7, #12]
 8026638:	681b      	ldr	r3, [r3, #0]
 802663a:	68ba      	ldr	r2, [r7, #8]
 802663c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 802663e:	e007      	b.n	8026650 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8026640:	68fb      	ldr	r3, [r7, #12]
 8026642:	681b      	ldr	r3, [r3, #0]
 8026644:	68ba      	ldr	r2, [r7, #8]
 8026646:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8026648:	68fb      	ldr	r3, [r7, #12]
 802664a:	681b      	ldr	r3, [r3, #0]
 802664c:	687a      	ldr	r2, [r7, #4]
 802664e:	60da      	str	r2, [r3, #12]
}
 8026650:	bf00      	nop
 8026652:	3714      	adds	r7, #20
 8026654:	46bd      	mov	sp, r7
 8026656:	f85d 7b04 	ldr.w	r7, [sp], #4
 802665a:	4770      	bx	lr

0802665c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 802665c:	b480      	push	{r7}
 802665e:	b085      	sub	sp, #20
 8026660:	af00      	add	r7, sp, #0
 8026662:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8026664:	687b      	ldr	r3, [r7, #4]
 8026666:	681b      	ldr	r3, [r3, #0]
 8026668:	b2db      	uxtb	r3, r3
 802666a:	3b10      	subs	r3, #16
 802666c:	4a14      	ldr	r2, [pc, #80]	; (80266c0 <DMA_CalcBaseAndBitshift+0x64>)
 802666e:	fba2 2303 	umull	r2, r3, r2, r3
 8026672:	091b      	lsrs	r3, r3, #4
 8026674:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8026676:	4a13      	ldr	r2, [pc, #76]	; (80266c4 <DMA_CalcBaseAndBitshift+0x68>)
 8026678:	68fb      	ldr	r3, [r7, #12]
 802667a:	4413      	add	r3, r2
 802667c:	781b      	ldrb	r3, [r3, #0]
 802667e:	461a      	mov	r2, r3
 8026680:	687b      	ldr	r3, [r7, #4]
 8026682:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8026684:	68fb      	ldr	r3, [r7, #12]
 8026686:	2b03      	cmp	r3, #3
 8026688:	d909      	bls.n	802669e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 802668a:	687b      	ldr	r3, [r7, #4]
 802668c:	681b      	ldr	r3, [r3, #0]
 802668e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8026692:	f023 0303 	bic.w	r3, r3, #3
 8026696:	1d1a      	adds	r2, r3, #4
 8026698:	687b      	ldr	r3, [r7, #4]
 802669a:	659a      	str	r2, [r3, #88]	; 0x58
 802669c:	e007      	b.n	80266ae <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 802669e:	687b      	ldr	r3, [r7, #4]
 80266a0:	681b      	ldr	r3, [r3, #0]
 80266a2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80266a6:	f023 0303 	bic.w	r3, r3, #3
 80266aa:	687a      	ldr	r2, [r7, #4]
 80266ac:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80266ae:	687b      	ldr	r3, [r7, #4]
 80266b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80266b2:	4618      	mov	r0, r3
 80266b4:	3714      	adds	r7, #20
 80266b6:	46bd      	mov	sp, r7
 80266b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80266bc:	4770      	bx	lr
 80266be:	bf00      	nop
 80266c0:	aaaaaaab 	.word	0xaaaaaaab
 80266c4:	0802f960 	.word	0x0802f960

080266c8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80266c8:	b480      	push	{r7}
 80266ca:	b085      	sub	sp, #20
 80266cc:	af00      	add	r7, sp, #0
 80266ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80266d0:	2300      	movs	r3, #0
 80266d2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80266d4:	687b      	ldr	r3, [r7, #4]
 80266d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80266d8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80266da:	687b      	ldr	r3, [r7, #4]
 80266dc:	699b      	ldr	r3, [r3, #24]
 80266de:	2b00      	cmp	r3, #0
 80266e0:	d11f      	bne.n	8026722 <DMA_CheckFifoParam+0x5a>
 80266e2:	68bb      	ldr	r3, [r7, #8]
 80266e4:	2b03      	cmp	r3, #3
 80266e6:	d856      	bhi.n	8026796 <DMA_CheckFifoParam+0xce>
 80266e8:	a201      	add	r2, pc, #4	; (adr r2, 80266f0 <DMA_CheckFifoParam+0x28>)
 80266ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80266ee:	bf00      	nop
 80266f0:	08026701 	.word	0x08026701
 80266f4:	08026713 	.word	0x08026713
 80266f8:	08026701 	.word	0x08026701
 80266fc:	08026797 	.word	0x08026797
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8026700:	687b      	ldr	r3, [r7, #4]
 8026702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8026704:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8026708:	2b00      	cmp	r3, #0
 802670a:	d046      	beq.n	802679a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 802670c:	2301      	movs	r3, #1
 802670e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8026710:	e043      	b.n	802679a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8026712:	687b      	ldr	r3, [r7, #4]
 8026714:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8026716:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 802671a:	d140      	bne.n	802679e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 802671c:	2301      	movs	r3, #1
 802671e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8026720:	e03d      	b.n	802679e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8026722:	687b      	ldr	r3, [r7, #4]
 8026724:	699b      	ldr	r3, [r3, #24]
 8026726:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 802672a:	d121      	bne.n	8026770 <DMA_CheckFifoParam+0xa8>
 802672c:	68bb      	ldr	r3, [r7, #8]
 802672e:	2b03      	cmp	r3, #3
 8026730:	d837      	bhi.n	80267a2 <DMA_CheckFifoParam+0xda>
 8026732:	a201      	add	r2, pc, #4	; (adr r2, 8026738 <DMA_CheckFifoParam+0x70>)
 8026734:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8026738:	08026749 	.word	0x08026749
 802673c:	0802674f 	.word	0x0802674f
 8026740:	08026749 	.word	0x08026749
 8026744:	08026761 	.word	0x08026761
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8026748:	2301      	movs	r3, #1
 802674a:	73fb      	strb	r3, [r7, #15]
      break;
 802674c:	e030      	b.n	80267b0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 802674e:	687b      	ldr	r3, [r7, #4]
 8026750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8026752:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8026756:	2b00      	cmp	r3, #0
 8026758:	d025      	beq.n	80267a6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 802675a:	2301      	movs	r3, #1
 802675c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 802675e:	e022      	b.n	80267a6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8026760:	687b      	ldr	r3, [r7, #4]
 8026762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8026764:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8026768:	d11f      	bne.n	80267aa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 802676a:	2301      	movs	r3, #1
 802676c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 802676e:	e01c      	b.n	80267aa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8026770:	68bb      	ldr	r3, [r7, #8]
 8026772:	2b02      	cmp	r3, #2
 8026774:	d903      	bls.n	802677e <DMA_CheckFifoParam+0xb6>
 8026776:	68bb      	ldr	r3, [r7, #8]
 8026778:	2b03      	cmp	r3, #3
 802677a:	d003      	beq.n	8026784 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 802677c:	e018      	b.n	80267b0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 802677e:	2301      	movs	r3, #1
 8026780:	73fb      	strb	r3, [r7, #15]
      break;
 8026782:	e015      	b.n	80267b0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8026784:	687b      	ldr	r3, [r7, #4]
 8026786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8026788:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 802678c:	2b00      	cmp	r3, #0
 802678e:	d00e      	beq.n	80267ae <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8026790:	2301      	movs	r3, #1
 8026792:	73fb      	strb	r3, [r7, #15]
      break;
 8026794:	e00b      	b.n	80267ae <DMA_CheckFifoParam+0xe6>
      break;
 8026796:	bf00      	nop
 8026798:	e00a      	b.n	80267b0 <DMA_CheckFifoParam+0xe8>
      break;
 802679a:	bf00      	nop
 802679c:	e008      	b.n	80267b0 <DMA_CheckFifoParam+0xe8>
      break;
 802679e:	bf00      	nop
 80267a0:	e006      	b.n	80267b0 <DMA_CheckFifoParam+0xe8>
      break;
 80267a2:	bf00      	nop
 80267a4:	e004      	b.n	80267b0 <DMA_CheckFifoParam+0xe8>
      break;
 80267a6:	bf00      	nop
 80267a8:	e002      	b.n	80267b0 <DMA_CheckFifoParam+0xe8>
      break;   
 80267aa:	bf00      	nop
 80267ac:	e000      	b.n	80267b0 <DMA_CheckFifoParam+0xe8>
      break;
 80267ae:	bf00      	nop
    }
  } 
  
  return status; 
 80267b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80267b2:	4618      	mov	r0, r3
 80267b4:	3714      	adds	r7, #20
 80267b6:	46bd      	mov	sp, r7
 80267b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80267bc:	4770      	bx	lr
 80267be:	bf00      	nop

080267c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80267c0:	b480      	push	{r7}
 80267c2:	b089      	sub	sp, #36	; 0x24
 80267c4:	af00      	add	r7, sp, #0
 80267c6:	6078      	str	r0, [r7, #4]
 80267c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80267ca:	2300      	movs	r3, #0
 80267cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80267ce:	2300      	movs	r3, #0
 80267d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80267d2:	2300      	movs	r3, #0
 80267d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80267d6:	2300      	movs	r3, #0
 80267d8:	61fb      	str	r3, [r7, #28]
 80267da:	e16b      	b.n	8026ab4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80267dc:	2201      	movs	r2, #1
 80267de:	69fb      	ldr	r3, [r7, #28]
 80267e0:	fa02 f303 	lsl.w	r3, r2, r3
 80267e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80267e6:	683b      	ldr	r3, [r7, #0]
 80267e8:	681b      	ldr	r3, [r3, #0]
 80267ea:	697a      	ldr	r2, [r7, #20]
 80267ec:	4013      	ands	r3, r2
 80267ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80267f0:	693a      	ldr	r2, [r7, #16]
 80267f2:	697b      	ldr	r3, [r7, #20]
 80267f4:	429a      	cmp	r2, r3
 80267f6:	f040 815a 	bne.w	8026aae <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80267fa:	683b      	ldr	r3, [r7, #0]
 80267fc:	685b      	ldr	r3, [r3, #4]
 80267fe:	f003 0303 	and.w	r3, r3, #3
 8026802:	2b01      	cmp	r3, #1
 8026804:	d005      	beq.n	8026812 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8026806:	683b      	ldr	r3, [r7, #0]
 8026808:	685b      	ldr	r3, [r3, #4]
 802680a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 802680e:	2b02      	cmp	r3, #2
 8026810:	d130      	bne.n	8026874 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8026812:	687b      	ldr	r3, [r7, #4]
 8026814:	689b      	ldr	r3, [r3, #8]
 8026816:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8026818:	69fb      	ldr	r3, [r7, #28]
 802681a:	005b      	lsls	r3, r3, #1
 802681c:	2203      	movs	r2, #3
 802681e:	fa02 f303 	lsl.w	r3, r2, r3
 8026822:	43db      	mvns	r3, r3
 8026824:	69ba      	ldr	r2, [r7, #24]
 8026826:	4013      	ands	r3, r2
 8026828:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 802682a:	683b      	ldr	r3, [r7, #0]
 802682c:	68da      	ldr	r2, [r3, #12]
 802682e:	69fb      	ldr	r3, [r7, #28]
 8026830:	005b      	lsls	r3, r3, #1
 8026832:	fa02 f303 	lsl.w	r3, r2, r3
 8026836:	69ba      	ldr	r2, [r7, #24]
 8026838:	4313      	orrs	r3, r2
 802683a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 802683c:	687b      	ldr	r3, [r7, #4]
 802683e:	69ba      	ldr	r2, [r7, #24]
 8026840:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8026842:	687b      	ldr	r3, [r7, #4]
 8026844:	685b      	ldr	r3, [r3, #4]
 8026846:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8026848:	2201      	movs	r2, #1
 802684a:	69fb      	ldr	r3, [r7, #28]
 802684c:	fa02 f303 	lsl.w	r3, r2, r3
 8026850:	43db      	mvns	r3, r3
 8026852:	69ba      	ldr	r2, [r7, #24]
 8026854:	4013      	ands	r3, r2
 8026856:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8026858:	683b      	ldr	r3, [r7, #0]
 802685a:	685b      	ldr	r3, [r3, #4]
 802685c:	091b      	lsrs	r3, r3, #4
 802685e:	f003 0201 	and.w	r2, r3, #1
 8026862:	69fb      	ldr	r3, [r7, #28]
 8026864:	fa02 f303 	lsl.w	r3, r2, r3
 8026868:	69ba      	ldr	r2, [r7, #24]
 802686a:	4313      	orrs	r3, r2
 802686c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 802686e:	687b      	ldr	r3, [r7, #4]
 8026870:	69ba      	ldr	r2, [r7, #24]
 8026872:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8026874:	683b      	ldr	r3, [r7, #0]
 8026876:	685b      	ldr	r3, [r3, #4]
 8026878:	f003 0303 	and.w	r3, r3, #3
 802687c:	2b03      	cmp	r3, #3
 802687e:	d017      	beq.n	80268b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8026880:	687b      	ldr	r3, [r7, #4]
 8026882:	68db      	ldr	r3, [r3, #12]
 8026884:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8026886:	69fb      	ldr	r3, [r7, #28]
 8026888:	005b      	lsls	r3, r3, #1
 802688a:	2203      	movs	r2, #3
 802688c:	fa02 f303 	lsl.w	r3, r2, r3
 8026890:	43db      	mvns	r3, r3
 8026892:	69ba      	ldr	r2, [r7, #24]
 8026894:	4013      	ands	r3, r2
 8026896:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8026898:	683b      	ldr	r3, [r7, #0]
 802689a:	689a      	ldr	r2, [r3, #8]
 802689c:	69fb      	ldr	r3, [r7, #28]
 802689e:	005b      	lsls	r3, r3, #1
 80268a0:	fa02 f303 	lsl.w	r3, r2, r3
 80268a4:	69ba      	ldr	r2, [r7, #24]
 80268a6:	4313      	orrs	r3, r2
 80268a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80268aa:	687b      	ldr	r3, [r7, #4]
 80268ac:	69ba      	ldr	r2, [r7, #24]
 80268ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80268b0:	683b      	ldr	r3, [r7, #0]
 80268b2:	685b      	ldr	r3, [r3, #4]
 80268b4:	f003 0303 	and.w	r3, r3, #3
 80268b8:	2b02      	cmp	r3, #2
 80268ba:	d123      	bne.n	8026904 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80268bc:	69fb      	ldr	r3, [r7, #28]
 80268be:	08da      	lsrs	r2, r3, #3
 80268c0:	687b      	ldr	r3, [r7, #4]
 80268c2:	3208      	adds	r2, #8
 80268c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80268c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80268ca:	69fb      	ldr	r3, [r7, #28]
 80268cc:	f003 0307 	and.w	r3, r3, #7
 80268d0:	009b      	lsls	r3, r3, #2
 80268d2:	220f      	movs	r2, #15
 80268d4:	fa02 f303 	lsl.w	r3, r2, r3
 80268d8:	43db      	mvns	r3, r3
 80268da:	69ba      	ldr	r2, [r7, #24]
 80268dc:	4013      	ands	r3, r2
 80268de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80268e0:	683b      	ldr	r3, [r7, #0]
 80268e2:	691a      	ldr	r2, [r3, #16]
 80268e4:	69fb      	ldr	r3, [r7, #28]
 80268e6:	f003 0307 	and.w	r3, r3, #7
 80268ea:	009b      	lsls	r3, r3, #2
 80268ec:	fa02 f303 	lsl.w	r3, r2, r3
 80268f0:	69ba      	ldr	r2, [r7, #24]
 80268f2:	4313      	orrs	r3, r2
 80268f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80268f6:	69fb      	ldr	r3, [r7, #28]
 80268f8:	08da      	lsrs	r2, r3, #3
 80268fa:	687b      	ldr	r3, [r7, #4]
 80268fc:	3208      	adds	r2, #8
 80268fe:	69b9      	ldr	r1, [r7, #24]
 8026900:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8026904:	687b      	ldr	r3, [r7, #4]
 8026906:	681b      	ldr	r3, [r3, #0]
 8026908:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 802690a:	69fb      	ldr	r3, [r7, #28]
 802690c:	005b      	lsls	r3, r3, #1
 802690e:	2203      	movs	r2, #3
 8026910:	fa02 f303 	lsl.w	r3, r2, r3
 8026914:	43db      	mvns	r3, r3
 8026916:	69ba      	ldr	r2, [r7, #24]
 8026918:	4013      	ands	r3, r2
 802691a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 802691c:	683b      	ldr	r3, [r7, #0]
 802691e:	685b      	ldr	r3, [r3, #4]
 8026920:	f003 0203 	and.w	r2, r3, #3
 8026924:	69fb      	ldr	r3, [r7, #28]
 8026926:	005b      	lsls	r3, r3, #1
 8026928:	fa02 f303 	lsl.w	r3, r2, r3
 802692c:	69ba      	ldr	r2, [r7, #24]
 802692e:	4313      	orrs	r3, r2
 8026930:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8026932:	687b      	ldr	r3, [r7, #4]
 8026934:	69ba      	ldr	r2, [r7, #24]
 8026936:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8026938:	683b      	ldr	r3, [r7, #0]
 802693a:	685b      	ldr	r3, [r3, #4]
 802693c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8026940:	2b00      	cmp	r3, #0
 8026942:	f000 80b4 	beq.w	8026aae <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8026946:	2300      	movs	r3, #0
 8026948:	60fb      	str	r3, [r7, #12]
 802694a:	4b60      	ldr	r3, [pc, #384]	; (8026acc <HAL_GPIO_Init+0x30c>)
 802694c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802694e:	4a5f      	ldr	r2, [pc, #380]	; (8026acc <HAL_GPIO_Init+0x30c>)
 8026950:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8026954:	6453      	str	r3, [r2, #68]	; 0x44
 8026956:	4b5d      	ldr	r3, [pc, #372]	; (8026acc <HAL_GPIO_Init+0x30c>)
 8026958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802695a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 802695e:	60fb      	str	r3, [r7, #12]
 8026960:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8026962:	4a5b      	ldr	r2, [pc, #364]	; (8026ad0 <HAL_GPIO_Init+0x310>)
 8026964:	69fb      	ldr	r3, [r7, #28]
 8026966:	089b      	lsrs	r3, r3, #2
 8026968:	3302      	adds	r3, #2
 802696a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 802696e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8026970:	69fb      	ldr	r3, [r7, #28]
 8026972:	f003 0303 	and.w	r3, r3, #3
 8026976:	009b      	lsls	r3, r3, #2
 8026978:	220f      	movs	r2, #15
 802697a:	fa02 f303 	lsl.w	r3, r2, r3
 802697e:	43db      	mvns	r3, r3
 8026980:	69ba      	ldr	r2, [r7, #24]
 8026982:	4013      	ands	r3, r2
 8026984:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8026986:	687b      	ldr	r3, [r7, #4]
 8026988:	4a52      	ldr	r2, [pc, #328]	; (8026ad4 <HAL_GPIO_Init+0x314>)
 802698a:	4293      	cmp	r3, r2
 802698c:	d02b      	beq.n	80269e6 <HAL_GPIO_Init+0x226>
 802698e:	687b      	ldr	r3, [r7, #4]
 8026990:	4a51      	ldr	r2, [pc, #324]	; (8026ad8 <HAL_GPIO_Init+0x318>)
 8026992:	4293      	cmp	r3, r2
 8026994:	d025      	beq.n	80269e2 <HAL_GPIO_Init+0x222>
 8026996:	687b      	ldr	r3, [r7, #4]
 8026998:	4a50      	ldr	r2, [pc, #320]	; (8026adc <HAL_GPIO_Init+0x31c>)
 802699a:	4293      	cmp	r3, r2
 802699c:	d01f      	beq.n	80269de <HAL_GPIO_Init+0x21e>
 802699e:	687b      	ldr	r3, [r7, #4]
 80269a0:	4a4f      	ldr	r2, [pc, #316]	; (8026ae0 <HAL_GPIO_Init+0x320>)
 80269a2:	4293      	cmp	r3, r2
 80269a4:	d019      	beq.n	80269da <HAL_GPIO_Init+0x21a>
 80269a6:	687b      	ldr	r3, [r7, #4]
 80269a8:	4a4e      	ldr	r2, [pc, #312]	; (8026ae4 <HAL_GPIO_Init+0x324>)
 80269aa:	4293      	cmp	r3, r2
 80269ac:	d013      	beq.n	80269d6 <HAL_GPIO_Init+0x216>
 80269ae:	687b      	ldr	r3, [r7, #4]
 80269b0:	4a4d      	ldr	r2, [pc, #308]	; (8026ae8 <HAL_GPIO_Init+0x328>)
 80269b2:	4293      	cmp	r3, r2
 80269b4:	d00d      	beq.n	80269d2 <HAL_GPIO_Init+0x212>
 80269b6:	687b      	ldr	r3, [r7, #4]
 80269b8:	4a4c      	ldr	r2, [pc, #304]	; (8026aec <HAL_GPIO_Init+0x32c>)
 80269ba:	4293      	cmp	r3, r2
 80269bc:	d007      	beq.n	80269ce <HAL_GPIO_Init+0x20e>
 80269be:	687b      	ldr	r3, [r7, #4]
 80269c0:	4a4b      	ldr	r2, [pc, #300]	; (8026af0 <HAL_GPIO_Init+0x330>)
 80269c2:	4293      	cmp	r3, r2
 80269c4:	d101      	bne.n	80269ca <HAL_GPIO_Init+0x20a>
 80269c6:	2307      	movs	r3, #7
 80269c8:	e00e      	b.n	80269e8 <HAL_GPIO_Init+0x228>
 80269ca:	2308      	movs	r3, #8
 80269cc:	e00c      	b.n	80269e8 <HAL_GPIO_Init+0x228>
 80269ce:	2306      	movs	r3, #6
 80269d0:	e00a      	b.n	80269e8 <HAL_GPIO_Init+0x228>
 80269d2:	2305      	movs	r3, #5
 80269d4:	e008      	b.n	80269e8 <HAL_GPIO_Init+0x228>
 80269d6:	2304      	movs	r3, #4
 80269d8:	e006      	b.n	80269e8 <HAL_GPIO_Init+0x228>
 80269da:	2303      	movs	r3, #3
 80269dc:	e004      	b.n	80269e8 <HAL_GPIO_Init+0x228>
 80269de:	2302      	movs	r3, #2
 80269e0:	e002      	b.n	80269e8 <HAL_GPIO_Init+0x228>
 80269e2:	2301      	movs	r3, #1
 80269e4:	e000      	b.n	80269e8 <HAL_GPIO_Init+0x228>
 80269e6:	2300      	movs	r3, #0
 80269e8:	69fa      	ldr	r2, [r7, #28]
 80269ea:	f002 0203 	and.w	r2, r2, #3
 80269ee:	0092      	lsls	r2, r2, #2
 80269f0:	4093      	lsls	r3, r2
 80269f2:	69ba      	ldr	r2, [r7, #24]
 80269f4:	4313      	orrs	r3, r2
 80269f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80269f8:	4935      	ldr	r1, [pc, #212]	; (8026ad0 <HAL_GPIO_Init+0x310>)
 80269fa:	69fb      	ldr	r3, [r7, #28]
 80269fc:	089b      	lsrs	r3, r3, #2
 80269fe:	3302      	adds	r3, #2
 8026a00:	69ba      	ldr	r2, [r7, #24]
 8026a02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8026a06:	4b3b      	ldr	r3, [pc, #236]	; (8026af4 <HAL_GPIO_Init+0x334>)
 8026a08:	681b      	ldr	r3, [r3, #0]
 8026a0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8026a0c:	693b      	ldr	r3, [r7, #16]
 8026a0e:	43db      	mvns	r3, r3
 8026a10:	69ba      	ldr	r2, [r7, #24]
 8026a12:	4013      	ands	r3, r2
 8026a14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8026a16:	683b      	ldr	r3, [r7, #0]
 8026a18:	685b      	ldr	r3, [r3, #4]
 8026a1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8026a1e:	2b00      	cmp	r3, #0
 8026a20:	d003      	beq.n	8026a2a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8026a22:	69ba      	ldr	r2, [r7, #24]
 8026a24:	693b      	ldr	r3, [r7, #16]
 8026a26:	4313      	orrs	r3, r2
 8026a28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8026a2a:	4a32      	ldr	r2, [pc, #200]	; (8026af4 <HAL_GPIO_Init+0x334>)
 8026a2c:	69bb      	ldr	r3, [r7, #24]
 8026a2e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8026a30:	4b30      	ldr	r3, [pc, #192]	; (8026af4 <HAL_GPIO_Init+0x334>)
 8026a32:	685b      	ldr	r3, [r3, #4]
 8026a34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8026a36:	693b      	ldr	r3, [r7, #16]
 8026a38:	43db      	mvns	r3, r3
 8026a3a:	69ba      	ldr	r2, [r7, #24]
 8026a3c:	4013      	ands	r3, r2
 8026a3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8026a40:	683b      	ldr	r3, [r7, #0]
 8026a42:	685b      	ldr	r3, [r3, #4]
 8026a44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8026a48:	2b00      	cmp	r3, #0
 8026a4a:	d003      	beq.n	8026a54 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8026a4c:	69ba      	ldr	r2, [r7, #24]
 8026a4e:	693b      	ldr	r3, [r7, #16]
 8026a50:	4313      	orrs	r3, r2
 8026a52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8026a54:	4a27      	ldr	r2, [pc, #156]	; (8026af4 <HAL_GPIO_Init+0x334>)
 8026a56:	69bb      	ldr	r3, [r7, #24]
 8026a58:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8026a5a:	4b26      	ldr	r3, [pc, #152]	; (8026af4 <HAL_GPIO_Init+0x334>)
 8026a5c:	689b      	ldr	r3, [r3, #8]
 8026a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8026a60:	693b      	ldr	r3, [r7, #16]
 8026a62:	43db      	mvns	r3, r3
 8026a64:	69ba      	ldr	r2, [r7, #24]
 8026a66:	4013      	ands	r3, r2
 8026a68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8026a6a:	683b      	ldr	r3, [r7, #0]
 8026a6c:	685b      	ldr	r3, [r3, #4]
 8026a6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8026a72:	2b00      	cmp	r3, #0
 8026a74:	d003      	beq.n	8026a7e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8026a76:	69ba      	ldr	r2, [r7, #24]
 8026a78:	693b      	ldr	r3, [r7, #16]
 8026a7a:	4313      	orrs	r3, r2
 8026a7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8026a7e:	4a1d      	ldr	r2, [pc, #116]	; (8026af4 <HAL_GPIO_Init+0x334>)
 8026a80:	69bb      	ldr	r3, [r7, #24]
 8026a82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8026a84:	4b1b      	ldr	r3, [pc, #108]	; (8026af4 <HAL_GPIO_Init+0x334>)
 8026a86:	68db      	ldr	r3, [r3, #12]
 8026a88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8026a8a:	693b      	ldr	r3, [r7, #16]
 8026a8c:	43db      	mvns	r3, r3
 8026a8e:	69ba      	ldr	r2, [r7, #24]
 8026a90:	4013      	ands	r3, r2
 8026a92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8026a94:	683b      	ldr	r3, [r7, #0]
 8026a96:	685b      	ldr	r3, [r3, #4]
 8026a98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8026a9c:	2b00      	cmp	r3, #0
 8026a9e:	d003      	beq.n	8026aa8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8026aa0:	69ba      	ldr	r2, [r7, #24]
 8026aa2:	693b      	ldr	r3, [r7, #16]
 8026aa4:	4313      	orrs	r3, r2
 8026aa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8026aa8:	4a12      	ldr	r2, [pc, #72]	; (8026af4 <HAL_GPIO_Init+0x334>)
 8026aaa:	69bb      	ldr	r3, [r7, #24]
 8026aac:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8026aae:	69fb      	ldr	r3, [r7, #28]
 8026ab0:	3301      	adds	r3, #1
 8026ab2:	61fb      	str	r3, [r7, #28]
 8026ab4:	69fb      	ldr	r3, [r7, #28]
 8026ab6:	2b0f      	cmp	r3, #15
 8026ab8:	f67f ae90 	bls.w	80267dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8026abc:	bf00      	nop
 8026abe:	bf00      	nop
 8026ac0:	3724      	adds	r7, #36	; 0x24
 8026ac2:	46bd      	mov	sp, r7
 8026ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026ac8:	4770      	bx	lr
 8026aca:	bf00      	nop
 8026acc:	40023800 	.word	0x40023800
 8026ad0:	40013800 	.word	0x40013800
 8026ad4:	40020000 	.word	0x40020000
 8026ad8:	40020400 	.word	0x40020400
 8026adc:	40020800 	.word	0x40020800
 8026ae0:	40020c00 	.word	0x40020c00
 8026ae4:	40021000 	.word	0x40021000
 8026ae8:	40021400 	.word	0x40021400
 8026aec:	40021800 	.word	0x40021800
 8026af0:	40021c00 	.word	0x40021c00
 8026af4:	40013c00 	.word	0x40013c00

08026af8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8026af8:	b480      	push	{r7}
 8026afa:	b083      	sub	sp, #12
 8026afc:	af00      	add	r7, sp, #0
 8026afe:	6078      	str	r0, [r7, #4]
 8026b00:	460b      	mov	r3, r1
 8026b02:	807b      	strh	r3, [r7, #2]
 8026b04:	4613      	mov	r3, r2
 8026b06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8026b08:	787b      	ldrb	r3, [r7, #1]
 8026b0a:	2b00      	cmp	r3, #0
 8026b0c:	d003      	beq.n	8026b16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8026b0e:	887a      	ldrh	r2, [r7, #2]
 8026b10:	687b      	ldr	r3, [r7, #4]
 8026b12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8026b14:	e003      	b.n	8026b1e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8026b16:	887b      	ldrh	r3, [r7, #2]
 8026b18:	041a      	lsls	r2, r3, #16
 8026b1a:	687b      	ldr	r3, [r7, #4]
 8026b1c:	619a      	str	r2, [r3, #24]
}
 8026b1e:	bf00      	nop
 8026b20:	370c      	adds	r7, #12
 8026b22:	46bd      	mov	sp, r7
 8026b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026b28:	4770      	bx	lr
	...

08026b2c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8026b2c:	b580      	push	{r7, lr}
 8026b2e:	b082      	sub	sp, #8
 8026b30:	af00      	add	r7, sp, #0
 8026b32:	4603      	mov	r3, r0
 8026b34:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8026b36:	4b08      	ldr	r3, [pc, #32]	; (8026b58 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8026b38:	695a      	ldr	r2, [r3, #20]
 8026b3a:	88fb      	ldrh	r3, [r7, #6]
 8026b3c:	4013      	ands	r3, r2
 8026b3e:	2b00      	cmp	r3, #0
 8026b40:	d006      	beq.n	8026b50 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8026b42:	4a05      	ldr	r2, [pc, #20]	; (8026b58 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8026b44:	88fb      	ldrh	r3, [r7, #6]
 8026b46:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8026b48:	88fb      	ldrh	r3, [r7, #6]
 8026b4a:	4618      	mov	r0, r3
 8026b4c:	f7ef f9cc 	bl	8015ee8 <HAL_GPIO_EXTI_Callback>
  }
}
 8026b50:	bf00      	nop
 8026b52:	3708      	adds	r7, #8
 8026b54:	46bd      	mov	sp, r7
 8026b56:	bd80      	pop	{r7, pc}
 8026b58:	40013c00 	.word	0x40013c00

08026b5c <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8026b5c:	b480      	push	{r7}
 8026b5e:	b083      	sub	sp, #12
 8026b60:	af00      	add	r7, sp, #0
 8026b62:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8026b64:	687b      	ldr	r3, [r7, #4]
 8026b66:	681b      	ldr	r3, [r3, #0]
 8026b68:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8026b6c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8026b6e:	2300      	movs	r3, #0
}
 8026b70:	4618      	mov	r0, r3
 8026b72:	370c      	adds	r7, #12
 8026b74:	46bd      	mov	sp, r7
 8026b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026b7a:	4770      	bx	lr

08026b7c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8026b7c:	b580      	push	{r7, lr}
 8026b7e:	b086      	sub	sp, #24
 8026b80:	af00      	add	r7, sp, #0
 8026b82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8026b84:	687b      	ldr	r3, [r7, #4]
 8026b86:	2b00      	cmp	r3, #0
 8026b88:	d101      	bne.n	8026b8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8026b8a:	2301      	movs	r3, #1
 8026b8c:	e264      	b.n	8027058 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8026b8e:	687b      	ldr	r3, [r7, #4]
 8026b90:	681b      	ldr	r3, [r3, #0]
 8026b92:	f003 0301 	and.w	r3, r3, #1
 8026b96:	2b00      	cmp	r3, #0
 8026b98:	d075      	beq.n	8026c86 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8026b9a:	4ba3      	ldr	r3, [pc, #652]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026b9c:	689b      	ldr	r3, [r3, #8]
 8026b9e:	f003 030c 	and.w	r3, r3, #12
 8026ba2:	2b04      	cmp	r3, #4
 8026ba4:	d00c      	beq.n	8026bc0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8026ba6:	4ba0      	ldr	r3, [pc, #640]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026ba8:	689b      	ldr	r3, [r3, #8]
 8026baa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8026bae:	2b08      	cmp	r3, #8
 8026bb0:	d112      	bne.n	8026bd8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8026bb2:	4b9d      	ldr	r3, [pc, #628]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026bb4:	685b      	ldr	r3, [r3, #4]
 8026bb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8026bba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8026bbe:	d10b      	bne.n	8026bd8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8026bc0:	4b99      	ldr	r3, [pc, #612]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026bc2:	681b      	ldr	r3, [r3, #0]
 8026bc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8026bc8:	2b00      	cmp	r3, #0
 8026bca:	d05b      	beq.n	8026c84 <HAL_RCC_OscConfig+0x108>
 8026bcc:	687b      	ldr	r3, [r7, #4]
 8026bce:	685b      	ldr	r3, [r3, #4]
 8026bd0:	2b00      	cmp	r3, #0
 8026bd2:	d157      	bne.n	8026c84 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8026bd4:	2301      	movs	r3, #1
 8026bd6:	e23f      	b.n	8027058 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8026bd8:	687b      	ldr	r3, [r7, #4]
 8026bda:	685b      	ldr	r3, [r3, #4]
 8026bdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8026be0:	d106      	bne.n	8026bf0 <HAL_RCC_OscConfig+0x74>
 8026be2:	4b91      	ldr	r3, [pc, #580]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026be4:	681b      	ldr	r3, [r3, #0]
 8026be6:	4a90      	ldr	r2, [pc, #576]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026be8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8026bec:	6013      	str	r3, [r2, #0]
 8026bee:	e01d      	b.n	8026c2c <HAL_RCC_OscConfig+0xb0>
 8026bf0:	687b      	ldr	r3, [r7, #4]
 8026bf2:	685b      	ldr	r3, [r3, #4]
 8026bf4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8026bf8:	d10c      	bne.n	8026c14 <HAL_RCC_OscConfig+0x98>
 8026bfa:	4b8b      	ldr	r3, [pc, #556]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026bfc:	681b      	ldr	r3, [r3, #0]
 8026bfe:	4a8a      	ldr	r2, [pc, #552]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026c00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8026c04:	6013      	str	r3, [r2, #0]
 8026c06:	4b88      	ldr	r3, [pc, #544]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026c08:	681b      	ldr	r3, [r3, #0]
 8026c0a:	4a87      	ldr	r2, [pc, #540]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026c0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8026c10:	6013      	str	r3, [r2, #0]
 8026c12:	e00b      	b.n	8026c2c <HAL_RCC_OscConfig+0xb0>
 8026c14:	4b84      	ldr	r3, [pc, #528]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026c16:	681b      	ldr	r3, [r3, #0]
 8026c18:	4a83      	ldr	r2, [pc, #524]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026c1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8026c1e:	6013      	str	r3, [r2, #0]
 8026c20:	4b81      	ldr	r3, [pc, #516]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026c22:	681b      	ldr	r3, [r3, #0]
 8026c24:	4a80      	ldr	r2, [pc, #512]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026c26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8026c2a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8026c2c:	687b      	ldr	r3, [r7, #4]
 8026c2e:	685b      	ldr	r3, [r3, #4]
 8026c30:	2b00      	cmp	r3, #0
 8026c32:	d013      	beq.n	8026c5c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8026c34:	f7fd fd16 	bl	8024664 <HAL_GetTick>
 8026c38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8026c3a:	e008      	b.n	8026c4e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8026c3c:	f7fd fd12 	bl	8024664 <HAL_GetTick>
 8026c40:	4602      	mov	r2, r0
 8026c42:	693b      	ldr	r3, [r7, #16]
 8026c44:	1ad3      	subs	r3, r2, r3
 8026c46:	2b64      	cmp	r3, #100	; 0x64
 8026c48:	d901      	bls.n	8026c4e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8026c4a:	2303      	movs	r3, #3
 8026c4c:	e204      	b.n	8027058 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8026c4e:	4b76      	ldr	r3, [pc, #472]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026c50:	681b      	ldr	r3, [r3, #0]
 8026c52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8026c56:	2b00      	cmp	r3, #0
 8026c58:	d0f0      	beq.n	8026c3c <HAL_RCC_OscConfig+0xc0>
 8026c5a:	e014      	b.n	8026c86 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8026c5c:	f7fd fd02 	bl	8024664 <HAL_GetTick>
 8026c60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8026c62:	e008      	b.n	8026c76 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8026c64:	f7fd fcfe 	bl	8024664 <HAL_GetTick>
 8026c68:	4602      	mov	r2, r0
 8026c6a:	693b      	ldr	r3, [r7, #16]
 8026c6c:	1ad3      	subs	r3, r2, r3
 8026c6e:	2b64      	cmp	r3, #100	; 0x64
 8026c70:	d901      	bls.n	8026c76 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8026c72:	2303      	movs	r3, #3
 8026c74:	e1f0      	b.n	8027058 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8026c76:	4b6c      	ldr	r3, [pc, #432]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026c78:	681b      	ldr	r3, [r3, #0]
 8026c7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8026c7e:	2b00      	cmp	r3, #0
 8026c80:	d1f0      	bne.n	8026c64 <HAL_RCC_OscConfig+0xe8>
 8026c82:	e000      	b.n	8026c86 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8026c84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8026c86:	687b      	ldr	r3, [r7, #4]
 8026c88:	681b      	ldr	r3, [r3, #0]
 8026c8a:	f003 0302 	and.w	r3, r3, #2
 8026c8e:	2b00      	cmp	r3, #0
 8026c90:	d063      	beq.n	8026d5a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8026c92:	4b65      	ldr	r3, [pc, #404]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026c94:	689b      	ldr	r3, [r3, #8]
 8026c96:	f003 030c 	and.w	r3, r3, #12
 8026c9a:	2b00      	cmp	r3, #0
 8026c9c:	d00b      	beq.n	8026cb6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8026c9e:	4b62      	ldr	r3, [pc, #392]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026ca0:	689b      	ldr	r3, [r3, #8]
 8026ca2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8026ca6:	2b08      	cmp	r3, #8
 8026ca8:	d11c      	bne.n	8026ce4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8026caa:	4b5f      	ldr	r3, [pc, #380]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026cac:	685b      	ldr	r3, [r3, #4]
 8026cae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8026cb2:	2b00      	cmp	r3, #0
 8026cb4:	d116      	bne.n	8026ce4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8026cb6:	4b5c      	ldr	r3, [pc, #368]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026cb8:	681b      	ldr	r3, [r3, #0]
 8026cba:	f003 0302 	and.w	r3, r3, #2
 8026cbe:	2b00      	cmp	r3, #0
 8026cc0:	d005      	beq.n	8026cce <HAL_RCC_OscConfig+0x152>
 8026cc2:	687b      	ldr	r3, [r7, #4]
 8026cc4:	68db      	ldr	r3, [r3, #12]
 8026cc6:	2b01      	cmp	r3, #1
 8026cc8:	d001      	beq.n	8026cce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8026cca:	2301      	movs	r3, #1
 8026ccc:	e1c4      	b.n	8027058 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8026cce:	4b56      	ldr	r3, [pc, #344]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026cd0:	681b      	ldr	r3, [r3, #0]
 8026cd2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8026cd6:	687b      	ldr	r3, [r7, #4]
 8026cd8:	691b      	ldr	r3, [r3, #16]
 8026cda:	00db      	lsls	r3, r3, #3
 8026cdc:	4952      	ldr	r1, [pc, #328]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026cde:	4313      	orrs	r3, r2
 8026ce0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8026ce2:	e03a      	b.n	8026d5a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8026ce4:	687b      	ldr	r3, [r7, #4]
 8026ce6:	68db      	ldr	r3, [r3, #12]
 8026ce8:	2b00      	cmp	r3, #0
 8026cea:	d020      	beq.n	8026d2e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8026cec:	4b4f      	ldr	r3, [pc, #316]	; (8026e2c <HAL_RCC_OscConfig+0x2b0>)
 8026cee:	2201      	movs	r2, #1
 8026cf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8026cf2:	f7fd fcb7 	bl	8024664 <HAL_GetTick>
 8026cf6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8026cf8:	e008      	b.n	8026d0c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8026cfa:	f7fd fcb3 	bl	8024664 <HAL_GetTick>
 8026cfe:	4602      	mov	r2, r0
 8026d00:	693b      	ldr	r3, [r7, #16]
 8026d02:	1ad3      	subs	r3, r2, r3
 8026d04:	2b02      	cmp	r3, #2
 8026d06:	d901      	bls.n	8026d0c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8026d08:	2303      	movs	r3, #3
 8026d0a:	e1a5      	b.n	8027058 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8026d0c:	4b46      	ldr	r3, [pc, #280]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026d0e:	681b      	ldr	r3, [r3, #0]
 8026d10:	f003 0302 	and.w	r3, r3, #2
 8026d14:	2b00      	cmp	r3, #0
 8026d16:	d0f0      	beq.n	8026cfa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8026d18:	4b43      	ldr	r3, [pc, #268]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026d1a:	681b      	ldr	r3, [r3, #0]
 8026d1c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8026d20:	687b      	ldr	r3, [r7, #4]
 8026d22:	691b      	ldr	r3, [r3, #16]
 8026d24:	00db      	lsls	r3, r3, #3
 8026d26:	4940      	ldr	r1, [pc, #256]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026d28:	4313      	orrs	r3, r2
 8026d2a:	600b      	str	r3, [r1, #0]
 8026d2c:	e015      	b.n	8026d5a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8026d2e:	4b3f      	ldr	r3, [pc, #252]	; (8026e2c <HAL_RCC_OscConfig+0x2b0>)
 8026d30:	2200      	movs	r2, #0
 8026d32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8026d34:	f7fd fc96 	bl	8024664 <HAL_GetTick>
 8026d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8026d3a:	e008      	b.n	8026d4e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8026d3c:	f7fd fc92 	bl	8024664 <HAL_GetTick>
 8026d40:	4602      	mov	r2, r0
 8026d42:	693b      	ldr	r3, [r7, #16]
 8026d44:	1ad3      	subs	r3, r2, r3
 8026d46:	2b02      	cmp	r3, #2
 8026d48:	d901      	bls.n	8026d4e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8026d4a:	2303      	movs	r3, #3
 8026d4c:	e184      	b.n	8027058 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8026d4e:	4b36      	ldr	r3, [pc, #216]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026d50:	681b      	ldr	r3, [r3, #0]
 8026d52:	f003 0302 	and.w	r3, r3, #2
 8026d56:	2b00      	cmp	r3, #0
 8026d58:	d1f0      	bne.n	8026d3c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8026d5a:	687b      	ldr	r3, [r7, #4]
 8026d5c:	681b      	ldr	r3, [r3, #0]
 8026d5e:	f003 0308 	and.w	r3, r3, #8
 8026d62:	2b00      	cmp	r3, #0
 8026d64:	d030      	beq.n	8026dc8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8026d66:	687b      	ldr	r3, [r7, #4]
 8026d68:	695b      	ldr	r3, [r3, #20]
 8026d6a:	2b00      	cmp	r3, #0
 8026d6c:	d016      	beq.n	8026d9c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8026d6e:	4b30      	ldr	r3, [pc, #192]	; (8026e30 <HAL_RCC_OscConfig+0x2b4>)
 8026d70:	2201      	movs	r2, #1
 8026d72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8026d74:	f7fd fc76 	bl	8024664 <HAL_GetTick>
 8026d78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8026d7a:	e008      	b.n	8026d8e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8026d7c:	f7fd fc72 	bl	8024664 <HAL_GetTick>
 8026d80:	4602      	mov	r2, r0
 8026d82:	693b      	ldr	r3, [r7, #16]
 8026d84:	1ad3      	subs	r3, r2, r3
 8026d86:	2b02      	cmp	r3, #2
 8026d88:	d901      	bls.n	8026d8e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8026d8a:	2303      	movs	r3, #3
 8026d8c:	e164      	b.n	8027058 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8026d8e:	4b26      	ldr	r3, [pc, #152]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026d90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8026d92:	f003 0302 	and.w	r3, r3, #2
 8026d96:	2b00      	cmp	r3, #0
 8026d98:	d0f0      	beq.n	8026d7c <HAL_RCC_OscConfig+0x200>
 8026d9a:	e015      	b.n	8026dc8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8026d9c:	4b24      	ldr	r3, [pc, #144]	; (8026e30 <HAL_RCC_OscConfig+0x2b4>)
 8026d9e:	2200      	movs	r2, #0
 8026da0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8026da2:	f7fd fc5f 	bl	8024664 <HAL_GetTick>
 8026da6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8026da8:	e008      	b.n	8026dbc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8026daa:	f7fd fc5b 	bl	8024664 <HAL_GetTick>
 8026dae:	4602      	mov	r2, r0
 8026db0:	693b      	ldr	r3, [r7, #16]
 8026db2:	1ad3      	subs	r3, r2, r3
 8026db4:	2b02      	cmp	r3, #2
 8026db6:	d901      	bls.n	8026dbc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8026db8:	2303      	movs	r3, #3
 8026dba:	e14d      	b.n	8027058 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8026dbc:	4b1a      	ldr	r3, [pc, #104]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026dbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8026dc0:	f003 0302 	and.w	r3, r3, #2
 8026dc4:	2b00      	cmp	r3, #0
 8026dc6:	d1f0      	bne.n	8026daa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8026dc8:	687b      	ldr	r3, [r7, #4]
 8026dca:	681b      	ldr	r3, [r3, #0]
 8026dcc:	f003 0304 	and.w	r3, r3, #4
 8026dd0:	2b00      	cmp	r3, #0
 8026dd2:	f000 80a0 	beq.w	8026f16 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8026dd6:	2300      	movs	r3, #0
 8026dd8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8026dda:	4b13      	ldr	r3, [pc, #76]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8026dde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8026de2:	2b00      	cmp	r3, #0
 8026de4:	d10f      	bne.n	8026e06 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8026de6:	2300      	movs	r3, #0
 8026de8:	60bb      	str	r3, [r7, #8]
 8026dea:	4b0f      	ldr	r3, [pc, #60]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8026dee:	4a0e      	ldr	r2, [pc, #56]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026df0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8026df4:	6413      	str	r3, [r2, #64]	; 0x40
 8026df6:	4b0c      	ldr	r3, [pc, #48]	; (8026e28 <HAL_RCC_OscConfig+0x2ac>)
 8026df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8026dfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8026dfe:	60bb      	str	r3, [r7, #8]
 8026e00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8026e02:	2301      	movs	r3, #1
 8026e04:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8026e06:	4b0b      	ldr	r3, [pc, #44]	; (8026e34 <HAL_RCC_OscConfig+0x2b8>)
 8026e08:	681b      	ldr	r3, [r3, #0]
 8026e0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8026e0e:	2b00      	cmp	r3, #0
 8026e10:	d121      	bne.n	8026e56 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8026e12:	4b08      	ldr	r3, [pc, #32]	; (8026e34 <HAL_RCC_OscConfig+0x2b8>)
 8026e14:	681b      	ldr	r3, [r3, #0]
 8026e16:	4a07      	ldr	r2, [pc, #28]	; (8026e34 <HAL_RCC_OscConfig+0x2b8>)
 8026e18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8026e1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8026e1e:	f7fd fc21 	bl	8024664 <HAL_GetTick>
 8026e22:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8026e24:	e011      	b.n	8026e4a <HAL_RCC_OscConfig+0x2ce>
 8026e26:	bf00      	nop
 8026e28:	40023800 	.word	0x40023800
 8026e2c:	42470000 	.word	0x42470000
 8026e30:	42470e80 	.word	0x42470e80
 8026e34:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8026e38:	f7fd fc14 	bl	8024664 <HAL_GetTick>
 8026e3c:	4602      	mov	r2, r0
 8026e3e:	693b      	ldr	r3, [r7, #16]
 8026e40:	1ad3      	subs	r3, r2, r3
 8026e42:	2b02      	cmp	r3, #2
 8026e44:	d901      	bls.n	8026e4a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8026e46:	2303      	movs	r3, #3
 8026e48:	e106      	b.n	8027058 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8026e4a:	4b85      	ldr	r3, [pc, #532]	; (8027060 <HAL_RCC_OscConfig+0x4e4>)
 8026e4c:	681b      	ldr	r3, [r3, #0]
 8026e4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8026e52:	2b00      	cmp	r3, #0
 8026e54:	d0f0      	beq.n	8026e38 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8026e56:	687b      	ldr	r3, [r7, #4]
 8026e58:	689b      	ldr	r3, [r3, #8]
 8026e5a:	2b01      	cmp	r3, #1
 8026e5c:	d106      	bne.n	8026e6c <HAL_RCC_OscConfig+0x2f0>
 8026e5e:	4b81      	ldr	r3, [pc, #516]	; (8027064 <HAL_RCC_OscConfig+0x4e8>)
 8026e60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8026e62:	4a80      	ldr	r2, [pc, #512]	; (8027064 <HAL_RCC_OscConfig+0x4e8>)
 8026e64:	f043 0301 	orr.w	r3, r3, #1
 8026e68:	6713      	str	r3, [r2, #112]	; 0x70
 8026e6a:	e01c      	b.n	8026ea6 <HAL_RCC_OscConfig+0x32a>
 8026e6c:	687b      	ldr	r3, [r7, #4]
 8026e6e:	689b      	ldr	r3, [r3, #8]
 8026e70:	2b05      	cmp	r3, #5
 8026e72:	d10c      	bne.n	8026e8e <HAL_RCC_OscConfig+0x312>
 8026e74:	4b7b      	ldr	r3, [pc, #492]	; (8027064 <HAL_RCC_OscConfig+0x4e8>)
 8026e76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8026e78:	4a7a      	ldr	r2, [pc, #488]	; (8027064 <HAL_RCC_OscConfig+0x4e8>)
 8026e7a:	f043 0304 	orr.w	r3, r3, #4
 8026e7e:	6713      	str	r3, [r2, #112]	; 0x70
 8026e80:	4b78      	ldr	r3, [pc, #480]	; (8027064 <HAL_RCC_OscConfig+0x4e8>)
 8026e82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8026e84:	4a77      	ldr	r2, [pc, #476]	; (8027064 <HAL_RCC_OscConfig+0x4e8>)
 8026e86:	f043 0301 	orr.w	r3, r3, #1
 8026e8a:	6713      	str	r3, [r2, #112]	; 0x70
 8026e8c:	e00b      	b.n	8026ea6 <HAL_RCC_OscConfig+0x32a>
 8026e8e:	4b75      	ldr	r3, [pc, #468]	; (8027064 <HAL_RCC_OscConfig+0x4e8>)
 8026e90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8026e92:	4a74      	ldr	r2, [pc, #464]	; (8027064 <HAL_RCC_OscConfig+0x4e8>)
 8026e94:	f023 0301 	bic.w	r3, r3, #1
 8026e98:	6713      	str	r3, [r2, #112]	; 0x70
 8026e9a:	4b72      	ldr	r3, [pc, #456]	; (8027064 <HAL_RCC_OscConfig+0x4e8>)
 8026e9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8026e9e:	4a71      	ldr	r2, [pc, #452]	; (8027064 <HAL_RCC_OscConfig+0x4e8>)
 8026ea0:	f023 0304 	bic.w	r3, r3, #4
 8026ea4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8026ea6:	687b      	ldr	r3, [r7, #4]
 8026ea8:	689b      	ldr	r3, [r3, #8]
 8026eaa:	2b00      	cmp	r3, #0
 8026eac:	d015      	beq.n	8026eda <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8026eae:	f7fd fbd9 	bl	8024664 <HAL_GetTick>
 8026eb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8026eb4:	e00a      	b.n	8026ecc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8026eb6:	f7fd fbd5 	bl	8024664 <HAL_GetTick>
 8026eba:	4602      	mov	r2, r0
 8026ebc:	693b      	ldr	r3, [r7, #16]
 8026ebe:	1ad3      	subs	r3, r2, r3
 8026ec0:	f241 3288 	movw	r2, #5000	; 0x1388
 8026ec4:	4293      	cmp	r3, r2
 8026ec6:	d901      	bls.n	8026ecc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8026ec8:	2303      	movs	r3, #3
 8026eca:	e0c5      	b.n	8027058 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8026ecc:	4b65      	ldr	r3, [pc, #404]	; (8027064 <HAL_RCC_OscConfig+0x4e8>)
 8026ece:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8026ed0:	f003 0302 	and.w	r3, r3, #2
 8026ed4:	2b00      	cmp	r3, #0
 8026ed6:	d0ee      	beq.n	8026eb6 <HAL_RCC_OscConfig+0x33a>
 8026ed8:	e014      	b.n	8026f04 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8026eda:	f7fd fbc3 	bl	8024664 <HAL_GetTick>
 8026ede:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8026ee0:	e00a      	b.n	8026ef8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8026ee2:	f7fd fbbf 	bl	8024664 <HAL_GetTick>
 8026ee6:	4602      	mov	r2, r0
 8026ee8:	693b      	ldr	r3, [r7, #16]
 8026eea:	1ad3      	subs	r3, r2, r3
 8026eec:	f241 3288 	movw	r2, #5000	; 0x1388
 8026ef0:	4293      	cmp	r3, r2
 8026ef2:	d901      	bls.n	8026ef8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8026ef4:	2303      	movs	r3, #3
 8026ef6:	e0af      	b.n	8027058 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8026ef8:	4b5a      	ldr	r3, [pc, #360]	; (8027064 <HAL_RCC_OscConfig+0x4e8>)
 8026efa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8026efc:	f003 0302 	and.w	r3, r3, #2
 8026f00:	2b00      	cmp	r3, #0
 8026f02:	d1ee      	bne.n	8026ee2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8026f04:	7dfb      	ldrb	r3, [r7, #23]
 8026f06:	2b01      	cmp	r3, #1
 8026f08:	d105      	bne.n	8026f16 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8026f0a:	4b56      	ldr	r3, [pc, #344]	; (8027064 <HAL_RCC_OscConfig+0x4e8>)
 8026f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8026f0e:	4a55      	ldr	r2, [pc, #340]	; (8027064 <HAL_RCC_OscConfig+0x4e8>)
 8026f10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8026f14:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8026f16:	687b      	ldr	r3, [r7, #4]
 8026f18:	699b      	ldr	r3, [r3, #24]
 8026f1a:	2b00      	cmp	r3, #0
 8026f1c:	f000 809b 	beq.w	8027056 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8026f20:	4b50      	ldr	r3, [pc, #320]	; (8027064 <HAL_RCC_OscConfig+0x4e8>)
 8026f22:	689b      	ldr	r3, [r3, #8]
 8026f24:	f003 030c 	and.w	r3, r3, #12
 8026f28:	2b08      	cmp	r3, #8
 8026f2a:	d05c      	beq.n	8026fe6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8026f2c:	687b      	ldr	r3, [r7, #4]
 8026f2e:	699b      	ldr	r3, [r3, #24]
 8026f30:	2b02      	cmp	r3, #2
 8026f32:	d141      	bne.n	8026fb8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8026f34:	4b4c      	ldr	r3, [pc, #304]	; (8027068 <HAL_RCC_OscConfig+0x4ec>)
 8026f36:	2200      	movs	r2, #0
 8026f38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8026f3a:	f7fd fb93 	bl	8024664 <HAL_GetTick>
 8026f3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8026f40:	e008      	b.n	8026f54 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8026f42:	f7fd fb8f 	bl	8024664 <HAL_GetTick>
 8026f46:	4602      	mov	r2, r0
 8026f48:	693b      	ldr	r3, [r7, #16]
 8026f4a:	1ad3      	subs	r3, r2, r3
 8026f4c:	2b02      	cmp	r3, #2
 8026f4e:	d901      	bls.n	8026f54 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8026f50:	2303      	movs	r3, #3
 8026f52:	e081      	b.n	8027058 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8026f54:	4b43      	ldr	r3, [pc, #268]	; (8027064 <HAL_RCC_OscConfig+0x4e8>)
 8026f56:	681b      	ldr	r3, [r3, #0]
 8026f58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8026f5c:	2b00      	cmp	r3, #0
 8026f5e:	d1f0      	bne.n	8026f42 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8026f60:	687b      	ldr	r3, [r7, #4]
 8026f62:	69da      	ldr	r2, [r3, #28]
 8026f64:	687b      	ldr	r3, [r7, #4]
 8026f66:	6a1b      	ldr	r3, [r3, #32]
 8026f68:	431a      	orrs	r2, r3
 8026f6a:	687b      	ldr	r3, [r7, #4]
 8026f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8026f6e:	019b      	lsls	r3, r3, #6
 8026f70:	431a      	orrs	r2, r3
 8026f72:	687b      	ldr	r3, [r7, #4]
 8026f74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8026f76:	085b      	lsrs	r3, r3, #1
 8026f78:	3b01      	subs	r3, #1
 8026f7a:	041b      	lsls	r3, r3, #16
 8026f7c:	431a      	orrs	r2, r3
 8026f7e:	687b      	ldr	r3, [r7, #4]
 8026f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8026f82:	061b      	lsls	r3, r3, #24
 8026f84:	4937      	ldr	r1, [pc, #220]	; (8027064 <HAL_RCC_OscConfig+0x4e8>)
 8026f86:	4313      	orrs	r3, r2
 8026f88:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8026f8a:	4b37      	ldr	r3, [pc, #220]	; (8027068 <HAL_RCC_OscConfig+0x4ec>)
 8026f8c:	2201      	movs	r2, #1
 8026f8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8026f90:	f7fd fb68 	bl	8024664 <HAL_GetTick>
 8026f94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8026f96:	e008      	b.n	8026faa <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8026f98:	f7fd fb64 	bl	8024664 <HAL_GetTick>
 8026f9c:	4602      	mov	r2, r0
 8026f9e:	693b      	ldr	r3, [r7, #16]
 8026fa0:	1ad3      	subs	r3, r2, r3
 8026fa2:	2b02      	cmp	r3, #2
 8026fa4:	d901      	bls.n	8026faa <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8026fa6:	2303      	movs	r3, #3
 8026fa8:	e056      	b.n	8027058 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8026faa:	4b2e      	ldr	r3, [pc, #184]	; (8027064 <HAL_RCC_OscConfig+0x4e8>)
 8026fac:	681b      	ldr	r3, [r3, #0]
 8026fae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8026fb2:	2b00      	cmp	r3, #0
 8026fb4:	d0f0      	beq.n	8026f98 <HAL_RCC_OscConfig+0x41c>
 8026fb6:	e04e      	b.n	8027056 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8026fb8:	4b2b      	ldr	r3, [pc, #172]	; (8027068 <HAL_RCC_OscConfig+0x4ec>)
 8026fba:	2200      	movs	r2, #0
 8026fbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8026fbe:	f7fd fb51 	bl	8024664 <HAL_GetTick>
 8026fc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8026fc4:	e008      	b.n	8026fd8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8026fc6:	f7fd fb4d 	bl	8024664 <HAL_GetTick>
 8026fca:	4602      	mov	r2, r0
 8026fcc:	693b      	ldr	r3, [r7, #16]
 8026fce:	1ad3      	subs	r3, r2, r3
 8026fd0:	2b02      	cmp	r3, #2
 8026fd2:	d901      	bls.n	8026fd8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8026fd4:	2303      	movs	r3, #3
 8026fd6:	e03f      	b.n	8027058 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8026fd8:	4b22      	ldr	r3, [pc, #136]	; (8027064 <HAL_RCC_OscConfig+0x4e8>)
 8026fda:	681b      	ldr	r3, [r3, #0]
 8026fdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8026fe0:	2b00      	cmp	r3, #0
 8026fe2:	d1f0      	bne.n	8026fc6 <HAL_RCC_OscConfig+0x44a>
 8026fe4:	e037      	b.n	8027056 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8026fe6:	687b      	ldr	r3, [r7, #4]
 8026fe8:	699b      	ldr	r3, [r3, #24]
 8026fea:	2b01      	cmp	r3, #1
 8026fec:	d101      	bne.n	8026ff2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8026fee:	2301      	movs	r3, #1
 8026ff0:	e032      	b.n	8027058 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8026ff2:	4b1c      	ldr	r3, [pc, #112]	; (8027064 <HAL_RCC_OscConfig+0x4e8>)
 8026ff4:	685b      	ldr	r3, [r3, #4]
 8026ff6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8026ff8:	687b      	ldr	r3, [r7, #4]
 8026ffa:	699b      	ldr	r3, [r3, #24]
 8026ffc:	2b01      	cmp	r3, #1
 8026ffe:	d028      	beq.n	8027052 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8027000:	68fb      	ldr	r3, [r7, #12]
 8027002:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8027006:	687b      	ldr	r3, [r7, #4]
 8027008:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 802700a:	429a      	cmp	r2, r3
 802700c:	d121      	bne.n	8027052 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 802700e:	68fb      	ldr	r3, [r7, #12]
 8027010:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8027014:	687b      	ldr	r3, [r7, #4]
 8027016:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8027018:	429a      	cmp	r2, r3
 802701a:	d11a      	bne.n	8027052 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 802701c:	68fa      	ldr	r2, [r7, #12]
 802701e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8027022:	4013      	ands	r3, r2
 8027024:	687a      	ldr	r2, [r7, #4]
 8027026:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8027028:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 802702a:	4293      	cmp	r3, r2
 802702c:	d111      	bne.n	8027052 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 802702e:	68fb      	ldr	r3, [r7, #12]
 8027030:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8027034:	687b      	ldr	r3, [r7, #4]
 8027036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8027038:	085b      	lsrs	r3, r3, #1
 802703a:	3b01      	subs	r3, #1
 802703c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 802703e:	429a      	cmp	r2, r3
 8027040:	d107      	bne.n	8027052 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8027042:	68fb      	ldr	r3, [r7, #12]
 8027044:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8027048:	687b      	ldr	r3, [r7, #4]
 802704a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802704c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 802704e:	429a      	cmp	r2, r3
 8027050:	d001      	beq.n	8027056 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8027052:	2301      	movs	r3, #1
 8027054:	e000      	b.n	8027058 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8027056:	2300      	movs	r3, #0
}
 8027058:	4618      	mov	r0, r3
 802705a:	3718      	adds	r7, #24
 802705c:	46bd      	mov	sp, r7
 802705e:	bd80      	pop	{r7, pc}
 8027060:	40007000 	.word	0x40007000
 8027064:	40023800 	.word	0x40023800
 8027068:	42470060 	.word	0x42470060

0802706c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 802706c:	b580      	push	{r7, lr}
 802706e:	b084      	sub	sp, #16
 8027070:	af00      	add	r7, sp, #0
 8027072:	6078      	str	r0, [r7, #4]
 8027074:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8027076:	687b      	ldr	r3, [r7, #4]
 8027078:	2b00      	cmp	r3, #0
 802707a:	d101      	bne.n	8027080 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 802707c:	2301      	movs	r3, #1
 802707e:	e0cc      	b.n	802721a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8027080:	4b68      	ldr	r3, [pc, #416]	; (8027224 <HAL_RCC_ClockConfig+0x1b8>)
 8027082:	681b      	ldr	r3, [r3, #0]
 8027084:	f003 0307 	and.w	r3, r3, #7
 8027088:	683a      	ldr	r2, [r7, #0]
 802708a:	429a      	cmp	r2, r3
 802708c:	d90c      	bls.n	80270a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 802708e:	4b65      	ldr	r3, [pc, #404]	; (8027224 <HAL_RCC_ClockConfig+0x1b8>)
 8027090:	683a      	ldr	r2, [r7, #0]
 8027092:	b2d2      	uxtb	r2, r2
 8027094:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8027096:	4b63      	ldr	r3, [pc, #396]	; (8027224 <HAL_RCC_ClockConfig+0x1b8>)
 8027098:	681b      	ldr	r3, [r3, #0]
 802709a:	f003 0307 	and.w	r3, r3, #7
 802709e:	683a      	ldr	r2, [r7, #0]
 80270a0:	429a      	cmp	r2, r3
 80270a2:	d001      	beq.n	80270a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80270a4:	2301      	movs	r3, #1
 80270a6:	e0b8      	b.n	802721a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80270a8:	687b      	ldr	r3, [r7, #4]
 80270aa:	681b      	ldr	r3, [r3, #0]
 80270ac:	f003 0302 	and.w	r3, r3, #2
 80270b0:	2b00      	cmp	r3, #0
 80270b2:	d020      	beq.n	80270f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80270b4:	687b      	ldr	r3, [r7, #4]
 80270b6:	681b      	ldr	r3, [r3, #0]
 80270b8:	f003 0304 	and.w	r3, r3, #4
 80270bc:	2b00      	cmp	r3, #0
 80270be:	d005      	beq.n	80270cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80270c0:	4b59      	ldr	r3, [pc, #356]	; (8027228 <HAL_RCC_ClockConfig+0x1bc>)
 80270c2:	689b      	ldr	r3, [r3, #8]
 80270c4:	4a58      	ldr	r2, [pc, #352]	; (8027228 <HAL_RCC_ClockConfig+0x1bc>)
 80270c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80270ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80270cc:	687b      	ldr	r3, [r7, #4]
 80270ce:	681b      	ldr	r3, [r3, #0]
 80270d0:	f003 0308 	and.w	r3, r3, #8
 80270d4:	2b00      	cmp	r3, #0
 80270d6:	d005      	beq.n	80270e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80270d8:	4b53      	ldr	r3, [pc, #332]	; (8027228 <HAL_RCC_ClockConfig+0x1bc>)
 80270da:	689b      	ldr	r3, [r3, #8]
 80270dc:	4a52      	ldr	r2, [pc, #328]	; (8027228 <HAL_RCC_ClockConfig+0x1bc>)
 80270de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80270e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80270e4:	4b50      	ldr	r3, [pc, #320]	; (8027228 <HAL_RCC_ClockConfig+0x1bc>)
 80270e6:	689b      	ldr	r3, [r3, #8]
 80270e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80270ec:	687b      	ldr	r3, [r7, #4]
 80270ee:	689b      	ldr	r3, [r3, #8]
 80270f0:	494d      	ldr	r1, [pc, #308]	; (8027228 <HAL_RCC_ClockConfig+0x1bc>)
 80270f2:	4313      	orrs	r3, r2
 80270f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80270f6:	687b      	ldr	r3, [r7, #4]
 80270f8:	681b      	ldr	r3, [r3, #0]
 80270fa:	f003 0301 	and.w	r3, r3, #1
 80270fe:	2b00      	cmp	r3, #0
 8027100:	d044      	beq.n	802718c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8027102:	687b      	ldr	r3, [r7, #4]
 8027104:	685b      	ldr	r3, [r3, #4]
 8027106:	2b01      	cmp	r3, #1
 8027108:	d107      	bne.n	802711a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 802710a:	4b47      	ldr	r3, [pc, #284]	; (8027228 <HAL_RCC_ClockConfig+0x1bc>)
 802710c:	681b      	ldr	r3, [r3, #0]
 802710e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8027112:	2b00      	cmp	r3, #0
 8027114:	d119      	bne.n	802714a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8027116:	2301      	movs	r3, #1
 8027118:	e07f      	b.n	802721a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 802711a:	687b      	ldr	r3, [r7, #4]
 802711c:	685b      	ldr	r3, [r3, #4]
 802711e:	2b02      	cmp	r3, #2
 8027120:	d003      	beq.n	802712a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8027122:	687b      	ldr	r3, [r7, #4]
 8027124:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8027126:	2b03      	cmp	r3, #3
 8027128:	d107      	bne.n	802713a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 802712a:	4b3f      	ldr	r3, [pc, #252]	; (8027228 <HAL_RCC_ClockConfig+0x1bc>)
 802712c:	681b      	ldr	r3, [r3, #0]
 802712e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8027132:	2b00      	cmp	r3, #0
 8027134:	d109      	bne.n	802714a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8027136:	2301      	movs	r3, #1
 8027138:	e06f      	b.n	802721a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 802713a:	4b3b      	ldr	r3, [pc, #236]	; (8027228 <HAL_RCC_ClockConfig+0x1bc>)
 802713c:	681b      	ldr	r3, [r3, #0]
 802713e:	f003 0302 	and.w	r3, r3, #2
 8027142:	2b00      	cmp	r3, #0
 8027144:	d101      	bne.n	802714a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8027146:	2301      	movs	r3, #1
 8027148:	e067      	b.n	802721a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 802714a:	4b37      	ldr	r3, [pc, #220]	; (8027228 <HAL_RCC_ClockConfig+0x1bc>)
 802714c:	689b      	ldr	r3, [r3, #8]
 802714e:	f023 0203 	bic.w	r2, r3, #3
 8027152:	687b      	ldr	r3, [r7, #4]
 8027154:	685b      	ldr	r3, [r3, #4]
 8027156:	4934      	ldr	r1, [pc, #208]	; (8027228 <HAL_RCC_ClockConfig+0x1bc>)
 8027158:	4313      	orrs	r3, r2
 802715a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 802715c:	f7fd fa82 	bl	8024664 <HAL_GetTick>
 8027160:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8027162:	e00a      	b.n	802717a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8027164:	f7fd fa7e 	bl	8024664 <HAL_GetTick>
 8027168:	4602      	mov	r2, r0
 802716a:	68fb      	ldr	r3, [r7, #12]
 802716c:	1ad3      	subs	r3, r2, r3
 802716e:	f241 3288 	movw	r2, #5000	; 0x1388
 8027172:	4293      	cmp	r3, r2
 8027174:	d901      	bls.n	802717a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8027176:	2303      	movs	r3, #3
 8027178:	e04f      	b.n	802721a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 802717a:	4b2b      	ldr	r3, [pc, #172]	; (8027228 <HAL_RCC_ClockConfig+0x1bc>)
 802717c:	689b      	ldr	r3, [r3, #8]
 802717e:	f003 020c 	and.w	r2, r3, #12
 8027182:	687b      	ldr	r3, [r7, #4]
 8027184:	685b      	ldr	r3, [r3, #4]
 8027186:	009b      	lsls	r3, r3, #2
 8027188:	429a      	cmp	r2, r3
 802718a:	d1eb      	bne.n	8027164 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 802718c:	4b25      	ldr	r3, [pc, #148]	; (8027224 <HAL_RCC_ClockConfig+0x1b8>)
 802718e:	681b      	ldr	r3, [r3, #0]
 8027190:	f003 0307 	and.w	r3, r3, #7
 8027194:	683a      	ldr	r2, [r7, #0]
 8027196:	429a      	cmp	r2, r3
 8027198:	d20c      	bcs.n	80271b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 802719a:	4b22      	ldr	r3, [pc, #136]	; (8027224 <HAL_RCC_ClockConfig+0x1b8>)
 802719c:	683a      	ldr	r2, [r7, #0]
 802719e:	b2d2      	uxtb	r2, r2
 80271a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80271a2:	4b20      	ldr	r3, [pc, #128]	; (8027224 <HAL_RCC_ClockConfig+0x1b8>)
 80271a4:	681b      	ldr	r3, [r3, #0]
 80271a6:	f003 0307 	and.w	r3, r3, #7
 80271aa:	683a      	ldr	r2, [r7, #0]
 80271ac:	429a      	cmp	r2, r3
 80271ae:	d001      	beq.n	80271b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80271b0:	2301      	movs	r3, #1
 80271b2:	e032      	b.n	802721a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80271b4:	687b      	ldr	r3, [r7, #4]
 80271b6:	681b      	ldr	r3, [r3, #0]
 80271b8:	f003 0304 	and.w	r3, r3, #4
 80271bc:	2b00      	cmp	r3, #0
 80271be:	d008      	beq.n	80271d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80271c0:	4b19      	ldr	r3, [pc, #100]	; (8027228 <HAL_RCC_ClockConfig+0x1bc>)
 80271c2:	689b      	ldr	r3, [r3, #8]
 80271c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80271c8:	687b      	ldr	r3, [r7, #4]
 80271ca:	68db      	ldr	r3, [r3, #12]
 80271cc:	4916      	ldr	r1, [pc, #88]	; (8027228 <HAL_RCC_ClockConfig+0x1bc>)
 80271ce:	4313      	orrs	r3, r2
 80271d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80271d2:	687b      	ldr	r3, [r7, #4]
 80271d4:	681b      	ldr	r3, [r3, #0]
 80271d6:	f003 0308 	and.w	r3, r3, #8
 80271da:	2b00      	cmp	r3, #0
 80271dc:	d009      	beq.n	80271f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80271de:	4b12      	ldr	r3, [pc, #72]	; (8027228 <HAL_RCC_ClockConfig+0x1bc>)
 80271e0:	689b      	ldr	r3, [r3, #8]
 80271e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80271e6:	687b      	ldr	r3, [r7, #4]
 80271e8:	691b      	ldr	r3, [r3, #16]
 80271ea:	00db      	lsls	r3, r3, #3
 80271ec:	490e      	ldr	r1, [pc, #56]	; (8027228 <HAL_RCC_ClockConfig+0x1bc>)
 80271ee:	4313      	orrs	r3, r2
 80271f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80271f2:	f000 f821 	bl	8027238 <HAL_RCC_GetSysClockFreq>
 80271f6:	4602      	mov	r2, r0
 80271f8:	4b0b      	ldr	r3, [pc, #44]	; (8027228 <HAL_RCC_ClockConfig+0x1bc>)
 80271fa:	689b      	ldr	r3, [r3, #8]
 80271fc:	091b      	lsrs	r3, r3, #4
 80271fe:	f003 030f 	and.w	r3, r3, #15
 8027202:	490a      	ldr	r1, [pc, #40]	; (802722c <HAL_RCC_ClockConfig+0x1c0>)
 8027204:	5ccb      	ldrb	r3, [r1, r3]
 8027206:	fa22 f303 	lsr.w	r3, r2, r3
 802720a:	4a09      	ldr	r2, [pc, #36]	; (8027230 <HAL_RCC_ClockConfig+0x1c4>)
 802720c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 802720e:	4b09      	ldr	r3, [pc, #36]	; (8027234 <HAL_RCC_ClockConfig+0x1c8>)
 8027210:	681b      	ldr	r3, [r3, #0]
 8027212:	4618      	mov	r0, r3
 8027214:	f7f0 fb68 	bl	80178e8 <HAL_InitTick>

  return HAL_OK;
 8027218:	2300      	movs	r3, #0
}
 802721a:	4618      	mov	r0, r3
 802721c:	3710      	adds	r7, #16
 802721e:	46bd      	mov	sp, r7
 8027220:	bd80      	pop	{r7, pc}
 8027222:	bf00      	nop
 8027224:	40023c00 	.word	0x40023c00
 8027228:	40023800 	.word	0x40023800
 802722c:	0802f924 	.word	0x0802f924
 8027230:	20000084 	.word	0x20000084
 8027234:	20001438 	.word	0x20001438

08027238 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8027238:	b5b0      	push	{r4, r5, r7, lr}
 802723a:	b084      	sub	sp, #16
 802723c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 802723e:	2100      	movs	r1, #0
 8027240:	6079      	str	r1, [r7, #4]
 8027242:	2100      	movs	r1, #0
 8027244:	60f9      	str	r1, [r7, #12]
 8027246:	2100      	movs	r1, #0
 8027248:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 802724a:	2100      	movs	r1, #0
 802724c:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 802724e:	4952      	ldr	r1, [pc, #328]	; (8027398 <HAL_RCC_GetSysClockFreq+0x160>)
 8027250:	6889      	ldr	r1, [r1, #8]
 8027252:	f001 010c 	and.w	r1, r1, #12
 8027256:	2908      	cmp	r1, #8
 8027258:	d00d      	beq.n	8027276 <HAL_RCC_GetSysClockFreq+0x3e>
 802725a:	2908      	cmp	r1, #8
 802725c:	f200 8094 	bhi.w	8027388 <HAL_RCC_GetSysClockFreq+0x150>
 8027260:	2900      	cmp	r1, #0
 8027262:	d002      	beq.n	802726a <HAL_RCC_GetSysClockFreq+0x32>
 8027264:	2904      	cmp	r1, #4
 8027266:	d003      	beq.n	8027270 <HAL_RCC_GetSysClockFreq+0x38>
 8027268:	e08e      	b.n	8027388 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 802726a:	4b4c      	ldr	r3, [pc, #304]	; (802739c <HAL_RCC_GetSysClockFreq+0x164>)
 802726c:	60bb      	str	r3, [r7, #8]
       break;
 802726e:	e08e      	b.n	802738e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8027270:	4b4b      	ldr	r3, [pc, #300]	; (80273a0 <HAL_RCC_GetSysClockFreq+0x168>)
 8027272:	60bb      	str	r3, [r7, #8]
      break;
 8027274:	e08b      	b.n	802738e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8027276:	4948      	ldr	r1, [pc, #288]	; (8027398 <HAL_RCC_GetSysClockFreq+0x160>)
 8027278:	6849      	ldr	r1, [r1, #4]
 802727a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 802727e:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8027280:	4945      	ldr	r1, [pc, #276]	; (8027398 <HAL_RCC_GetSysClockFreq+0x160>)
 8027282:	6849      	ldr	r1, [r1, #4]
 8027284:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8027288:	2900      	cmp	r1, #0
 802728a:	d024      	beq.n	80272d6 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 802728c:	4942      	ldr	r1, [pc, #264]	; (8027398 <HAL_RCC_GetSysClockFreq+0x160>)
 802728e:	6849      	ldr	r1, [r1, #4]
 8027290:	0989      	lsrs	r1, r1, #6
 8027292:	4608      	mov	r0, r1
 8027294:	f04f 0100 	mov.w	r1, #0
 8027298:	f240 14ff 	movw	r4, #511	; 0x1ff
 802729c:	f04f 0500 	mov.w	r5, #0
 80272a0:	ea00 0204 	and.w	r2, r0, r4
 80272a4:	ea01 0305 	and.w	r3, r1, r5
 80272a8:	493d      	ldr	r1, [pc, #244]	; (80273a0 <HAL_RCC_GetSysClockFreq+0x168>)
 80272aa:	fb01 f003 	mul.w	r0, r1, r3
 80272ae:	2100      	movs	r1, #0
 80272b0:	fb01 f102 	mul.w	r1, r1, r2
 80272b4:	1844      	adds	r4, r0, r1
 80272b6:	493a      	ldr	r1, [pc, #232]	; (80273a0 <HAL_RCC_GetSysClockFreq+0x168>)
 80272b8:	fba2 0101 	umull	r0, r1, r2, r1
 80272bc:	1863      	adds	r3, r4, r1
 80272be:	4619      	mov	r1, r3
 80272c0:	687b      	ldr	r3, [r7, #4]
 80272c2:	461a      	mov	r2, r3
 80272c4:	f04f 0300 	mov.w	r3, #0
 80272c8:	f7d9 fcd0 	bl	8000c6c <__aeabi_uldivmod>
 80272cc:	4602      	mov	r2, r0
 80272ce:	460b      	mov	r3, r1
 80272d0:	4613      	mov	r3, r2
 80272d2:	60fb      	str	r3, [r7, #12]
 80272d4:	e04a      	b.n	802736c <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80272d6:	4b30      	ldr	r3, [pc, #192]	; (8027398 <HAL_RCC_GetSysClockFreq+0x160>)
 80272d8:	685b      	ldr	r3, [r3, #4]
 80272da:	099b      	lsrs	r3, r3, #6
 80272dc:	461a      	mov	r2, r3
 80272de:	f04f 0300 	mov.w	r3, #0
 80272e2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80272e6:	f04f 0100 	mov.w	r1, #0
 80272ea:	ea02 0400 	and.w	r4, r2, r0
 80272ee:	ea03 0501 	and.w	r5, r3, r1
 80272f2:	4620      	mov	r0, r4
 80272f4:	4629      	mov	r1, r5
 80272f6:	f04f 0200 	mov.w	r2, #0
 80272fa:	f04f 0300 	mov.w	r3, #0
 80272fe:	014b      	lsls	r3, r1, #5
 8027300:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8027304:	0142      	lsls	r2, r0, #5
 8027306:	4610      	mov	r0, r2
 8027308:	4619      	mov	r1, r3
 802730a:	1b00      	subs	r0, r0, r4
 802730c:	eb61 0105 	sbc.w	r1, r1, r5
 8027310:	f04f 0200 	mov.w	r2, #0
 8027314:	f04f 0300 	mov.w	r3, #0
 8027318:	018b      	lsls	r3, r1, #6
 802731a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 802731e:	0182      	lsls	r2, r0, #6
 8027320:	1a12      	subs	r2, r2, r0
 8027322:	eb63 0301 	sbc.w	r3, r3, r1
 8027326:	f04f 0000 	mov.w	r0, #0
 802732a:	f04f 0100 	mov.w	r1, #0
 802732e:	00d9      	lsls	r1, r3, #3
 8027330:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8027334:	00d0      	lsls	r0, r2, #3
 8027336:	4602      	mov	r2, r0
 8027338:	460b      	mov	r3, r1
 802733a:	1912      	adds	r2, r2, r4
 802733c:	eb45 0303 	adc.w	r3, r5, r3
 8027340:	f04f 0000 	mov.w	r0, #0
 8027344:	f04f 0100 	mov.w	r1, #0
 8027348:	0299      	lsls	r1, r3, #10
 802734a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 802734e:	0290      	lsls	r0, r2, #10
 8027350:	4602      	mov	r2, r0
 8027352:	460b      	mov	r3, r1
 8027354:	4610      	mov	r0, r2
 8027356:	4619      	mov	r1, r3
 8027358:	687b      	ldr	r3, [r7, #4]
 802735a:	461a      	mov	r2, r3
 802735c:	f04f 0300 	mov.w	r3, #0
 8027360:	f7d9 fc84 	bl	8000c6c <__aeabi_uldivmod>
 8027364:	4602      	mov	r2, r0
 8027366:	460b      	mov	r3, r1
 8027368:	4613      	mov	r3, r2
 802736a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 802736c:	4b0a      	ldr	r3, [pc, #40]	; (8027398 <HAL_RCC_GetSysClockFreq+0x160>)
 802736e:	685b      	ldr	r3, [r3, #4]
 8027370:	0c1b      	lsrs	r3, r3, #16
 8027372:	f003 0303 	and.w	r3, r3, #3
 8027376:	3301      	adds	r3, #1
 8027378:	005b      	lsls	r3, r3, #1
 802737a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 802737c:	68fa      	ldr	r2, [r7, #12]
 802737e:	683b      	ldr	r3, [r7, #0]
 8027380:	fbb2 f3f3 	udiv	r3, r2, r3
 8027384:	60bb      	str	r3, [r7, #8]
      break;
 8027386:	e002      	b.n	802738e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8027388:	4b04      	ldr	r3, [pc, #16]	; (802739c <HAL_RCC_GetSysClockFreq+0x164>)
 802738a:	60bb      	str	r3, [r7, #8]
      break;
 802738c:	bf00      	nop
    }
  }
  return sysclockfreq;
 802738e:	68bb      	ldr	r3, [r7, #8]
}
 8027390:	4618      	mov	r0, r3
 8027392:	3710      	adds	r7, #16
 8027394:	46bd      	mov	sp, r7
 8027396:	bdb0      	pop	{r4, r5, r7, pc}
 8027398:	40023800 	.word	0x40023800
 802739c:	00f42400 	.word	0x00f42400
 80273a0:	017d7840 	.word	0x017d7840

080273a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80273a4:	b480      	push	{r7}
 80273a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80273a8:	4b03      	ldr	r3, [pc, #12]	; (80273b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80273aa:	681b      	ldr	r3, [r3, #0]
}
 80273ac:	4618      	mov	r0, r3
 80273ae:	46bd      	mov	sp, r7
 80273b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80273b4:	4770      	bx	lr
 80273b6:	bf00      	nop
 80273b8:	20000084 	.word	0x20000084

080273bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80273bc:	b580      	push	{r7, lr}
 80273be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80273c0:	f7ff fff0 	bl	80273a4 <HAL_RCC_GetHCLKFreq>
 80273c4:	4602      	mov	r2, r0
 80273c6:	4b05      	ldr	r3, [pc, #20]	; (80273dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80273c8:	689b      	ldr	r3, [r3, #8]
 80273ca:	0a9b      	lsrs	r3, r3, #10
 80273cc:	f003 0307 	and.w	r3, r3, #7
 80273d0:	4903      	ldr	r1, [pc, #12]	; (80273e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80273d2:	5ccb      	ldrb	r3, [r1, r3]
 80273d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80273d8:	4618      	mov	r0, r3
 80273da:	bd80      	pop	{r7, pc}
 80273dc:	40023800 	.word	0x40023800
 80273e0:	0802f934 	.word	0x0802f934

080273e4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80273e4:	b480      	push	{r7}
 80273e6:	b083      	sub	sp, #12
 80273e8:	af00      	add	r7, sp, #0
 80273ea:	6078      	str	r0, [r7, #4]
 80273ec:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80273ee:	687b      	ldr	r3, [r7, #4]
 80273f0:	220f      	movs	r2, #15
 80273f2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80273f4:	4b12      	ldr	r3, [pc, #72]	; (8027440 <HAL_RCC_GetClockConfig+0x5c>)
 80273f6:	689b      	ldr	r3, [r3, #8]
 80273f8:	f003 0203 	and.w	r2, r3, #3
 80273fc:	687b      	ldr	r3, [r7, #4]
 80273fe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8027400:	4b0f      	ldr	r3, [pc, #60]	; (8027440 <HAL_RCC_GetClockConfig+0x5c>)
 8027402:	689b      	ldr	r3, [r3, #8]
 8027404:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8027408:	687b      	ldr	r3, [r7, #4]
 802740a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 802740c:	4b0c      	ldr	r3, [pc, #48]	; (8027440 <HAL_RCC_GetClockConfig+0x5c>)
 802740e:	689b      	ldr	r3, [r3, #8]
 8027410:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8027414:	687b      	ldr	r3, [r7, #4]
 8027416:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8027418:	4b09      	ldr	r3, [pc, #36]	; (8027440 <HAL_RCC_GetClockConfig+0x5c>)
 802741a:	689b      	ldr	r3, [r3, #8]
 802741c:	08db      	lsrs	r3, r3, #3
 802741e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8027422:	687b      	ldr	r3, [r7, #4]
 8027424:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8027426:	4b07      	ldr	r3, [pc, #28]	; (8027444 <HAL_RCC_GetClockConfig+0x60>)
 8027428:	681b      	ldr	r3, [r3, #0]
 802742a:	f003 0207 	and.w	r2, r3, #7
 802742e:	683b      	ldr	r3, [r7, #0]
 8027430:	601a      	str	r2, [r3, #0]
}
 8027432:	bf00      	nop
 8027434:	370c      	adds	r7, #12
 8027436:	46bd      	mov	sp, r7
 8027438:	f85d 7b04 	ldr.w	r7, [sp], #4
 802743c:	4770      	bx	lr
 802743e:	bf00      	nop
 8027440:	40023800 	.word	0x40023800
 8027444:	40023c00 	.word	0x40023c00

08027448 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8027448:	b580      	push	{r7, lr}
 802744a:	b082      	sub	sp, #8
 802744c:	af00      	add	r7, sp, #0
 802744e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8027450:	687b      	ldr	r3, [r7, #4]
 8027452:	2b00      	cmp	r3, #0
 8027454:	d101      	bne.n	802745a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8027456:	2301      	movs	r3, #1
 8027458:	e07b      	b.n	8027552 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 802745a:	687b      	ldr	r3, [r7, #4]
 802745c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802745e:	2b00      	cmp	r3, #0
 8027460:	d108      	bne.n	8027474 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8027462:	687b      	ldr	r3, [r7, #4]
 8027464:	685b      	ldr	r3, [r3, #4]
 8027466:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 802746a:	d009      	beq.n	8027480 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 802746c:	687b      	ldr	r3, [r7, #4]
 802746e:	2200      	movs	r2, #0
 8027470:	61da      	str	r2, [r3, #28]
 8027472:	e005      	b.n	8027480 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8027474:	687b      	ldr	r3, [r7, #4]
 8027476:	2200      	movs	r2, #0
 8027478:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 802747a:	687b      	ldr	r3, [r7, #4]
 802747c:	2200      	movs	r2, #0
 802747e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8027480:	687b      	ldr	r3, [r7, #4]
 8027482:	2200      	movs	r2, #0
 8027484:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8027486:	687b      	ldr	r3, [r7, #4]
 8027488:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 802748c:	b2db      	uxtb	r3, r3
 802748e:	2b00      	cmp	r3, #0
 8027490:	d106      	bne.n	80274a0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8027492:	687b      	ldr	r3, [r7, #4]
 8027494:	2200      	movs	r2, #0
 8027496:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 802749a:	6878      	ldr	r0, [r7, #4]
 802749c:	f7f0 f990 	bl	80177c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80274a0:	687b      	ldr	r3, [r7, #4]
 80274a2:	2202      	movs	r2, #2
 80274a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80274a8:	687b      	ldr	r3, [r7, #4]
 80274aa:	681b      	ldr	r3, [r3, #0]
 80274ac:	681a      	ldr	r2, [r3, #0]
 80274ae:	687b      	ldr	r3, [r7, #4]
 80274b0:	681b      	ldr	r3, [r3, #0]
 80274b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80274b6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80274b8:	687b      	ldr	r3, [r7, #4]
 80274ba:	685b      	ldr	r3, [r3, #4]
 80274bc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80274c0:	687b      	ldr	r3, [r7, #4]
 80274c2:	689b      	ldr	r3, [r3, #8]
 80274c4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80274c8:	431a      	orrs	r2, r3
 80274ca:	687b      	ldr	r3, [r7, #4]
 80274cc:	68db      	ldr	r3, [r3, #12]
 80274ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80274d2:	431a      	orrs	r2, r3
 80274d4:	687b      	ldr	r3, [r7, #4]
 80274d6:	691b      	ldr	r3, [r3, #16]
 80274d8:	f003 0302 	and.w	r3, r3, #2
 80274dc:	431a      	orrs	r2, r3
 80274de:	687b      	ldr	r3, [r7, #4]
 80274e0:	695b      	ldr	r3, [r3, #20]
 80274e2:	f003 0301 	and.w	r3, r3, #1
 80274e6:	431a      	orrs	r2, r3
 80274e8:	687b      	ldr	r3, [r7, #4]
 80274ea:	699b      	ldr	r3, [r3, #24]
 80274ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80274f0:	431a      	orrs	r2, r3
 80274f2:	687b      	ldr	r3, [r7, #4]
 80274f4:	69db      	ldr	r3, [r3, #28]
 80274f6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80274fa:	431a      	orrs	r2, r3
 80274fc:	687b      	ldr	r3, [r7, #4]
 80274fe:	6a1b      	ldr	r3, [r3, #32]
 8027500:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8027504:	ea42 0103 	orr.w	r1, r2, r3
 8027508:	687b      	ldr	r3, [r7, #4]
 802750a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802750c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8027510:	687b      	ldr	r3, [r7, #4]
 8027512:	681b      	ldr	r3, [r3, #0]
 8027514:	430a      	orrs	r2, r1
 8027516:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8027518:	687b      	ldr	r3, [r7, #4]
 802751a:	699b      	ldr	r3, [r3, #24]
 802751c:	0c1b      	lsrs	r3, r3, #16
 802751e:	f003 0104 	and.w	r1, r3, #4
 8027522:	687b      	ldr	r3, [r7, #4]
 8027524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8027526:	f003 0210 	and.w	r2, r3, #16
 802752a:	687b      	ldr	r3, [r7, #4]
 802752c:	681b      	ldr	r3, [r3, #0]
 802752e:	430a      	orrs	r2, r1
 8027530:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8027532:	687b      	ldr	r3, [r7, #4]
 8027534:	681b      	ldr	r3, [r3, #0]
 8027536:	69da      	ldr	r2, [r3, #28]
 8027538:	687b      	ldr	r3, [r7, #4]
 802753a:	681b      	ldr	r3, [r3, #0]
 802753c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8027540:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8027542:	687b      	ldr	r3, [r7, #4]
 8027544:	2200      	movs	r2, #0
 8027546:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8027548:	687b      	ldr	r3, [r7, #4]
 802754a:	2201      	movs	r2, #1
 802754c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8027550:	2300      	movs	r3, #0
}
 8027552:	4618      	mov	r0, r3
 8027554:	3708      	adds	r7, #8
 8027556:	46bd      	mov	sp, r7
 8027558:	bd80      	pop	{r7, pc}

0802755a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 802755a:	b580      	push	{r7, lr}
 802755c:	b088      	sub	sp, #32
 802755e:	af00      	add	r7, sp, #0
 8027560:	60f8      	str	r0, [r7, #12]
 8027562:	60b9      	str	r1, [r7, #8]
 8027564:	603b      	str	r3, [r7, #0]
 8027566:	4613      	mov	r3, r2
 8027568:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 802756a:	2300      	movs	r3, #0
 802756c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 802756e:	68fb      	ldr	r3, [r7, #12]
 8027570:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8027574:	2b01      	cmp	r3, #1
 8027576:	d101      	bne.n	802757c <HAL_SPI_Transmit+0x22>
 8027578:	2302      	movs	r3, #2
 802757a:	e126      	b.n	80277ca <HAL_SPI_Transmit+0x270>
 802757c:	68fb      	ldr	r3, [r7, #12]
 802757e:	2201      	movs	r2, #1
 8027580:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8027584:	f7fd f86e 	bl	8024664 <HAL_GetTick>
 8027588:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 802758a:	88fb      	ldrh	r3, [r7, #6]
 802758c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 802758e:	68fb      	ldr	r3, [r7, #12]
 8027590:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8027594:	b2db      	uxtb	r3, r3
 8027596:	2b01      	cmp	r3, #1
 8027598:	d002      	beq.n	80275a0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 802759a:	2302      	movs	r3, #2
 802759c:	77fb      	strb	r3, [r7, #31]
    goto error;
 802759e:	e10b      	b.n	80277b8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80275a0:	68bb      	ldr	r3, [r7, #8]
 80275a2:	2b00      	cmp	r3, #0
 80275a4:	d002      	beq.n	80275ac <HAL_SPI_Transmit+0x52>
 80275a6:	88fb      	ldrh	r3, [r7, #6]
 80275a8:	2b00      	cmp	r3, #0
 80275aa:	d102      	bne.n	80275b2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80275ac:	2301      	movs	r3, #1
 80275ae:	77fb      	strb	r3, [r7, #31]
    goto error;
 80275b0:	e102      	b.n	80277b8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80275b2:	68fb      	ldr	r3, [r7, #12]
 80275b4:	2203      	movs	r2, #3
 80275b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80275ba:	68fb      	ldr	r3, [r7, #12]
 80275bc:	2200      	movs	r2, #0
 80275be:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80275c0:	68fb      	ldr	r3, [r7, #12]
 80275c2:	68ba      	ldr	r2, [r7, #8]
 80275c4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80275c6:	68fb      	ldr	r3, [r7, #12]
 80275c8:	88fa      	ldrh	r2, [r7, #6]
 80275ca:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80275cc:	68fb      	ldr	r3, [r7, #12]
 80275ce:	88fa      	ldrh	r2, [r7, #6]
 80275d0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80275d2:	68fb      	ldr	r3, [r7, #12]
 80275d4:	2200      	movs	r2, #0
 80275d6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80275d8:	68fb      	ldr	r3, [r7, #12]
 80275da:	2200      	movs	r2, #0
 80275dc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80275de:	68fb      	ldr	r3, [r7, #12]
 80275e0:	2200      	movs	r2, #0
 80275e2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80275e4:	68fb      	ldr	r3, [r7, #12]
 80275e6:	2200      	movs	r2, #0
 80275e8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80275ea:	68fb      	ldr	r3, [r7, #12]
 80275ec:	2200      	movs	r2, #0
 80275ee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80275f0:	68fb      	ldr	r3, [r7, #12]
 80275f2:	689b      	ldr	r3, [r3, #8]
 80275f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80275f8:	d10f      	bne.n	802761a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80275fa:	68fb      	ldr	r3, [r7, #12]
 80275fc:	681b      	ldr	r3, [r3, #0]
 80275fe:	681a      	ldr	r2, [r3, #0]
 8027600:	68fb      	ldr	r3, [r7, #12]
 8027602:	681b      	ldr	r3, [r3, #0]
 8027604:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8027608:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 802760a:	68fb      	ldr	r3, [r7, #12]
 802760c:	681b      	ldr	r3, [r3, #0]
 802760e:	681a      	ldr	r2, [r3, #0]
 8027610:	68fb      	ldr	r3, [r7, #12]
 8027612:	681b      	ldr	r3, [r3, #0]
 8027614:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8027618:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 802761a:	68fb      	ldr	r3, [r7, #12]
 802761c:	681b      	ldr	r3, [r3, #0]
 802761e:	681b      	ldr	r3, [r3, #0]
 8027620:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8027624:	2b40      	cmp	r3, #64	; 0x40
 8027626:	d007      	beq.n	8027638 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8027628:	68fb      	ldr	r3, [r7, #12]
 802762a:	681b      	ldr	r3, [r3, #0]
 802762c:	681a      	ldr	r2, [r3, #0]
 802762e:	68fb      	ldr	r3, [r7, #12]
 8027630:	681b      	ldr	r3, [r3, #0]
 8027632:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8027636:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8027638:	68fb      	ldr	r3, [r7, #12]
 802763a:	68db      	ldr	r3, [r3, #12]
 802763c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8027640:	d14b      	bne.n	80276da <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8027642:	68fb      	ldr	r3, [r7, #12]
 8027644:	685b      	ldr	r3, [r3, #4]
 8027646:	2b00      	cmp	r3, #0
 8027648:	d002      	beq.n	8027650 <HAL_SPI_Transmit+0xf6>
 802764a:	8afb      	ldrh	r3, [r7, #22]
 802764c:	2b01      	cmp	r3, #1
 802764e:	d13e      	bne.n	80276ce <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8027650:	68fb      	ldr	r3, [r7, #12]
 8027652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8027654:	881a      	ldrh	r2, [r3, #0]
 8027656:	68fb      	ldr	r3, [r7, #12]
 8027658:	681b      	ldr	r3, [r3, #0]
 802765a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 802765c:	68fb      	ldr	r3, [r7, #12]
 802765e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8027660:	1c9a      	adds	r2, r3, #2
 8027662:	68fb      	ldr	r3, [r7, #12]
 8027664:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8027666:	68fb      	ldr	r3, [r7, #12]
 8027668:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 802766a:	b29b      	uxth	r3, r3
 802766c:	3b01      	subs	r3, #1
 802766e:	b29a      	uxth	r2, r3
 8027670:	68fb      	ldr	r3, [r7, #12]
 8027672:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8027674:	e02b      	b.n	80276ce <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8027676:	68fb      	ldr	r3, [r7, #12]
 8027678:	681b      	ldr	r3, [r3, #0]
 802767a:	689b      	ldr	r3, [r3, #8]
 802767c:	f003 0302 	and.w	r3, r3, #2
 8027680:	2b02      	cmp	r3, #2
 8027682:	d112      	bne.n	80276aa <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8027684:	68fb      	ldr	r3, [r7, #12]
 8027686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8027688:	881a      	ldrh	r2, [r3, #0]
 802768a:	68fb      	ldr	r3, [r7, #12]
 802768c:	681b      	ldr	r3, [r3, #0]
 802768e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8027690:	68fb      	ldr	r3, [r7, #12]
 8027692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8027694:	1c9a      	adds	r2, r3, #2
 8027696:	68fb      	ldr	r3, [r7, #12]
 8027698:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 802769a:	68fb      	ldr	r3, [r7, #12]
 802769c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 802769e:	b29b      	uxth	r3, r3
 80276a0:	3b01      	subs	r3, #1
 80276a2:	b29a      	uxth	r2, r3
 80276a4:	68fb      	ldr	r3, [r7, #12]
 80276a6:	86da      	strh	r2, [r3, #54]	; 0x36
 80276a8:	e011      	b.n	80276ce <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80276aa:	f7fc ffdb 	bl	8024664 <HAL_GetTick>
 80276ae:	4602      	mov	r2, r0
 80276b0:	69bb      	ldr	r3, [r7, #24]
 80276b2:	1ad3      	subs	r3, r2, r3
 80276b4:	683a      	ldr	r2, [r7, #0]
 80276b6:	429a      	cmp	r2, r3
 80276b8:	d803      	bhi.n	80276c2 <HAL_SPI_Transmit+0x168>
 80276ba:	683b      	ldr	r3, [r7, #0]
 80276bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80276c0:	d102      	bne.n	80276c8 <HAL_SPI_Transmit+0x16e>
 80276c2:	683b      	ldr	r3, [r7, #0]
 80276c4:	2b00      	cmp	r3, #0
 80276c6:	d102      	bne.n	80276ce <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80276c8:	2303      	movs	r3, #3
 80276ca:	77fb      	strb	r3, [r7, #31]
          goto error;
 80276cc:	e074      	b.n	80277b8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80276ce:	68fb      	ldr	r3, [r7, #12]
 80276d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80276d2:	b29b      	uxth	r3, r3
 80276d4:	2b00      	cmp	r3, #0
 80276d6:	d1ce      	bne.n	8027676 <HAL_SPI_Transmit+0x11c>
 80276d8:	e04c      	b.n	8027774 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80276da:	68fb      	ldr	r3, [r7, #12]
 80276dc:	685b      	ldr	r3, [r3, #4]
 80276de:	2b00      	cmp	r3, #0
 80276e0:	d002      	beq.n	80276e8 <HAL_SPI_Transmit+0x18e>
 80276e2:	8afb      	ldrh	r3, [r7, #22]
 80276e4:	2b01      	cmp	r3, #1
 80276e6:	d140      	bne.n	802776a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80276e8:	68fb      	ldr	r3, [r7, #12]
 80276ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80276ec:	68fb      	ldr	r3, [r7, #12]
 80276ee:	681b      	ldr	r3, [r3, #0]
 80276f0:	330c      	adds	r3, #12
 80276f2:	7812      	ldrb	r2, [r2, #0]
 80276f4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80276f6:	68fb      	ldr	r3, [r7, #12]
 80276f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80276fa:	1c5a      	adds	r2, r3, #1
 80276fc:	68fb      	ldr	r3, [r7, #12]
 80276fe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8027700:	68fb      	ldr	r3, [r7, #12]
 8027702:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8027704:	b29b      	uxth	r3, r3
 8027706:	3b01      	subs	r3, #1
 8027708:	b29a      	uxth	r2, r3
 802770a:	68fb      	ldr	r3, [r7, #12]
 802770c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 802770e:	e02c      	b.n	802776a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8027710:	68fb      	ldr	r3, [r7, #12]
 8027712:	681b      	ldr	r3, [r3, #0]
 8027714:	689b      	ldr	r3, [r3, #8]
 8027716:	f003 0302 	and.w	r3, r3, #2
 802771a:	2b02      	cmp	r3, #2
 802771c:	d113      	bne.n	8027746 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 802771e:	68fb      	ldr	r3, [r7, #12]
 8027720:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8027722:	68fb      	ldr	r3, [r7, #12]
 8027724:	681b      	ldr	r3, [r3, #0]
 8027726:	330c      	adds	r3, #12
 8027728:	7812      	ldrb	r2, [r2, #0]
 802772a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 802772c:	68fb      	ldr	r3, [r7, #12]
 802772e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8027730:	1c5a      	adds	r2, r3, #1
 8027732:	68fb      	ldr	r3, [r7, #12]
 8027734:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8027736:	68fb      	ldr	r3, [r7, #12]
 8027738:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 802773a:	b29b      	uxth	r3, r3
 802773c:	3b01      	subs	r3, #1
 802773e:	b29a      	uxth	r2, r3
 8027740:	68fb      	ldr	r3, [r7, #12]
 8027742:	86da      	strh	r2, [r3, #54]	; 0x36
 8027744:	e011      	b.n	802776a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8027746:	f7fc ff8d 	bl	8024664 <HAL_GetTick>
 802774a:	4602      	mov	r2, r0
 802774c:	69bb      	ldr	r3, [r7, #24]
 802774e:	1ad3      	subs	r3, r2, r3
 8027750:	683a      	ldr	r2, [r7, #0]
 8027752:	429a      	cmp	r2, r3
 8027754:	d803      	bhi.n	802775e <HAL_SPI_Transmit+0x204>
 8027756:	683b      	ldr	r3, [r7, #0]
 8027758:	f1b3 3fff 	cmp.w	r3, #4294967295
 802775c:	d102      	bne.n	8027764 <HAL_SPI_Transmit+0x20a>
 802775e:	683b      	ldr	r3, [r7, #0]
 8027760:	2b00      	cmp	r3, #0
 8027762:	d102      	bne.n	802776a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8027764:	2303      	movs	r3, #3
 8027766:	77fb      	strb	r3, [r7, #31]
          goto error;
 8027768:	e026      	b.n	80277b8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 802776a:	68fb      	ldr	r3, [r7, #12]
 802776c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 802776e:	b29b      	uxth	r3, r3
 8027770:	2b00      	cmp	r3, #0
 8027772:	d1cd      	bne.n	8027710 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8027774:	69ba      	ldr	r2, [r7, #24]
 8027776:	6839      	ldr	r1, [r7, #0]
 8027778:	68f8      	ldr	r0, [r7, #12]
 802777a:	f000 fbcb 	bl	8027f14 <SPI_EndRxTxTransaction>
 802777e:	4603      	mov	r3, r0
 8027780:	2b00      	cmp	r3, #0
 8027782:	d002      	beq.n	802778a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8027784:	68fb      	ldr	r3, [r7, #12]
 8027786:	2220      	movs	r2, #32
 8027788:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 802778a:	68fb      	ldr	r3, [r7, #12]
 802778c:	689b      	ldr	r3, [r3, #8]
 802778e:	2b00      	cmp	r3, #0
 8027790:	d10a      	bne.n	80277a8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8027792:	2300      	movs	r3, #0
 8027794:	613b      	str	r3, [r7, #16]
 8027796:	68fb      	ldr	r3, [r7, #12]
 8027798:	681b      	ldr	r3, [r3, #0]
 802779a:	68db      	ldr	r3, [r3, #12]
 802779c:	613b      	str	r3, [r7, #16]
 802779e:	68fb      	ldr	r3, [r7, #12]
 80277a0:	681b      	ldr	r3, [r3, #0]
 80277a2:	689b      	ldr	r3, [r3, #8]
 80277a4:	613b      	str	r3, [r7, #16]
 80277a6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80277a8:	68fb      	ldr	r3, [r7, #12]
 80277aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80277ac:	2b00      	cmp	r3, #0
 80277ae:	d002      	beq.n	80277b6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80277b0:	2301      	movs	r3, #1
 80277b2:	77fb      	strb	r3, [r7, #31]
 80277b4:	e000      	b.n	80277b8 <HAL_SPI_Transmit+0x25e>
  }

error:
 80277b6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80277b8:	68fb      	ldr	r3, [r7, #12]
 80277ba:	2201      	movs	r2, #1
 80277bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80277c0:	68fb      	ldr	r3, [r7, #12]
 80277c2:	2200      	movs	r2, #0
 80277c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80277c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80277ca:	4618      	mov	r0, r3
 80277cc:	3720      	adds	r7, #32
 80277ce:	46bd      	mov	sp, r7
 80277d0:	bd80      	pop	{r7, pc}

080277d2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80277d2:	b580      	push	{r7, lr}
 80277d4:	b088      	sub	sp, #32
 80277d6:	af02      	add	r7, sp, #8
 80277d8:	60f8      	str	r0, [r7, #12]
 80277da:	60b9      	str	r1, [r7, #8]
 80277dc:	603b      	str	r3, [r7, #0]
 80277de:	4613      	mov	r3, r2
 80277e0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80277e2:	2300      	movs	r3, #0
 80277e4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80277e6:	68fb      	ldr	r3, [r7, #12]
 80277e8:	685b      	ldr	r3, [r3, #4]
 80277ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80277ee:	d112      	bne.n	8027816 <HAL_SPI_Receive+0x44>
 80277f0:	68fb      	ldr	r3, [r7, #12]
 80277f2:	689b      	ldr	r3, [r3, #8]
 80277f4:	2b00      	cmp	r3, #0
 80277f6:	d10e      	bne.n	8027816 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80277f8:	68fb      	ldr	r3, [r7, #12]
 80277fa:	2204      	movs	r2, #4
 80277fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8027800:	88fa      	ldrh	r2, [r7, #6]
 8027802:	683b      	ldr	r3, [r7, #0]
 8027804:	9300      	str	r3, [sp, #0]
 8027806:	4613      	mov	r3, r2
 8027808:	68ba      	ldr	r2, [r7, #8]
 802780a:	68b9      	ldr	r1, [r7, #8]
 802780c:	68f8      	ldr	r0, [r7, #12]
 802780e:	f000 f8f1 	bl	80279f4 <HAL_SPI_TransmitReceive>
 8027812:	4603      	mov	r3, r0
 8027814:	e0ea      	b.n	80279ec <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8027816:	68fb      	ldr	r3, [r7, #12]
 8027818:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 802781c:	2b01      	cmp	r3, #1
 802781e:	d101      	bne.n	8027824 <HAL_SPI_Receive+0x52>
 8027820:	2302      	movs	r3, #2
 8027822:	e0e3      	b.n	80279ec <HAL_SPI_Receive+0x21a>
 8027824:	68fb      	ldr	r3, [r7, #12]
 8027826:	2201      	movs	r2, #1
 8027828:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 802782c:	f7fc ff1a 	bl	8024664 <HAL_GetTick>
 8027830:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8027832:	68fb      	ldr	r3, [r7, #12]
 8027834:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8027838:	b2db      	uxtb	r3, r3
 802783a:	2b01      	cmp	r3, #1
 802783c:	d002      	beq.n	8027844 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 802783e:	2302      	movs	r3, #2
 8027840:	75fb      	strb	r3, [r7, #23]
    goto error;
 8027842:	e0ca      	b.n	80279da <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8027844:	68bb      	ldr	r3, [r7, #8]
 8027846:	2b00      	cmp	r3, #0
 8027848:	d002      	beq.n	8027850 <HAL_SPI_Receive+0x7e>
 802784a:	88fb      	ldrh	r3, [r7, #6]
 802784c:	2b00      	cmp	r3, #0
 802784e:	d102      	bne.n	8027856 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8027850:	2301      	movs	r3, #1
 8027852:	75fb      	strb	r3, [r7, #23]
    goto error;
 8027854:	e0c1      	b.n	80279da <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8027856:	68fb      	ldr	r3, [r7, #12]
 8027858:	2204      	movs	r2, #4
 802785a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 802785e:	68fb      	ldr	r3, [r7, #12]
 8027860:	2200      	movs	r2, #0
 8027862:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8027864:	68fb      	ldr	r3, [r7, #12]
 8027866:	68ba      	ldr	r2, [r7, #8]
 8027868:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 802786a:	68fb      	ldr	r3, [r7, #12]
 802786c:	88fa      	ldrh	r2, [r7, #6]
 802786e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8027870:	68fb      	ldr	r3, [r7, #12]
 8027872:	88fa      	ldrh	r2, [r7, #6]
 8027874:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8027876:	68fb      	ldr	r3, [r7, #12]
 8027878:	2200      	movs	r2, #0
 802787a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 802787c:	68fb      	ldr	r3, [r7, #12]
 802787e:	2200      	movs	r2, #0
 8027880:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8027882:	68fb      	ldr	r3, [r7, #12]
 8027884:	2200      	movs	r2, #0
 8027886:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8027888:	68fb      	ldr	r3, [r7, #12]
 802788a:	2200      	movs	r2, #0
 802788c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 802788e:	68fb      	ldr	r3, [r7, #12]
 8027890:	2200      	movs	r2, #0
 8027892:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8027894:	68fb      	ldr	r3, [r7, #12]
 8027896:	689b      	ldr	r3, [r3, #8]
 8027898:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 802789c:	d10f      	bne.n	80278be <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 802789e:	68fb      	ldr	r3, [r7, #12]
 80278a0:	681b      	ldr	r3, [r3, #0]
 80278a2:	681a      	ldr	r2, [r3, #0]
 80278a4:	68fb      	ldr	r3, [r7, #12]
 80278a6:	681b      	ldr	r3, [r3, #0]
 80278a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80278ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80278ae:	68fb      	ldr	r3, [r7, #12]
 80278b0:	681b      	ldr	r3, [r3, #0]
 80278b2:	681a      	ldr	r2, [r3, #0]
 80278b4:	68fb      	ldr	r3, [r7, #12]
 80278b6:	681b      	ldr	r3, [r3, #0]
 80278b8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80278bc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80278be:	68fb      	ldr	r3, [r7, #12]
 80278c0:	681b      	ldr	r3, [r3, #0]
 80278c2:	681b      	ldr	r3, [r3, #0]
 80278c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80278c8:	2b40      	cmp	r3, #64	; 0x40
 80278ca:	d007      	beq.n	80278dc <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80278cc:	68fb      	ldr	r3, [r7, #12]
 80278ce:	681b      	ldr	r3, [r3, #0]
 80278d0:	681a      	ldr	r2, [r3, #0]
 80278d2:	68fb      	ldr	r3, [r7, #12]
 80278d4:	681b      	ldr	r3, [r3, #0]
 80278d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80278da:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80278dc:	68fb      	ldr	r3, [r7, #12]
 80278de:	68db      	ldr	r3, [r3, #12]
 80278e0:	2b00      	cmp	r3, #0
 80278e2:	d162      	bne.n	80279aa <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80278e4:	e02e      	b.n	8027944 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80278e6:	68fb      	ldr	r3, [r7, #12]
 80278e8:	681b      	ldr	r3, [r3, #0]
 80278ea:	689b      	ldr	r3, [r3, #8]
 80278ec:	f003 0301 	and.w	r3, r3, #1
 80278f0:	2b01      	cmp	r3, #1
 80278f2:	d115      	bne.n	8027920 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80278f4:	68fb      	ldr	r3, [r7, #12]
 80278f6:	681b      	ldr	r3, [r3, #0]
 80278f8:	f103 020c 	add.w	r2, r3, #12
 80278fc:	68fb      	ldr	r3, [r7, #12]
 80278fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8027900:	7812      	ldrb	r2, [r2, #0]
 8027902:	b2d2      	uxtb	r2, r2
 8027904:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8027906:	68fb      	ldr	r3, [r7, #12]
 8027908:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802790a:	1c5a      	adds	r2, r3, #1
 802790c:	68fb      	ldr	r3, [r7, #12]
 802790e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8027910:	68fb      	ldr	r3, [r7, #12]
 8027912:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8027914:	b29b      	uxth	r3, r3
 8027916:	3b01      	subs	r3, #1
 8027918:	b29a      	uxth	r2, r3
 802791a:	68fb      	ldr	r3, [r7, #12]
 802791c:	87da      	strh	r2, [r3, #62]	; 0x3e
 802791e:	e011      	b.n	8027944 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8027920:	f7fc fea0 	bl	8024664 <HAL_GetTick>
 8027924:	4602      	mov	r2, r0
 8027926:	693b      	ldr	r3, [r7, #16]
 8027928:	1ad3      	subs	r3, r2, r3
 802792a:	683a      	ldr	r2, [r7, #0]
 802792c:	429a      	cmp	r2, r3
 802792e:	d803      	bhi.n	8027938 <HAL_SPI_Receive+0x166>
 8027930:	683b      	ldr	r3, [r7, #0]
 8027932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8027936:	d102      	bne.n	802793e <HAL_SPI_Receive+0x16c>
 8027938:	683b      	ldr	r3, [r7, #0]
 802793a:	2b00      	cmp	r3, #0
 802793c:	d102      	bne.n	8027944 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 802793e:	2303      	movs	r3, #3
 8027940:	75fb      	strb	r3, [r7, #23]
          goto error;
 8027942:	e04a      	b.n	80279da <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8027944:	68fb      	ldr	r3, [r7, #12]
 8027946:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8027948:	b29b      	uxth	r3, r3
 802794a:	2b00      	cmp	r3, #0
 802794c:	d1cb      	bne.n	80278e6 <HAL_SPI_Receive+0x114>
 802794e:	e031      	b.n	80279b4 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8027950:	68fb      	ldr	r3, [r7, #12]
 8027952:	681b      	ldr	r3, [r3, #0]
 8027954:	689b      	ldr	r3, [r3, #8]
 8027956:	f003 0301 	and.w	r3, r3, #1
 802795a:	2b01      	cmp	r3, #1
 802795c:	d113      	bne.n	8027986 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 802795e:	68fb      	ldr	r3, [r7, #12]
 8027960:	681b      	ldr	r3, [r3, #0]
 8027962:	68da      	ldr	r2, [r3, #12]
 8027964:	68fb      	ldr	r3, [r7, #12]
 8027966:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8027968:	b292      	uxth	r2, r2
 802796a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 802796c:	68fb      	ldr	r3, [r7, #12]
 802796e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8027970:	1c9a      	adds	r2, r3, #2
 8027972:	68fb      	ldr	r3, [r7, #12]
 8027974:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8027976:	68fb      	ldr	r3, [r7, #12]
 8027978:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802797a:	b29b      	uxth	r3, r3
 802797c:	3b01      	subs	r3, #1
 802797e:	b29a      	uxth	r2, r3
 8027980:	68fb      	ldr	r3, [r7, #12]
 8027982:	87da      	strh	r2, [r3, #62]	; 0x3e
 8027984:	e011      	b.n	80279aa <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8027986:	f7fc fe6d 	bl	8024664 <HAL_GetTick>
 802798a:	4602      	mov	r2, r0
 802798c:	693b      	ldr	r3, [r7, #16]
 802798e:	1ad3      	subs	r3, r2, r3
 8027990:	683a      	ldr	r2, [r7, #0]
 8027992:	429a      	cmp	r2, r3
 8027994:	d803      	bhi.n	802799e <HAL_SPI_Receive+0x1cc>
 8027996:	683b      	ldr	r3, [r7, #0]
 8027998:	f1b3 3fff 	cmp.w	r3, #4294967295
 802799c:	d102      	bne.n	80279a4 <HAL_SPI_Receive+0x1d2>
 802799e:	683b      	ldr	r3, [r7, #0]
 80279a0:	2b00      	cmp	r3, #0
 80279a2:	d102      	bne.n	80279aa <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80279a4:	2303      	movs	r3, #3
 80279a6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80279a8:	e017      	b.n	80279da <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80279aa:	68fb      	ldr	r3, [r7, #12]
 80279ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80279ae:	b29b      	uxth	r3, r3
 80279b0:	2b00      	cmp	r3, #0
 80279b2:	d1cd      	bne.n	8027950 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80279b4:	693a      	ldr	r2, [r7, #16]
 80279b6:	6839      	ldr	r1, [r7, #0]
 80279b8:	68f8      	ldr	r0, [r7, #12]
 80279ba:	f000 fa45 	bl	8027e48 <SPI_EndRxTransaction>
 80279be:	4603      	mov	r3, r0
 80279c0:	2b00      	cmp	r3, #0
 80279c2:	d002      	beq.n	80279ca <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80279c4:	68fb      	ldr	r3, [r7, #12]
 80279c6:	2220      	movs	r2, #32
 80279c8:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80279ca:	68fb      	ldr	r3, [r7, #12]
 80279cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80279ce:	2b00      	cmp	r3, #0
 80279d0:	d002      	beq.n	80279d8 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80279d2:	2301      	movs	r3, #1
 80279d4:	75fb      	strb	r3, [r7, #23]
 80279d6:	e000      	b.n	80279da <HAL_SPI_Receive+0x208>
  }

error :
 80279d8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80279da:	68fb      	ldr	r3, [r7, #12]
 80279dc:	2201      	movs	r2, #1
 80279de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80279e2:	68fb      	ldr	r3, [r7, #12]
 80279e4:	2200      	movs	r2, #0
 80279e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80279ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80279ec:	4618      	mov	r0, r3
 80279ee:	3718      	adds	r7, #24
 80279f0:	46bd      	mov	sp, r7
 80279f2:	bd80      	pop	{r7, pc}

080279f4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80279f4:	b580      	push	{r7, lr}
 80279f6:	b08c      	sub	sp, #48	; 0x30
 80279f8:	af00      	add	r7, sp, #0
 80279fa:	60f8      	str	r0, [r7, #12]
 80279fc:	60b9      	str	r1, [r7, #8]
 80279fe:	607a      	str	r2, [r7, #4]
 8027a00:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8027a02:	2301      	movs	r3, #1
 8027a04:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8027a06:	2300      	movs	r3, #0
 8027a08:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8027a0c:	68fb      	ldr	r3, [r7, #12]
 8027a0e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8027a12:	2b01      	cmp	r3, #1
 8027a14:	d101      	bne.n	8027a1a <HAL_SPI_TransmitReceive+0x26>
 8027a16:	2302      	movs	r3, #2
 8027a18:	e18a      	b.n	8027d30 <HAL_SPI_TransmitReceive+0x33c>
 8027a1a:	68fb      	ldr	r3, [r7, #12]
 8027a1c:	2201      	movs	r2, #1
 8027a1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8027a22:	f7fc fe1f 	bl	8024664 <HAL_GetTick>
 8027a26:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8027a28:	68fb      	ldr	r3, [r7, #12]
 8027a2a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8027a2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8027a32:	68fb      	ldr	r3, [r7, #12]
 8027a34:	685b      	ldr	r3, [r3, #4]
 8027a36:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8027a38:	887b      	ldrh	r3, [r7, #2]
 8027a3a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8027a3c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8027a40:	2b01      	cmp	r3, #1
 8027a42:	d00f      	beq.n	8027a64 <HAL_SPI_TransmitReceive+0x70>
 8027a44:	69fb      	ldr	r3, [r7, #28]
 8027a46:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8027a4a:	d107      	bne.n	8027a5c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8027a4c:	68fb      	ldr	r3, [r7, #12]
 8027a4e:	689b      	ldr	r3, [r3, #8]
 8027a50:	2b00      	cmp	r3, #0
 8027a52:	d103      	bne.n	8027a5c <HAL_SPI_TransmitReceive+0x68>
 8027a54:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8027a58:	2b04      	cmp	r3, #4
 8027a5a:	d003      	beq.n	8027a64 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8027a5c:	2302      	movs	r3, #2
 8027a5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8027a62:	e15b      	b.n	8027d1c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8027a64:	68bb      	ldr	r3, [r7, #8]
 8027a66:	2b00      	cmp	r3, #0
 8027a68:	d005      	beq.n	8027a76 <HAL_SPI_TransmitReceive+0x82>
 8027a6a:	687b      	ldr	r3, [r7, #4]
 8027a6c:	2b00      	cmp	r3, #0
 8027a6e:	d002      	beq.n	8027a76 <HAL_SPI_TransmitReceive+0x82>
 8027a70:	887b      	ldrh	r3, [r7, #2]
 8027a72:	2b00      	cmp	r3, #0
 8027a74:	d103      	bne.n	8027a7e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8027a76:	2301      	movs	r3, #1
 8027a78:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8027a7c:	e14e      	b.n	8027d1c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8027a7e:	68fb      	ldr	r3, [r7, #12]
 8027a80:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8027a84:	b2db      	uxtb	r3, r3
 8027a86:	2b04      	cmp	r3, #4
 8027a88:	d003      	beq.n	8027a92 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8027a8a:	68fb      	ldr	r3, [r7, #12]
 8027a8c:	2205      	movs	r2, #5
 8027a8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8027a92:	68fb      	ldr	r3, [r7, #12]
 8027a94:	2200      	movs	r2, #0
 8027a96:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8027a98:	68fb      	ldr	r3, [r7, #12]
 8027a9a:	687a      	ldr	r2, [r7, #4]
 8027a9c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8027a9e:	68fb      	ldr	r3, [r7, #12]
 8027aa0:	887a      	ldrh	r2, [r7, #2]
 8027aa2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8027aa4:	68fb      	ldr	r3, [r7, #12]
 8027aa6:	887a      	ldrh	r2, [r7, #2]
 8027aa8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8027aaa:	68fb      	ldr	r3, [r7, #12]
 8027aac:	68ba      	ldr	r2, [r7, #8]
 8027aae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8027ab0:	68fb      	ldr	r3, [r7, #12]
 8027ab2:	887a      	ldrh	r2, [r7, #2]
 8027ab4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8027ab6:	68fb      	ldr	r3, [r7, #12]
 8027ab8:	887a      	ldrh	r2, [r7, #2]
 8027aba:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8027abc:	68fb      	ldr	r3, [r7, #12]
 8027abe:	2200      	movs	r2, #0
 8027ac0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8027ac2:	68fb      	ldr	r3, [r7, #12]
 8027ac4:	2200      	movs	r2, #0
 8027ac6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8027ac8:	68fb      	ldr	r3, [r7, #12]
 8027aca:	681b      	ldr	r3, [r3, #0]
 8027acc:	681b      	ldr	r3, [r3, #0]
 8027ace:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8027ad2:	2b40      	cmp	r3, #64	; 0x40
 8027ad4:	d007      	beq.n	8027ae6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8027ad6:	68fb      	ldr	r3, [r7, #12]
 8027ad8:	681b      	ldr	r3, [r3, #0]
 8027ada:	681a      	ldr	r2, [r3, #0]
 8027adc:	68fb      	ldr	r3, [r7, #12]
 8027ade:	681b      	ldr	r3, [r3, #0]
 8027ae0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8027ae4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8027ae6:	68fb      	ldr	r3, [r7, #12]
 8027ae8:	68db      	ldr	r3, [r3, #12]
 8027aea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8027aee:	d178      	bne.n	8027be2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8027af0:	68fb      	ldr	r3, [r7, #12]
 8027af2:	685b      	ldr	r3, [r3, #4]
 8027af4:	2b00      	cmp	r3, #0
 8027af6:	d002      	beq.n	8027afe <HAL_SPI_TransmitReceive+0x10a>
 8027af8:	8b7b      	ldrh	r3, [r7, #26]
 8027afa:	2b01      	cmp	r3, #1
 8027afc:	d166      	bne.n	8027bcc <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8027afe:	68fb      	ldr	r3, [r7, #12]
 8027b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8027b02:	881a      	ldrh	r2, [r3, #0]
 8027b04:	68fb      	ldr	r3, [r7, #12]
 8027b06:	681b      	ldr	r3, [r3, #0]
 8027b08:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8027b0a:	68fb      	ldr	r3, [r7, #12]
 8027b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8027b0e:	1c9a      	adds	r2, r3, #2
 8027b10:	68fb      	ldr	r3, [r7, #12]
 8027b12:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8027b14:	68fb      	ldr	r3, [r7, #12]
 8027b16:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8027b18:	b29b      	uxth	r3, r3
 8027b1a:	3b01      	subs	r3, #1
 8027b1c:	b29a      	uxth	r2, r3
 8027b1e:	68fb      	ldr	r3, [r7, #12]
 8027b20:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8027b22:	e053      	b.n	8027bcc <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8027b24:	68fb      	ldr	r3, [r7, #12]
 8027b26:	681b      	ldr	r3, [r3, #0]
 8027b28:	689b      	ldr	r3, [r3, #8]
 8027b2a:	f003 0302 	and.w	r3, r3, #2
 8027b2e:	2b02      	cmp	r3, #2
 8027b30:	d11b      	bne.n	8027b6a <HAL_SPI_TransmitReceive+0x176>
 8027b32:	68fb      	ldr	r3, [r7, #12]
 8027b34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8027b36:	b29b      	uxth	r3, r3
 8027b38:	2b00      	cmp	r3, #0
 8027b3a:	d016      	beq.n	8027b6a <HAL_SPI_TransmitReceive+0x176>
 8027b3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8027b3e:	2b01      	cmp	r3, #1
 8027b40:	d113      	bne.n	8027b6a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8027b42:	68fb      	ldr	r3, [r7, #12]
 8027b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8027b46:	881a      	ldrh	r2, [r3, #0]
 8027b48:	68fb      	ldr	r3, [r7, #12]
 8027b4a:	681b      	ldr	r3, [r3, #0]
 8027b4c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8027b4e:	68fb      	ldr	r3, [r7, #12]
 8027b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8027b52:	1c9a      	adds	r2, r3, #2
 8027b54:	68fb      	ldr	r3, [r7, #12]
 8027b56:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8027b58:	68fb      	ldr	r3, [r7, #12]
 8027b5a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8027b5c:	b29b      	uxth	r3, r3
 8027b5e:	3b01      	subs	r3, #1
 8027b60:	b29a      	uxth	r2, r3
 8027b62:	68fb      	ldr	r3, [r7, #12]
 8027b64:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8027b66:	2300      	movs	r3, #0
 8027b68:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8027b6a:	68fb      	ldr	r3, [r7, #12]
 8027b6c:	681b      	ldr	r3, [r3, #0]
 8027b6e:	689b      	ldr	r3, [r3, #8]
 8027b70:	f003 0301 	and.w	r3, r3, #1
 8027b74:	2b01      	cmp	r3, #1
 8027b76:	d119      	bne.n	8027bac <HAL_SPI_TransmitReceive+0x1b8>
 8027b78:	68fb      	ldr	r3, [r7, #12]
 8027b7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8027b7c:	b29b      	uxth	r3, r3
 8027b7e:	2b00      	cmp	r3, #0
 8027b80:	d014      	beq.n	8027bac <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8027b82:	68fb      	ldr	r3, [r7, #12]
 8027b84:	681b      	ldr	r3, [r3, #0]
 8027b86:	68da      	ldr	r2, [r3, #12]
 8027b88:	68fb      	ldr	r3, [r7, #12]
 8027b8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8027b8c:	b292      	uxth	r2, r2
 8027b8e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8027b90:	68fb      	ldr	r3, [r7, #12]
 8027b92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8027b94:	1c9a      	adds	r2, r3, #2
 8027b96:	68fb      	ldr	r3, [r7, #12]
 8027b98:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8027b9a:	68fb      	ldr	r3, [r7, #12]
 8027b9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8027b9e:	b29b      	uxth	r3, r3
 8027ba0:	3b01      	subs	r3, #1
 8027ba2:	b29a      	uxth	r2, r3
 8027ba4:	68fb      	ldr	r3, [r7, #12]
 8027ba6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8027ba8:	2301      	movs	r3, #1
 8027baa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8027bac:	f7fc fd5a 	bl	8024664 <HAL_GetTick>
 8027bb0:	4602      	mov	r2, r0
 8027bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8027bb4:	1ad3      	subs	r3, r2, r3
 8027bb6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8027bb8:	429a      	cmp	r2, r3
 8027bba:	d807      	bhi.n	8027bcc <HAL_SPI_TransmitReceive+0x1d8>
 8027bbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8027bbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8027bc2:	d003      	beq.n	8027bcc <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8027bc4:	2303      	movs	r3, #3
 8027bc6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8027bca:	e0a7      	b.n	8027d1c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8027bcc:	68fb      	ldr	r3, [r7, #12]
 8027bce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8027bd0:	b29b      	uxth	r3, r3
 8027bd2:	2b00      	cmp	r3, #0
 8027bd4:	d1a6      	bne.n	8027b24 <HAL_SPI_TransmitReceive+0x130>
 8027bd6:	68fb      	ldr	r3, [r7, #12]
 8027bd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8027bda:	b29b      	uxth	r3, r3
 8027bdc:	2b00      	cmp	r3, #0
 8027bde:	d1a1      	bne.n	8027b24 <HAL_SPI_TransmitReceive+0x130>
 8027be0:	e07c      	b.n	8027cdc <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8027be2:	68fb      	ldr	r3, [r7, #12]
 8027be4:	685b      	ldr	r3, [r3, #4]
 8027be6:	2b00      	cmp	r3, #0
 8027be8:	d002      	beq.n	8027bf0 <HAL_SPI_TransmitReceive+0x1fc>
 8027bea:	8b7b      	ldrh	r3, [r7, #26]
 8027bec:	2b01      	cmp	r3, #1
 8027bee:	d16b      	bne.n	8027cc8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8027bf0:	68fb      	ldr	r3, [r7, #12]
 8027bf2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8027bf4:	68fb      	ldr	r3, [r7, #12]
 8027bf6:	681b      	ldr	r3, [r3, #0]
 8027bf8:	330c      	adds	r3, #12
 8027bfa:	7812      	ldrb	r2, [r2, #0]
 8027bfc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8027bfe:	68fb      	ldr	r3, [r7, #12]
 8027c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8027c02:	1c5a      	adds	r2, r3, #1
 8027c04:	68fb      	ldr	r3, [r7, #12]
 8027c06:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8027c08:	68fb      	ldr	r3, [r7, #12]
 8027c0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8027c0c:	b29b      	uxth	r3, r3
 8027c0e:	3b01      	subs	r3, #1
 8027c10:	b29a      	uxth	r2, r3
 8027c12:	68fb      	ldr	r3, [r7, #12]
 8027c14:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8027c16:	e057      	b.n	8027cc8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8027c18:	68fb      	ldr	r3, [r7, #12]
 8027c1a:	681b      	ldr	r3, [r3, #0]
 8027c1c:	689b      	ldr	r3, [r3, #8]
 8027c1e:	f003 0302 	and.w	r3, r3, #2
 8027c22:	2b02      	cmp	r3, #2
 8027c24:	d11c      	bne.n	8027c60 <HAL_SPI_TransmitReceive+0x26c>
 8027c26:	68fb      	ldr	r3, [r7, #12]
 8027c28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8027c2a:	b29b      	uxth	r3, r3
 8027c2c:	2b00      	cmp	r3, #0
 8027c2e:	d017      	beq.n	8027c60 <HAL_SPI_TransmitReceive+0x26c>
 8027c30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8027c32:	2b01      	cmp	r3, #1
 8027c34:	d114      	bne.n	8027c60 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8027c36:	68fb      	ldr	r3, [r7, #12]
 8027c38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8027c3a:	68fb      	ldr	r3, [r7, #12]
 8027c3c:	681b      	ldr	r3, [r3, #0]
 8027c3e:	330c      	adds	r3, #12
 8027c40:	7812      	ldrb	r2, [r2, #0]
 8027c42:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8027c44:	68fb      	ldr	r3, [r7, #12]
 8027c46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8027c48:	1c5a      	adds	r2, r3, #1
 8027c4a:	68fb      	ldr	r3, [r7, #12]
 8027c4c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8027c4e:	68fb      	ldr	r3, [r7, #12]
 8027c50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8027c52:	b29b      	uxth	r3, r3
 8027c54:	3b01      	subs	r3, #1
 8027c56:	b29a      	uxth	r2, r3
 8027c58:	68fb      	ldr	r3, [r7, #12]
 8027c5a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8027c5c:	2300      	movs	r3, #0
 8027c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8027c60:	68fb      	ldr	r3, [r7, #12]
 8027c62:	681b      	ldr	r3, [r3, #0]
 8027c64:	689b      	ldr	r3, [r3, #8]
 8027c66:	f003 0301 	and.w	r3, r3, #1
 8027c6a:	2b01      	cmp	r3, #1
 8027c6c:	d119      	bne.n	8027ca2 <HAL_SPI_TransmitReceive+0x2ae>
 8027c6e:	68fb      	ldr	r3, [r7, #12]
 8027c70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8027c72:	b29b      	uxth	r3, r3
 8027c74:	2b00      	cmp	r3, #0
 8027c76:	d014      	beq.n	8027ca2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8027c78:	68fb      	ldr	r3, [r7, #12]
 8027c7a:	681b      	ldr	r3, [r3, #0]
 8027c7c:	68da      	ldr	r2, [r3, #12]
 8027c7e:	68fb      	ldr	r3, [r7, #12]
 8027c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8027c82:	b2d2      	uxtb	r2, r2
 8027c84:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8027c86:	68fb      	ldr	r3, [r7, #12]
 8027c88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8027c8a:	1c5a      	adds	r2, r3, #1
 8027c8c:	68fb      	ldr	r3, [r7, #12]
 8027c8e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8027c90:	68fb      	ldr	r3, [r7, #12]
 8027c92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8027c94:	b29b      	uxth	r3, r3
 8027c96:	3b01      	subs	r3, #1
 8027c98:	b29a      	uxth	r2, r3
 8027c9a:	68fb      	ldr	r3, [r7, #12]
 8027c9c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8027c9e:	2301      	movs	r3, #1
 8027ca0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8027ca2:	f7fc fcdf 	bl	8024664 <HAL_GetTick>
 8027ca6:	4602      	mov	r2, r0
 8027ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8027caa:	1ad3      	subs	r3, r2, r3
 8027cac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8027cae:	429a      	cmp	r2, r3
 8027cb0:	d803      	bhi.n	8027cba <HAL_SPI_TransmitReceive+0x2c6>
 8027cb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8027cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8027cb8:	d102      	bne.n	8027cc0 <HAL_SPI_TransmitReceive+0x2cc>
 8027cba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8027cbc:	2b00      	cmp	r3, #0
 8027cbe:	d103      	bne.n	8027cc8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8027cc0:	2303      	movs	r3, #3
 8027cc2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8027cc6:	e029      	b.n	8027d1c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8027cc8:	68fb      	ldr	r3, [r7, #12]
 8027cca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8027ccc:	b29b      	uxth	r3, r3
 8027cce:	2b00      	cmp	r3, #0
 8027cd0:	d1a2      	bne.n	8027c18 <HAL_SPI_TransmitReceive+0x224>
 8027cd2:	68fb      	ldr	r3, [r7, #12]
 8027cd4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8027cd6:	b29b      	uxth	r3, r3
 8027cd8:	2b00      	cmp	r3, #0
 8027cda:	d19d      	bne.n	8027c18 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8027cdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8027cde:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8027ce0:	68f8      	ldr	r0, [r7, #12]
 8027ce2:	f000 f917 	bl	8027f14 <SPI_EndRxTxTransaction>
 8027ce6:	4603      	mov	r3, r0
 8027ce8:	2b00      	cmp	r3, #0
 8027cea:	d006      	beq.n	8027cfa <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8027cec:	2301      	movs	r3, #1
 8027cee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8027cf2:	68fb      	ldr	r3, [r7, #12]
 8027cf4:	2220      	movs	r2, #32
 8027cf6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8027cf8:	e010      	b.n	8027d1c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8027cfa:	68fb      	ldr	r3, [r7, #12]
 8027cfc:	689b      	ldr	r3, [r3, #8]
 8027cfe:	2b00      	cmp	r3, #0
 8027d00:	d10b      	bne.n	8027d1a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8027d02:	2300      	movs	r3, #0
 8027d04:	617b      	str	r3, [r7, #20]
 8027d06:	68fb      	ldr	r3, [r7, #12]
 8027d08:	681b      	ldr	r3, [r3, #0]
 8027d0a:	68db      	ldr	r3, [r3, #12]
 8027d0c:	617b      	str	r3, [r7, #20]
 8027d0e:	68fb      	ldr	r3, [r7, #12]
 8027d10:	681b      	ldr	r3, [r3, #0]
 8027d12:	689b      	ldr	r3, [r3, #8]
 8027d14:	617b      	str	r3, [r7, #20]
 8027d16:	697b      	ldr	r3, [r7, #20]
 8027d18:	e000      	b.n	8027d1c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8027d1a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8027d1c:	68fb      	ldr	r3, [r7, #12]
 8027d1e:	2201      	movs	r2, #1
 8027d20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8027d24:	68fb      	ldr	r3, [r7, #12]
 8027d26:	2200      	movs	r2, #0
 8027d28:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8027d2c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8027d30:	4618      	mov	r0, r3
 8027d32:	3730      	adds	r7, #48	; 0x30
 8027d34:	46bd      	mov	sp, r7
 8027d36:	bd80      	pop	{r7, pc}

08027d38 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8027d38:	b580      	push	{r7, lr}
 8027d3a:	b088      	sub	sp, #32
 8027d3c:	af00      	add	r7, sp, #0
 8027d3e:	60f8      	str	r0, [r7, #12]
 8027d40:	60b9      	str	r1, [r7, #8]
 8027d42:	603b      	str	r3, [r7, #0]
 8027d44:	4613      	mov	r3, r2
 8027d46:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8027d48:	f7fc fc8c 	bl	8024664 <HAL_GetTick>
 8027d4c:	4602      	mov	r2, r0
 8027d4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8027d50:	1a9b      	subs	r3, r3, r2
 8027d52:	683a      	ldr	r2, [r7, #0]
 8027d54:	4413      	add	r3, r2
 8027d56:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8027d58:	f7fc fc84 	bl	8024664 <HAL_GetTick>
 8027d5c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8027d5e:	4b39      	ldr	r3, [pc, #228]	; (8027e44 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8027d60:	681b      	ldr	r3, [r3, #0]
 8027d62:	015b      	lsls	r3, r3, #5
 8027d64:	0d1b      	lsrs	r3, r3, #20
 8027d66:	69fa      	ldr	r2, [r7, #28]
 8027d68:	fb02 f303 	mul.w	r3, r2, r3
 8027d6c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8027d6e:	e054      	b.n	8027e1a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8027d70:	683b      	ldr	r3, [r7, #0]
 8027d72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8027d76:	d050      	beq.n	8027e1a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8027d78:	f7fc fc74 	bl	8024664 <HAL_GetTick>
 8027d7c:	4602      	mov	r2, r0
 8027d7e:	69bb      	ldr	r3, [r7, #24]
 8027d80:	1ad3      	subs	r3, r2, r3
 8027d82:	69fa      	ldr	r2, [r7, #28]
 8027d84:	429a      	cmp	r2, r3
 8027d86:	d902      	bls.n	8027d8e <SPI_WaitFlagStateUntilTimeout+0x56>
 8027d88:	69fb      	ldr	r3, [r7, #28]
 8027d8a:	2b00      	cmp	r3, #0
 8027d8c:	d13d      	bne.n	8027e0a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8027d8e:	68fb      	ldr	r3, [r7, #12]
 8027d90:	681b      	ldr	r3, [r3, #0]
 8027d92:	685a      	ldr	r2, [r3, #4]
 8027d94:	68fb      	ldr	r3, [r7, #12]
 8027d96:	681b      	ldr	r3, [r3, #0]
 8027d98:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8027d9c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8027d9e:	68fb      	ldr	r3, [r7, #12]
 8027da0:	685b      	ldr	r3, [r3, #4]
 8027da2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8027da6:	d111      	bne.n	8027dcc <SPI_WaitFlagStateUntilTimeout+0x94>
 8027da8:	68fb      	ldr	r3, [r7, #12]
 8027daa:	689b      	ldr	r3, [r3, #8]
 8027dac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8027db0:	d004      	beq.n	8027dbc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8027db2:	68fb      	ldr	r3, [r7, #12]
 8027db4:	689b      	ldr	r3, [r3, #8]
 8027db6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8027dba:	d107      	bne.n	8027dcc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8027dbc:	68fb      	ldr	r3, [r7, #12]
 8027dbe:	681b      	ldr	r3, [r3, #0]
 8027dc0:	681a      	ldr	r2, [r3, #0]
 8027dc2:	68fb      	ldr	r3, [r7, #12]
 8027dc4:	681b      	ldr	r3, [r3, #0]
 8027dc6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8027dca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8027dcc:	68fb      	ldr	r3, [r7, #12]
 8027dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8027dd0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8027dd4:	d10f      	bne.n	8027df6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8027dd6:	68fb      	ldr	r3, [r7, #12]
 8027dd8:	681b      	ldr	r3, [r3, #0]
 8027dda:	681a      	ldr	r2, [r3, #0]
 8027ddc:	68fb      	ldr	r3, [r7, #12]
 8027dde:	681b      	ldr	r3, [r3, #0]
 8027de0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8027de4:	601a      	str	r2, [r3, #0]
 8027de6:	68fb      	ldr	r3, [r7, #12]
 8027de8:	681b      	ldr	r3, [r3, #0]
 8027dea:	681a      	ldr	r2, [r3, #0]
 8027dec:	68fb      	ldr	r3, [r7, #12]
 8027dee:	681b      	ldr	r3, [r3, #0]
 8027df0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8027df4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8027df6:	68fb      	ldr	r3, [r7, #12]
 8027df8:	2201      	movs	r2, #1
 8027dfa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8027dfe:	68fb      	ldr	r3, [r7, #12]
 8027e00:	2200      	movs	r2, #0
 8027e02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8027e06:	2303      	movs	r3, #3
 8027e08:	e017      	b.n	8027e3a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8027e0a:	697b      	ldr	r3, [r7, #20]
 8027e0c:	2b00      	cmp	r3, #0
 8027e0e:	d101      	bne.n	8027e14 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8027e10:	2300      	movs	r3, #0
 8027e12:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8027e14:	697b      	ldr	r3, [r7, #20]
 8027e16:	3b01      	subs	r3, #1
 8027e18:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8027e1a:	68fb      	ldr	r3, [r7, #12]
 8027e1c:	681b      	ldr	r3, [r3, #0]
 8027e1e:	689a      	ldr	r2, [r3, #8]
 8027e20:	68bb      	ldr	r3, [r7, #8]
 8027e22:	4013      	ands	r3, r2
 8027e24:	68ba      	ldr	r2, [r7, #8]
 8027e26:	429a      	cmp	r2, r3
 8027e28:	bf0c      	ite	eq
 8027e2a:	2301      	moveq	r3, #1
 8027e2c:	2300      	movne	r3, #0
 8027e2e:	b2db      	uxtb	r3, r3
 8027e30:	461a      	mov	r2, r3
 8027e32:	79fb      	ldrb	r3, [r7, #7]
 8027e34:	429a      	cmp	r2, r3
 8027e36:	d19b      	bne.n	8027d70 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8027e38:	2300      	movs	r3, #0
}
 8027e3a:	4618      	mov	r0, r3
 8027e3c:	3720      	adds	r7, #32
 8027e3e:	46bd      	mov	sp, r7
 8027e40:	bd80      	pop	{r7, pc}
 8027e42:	bf00      	nop
 8027e44:	20000084 	.word	0x20000084

08027e48 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8027e48:	b580      	push	{r7, lr}
 8027e4a:	b086      	sub	sp, #24
 8027e4c:	af02      	add	r7, sp, #8
 8027e4e:	60f8      	str	r0, [r7, #12]
 8027e50:	60b9      	str	r1, [r7, #8]
 8027e52:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8027e54:	68fb      	ldr	r3, [r7, #12]
 8027e56:	685b      	ldr	r3, [r3, #4]
 8027e58:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8027e5c:	d111      	bne.n	8027e82 <SPI_EndRxTransaction+0x3a>
 8027e5e:	68fb      	ldr	r3, [r7, #12]
 8027e60:	689b      	ldr	r3, [r3, #8]
 8027e62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8027e66:	d004      	beq.n	8027e72 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8027e68:	68fb      	ldr	r3, [r7, #12]
 8027e6a:	689b      	ldr	r3, [r3, #8]
 8027e6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8027e70:	d107      	bne.n	8027e82 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8027e72:	68fb      	ldr	r3, [r7, #12]
 8027e74:	681b      	ldr	r3, [r3, #0]
 8027e76:	681a      	ldr	r2, [r3, #0]
 8027e78:	68fb      	ldr	r3, [r7, #12]
 8027e7a:	681b      	ldr	r3, [r3, #0]
 8027e7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8027e80:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8027e82:	68fb      	ldr	r3, [r7, #12]
 8027e84:	685b      	ldr	r3, [r3, #4]
 8027e86:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8027e8a:	d12a      	bne.n	8027ee2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8027e8c:	68fb      	ldr	r3, [r7, #12]
 8027e8e:	689b      	ldr	r3, [r3, #8]
 8027e90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8027e94:	d012      	beq.n	8027ebc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8027e96:	687b      	ldr	r3, [r7, #4]
 8027e98:	9300      	str	r3, [sp, #0]
 8027e9a:	68bb      	ldr	r3, [r7, #8]
 8027e9c:	2200      	movs	r2, #0
 8027e9e:	2180      	movs	r1, #128	; 0x80
 8027ea0:	68f8      	ldr	r0, [r7, #12]
 8027ea2:	f7ff ff49 	bl	8027d38 <SPI_WaitFlagStateUntilTimeout>
 8027ea6:	4603      	mov	r3, r0
 8027ea8:	2b00      	cmp	r3, #0
 8027eaa:	d02d      	beq.n	8027f08 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8027eac:	68fb      	ldr	r3, [r7, #12]
 8027eae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8027eb0:	f043 0220 	orr.w	r2, r3, #32
 8027eb4:	68fb      	ldr	r3, [r7, #12]
 8027eb6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8027eb8:	2303      	movs	r3, #3
 8027eba:	e026      	b.n	8027f0a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8027ebc:	687b      	ldr	r3, [r7, #4]
 8027ebe:	9300      	str	r3, [sp, #0]
 8027ec0:	68bb      	ldr	r3, [r7, #8]
 8027ec2:	2200      	movs	r2, #0
 8027ec4:	2101      	movs	r1, #1
 8027ec6:	68f8      	ldr	r0, [r7, #12]
 8027ec8:	f7ff ff36 	bl	8027d38 <SPI_WaitFlagStateUntilTimeout>
 8027ecc:	4603      	mov	r3, r0
 8027ece:	2b00      	cmp	r3, #0
 8027ed0:	d01a      	beq.n	8027f08 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8027ed2:	68fb      	ldr	r3, [r7, #12]
 8027ed4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8027ed6:	f043 0220 	orr.w	r2, r3, #32
 8027eda:	68fb      	ldr	r3, [r7, #12]
 8027edc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8027ede:	2303      	movs	r3, #3
 8027ee0:	e013      	b.n	8027f0a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8027ee2:	687b      	ldr	r3, [r7, #4]
 8027ee4:	9300      	str	r3, [sp, #0]
 8027ee6:	68bb      	ldr	r3, [r7, #8]
 8027ee8:	2200      	movs	r2, #0
 8027eea:	2101      	movs	r1, #1
 8027eec:	68f8      	ldr	r0, [r7, #12]
 8027eee:	f7ff ff23 	bl	8027d38 <SPI_WaitFlagStateUntilTimeout>
 8027ef2:	4603      	mov	r3, r0
 8027ef4:	2b00      	cmp	r3, #0
 8027ef6:	d007      	beq.n	8027f08 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8027ef8:	68fb      	ldr	r3, [r7, #12]
 8027efa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8027efc:	f043 0220 	orr.w	r2, r3, #32
 8027f00:	68fb      	ldr	r3, [r7, #12]
 8027f02:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8027f04:	2303      	movs	r3, #3
 8027f06:	e000      	b.n	8027f0a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8027f08:	2300      	movs	r3, #0
}
 8027f0a:	4618      	mov	r0, r3
 8027f0c:	3710      	adds	r7, #16
 8027f0e:	46bd      	mov	sp, r7
 8027f10:	bd80      	pop	{r7, pc}
	...

08027f14 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8027f14:	b580      	push	{r7, lr}
 8027f16:	b088      	sub	sp, #32
 8027f18:	af02      	add	r7, sp, #8
 8027f1a:	60f8      	str	r0, [r7, #12]
 8027f1c:	60b9      	str	r1, [r7, #8]
 8027f1e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8027f20:	4b1b      	ldr	r3, [pc, #108]	; (8027f90 <SPI_EndRxTxTransaction+0x7c>)
 8027f22:	681b      	ldr	r3, [r3, #0]
 8027f24:	4a1b      	ldr	r2, [pc, #108]	; (8027f94 <SPI_EndRxTxTransaction+0x80>)
 8027f26:	fba2 2303 	umull	r2, r3, r2, r3
 8027f2a:	0d5b      	lsrs	r3, r3, #21
 8027f2c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8027f30:	fb02 f303 	mul.w	r3, r2, r3
 8027f34:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8027f36:	68fb      	ldr	r3, [r7, #12]
 8027f38:	685b      	ldr	r3, [r3, #4]
 8027f3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8027f3e:	d112      	bne.n	8027f66 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8027f40:	687b      	ldr	r3, [r7, #4]
 8027f42:	9300      	str	r3, [sp, #0]
 8027f44:	68bb      	ldr	r3, [r7, #8]
 8027f46:	2200      	movs	r2, #0
 8027f48:	2180      	movs	r1, #128	; 0x80
 8027f4a:	68f8      	ldr	r0, [r7, #12]
 8027f4c:	f7ff fef4 	bl	8027d38 <SPI_WaitFlagStateUntilTimeout>
 8027f50:	4603      	mov	r3, r0
 8027f52:	2b00      	cmp	r3, #0
 8027f54:	d016      	beq.n	8027f84 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8027f56:	68fb      	ldr	r3, [r7, #12]
 8027f58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8027f5a:	f043 0220 	orr.w	r2, r3, #32
 8027f5e:	68fb      	ldr	r3, [r7, #12]
 8027f60:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8027f62:	2303      	movs	r3, #3
 8027f64:	e00f      	b.n	8027f86 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8027f66:	697b      	ldr	r3, [r7, #20]
 8027f68:	2b00      	cmp	r3, #0
 8027f6a:	d00a      	beq.n	8027f82 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8027f6c:	697b      	ldr	r3, [r7, #20]
 8027f6e:	3b01      	subs	r3, #1
 8027f70:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8027f72:	68fb      	ldr	r3, [r7, #12]
 8027f74:	681b      	ldr	r3, [r3, #0]
 8027f76:	689b      	ldr	r3, [r3, #8]
 8027f78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8027f7c:	2b80      	cmp	r3, #128	; 0x80
 8027f7e:	d0f2      	beq.n	8027f66 <SPI_EndRxTxTransaction+0x52>
 8027f80:	e000      	b.n	8027f84 <SPI_EndRxTxTransaction+0x70>
        break;
 8027f82:	bf00      	nop
  }

  return HAL_OK;
 8027f84:	2300      	movs	r3, #0
}
 8027f86:	4618      	mov	r0, r3
 8027f88:	3718      	adds	r7, #24
 8027f8a:	46bd      	mov	sp, r7
 8027f8c:	bd80      	pop	{r7, pc}
 8027f8e:	bf00      	nop
 8027f90:	20000084 	.word	0x20000084
 8027f94:	165e9f81 	.word	0x165e9f81

08027f98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8027f98:	b580      	push	{r7, lr}
 8027f9a:	b082      	sub	sp, #8
 8027f9c:	af00      	add	r7, sp, #0
 8027f9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8027fa0:	687b      	ldr	r3, [r7, #4]
 8027fa2:	2b00      	cmp	r3, #0
 8027fa4:	d101      	bne.n	8027faa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8027fa6:	2301      	movs	r3, #1
 8027fa8:	e041      	b.n	802802e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8027faa:	687b      	ldr	r3, [r7, #4]
 8027fac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8027fb0:	b2db      	uxtb	r3, r3
 8027fb2:	2b00      	cmp	r3, #0
 8027fb4:	d106      	bne.n	8027fc4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8027fb6:	687b      	ldr	r3, [r7, #4]
 8027fb8:	2200      	movs	r2, #0
 8027fba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8027fbe:	6878      	ldr	r0, [r7, #4]
 8027fc0:	f7ef ff1e 	bl	8017e00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8027fc4:	687b      	ldr	r3, [r7, #4]
 8027fc6:	2202      	movs	r2, #2
 8027fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8027fcc:	687b      	ldr	r3, [r7, #4]
 8027fce:	681a      	ldr	r2, [r3, #0]
 8027fd0:	687b      	ldr	r3, [r7, #4]
 8027fd2:	3304      	adds	r3, #4
 8027fd4:	4619      	mov	r1, r3
 8027fd6:	4610      	mov	r0, r2
 8027fd8:	f001 f858 	bl	802908c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8027fdc:	687b      	ldr	r3, [r7, #4]
 8027fde:	2201      	movs	r2, #1
 8027fe0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8027fe4:	687b      	ldr	r3, [r7, #4]
 8027fe6:	2201      	movs	r2, #1
 8027fe8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8027fec:	687b      	ldr	r3, [r7, #4]
 8027fee:	2201      	movs	r2, #1
 8027ff0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8027ff4:	687b      	ldr	r3, [r7, #4]
 8027ff6:	2201      	movs	r2, #1
 8027ff8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8027ffc:	687b      	ldr	r3, [r7, #4]
 8027ffe:	2201      	movs	r2, #1
 8028000:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8028004:	687b      	ldr	r3, [r7, #4]
 8028006:	2201      	movs	r2, #1
 8028008:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 802800c:	687b      	ldr	r3, [r7, #4]
 802800e:	2201      	movs	r2, #1
 8028010:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8028014:	687b      	ldr	r3, [r7, #4]
 8028016:	2201      	movs	r2, #1
 8028018:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 802801c:	687b      	ldr	r3, [r7, #4]
 802801e:	2201      	movs	r2, #1
 8028020:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8028024:	687b      	ldr	r3, [r7, #4]
 8028026:	2201      	movs	r2, #1
 8028028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 802802c:	2300      	movs	r3, #0
}
 802802e:	4618      	mov	r0, r3
 8028030:	3708      	adds	r7, #8
 8028032:	46bd      	mov	sp, r7
 8028034:	bd80      	pop	{r7, pc}
	...

08028038 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8028038:	b480      	push	{r7}
 802803a:	b085      	sub	sp, #20
 802803c:	af00      	add	r7, sp, #0
 802803e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8028040:	687b      	ldr	r3, [r7, #4]
 8028042:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8028046:	b2db      	uxtb	r3, r3
 8028048:	2b01      	cmp	r3, #1
 802804a:	d001      	beq.n	8028050 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 802804c:	2301      	movs	r3, #1
 802804e:	e046      	b.n	80280de <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8028050:	687b      	ldr	r3, [r7, #4]
 8028052:	2202      	movs	r2, #2
 8028054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8028058:	687b      	ldr	r3, [r7, #4]
 802805a:	681b      	ldr	r3, [r3, #0]
 802805c:	4a23      	ldr	r2, [pc, #140]	; (80280ec <HAL_TIM_Base_Start+0xb4>)
 802805e:	4293      	cmp	r3, r2
 8028060:	d022      	beq.n	80280a8 <HAL_TIM_Base_Start+0x70>
 8028062:	687b      	ldr	r3, [r7, #4]
 8028064:	681b      	ldr	r3, [r3, #0]
 8028066:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 802806a:	d01d      	beq.n	80280a8 <HAL_TIM_Base_Start+0x70>
 802806c:	687b      	ldr	r3, [r7, #4]
 802806e:	681b      	ldr	r3, [r3, #0]
 8028070:	4a1f      	ldr	r2, [pc, #124]	; (80280f0 <HAL_TIM_Base_Start+0xb8>)
 8028072:	4293      	cmp	r3, r2
 8028074:	d018      	beq.n	80280a8 <HAL_TIM_Base_Start+0x70>
 8028076:	687b      	ldr	r3, [r7, #4]
 8028078:	681b      	ldr	r3, [r3, #0]
 802807a:	4a1e      	ldr	r2, [pc, #120]	; (80280f4 <HAL_TIM_Base_Start+0xbc>)
 802807c:	4293      	cmp	r3, r2
 802807e:	d013      	beq.n	80280a8 <HAL_TIM_Base_Start+0x70>
 8028080:	687b      	ldr	r3, [r7, #4]
 8028082:	681b      	ldr	r3, [r3, #0]
 8028084:	4a1c      	ldr	r2, [pc, #112]	; (80280f8 <HAL_TIM_Base_Start+0xc0>)
 8028086:	4293      	cmp	r3, r2
 8028088:	d00e      	beq.n	80280a8 <HAL_TIM_Base_Start+0x70>
 802808a:	687b      	ldr	r3, [r7, #4]
 802808c:	681b      	ldr	r3, [r3, #0]
 802808e:	4a1b      	ldr	r2, [pc, #108]	; (80280fc <HAL_TIM_Base_Start+0xc4>)
 8028090:	4293      	cmp	r3, r2
 8028092:	d009      	beq.n	80280a8 <HAL_TIM_Base_Start+0x70>
 8028094:	687b      	ldr	r3, [r7, #4]
 8028096:	681b      	ldr	r3, [r3, #0]
 8028098:	4a19      	ldr	r2, [pc, #100]	; (8028100 <HAL_TIM_Base_Start+0xc8>)
 802809a:	4293      	cmp	r3, r2
 802809c:	d004      	beq.n	80280a8 <HAL_TIM_Base_Start+0x70>
 802809e:	687b      	ldr	r3, [r7, #4]
 80280a0:	681b      	ldr	r3, [r3, #0]
 80280a2:	4a18      	ldr	r2, [pc, #96]	; (8028104 <HAL_TIM_Base_Start+0xcc>)
 80280a4:	4293      	cmp	r3, r2
 80280a6:	d111      	bne.n	80280cc <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80280a8:	687b      	ldr	r3, [r7, #4]
 80280aa:	681b      	ldr	r3, [r3, #0]
 80280ac:	689b      	ldr	r3, [r3, #8]
 80280ae:	f003 0307 	and.w	r3, r3, #7
 80280b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80280b4:	68fb      	ldr	r3, [r7, #12]
 80280b6:	2b06      	cmp	r3, #6
 80280b8:	d010      	beq.n	80280dc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80280ba:	687b      	ldr	r3, [r7, #4]
 80280bc:	681b      	ldr	r3, [r3, #0]
 80280be:	681a      	ldr	r2, [r3, #0]
 80280c0:	687b      	ldr	r3, [r7, #4]
 80280c2:	681b      	ldr	r3, [r3, #0]
 80280c4:	f042 0201 	orr.w	r2, r2, #1
 80280c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80280ca:	e007      	b.n	80280dc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80280cc:	687b      	ldr	r3, [r7, #4]
 80280ce:	681b      	ldr	r3, [r3, #0]
 80280d0:	681a      	ldr	r2, [r3, #0]
 80280d2:	687b      	ldr	r3, [r7, #4]
 80280d4:	681b      	ldr	r3, [r3, #0]
 80280d6:	f042 0201 	orr.w	r2, r2, #1
 80280da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80280dc:	2300      	movs	r3, #0
}
 80280de:	4618      	mov	r0, r3
 80280e0:	3714      	adds	r7, #20
 80280e2:	46bd      	mov	sp, r7
 80280e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80280e8:	4770      	bx	lr
 80280ea:	bf00      	nop
 80280ec:	40010000 	.word	0x40010000
 80280f0:	40000400 	.word	0x40000400
 80280f4:	40000800 	.word	0x40000800
 80280f8:	40000c00 	.word	0x40000c00
 80280fc:	40010400 	.word	0x40010400
 8028100:	40014000 	.word	0x40014000
 8028104:	40001800 	.word	0x40001800

08028108 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8028108:	b480      	push	{r7}
 802810a:	b085      	sub	sp, #20
 802810c:	af00      	add	r7, sp, #0
 802810e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8028110:	687b      	ldr	r3, [r7, #4]
 8028112:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8028116:	b2db      	uxtb	r3, r3
 8028118:	2b01      	cmp	r3, #1
 802811a:	d001      	beq.n	8028120 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 802811c:	2301      	movs	r3, #1
 802811e:	e04e      	b.n	80281be <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8028120:	687b      	ldr	r3, [r7, #4]
 8028122:	2202      	movs	r2, #2
 8028124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8028128:	687b      	ldr	r3, [r7, #4]
 802812a:	681b      	ldr	r3, [r3, #0]
 802812c:	68da      	ldr	r2, [r3, #12]
 802812e:	687b      	ldr	r3, [r7, #4]
 8028130:	681b      	ldr	r3, [r3, #0]
 8028132:	f042 0201 	orr.w	r2, r2, #1
 8028136:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8028138:	687b      	ldr	r3, [r7, #4]
 802813a:	681b      	ldr	r3, [r3, #0]
 802813c:	4a23      	ldr	r2, [pc, #140]	; (80281cc <HAL_TIM_Base_Start_IT+0xc4>)
 802813e:	4293      	cmp	r3, r2
 8028140:	d022      	beq.n	8028188 <HAL_TIM_Base_Start_IT+0x80>
 8028142:	687b      	ldr	r3, [r7, #4]
 8028144:	681b      	ldr	r3, [r3, #0]
 8028146:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 802814a:	d01d      	beq.n	8028188 <HAL_TIM_Base_Start_IT+0x80>
 802814c:	687b      	ldr	r3, [r7, #4]
 802814e:	681b      	ldr	r3, [r3, #0]
 8028150:	4a1f      	ldr	r2, [pc, #124]	; (80281d0 <HAL_TIM_Base_Start_IT+0xc8>)
 8028152:	4293      	cmp	r3, r2
 8028154:	d018      	beq.n	8028188 <HAL_TIM_Base_Start_IT+0x80>
 8028156:	687b      	ldr	r3, [r7, #4]
 8028158:	681b      	ldr	r3, [r3, #0]
 802815a:	4a1e      	ldr	r2, [pc, #120]	; (80281d4 <HAL_TIM_Base_Start_IT+0xcc>)
 802815c:	4293      	cmp	r3, r2
 802815e:	d013      	beq.n	8028188 <HAL_TIM_Base_Start_IT+0x80>
 8028160:	687b      	ldr	r3, [r7, #4]
 8028162:	681b      	ldr	r3, [r3, #0]
 8028164:	4a1c      	ldr	r2, [pc, #112]	; (80281d8 <HAL_TIM_Base_Start_IT+0xd0>)
 8028166:	4293      	cmp	r3, r2
 8028168:	d00e      	beq.n	8028188 <HAL_TIM_Base_Start_IT+0x80>
 802816a:	687b      	ldr	r3, [r7, #4]
 802816c:	681b      	ldr	r3, [r3, #0]
 802816e:	4a1b      	ldr	r2, [pc, #108]	; (80281dc <HAL_TIM_Base_Start_IT+0xd4>)
 8028170:	4293      	cmp	r3, r2
 8028172:	d009      	beq.n	8028188 <HAL_TIM_Base_Start_IT+0x80>
 8028174:	687b      	ldr	r3, [r7, #4]
 8028176:	681b      	ldr	r3, [r3, #0]
 8028178:	4a19      	ldr	r2, [pc, #100]	; (80281e0 <HAL_TIM_Base_Start_IT+0xd8>)
 802817a:	4293      	cmp	r3, r2
 802817c:	d004      	beq.n	8028188 <HAL_TIM_Base_Start_IT+0x80>
 802817e:	687b      	ldr	r3, [r7, #4]
 8028180:	681b      	ldr	r3, [r3, #0]
 8028182:	4a18      	ldr	r2, [pc, #96]	; (80281e4 <HAL_TIM_Base_Start_IT+0xdc>)
 8028184:	4293      	cmp	r3, r2
 8028186:	d111      	bne.n	80281ac <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8028188:	687b      	ldr	r3, [r7, #4]
 802818a:	681b      	ldr	r3, [r3, #0]
 802818c:	689b      	ldr	r3, [r3, #8]
 802818e:	f003 0307 	and.w	r3, r3, #7
 8028192:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8028194:	68fb      	ldr	r3, [r7, #12]
 8028196:	2b06      	cmp	r3, #6
 8028198:	d010      	beq.n	80281bc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 802819a:	687b      	ldr	r3, [r7, #4]
 802819c:	681b      	ldr	r3, [r3, #0]
 802819e:	681a      	ldr	r2, [r3, #0]
 80281a0:	687b      	ldr	r3, [r7, #4]
 80281a2:	681b      	ldr	r3, [r3, #0]
 80281a4:	f042 0201 	orr.w	r2, r2, #1
 80281a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80281aa:	e007      	b.n	80281bc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80281ac:	687b      	ldr	r3, [r7, #4]
 80281ae:	681b      	ldr	r3, [r3, #0]
 80281b0:	681a      	ldr	r2, [r3, #0]
 80281b2:	687b      	ldr	r3, [r7, #4]
 80281b4:	681b      	ldr	r3, [r3, #0]
 80281b6:	f042 0201 	orr.w	r2, r2, #1
 80281ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80281bc:	2300      	movs	r3, #0
}
 80281be:	4618      	mov	r0, r3
 80281c0:	3714      	adds	r7, #20
 80281c2:	46bd      	mov	sp, r7
 80281c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80281c8:	4770      	bx	lr
 80281ca:	bf00      	nop
 80281cc:	40010000 	.word	0x40010000
 80281d0:	40000400 	.word	0x40000400
 80281d4:	40000800 	.word	0x40000800
 80281d8:	40000c00 	.word	0x40000c00
 80281dc:	40010400 	.word	0x40010400
 80281e0:	40014000 	.word	0x40014000
 80281e4:	40001800 	.word	0x40001800

080281e8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80281e8:	b580      	push	{r7, lr}
 80281ea:	b082      	sub	sp, #8
 80281ec:	af00      	add	r7, sp, #0
 80281ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80281f0:	687b      	ldr	r3, [r7, #4]
 80281f2:	2b00      	cmp	r3, #0
 80281f4:	d101      	bne.n	80281fa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80281f6:	2301      	movs	r3, #1
 80281f8:	e041      	b.n	802827e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80281fa:	687b      	ldr	r3, [r7, #4]
 80281fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8028200:	b2db      	uxtb	r3, r3
 8028202:	2b00      	cmp	r3, #0
 8028204:	d106      	bne.n	8028214 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8028206:	687b      	ldr	r3, [r7, #4]
 8028208:	2200      	movs	r2, #0
 802820a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 802820e:	6878      	ldr	r0, [r7, #4]
 8028210:	f000 f839 	bl	8028286 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8028214:	687b      	ldr	r3, [r7, #4]
 8028216:	2202      	movs	r2, #2
 8028218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 802821c:	687b      	ldr	r3, [r7, #4]
 802821e:	681a      	ldr	r2, [r3, #0]
 8028220:	687b      	ldr	r3, [r7, #4]
 8028222:	3304      	adds	r3, #4
 8028224:	4619      	mov	r1, r3
 8028226:	4610      	mov	r0, r2
 8028228:	f000 ff30 	bl	802908c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 802822c:	687b      	ldr	r3, [r7, #4]
 802822e:	2201      	movs	r2, #1
 8028230:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8028234:	687b      	ldr	r3, [r7, #4]
 8028236:	2201      	movs	r2, #1
 8028238:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 802823c:	687b      	ldr	r3, [r7, #4]
 802823e:	2201      	movs	r2, #1
 8028240:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8028244:	687b      	ldr	r3, [r7, #4]
 8028246:	2201      	movs	r2, #1
 8028248:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 802824c:	687b      	ldr	r3, [r7, #4]
 802824e:	2201      	movs	r2, #1
 8028250:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8028254:	687b      	ldr	r3, [r7, #4]
 8028256:	2201      	movs	r2, #1
 8028258:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 802825c:	687b      	ldr	r3, [r7, #4]
 802825e:	2201      	movs	r2, #1
 8028260:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8028264:	687b      	ldr	r3, [r7, #4]
 8028266:	2201      	movs	r2, #1
 8028268:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 802826c:	687b      	ldr	r3, [r7, #4]
 802826e:	2201      	movs	r2, #1
 8028270:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8028274:	687b      	ldr	r3, [r7, #4]
 8028276:	2201      	movs	r2, #1
 8028278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 802827c:	2300      	movs	r3, #0
}
 802827e:	4618      	mov	r0, r3
 8028280:	3708      	adds	r7, #8
 8028282:	46bd      	mov	sp, r7
 8028284:	bd80      	pop	{r7, pc}

08028286 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8028286:	b480      	push	{r7}
 8028288:	b083      	sub	sp, #12
 802828a:	af00      	add	r7, sp, #0
 802828c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 802828e:	bf00      	nop
 8028290:	370c      	adds	r7, #12
 8028292:	46bd      	mov	sp, r7
 8028294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028298:	4770      	bx	lr
	...

0802829c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 802829c:	b580      	push	{r7, lr}
 802829e:	b084      	sub	sp, #16
 80282a0:	af00      	add	r7, sp, #0
 80282a2:	6078      	str	r0, [r7, #4]
 80282a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80282a6:	683b      	ldr	r3, [r7, #0]
 80282a8:	2b00      	cmp	r3, #0
 80282aa:	d109      	bne.n	80282c0 <HAL_TIM_PWM_Start+0x24>
 80282ac:	687b      	ldr	r3, [r7, #4]
 80282ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80282b2:	b2db      	uxtb	r3, r3
 80282b4:	2b01      	cmp	r3, #1
 80282b6:	bf14      	ite	ne
 80282b8:	2301      	movne	r3, #1
 80282ba:	2300      	moveq	r3, #0
 80282bc:	b2db      	uxtb	r3, r3
 80282be:	e022      	b.n	8028306 <HAL_TIM_PWM_Start+0x6a>
 80282c0:	683b      	ldr	r3, [r7, #0]
 80282c2:	2b04      	cmp	r3, #4
 80282c4:	d109      	bne.n	80282da <HAL_TIM_PWM_Start+0x3e>
 80282c6:	687b      	ldr	r3, [r7, #4]
 80282c8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80282cc:	b2db      	uxtb	r3, r3
 80282ce:	2b01      	cmp	r3, #1
 80282d0:	bf14      	ite	ne
 80282d2:	2301      	movne	r3, #1
 80282d4:	2300      	moveq	r3, #0
 80282d6:	b2db      	uxtb	r3, r3
 80282d8:	e015      	b.n	8028306 <HAL_TIM_PWM_Start+0x6a>
 80282da:	683b      	ldr	r3, [r7, #0]
 80282dc:	2b08      	cmp	r3, #8
 80282de:	d109      	bne.n	80282f4 <HAL_TIM_PWM_Start+0x58>
 80282e0:	687b      	ldr	r3, [r7, #4]
 80282e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80282e6:	b2db      	uxtb	r3, r3
 80282e8:	2b01      	cmp	r3, #1
 80282ea:	bf14      	ite	ne
 80282ec:	2301      	movne	r3, #1
 80282ee:	2300      	moveq	r3, #0
 80282f0:	b2db      	uxtb	r3, r3
 80282f2:	e008      	b.n	8028306 <HAL_TIM_PWM_Start+0x6a>
 80282f4:	687b      	ldr	r3, [r7, #4]
 80282f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80282fa:	b2db      	uxtb	r3, r3
 80282fc:	2b01      	cmp	r3, #1
 80282fe:	bf14      	ite	ne
 8028300:	2301      	movne	r3, #1
 8028302:	2300      	moveq	r3, #0
 8028304:	b2db      	uxtb	r3, r3
 8028306:	2b00      	cmp	r3, #0
 8028308:	d001      	beq.n	802830e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 802830a:	2301      	movs	r3, #1
 802830c:	e07c      	b.n	8028408 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 802830e:	683b      	ldr	r3, [r7, #0]
 8028310:	2b00      	cmp	r3, #0
 8028312:	d104      	bne.n	802831e <HAL_TIM_PWM_Start+0x82>
 8028314:	687b      	ldr	r3, [r7, #4]
 8028316:	2202      	movs	r2, #2
 8028318:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 802831c:	e013      	b.n	8028346 <HAL_TIM_PWM_Start+0xaa>
 802831e:	683b      	ldr	r3, [r7, #0]
 8028320:	2b04      	cmp	r3, #4
 8028322:	d104      	bne.n	802832e <HAL_TIM_PWM_Start+0x92>
 8028324:	687b      	ldr	r3, [r7, #4]
 8028326:	2202      	movs	r2, #2
 8028328:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 802832c:	e00b      	b.n	8028346 <HAL_TIM_PWM_Start+0xaa>
 802832e:	683b      	ldr	r3, [r7, #0]
 8028330:	2b08      	cmp	r3, #8
 8028332:	d104      	bne.n	802833e <HAL_TIM_PWM_Start+0xa2>
 8028334:	687b      	ldr	r3, [r7, #4]
 8028336:	2202      	movs	r2, #2
 8028338:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 802833c:	e003      	b.n	8028346 <HAL_TIM_PWM_Start+0xaa>
 802833e:	687b      	ldr	r3, [r7, #4]
 8028340:	2202      	movs	r2, #2
 8028342:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8028346:	687b      	ldr	r3, [r7, #4]
 8028348:	681b      	ldr	r3, [r3, #0]
 802834a:	2201      	movs	r2, #1
 802834c:	6839      	ldr	r1, [r7, #0]
 802834e:	4618      	mov	r0, r3
 8028350:	f001 fb42 	bl	80299d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8028354:	687b      	ldr	r3, [r7, #4]
 8028356:	681b      	ldr	r3, [r3, #0]
 8028358:	4a2d      	ldr	r2, [pc, #180]	; (8028410 <HAL_TIM_PWM_Start+0x174>)
 802835a:	4293      	cmp	r3, r2
 802835c:	d004      	beq.n	8028368 <HAL_TIM_PWM_Start+0xcc>
 802835e:	687b      	ldr	r3, [r7, #4]
 8028360:	681b      	ldr	r3, [r3, #0]
 8028362:	4a2c      	ldr	r2, [pc, #176]	; (8028414 <HAL_TIM_PWM_Start+0x178>)
 8028364:	4293      	cmp	r3, r2
 8028366:	d101      	bne.n	802836c <HAL_TIM_PWM_Start+0xd0>
 8028368:	2301      	movs	r3, #1
 802836a:	e000      	b.n	802836e <HAL_TIM_PWM_Start+0xd2>
 802836c:	2300      	movs	r3, #0
 802836e:	2b00      	cmp	r3, #0
 8028370:	d007      	beq.n	8028382 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8028372:	687b      	ldr	r3, [r7, #4]
 8028374:	681b      	ldr	r3, [r3, #0]
 8028376:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8028378:	687b      	ldr	r3, [r7, #4]
 802837a:	681b      	ldr	r3, [r3, #0]
 802837c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8028380:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8028382:	687b      	ldr	r3, [r7, #4]
 8028384:	681b      	ldr	r3, [r3, #0]
 8028386:	4a22      	ldr	r2, [pc, #136]	; (8028410 <HAL_TIM_PWM_Start+0x174>)
 8028388:	4293      	cmp	r3, r2
 802838a:	d022      	beq.n	80283d2 <HAL_TIM_PWM_Start+0x136>
 802838c:	687b      	ldr	r3, [r7, #4]
 802838e:	681b      	ldr	r3, [r3, #0]
 8028390:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8028394:	d01d      	beq.n	80283d2 <HAL_TIM_PWM_Start+0x136>
 8028396:	687b      	ldr	r3, [r7, #4]
 8028398:	681b      	ldr	r3, [r3, #0]
 802839a:	4a1f      	ldr	r2, [pc, #124]	; (8028418 <HAL_TIM_PWM_Start+0x17c>)
 802839c:	4293      	cmp	r3, r2
 802839e:	d018      	beq.n	80283d2 <HAL_TIM_PWM_Start+0x136>
 80283a0:	687b      	ldr	r3, [r7, #4]
 80283a2:	681b      	ldr	r3, [r3, #0]
 80283a4:	4a1d      	ldr	r2, [pc, #116]	; (802841c <HAL_TIM_PWM_Start+0x180>)
 80283a6:	4293      	cmp	r3, r2
 80283a8:	d013      	beq.n	80283d2 <HAL_TIM_PWM_Start+0x136>
 80283aa:	687b      	ldr	r3, [r7, #4]
 80283ac:	681b      	ldr	r3, [r3, #0]
 80283ae:	4a1c      	ldr	r2, [pc, #112]	; (8028420 <HAL_TIM_PWM_Start+0x184>)
 80283b0:	4293      	cmp	r3, r2
 80283b2:	d00e      	beq.n	80283d2 <HAL_TIM_PWM_Start+0x136>
 80283b4:	687b      	ldr	r3, [r7, #4]
 80283b6:	681b      	ldr	r3, [r3, #0]
 80283b8:	4a16      	ldr	r2, [pc, #88]	; (8028414 <HAL_TIM_PWM_Start+0x178>)
 80283ba:	4293      	cmp	r3, r2
 80283bc:	d009      	beq.n	80283d2 <HAL_TIM_PWM_Start+0x136>
 80283be:	687b      	ldr	r3, [r7, #4]
 80283c0:	681b      	ldr	r3, [r3, #0]
 80283c2:	4a18      	ldr	r2, [pc, #96]	; (8028424 <HAL_TIM_PWM_Start+0x188>)
 80283c4:	4293      	cmp	r3, r2
 80283c6:	d004      	beq.n	80283d2 <HAL_TIM_PWM_Start+0x136>
 80283c8:	687b      	ldr	r3, [r7, #4]
 80283ca:	681b      	ldr	r3, [r3, #0]
 80283cc:	4a16      	ldr	r2, [pc, #88]	; (8028428 <HAL_TIM_PWM_Start+0x18c>)
 80283ce:	4293      	cmp	r3, r2
 80283d0:	d111      	bne.n	80283f6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80283d2:	687b      	ldr	r3, [r7, #4]
 80283d4:	681b      	ldr	r3, [r3, #0]
 80283d6:	689b      	ldr	r3, [r3, #8]
 80283d8:	f003 0307 	and.w	r3, r3, #7
 80283dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80283de:	68fb      	ldr	r3, [r7, #12]
 80283e0:	2b06      	cmp	r3, #6
 80283e2:	d010      	beq.n	8028406 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80283e4:	687b      	ldr	r3, [r7, #4]
 80283e6:	681b      	ldr	r3, [r3, #0]
 80283e8:	681a      	ldr	r2, [r3, #0]
 80283ea:	687b      	ldr	r3, [r7, #4]
 80283ec:	681b      	ldr	r3, [r3, #0]
 80283ee:	f042 0201 	orr.w	r2, r2, #1
 80283f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80283f4:	e007      	b.n	8028406 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80283f6:	687b      	ldr	r3, [r7, #4]
 80283f8:	681b      	ldr	r3, [r3, #0]
 80283fa:	681a      	ldr	r2, [r3, #0]
 80283fc:	687b      	ldr	r3, [r7, #4]
 80283fe:	681b      	ldr	r3, [r3, #0]
 8028400:	f042 0201 	orr.w	r2, r2, #1
 8028404:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8028406:	2300      	movs	r3, #0
}
 8028408:	4618      	mov	r0, r3
 802840a:	3710      	adds	r7, #16
 802840c:	46bd      	mov	sp, r7
 802840e:	bd80      	pop	{r7, pc}
 8028410:	40010000 	.word	0x40010000
 8028414:	40010400 	.word	0x40010400
 8028418:	40000400 	.word	0x40000400
 802841c:	40000800 	.word	0x40000800
 8028420:	40000c00 	.word	0x40000c00
 8028424:	40014000 	.word	0x40014000
 8028428:	40001800 	.word	0x40001800

0802842c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 802842c:	b580      	push	{r7, lr}
 802842e:	b082      	sub	sp, #8
 8028430:	af00      	add	r7, sp, #0
 8028432:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8028434:	687b      	ldr	r3, [r7, #4]
 8028436:	2b00      	cmp	r3, #0
 8028438:	d101      	bne.n	802843e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 802843a:	2301      	movs	r3, #1
 802843c:	e041      	b.n	80284c2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 802843e:	687b      	ldr	r3, [r7, #4]
 8028440:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8028444:	b2db      	uxtb	r3, r3
 8028446:	2b00      	cmp	r3, #0
 8028448:	d106      	bne.n	8028458 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 802844a:	687b      	ldr	r3, [r7, #4]
 802844c:	2200      	movs	r2, #0
 802844e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8028452:	6878      	ldr	r0, [r7, #4]
 8028454:	f000 f839 	bl	80284ca <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8028458:	687b      	ldr	r3, [r7, #4]
 802845a:	2202      	movs	r2, #2
 802845c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8028460:	687b      	ldr	r3, [r7, #4]
 8028462:	681a      	ldr	r2, [r3, #0]
 8028464:	687b      	ldr	r3, [r7, #4]
 8028466:	3304      	adds	r3, #4
 8028468:	4619      	mov	r1, r3
 802846a:	4610      	mov	r0, r2
 802846c:	f000 fe0e 	bl	802908c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8028470:	687b      	ldr	r3, [r7, #4]
 8028472:	2201      	movs	r2, #1
 8028474:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8028478:	687b      	ldr	r3, [r7, #4]
 802847a:	2201      	movs	r2, #1
 802847c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8028480:	687b      	ldr	r3, [r7, #4]
 8028482:	2201      	movs	r2, #1
 8028484:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8028488:	687b      	ldr	r3, [r7, #4]
 802848a:	2201      	movs	r2, #1
 802848c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8028490:	687b      	ldr	r3, [r7, #4]
 8028492:	2201      	movs	r2, #1
 8028494:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8028498:	687b      	ldr	r3, [r7, #4]
 802849a:	2201      	movs	r2, #1
 802849c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80284a0:	687b      	ldr	r3, [r7, #4]
 80284a2:	2201      	movs	r2, #1
 80284a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80284a8:	687b      	ldr	r3, [r7, #4]
 80284aa:	2201      	movs	r2, #1
 80284ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80284b0:	687b      	ldr	r3, [r7, #4]
 80284b2:	2201      	movs	r2, #1
 80284b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80284b8:	687b      	ldr	r3, [r7, #4]
 80284ba:	2201      	movs	r2, #1
 80284bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80284c0:	2300      	movs	r3, #0
}
 80284c2:	4618      	mov	r0, r3
 80284c4:	3708      	adds	r7, #8
 80284c6:	46bd      	mov	sp, r7
 80284c8:	bd80      	pop	{r7, pc}

080284ca <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80284ca:	b480      	push	{r7}
 80284cc:	b083      	sub	sp, #12
 80284ce:	af00      	add	r7, sp, #0
 80284d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80284d2:	bf00      	nop
 80284d4:	370c      	adds	r7, #12
 80284d6:	46bd      	mov	sp, r7
 80284d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80284dc:	4770      	bx	lr
	...

080284e0 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80284e0:	b580      	push	{r7, lr}
 80284e2:	b084      	sub	sp, #16
 80284e4:	af00      	add	r7, sp, #0
 80284e6:	6078      	str	r0, [r7, #4]
 80284e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80284ea:	683b      	ldr	r3, [r7, #0]
 80284ec:	2b00      	cmp	r3, #0
 80284ee:	d104      	bne.n	80284fa <HAL_TIM_IC_Start+0x1a>
 80284f0:	687b      	ldr	r3, [r7, #4]
 80284f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80284f6:	b2db      	uxtb	r3, r3
 80284f8:	e013      	b.n	8028522 <HAL_TIM_IC_Start+0x42>
 80284fa:	683b      	ldr	r3, [r7, #0]
 80284fc:	2b04      	cmp	r3, #4
 80284fe:	d104      	bne.n	802850a <HAL_TIM_IC_Start+0x2a>
 8028500:	687b      	ldr	r3, [r7, #4]
 8028502:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8028506:	b2db      	uxtb	r3, r3
 8028508:	e00b      	b.n	8028522 <HAL_TIM_IC_Start+0x42>
 802850a:	683b      	ldr	r3, [r7, #0]
 802850c:	2b08      	cmp	r3, #8
 802850e:	d104      	bne.n	802851a <HAL_TIM_IC_Start+0x3a>
 8028510:	687b      	ldr	r3, [r7, #4]
 8028512:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8028516:	b2db      	uxtb	r3, r3
 8028518:	e003      	b.n	8028522 <HAL_TIM_IC_Start+0x42>
 802851a:	687b      	ldr	r3, [r7, #4]
 802851c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8028520:	b2db      	uxtb	r3, r3
 8028522:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8028524:	683b      	ldr	r3, [r7, #0]
 8028526:	2b00      	cmp	r3, #0
 8028528:	d104      	bne.n	8028534 <HAL_TIM_IC_Start+0x54>
 802852a:	687b      	ldr	r3, [r7, #4]
 802852c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8028530:	b2db      	uxtb	r3, r3
 8028532:	e013      	b.n	802855c <HAL_TIM_IC_Start+0x7c>
 8028534:	683b      	ldr	r3, [r7, #0]
 8028536:	2b04      	cmp	r3, #4
 8028538:	d104      	bne.n	8028544 <HAL_TIM_IC_Start+0x64>
 802853a:	687b      	ldr	r3, [r7, #4]
 802853c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8028540:	b2db      	uxtb	r3, r3
 8028542:	e00b      	b.n	802855c <HAL_TIM_IC_Start+0x7c>
 8028544:	683b      	ldr	r3, [r7, #0]
 8028546:	2b08      	cmp	r3, #8
 8028548:	d104      	bne.n	8028554 <HAL_TIM_IC_Start+0x74>
 802854a:	687b      	ldr	r3, [r7, #4]
 802854c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8028550:	b2db      	uxtb	r3, r3
 8028552:	e003      	b.n	802855c <HAL_TIM_IC_Start+0x7c>
 8028554:	687b      	ldr	r3, [r7, #4]
 8028556:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 802855a:	b2db      	uxtb	r3, r3
 802855c:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 802855e:	7bfb      	ldrb	r3, [r7, #15]
 8028560:	2b01      	cmp	r3, #1
 8028562:	d102      	bne.n	802856a <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8028564:	7bbb      	ldrb	r3, [r7, #14]
 8028566:	2b01      	cmp	r3, #1
 8028568:	d001      	beq.n	802856e <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 802856a:	2301      	movs	r3, #1
 802856c:	e081      	b.n	8028672 <HAL_TIM_IC_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 802856e:	683b      	ldr	r3, [r7, #0]
 8028570:	2b00      	cmp	r3, #0
 8028572:	d104      	bne.n	802857e <HAL_TIM_IC_Start+0x9e>
 8028574:	687b      	ldr	r3, [r7, #4]
 8028576:	2202      	movs	r2, #2
 8028578:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 802857c:	e013      	b.n	80285a6 <HAL_TIM_IC_Start+0xc6>
 802857e:	683b      	ldr	r3, [r7, #0]
 8028580:	2b04      	cmp	r3, #4
 8028582:	d104      	bne.n	802858e <HAL_TIM_IC_Start+0xae>
 8028584:	687b      	ldr	r3, [r7, #4]
 8028586:	2202      	movs	r2, #2
 8028588:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 802858c:	e00b      	b.n	80285a6 <HAL_TIM_IC_Start+0xc6>
 802858e:	683b      	ldr	r3, [r7, #0]
 8028590:	2b08      	cmp	r3, #8
 8028592:	d104      	bne.n	802859e <HAL_TIM_IC_Start+0xbe>
 8028594:	687b      	ldr	r3, [r7, #4]
 8028596:	2202      	movs	r2, #2
 8028598:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 802859c:	e003      	b.n	80285a6 <HAL_TIM_IC_Start+0xc6>
 802859e:	687b      	ldr	r3, [r7, #4]
 80285a0:	2202      	movs	r2, #2
 80285a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80285a6:	683b      	ldr	r3, [r7, #0]
 80285a8:	2b00      	cmp	r3, #0
 80285aa:	d104      	bne.n	80285b6 <HAL_TIM_IC_Start+0xd6>
 80285ac:	687b      	ldr	r3, [r7, #4]
 80285ae:	2202      	movs	r2, #2
 80285b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80285b4:	e013      	b.n	80285de <HAL_TIM_IC_Start+0xfe>
 80285b6:	683b      	ldr	r3, [r7, #0]
 80285b8:	2b04      	cmp	r3, #4
 80285ba:	d104      	bne.n	80285c6 <HAL_TIM_IC_Start+0xe6>
 80285bc:	687b      	ldr	r3, [r7, #4]
 80285be:	2202      	movs	r2, #2
 80285c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80285c4:	e00b      	b.n	80285de <HAL_TIM_IC_Start+0xfe>
 80285c6:	683b      	ldr	r3, [r7, #0]
 80285c8:	2b08      	cmp	r3, #8
 80285ca:	d104      	bne.n	80285d6 <HAL_TIM_IC_Start+0xf6>
 80285cc:	687b      	ldr	r3, [r7, #4]
 80285ce:	2202      	movs	r2, #2
 80285d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80285d4:	e003      	b.n	80285de <HAL_TIM_IC_Start+0xfe>
 80285d6:	687b      	ldr	r3, [r7, #4]
 80285d8:	2202      	movs	r2, #2
 80285da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80285de:	687b      	ldr	r3, [r7, #4]
 80285e0:	681b      	ldr	r3, [r3, #0]
 80285e2:	2201      	movs	r2, #1
 80285e4:	6839      	ldr	r1, [r7, #0]
 80285e6:	4618      	mov	r0, r3
 80285e8:	f001 f9f6 	bl	80299d8 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80285ec:	687b      	ldr	r3, [r7, #4]
 80285ee:	681b      	ldr	r3, [r3, #0]
 80285f0:	4a22      	ldr	r2, [pc, #136]	; (802867c <HAL_TIM_IC_Start+0x19c>)
 80285f2:	4293      	cmp	r3, r2
 80285f4:	d022      	beq.n	802863c <HAL_TIM_IC_Start+0x15c>
 80285f6:	687b      	ldr	r3, [r7, #4]
 80285f8:	681b      	ldr	r3, [r3, #0]
 80285fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80285fe:	d01d      	beq.n	802863c <HAL_TIM_IC_Start+0x15c>
 8028600:	687b      	ldr	r3, [r7, #4]
 8028602:	681b      	ldr	r3, [r3, #0]
 8028604:	4a1e      	ldr	r2, [pc, #120]	; (8028680 <HAL_TIM_IC_Start+0x1a0>)
 8028606:	4293      	cmp	r3, r2
 8028608:	d018      	beq.n	802863c <HAL_TIM_IC_Start+0x15c>
 802860a:	687b      	ldr	r3, [r7, #4]
 802860c:	681b      	ldr	r3, [r3, #0]
 802860e:	4a1d      	ldr	r2, [pc, #116]	; (8028684 <HAL_TIM_IC_Start+0x1a4>)
 8028610:	4293      	cmp	r3, r2
 8028612:	d013      	beq.n	802863c <HAL_TIM_IC_Start+0x15c>
 8028614:	687b      	ldr	r3, [r7, #4]
 8028616:	681b      	ldr	r3, [r3, #0]
 8028618:	4a1b      	ldr	r2, [pc, #108]	; (8028688 <HAL_TIM_IC_Start+0x1a8>)
 802861a:	4293      	cmp	r3, r2
 802861c:	d00e      	beq.n	802863c <HAL_TIM_IC_Start+0x15c>
 802861e:	687b      	ldr	r3, [r7, #4]
 8028620:	681b      	ldr	r3, [r3, #0]
 8028622:	4a1a      	ldr	r2, [pc, #104]	; (802868c <HAL_TIM_IC_Start+0x1ac>)
 8028624:	4293      	cmp	r3, r2
 8028626:	d009      	beq.n	802863c <HAL_TIM_IC_Start+0x15c>
 8028628:	687b      	ldr	r3, [r7, #4]
 802862a:	681b      	ldr	r3, [r3, #0]
 802862c:	4a18      	ldr	r2, [pc, #96]	; (8028690 <HAL_TIM_IC_Start+0x1b0>)
 802862e:	4293      	cmp	r3, r2
 8028630:	d004      	beq.n	802863c <HAL_TIM_IC_Start+0x15c>
 8028632:	687b      	ldr	r3, [r7, #4]
 8028634:	681b      	ldr	r3, [r3, #0]
 8028636:	4a17      	ldr	r2, [pc, #92]	; (8028694 <HAL_TIM_IC_Start+0x1b4>)
 8028638:	4293      	cmp	r3, r2
 802863a:	d111      	bne.n	8028660 <HAL_TIM_IC_Start+0x180>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 802863c:	687b      	ldr	r3, [r7, #4]
 802863e:	681b      	ldr	r3, [r3, #0]
 8028640:	689b      	ldr	r3, [r3, #8]
 8028642:	f003 0307 	and.w	r3, r3, #7
 8028646:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8028648:	68bb      	ldr	r3, [r7, #8]
 802864a:	2b06      	cmp	r3, #6
 802864c:	d010      	beq.n	8028670 <HAL_TIM_IC_Start+0x190>
    {
      __HAL_TIM_ENABLE(htim);
 802864e:	687b      	ldr	r3, [r7, #4]
 8028650:	681b      	ldr	r3, [r3, #0]
 8028652:	681a      	ldr	r2, [r3, #0]
 8028654:	687b      	ldr	r3, [r7, #4]
 8028656:	681b      	ldr	r3, [r3, #0]
 8028658:	f042 0201 	orr.w	r2, r2, #1
 802865c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 802865e:	e007      	b.n	8028670 <HAL_TIM_IC_Start+0x190>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8028660:	687b      	ldr	r3, [r7, #4]
 8028662:	681b      	ldr	r3, [r3, #0]
 8028664:	681a      	ldr	r2, [r3, #0]
 8028666:	687b      	ldr	r3, [r7, #4]
 8028668:	681b      	ldr	r3, [r3, #0]
 802866a:	f042 0201 	orr.w	r2, r2, #1
 802866e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8028670:	2300      	movs	r3, #0
}
 8028672:	4618      	mov	r0, r3
 8028674:	3710      	adds	r7, #16
 8028676:	46bd      	mov	sp, r7
 8028678:	bd80      	pop	{r7, pc}
 802867a:	bf00      	nop
 802867c:	40010000 	.word	0x40010000
 8028680:	40000400 	.word	0x40000400
 8028684:	40000800 	.word	0x40000800
 8028688:	40000c00 	.word	0x40000c00
 802868c:	40010400 	.word	0x40010400
 8028690:	40014000 	.word	0x40014000
 8028694:	40001800 	.word	0x40001800

08028698 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8028698:	b580      	push	{r7, lr}
 802869a:	b084      	sub	sp, #16
 802869c:	af00      	add	r7, sp, #0
 802869e:	6078      	str	r0, [r7, #4]
 80286a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80286a2:	2300      	movs	r3, #0
 80286a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80286a6:	683b      	ldr	r3, [r7, #0]
 80286a8:	2b00      	cmp	r3, #0
 80286aa:	d104      	bne.n	80286b6 <HAL_TIM_IC_Start_IT+0x1e>
 80286ac:	687b      	ldr	r3, [r7, #4]
 80286ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80286b2:	b2db      	uxtb	r3, r3
 80286b4:	e013      	b.n	80286de <HAL_TIM_IC_Start_IT+0x46>
 80286b6:	683b      	ldr	r3, [r7, #0]
 80286b8:	2b04      	cmp	r3, #4
 80286ba:	d104      	bne.n	80286c6 <HAL_TIM_IC_Start_IT+0x2e>
 80286bc:	687b      	ldr	r3, [r7, #4]
 80286be:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80286c2:	b2db      	uxtb	r3, r3
 80286c4:	e00b      	b.n	80286de <HAL_TIM_IC_Start_IT+0x46>
 80286c6:	683b      	ldr	r3, [r7, #0]
 80286c8:	2b08      	cmp	r3, #8
 80286ca:	d104      	bne.n	80286d6 <HAL_TIM_IC_Start_IT+0x3e>
 80286cc:	687b      	ldr	r3, [r7, #4]
 80286ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80286d2:	b2db      	uxtb	r3, r3
 80286d4:	e003      	b.n	80286de <HAL_TIM_IC_Start_IT+0x46>
 80286d6:	687b      	ldr	r3, [r7, #4]
 80286d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80286dc:	b2db      	uxtb	r3, r3
 80286de:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80286e0:	683b      	ldr	r3, [r7, #0]
 80286e2:	2b00      	cmp	r3, #0
 80286e4:	d104      	bne.n	80286f0 <HAL_TIM_IC_Start_IT+0x58>
 80286e6:	687b      	ldr	r3, [r7, #4]
 80286e8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80286ec:	b2db      	uxtb	r3, r3
 80286ee:	e013      	b.n	8028718 <HAL_TIM_IC_Start_IT+0x80>
 80286f0:	683b      	ldr	r3, [r7, #0]
 80286f2:	2b04      	cmp	r3, #4
 80286f4:	d104      	bne.n	8028700 <HAL_TIM_IC_Start_IT+0x68>
 80286f6:	687b      	ldr	r3, [r7, #4]
 80286f8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80286fc:	b2db      	uxtb	r3, r3
 80286fe:	e00b      	b.n	8028718 <HAL_TIM_IC_Start_IT+0x80>
 8028700:	683b      	ldr	r3, [r7, #0]
 8028702:	2b08      	cmp	r3, #8
 8028704:	d104      	bne.n	8028710 <HAL_TIM_IC_Start_IT+0x78>
 8028706:	687b      	ldr	r3, [r7, #4]
 8028708:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 802870c:	b2db      	uxtb	r3, r3
 802870e:	e003      	b.n	8028718 <HAL_TIM_IC_Start_IT+0x80>
 8028710:	687b      	ldr	r3, [r7, #4]
 8028712:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8028716:	b2db      	uxtb	r3, r3
 8028718:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 802871a:	7bbb      	ldrb	r3, [r7, #14]
 802871c:	2b01      	cmp	r3, #1
 802871e:	d102      	bne.n	8028726 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8028720:	7b7b      	ldrb	r3, [r7, #13]
 8028722:	2b01      	cmp	r3, #1
 8028724:	d001      	beq.n	802872a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8028726:	2301      	movs	r3, #1
 8028728:	e0cc      	b.n	80288c4 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 802872a:	683b      	ldr	r3, [r7, #0]
 802872c:	2b00      	cmp	r3, #0
 802872e:	d104      	bne.n	802873a <HAL_TIM_IC_Start_IT+0xa2>
 8028730:	687b      	ldr	r3, [r7, #4]
 8028732:	2202      	movs	r2, #2
 8028734:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8028738:	e013      	b.n	8028762 <HAL_TIM_IC_Start_IT+0xca>
 802873a:	683b      	ldr	r3, [r7, #0]
 802873c:	2b04      	cmp	r3, #4
 802873e:	d104      	bne.n	802874a <HAL_TIM_IC_Start_IT+0xb2>
 8028740:	687b      	ldr	r3, [r7, #4]
 8028742:	2202      	movs	r2, #2
 8028744:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8028748:	e00b      	b.n	8028762 <HAL_TIM_IC_Start_IT+0xca>
 802874a:	683b      	ldr	r3, [r7, #0]
 802874c:	2b08      	cmp	r3, #8
 802874e:	d104      	bne.n	802875a <HAL_TIM_IC_Start_IT+0xc2>
 8028750:	687b      	ldr	r3, [r7, #4]
 8028752:	2202      	movs	r2, #2
 8028754:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8028758:	e003      	b.n	8028762 <HAL_TIM_IC_Start_IT+0xca>
 802875a:	687b      	ldr	r3, [r7, #4]
 802875c:	2202      	movs	r2, #2
 802875e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8028762:	683b      	ldr	r3, [r7, #0]
 8028764:	2b00      	cmp	r3, #0
 8028766:	d104      	bne.n	8028772 <HAL_TIM_IC_Start_IT+0xda>
 8028768:	687b      	ldr	r3, [r7, #4]
 802876a:	2202      	movs	r2, #2
 802876c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8028770:	e013      	b.n	802879a <HAL_TIM_IC_Start_IT+0x102>
 8028772:	683b      	ldr	r3, [r7, #0]
 8028774:	2b04      	cmp	r3, #4
 8028776:	d104      	bne.n	8028782 <HAL_TIM_IC_Start_IT+0xea>
 8028778:	687b      	ldr	r3, [r7, #4]
 802877a:	2202      	movs	r2, #2
 802877c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8028780:	e00b      	b.n	802879a <HAL_TIM_IC_Start_IT+0x102>
 8028782:	683b      	ldr	r3, [r7, #0]
 8028784:	2b08      	cmp	r3, #8
 8028786:	d104      	bne.n	8028792 <HAL_TIM_IC_Start_IT+0xfa>
 8028788:	687b      	ldr	r3, [r7, #4]
 802878a:	2202      	movs	r2, #2
 802878c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8028790:	e003      	b.n	802879a <HAL_TIM_IC_Start_IT+0x102>
 8028792:	687b      	ldr	r3, [r7, #4]
 8028794:	2202      	movs	r2, #2
 8028796:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 802879a:	683b      	ldr	r3, [r7, #0]
 802879c:	2b0c      	cmp	r3, #12
 802879e:	d841      	bhi.n	8028824 <HAL_TIM_IC_Start_IT+0x18c>
 80287a0:	a201      	add	r2, pc, #4	; (adr r2, 80287a8 <HAL_TIM_IC_Start_IT+0x110>)
 80287a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80287a6:	bf00      	nop
 80287a8:	080287dd 	.word	0x080287dd
 80287ac:	08028825 	.word	0x08028825
 80287b0:	08028825 	.word	0x08028825
 80287b4:	08028825 	.word	0x08028825
 80287b8:	080287ef 	.word	0x080287ef
 80287bc:	08028825 	.word	0x08028825
 80287c0:	08028825 	.word	0x08028825
 80287c4:	08028825 	.word	0x08028825
 80287c8:	08028801 	.word	0x08028801
 80287cc:	08028825 	.word	0x08028825
 80287d0:	08028825 	.word	0x08028825
 80287d4:	08028825 	.word	0x08028825
 80287d8:	08028813 	.word	0x08028813
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80287dc:	687b      	ldr	r3, [r7, #4]
 80287de:	681b      	ldr	r3, [r3, #0]
 80287e0:	68da      	ldr	r2, [r3, #12]
 80287e2:	687b      	ldr	r3, [r7, #4]
 80287e4:	681b      	ldr	r3, [r3, #0]
 80287e6:	f042 0202 	orr.w	r2, r2, #2
 80287ea:	60da      	str	r2, [r3, #12]
      break;
 80287ec:	e01d      	b.n	802882a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80287ee:	687b      	ldr	r3, [r7, #4]
 80287f0:	681b      	ldr	r3, [r3, #0]
 80287f2:	68da      	ldr	r2, [r3, #12]
 80287f4:	687b      	ldr	r3, [r7, #4]
 80287f6:	681b      	ldr	r3, [r3, #0]
 80287f8:	f042 0204 	orr.w	r2, r2, #4
 80287fc:	60da      	str	r2, [r3, #12]
      break;
 80287fe:	e014      	b.n	802882a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8028800:	687b      	ldr	r3, [r7, #4]
 8028802:	681b      	ldr	r3, [r3, #0]
 8028804:	68da      	ldr	r2, [r3, #12]
 8028806:	687b      	ldr	r3, [r7, #4]
 8028808:	681b      	ldr	r3, [r3, #0]
 802880a:	f042 0208 	orr.w	r2, r2, #8
 802880e:	60da      	str	r2, [r3, #12]
      break;
 8028810:	e00b      	b.n	802882a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8028812:	687b      	ldr	r3, [r7, #4]
 8028814:	681b      	ldr	r3, [r3, #0]
 8028816:	68da      	ldr	r2, [r3, #12]
 8028818:	687b      	ldr	r3, [r7, #4]
 802881a:	681b      	ldr	r3, [r3, #0]
 802881c:	f042 0210 	orr.w	r2, r2, #16
 8028820:	60da      	str	r2, [r3, #12]
      break;
 8028822:	e002      	b.n	802882a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8028824:	2301      	movs	r3, #1
 8028826:	73fb      	strb	r3, [r7, #15]
      break;
 8028828:	bf00      	nop
  }

  if (status == HAL_OK)
 802882a:	7bfb      	ldrb	r3, [r7, #15]
 802882c:	2b00      	cmp	r3, #0
 802882e:	d148      	bne.n	80288c2 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8028830:	687b      	ldr	r3, [r7, #4]
 8028832:	681b      	ldr	r3, [r3, #0]
 8028834:	2201      	movs	r2, #1
 8028836:	6839      	ldr	r1, [r7, #0]
 8028838:	4618      	mov	r0, r3
 802883a:	f001 f8cd 	bl	80299d8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 802883e:	687b      	ldr	r3, [r7, #4]
 8028840:	681b      	ldr	r3, [r3, #0]
 8028842:	4a22      	ldr	r2, [pc, #136]	; (80288cc <HAL_TIM_IC_Start_IT+0x234>)
 8028844:	4293      	cmp	r3, r2
 8028846:	d022      	beq.n	802888e <HAL_TIM_IC_Start_IT+0x1f6>
 8028848:	687b      	ldr	r3, [r7, #4]
 802884a:	681b      	ldr	r3, [r3, #0]
 802884c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8028850:	d01d      	beq.n	802888e <HAL_TIM_IC_Start_IT+0x1f6>
 8028852:	687b      	ldr	r3, [r7, #4]
 8028854:	681b      	ldr	r3, [r3, #0]
 8028856:	4a1e      	ldr	r2, [pc, #120]	; (80288d0 <HAL_TIM_IC_Start_IT+0x238>)
 8028858:	4293      	cmp	r3, r2
 802885a:	d018      	beq.n	802888e <HAL_TIM_IC_Start_IT+0x1f6>
 802885c:	687b      	ldr	r3, [r7, #4]
 802885e:	681b      	ldr	r3, [r3, #0]
 8028860:	4a1c      	ldr	r2, [pc, #112]	; (80288d4 <HAL_TIM_IC_Start_IT+0x23c>)
 8028862:	4293      	cmp	r3, r2
 8028864:	d013      	beq.n	802888e <HAL_TIM_IC_Start_IT+0x1f6>
 8028866:	687b      	ldr	r3, [r7, #4]
 8028868:	681b      	ldr	r3, [r3, #0]
 802886a:	4a1b      	ldr	r2, [pc, #108]	; (80288d8 <HAL_TIM_IC_Start_IT+0x240>)
 802886c:	4293      	cmp	r3, r2
 802886e:	d00e      	beq.n	802888e <HAL_TIM_IC_Start_IT+0x1f6>
 8028870:	687b      	ldr	r3, [r7, #4]
 8028872:	681b      	ldr	r3, [r3, #0]
 8028874:	4a19      	ldr	r2, [pc, #100]	; (80288dc <HAL_TIM_IC_Start_IT+0x244>)
 8028876:	4293      	cmp	r3, r2
 8028878:	d009      	beq.n	802888e <HAL_TIM_IC_Start_IT+0x1f6>
 802887a:	687b      	ldr	r3, [r7, #4]
 802887c:	681b      	ldr	r3, [r3, #0]
 802887e:	4a18      	ldr	r2, [pc, #96]	; (80288e0 <HAL_TIM_IC_Start_IT+0x248>)
 8028880:	4293      	cmp	r3, r2
 8028882:	d004      	beq.n	802888e <HAL_TIM_IC_Start_IT+0x1f6>
 8028884:	687b      	ldr	r3, [r7, #4]
 8028886:	681b      	ldr	r3, [r3, #0]
 8028888:	4a16      	ldr	r2, [pc, #88]	; (80288e4 <HAL_TIM_IC_Start_IT+0x24c>)
 802888a:	4293      	cmp	r3, r2
 802888c:	d111      	bne.n	80288b2 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 802888e:	687b      	ldr	r3, [r7, #4]
 8028890:	681b      	ldr	r3, [r3, #0]
 8028892:	689b      	ldr	r3, [r3, #8]
 8028894:	f003 0307 	and.w	r3, r3, #7
 8028898:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 802889a:	68bb      	ldr	r3, [r7, #8]
 802889c:	2b06      	cmp	r3, #6
 802889e:	d010      	beq.n	80288c2 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 80288a0:	687b      	ldr	r3, [r7, #4]
 80288a2:	681b      	ldr	r3, [r3, #0]
 80288a4:	681a      	ldr	r2, [r3, #0]
 80288a6:	687b      	ldr	r3, [r7, #4]
 80288a8:	681b      	ldr	r3, [r3, #0]
 80288aa:	f042 0201 	orr.w	r2, r2, #1
 80288ae:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80288b0:	e007      	b.n	80288c2 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80288b2:	687b      	ldr	r3, [r7, #4]
 80288b4:	681b      	ldr	r3, [r3, #0]
 80288b6:	681a      	ldr	r2, [r3, #0]
 80288b8:	687b      	ldr	r3, [r7, #4]
 80288ba:	681b      	ldr	r3, [r3, #0]
 80288bc:	f042 0201 	orr.w	r2, r2, #1
 80288c0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80288c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80288c4:	4618      	mov	r0, r3
 80288c6:	3710      	adds	r7, #16
 80288c8:	46bd      	mov	sp, r7
 80288ca:	bd80      	pop	{r7, pc}
 80288cc:	40010000 	.word	0x40010000
 80288d0:	40000400 	.word	0x40000400
 80288d4:	40000800 	.word	0x40000800
 80288d8:	40000c00 	.word	0x40000c00
 80288dc:	40010400 	.word	0x40010400
 80288e0:	40014000 	.word	0x40014000
 80288e4:	40001800 	.word	0x40001800

080288e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80288e8:	b580      	push	{r7, lr}
 80288ea:	b082      	sub	sp, #8
 80288ec:	af00      	add	r7, sp, #0
 80288ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80288f0:	687b      	ldr	r3, [r7, #4]
 80288f2:	681b      	ldr	r3, [r3, #0]
 80288f4:	691b      	ldr	r3, [r3, #16]
 80288f6:	f003 0302 	and.w	r3, r3, #2
 80288fa:	2b02      	cmp	r3, #2
 80288fc:	d122      	bne.n	8028944 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80288fe:	687b      	ldr	r3, [r7, #4]
 8028900:	681b      	ldr	r3, [r3, #0]
 8028902:	68db      	ldr	r3, [r3, #12]
 8028904:	f003 0302 	and.w	r3, r3, #2
 8028908:	2b02      	cmp	r3, #2
 802890a:	d11b      	bne.n	8028944 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 802890c:	687b      	ldr	r3, [r7, #4]
 802890e:	681b      	ldr	r3, [r3, #0]
 8028910:	f06f 0202 	mvn.w	r2, #2
 8028914:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8028916:	687b      	ldr	r3, [r7, #4]
 8028918:	2201      	movs	r2, #1
 802891a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 802891c:	687b      	ldr	r3, [r7, #4]
 802891e:	681b      	ldr	r3, [r3, #0]
 8028920:	699b      	ldr	r3, [r3, #24]
 8028922:	f003 0303 	and.w	r3, r3, #3
 8028926:	2b00      	cmp	r3, #0
 8028928:	d003      	beq.n	8028932 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 802892a:	6878      	ldr	r0, [r7, #4]
 802892c:	f7eb fd00 	bl	8014330 <HAL_TIM_IC_CaptureCallback>
 8028930:	e005      	b.n	802893e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8028932:	6878      	ldr	r0, [r7, #4]
 8028934:	f000 fb8c 	bl	8029050 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8028938:	6878      	ldr	r0, [r7, #4]
 802893a:	f000 fb93 	bl	8029064 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 802893e:	687b      	ldr	r3, [r7, #4]
 8028940:	2200      	movs	r2, #0
 8028942:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8028944:	687b      	ldr	r3, [r7, #4]
 8028946:	681b      	ldr	r3, [r3, #0]
 8028948:	691b      	ldr	r3, [r3, #16]
 802894a:	f003 0304 	and.w	r3, r3, #4
 802894e:	2b04      	cmp	r3, #4
 8028950:	d122      	bne.n	8028998 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8028952:	687b      	ldr	r3, [r7, #4]
 8028954:	681b      	ldr	r3, [r3, #0]
 8028956:	68db      	ldr	r3, [r3, #12]
 8028958:	f003 0304 	and.w	r3, r3, #4
 802895c:	2b04      	cmp	r3, #4
 802895e:	d11b      	bne.n	8028998 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8028960:	687b      	ldr	r3, [r7, #4]
 8028962:	681b      	ldr	r3, [r3, #0]
 8028964:	f06f 0204 	mvn.w	r2, #4
 8028968:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 802896a:	687b      	ldr	r3, [r7, #4]
 802896c:	2202      	movs	r2, #2
 802896e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8028970:	687b      	ldr	r3, [r7, #4]
 8028972:	681b      	ldr	r3, [r3, #0]
 8028974:	699b      	ldr	r3, [r3, #24]
 8028976:	f403 7340 	and.w	r3, r3, #768	; 0x300
 802897a:	2b00      	cmp	r3, #0
 802897c:	d003      	beq.n	8028986 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 802897e:	6878      	ldr	r0, [r7, #4]
 8028980:	f7eb fcd6 	bl	8014330 <HAL_TIM_IC_CaptureCallback>
 8028984:	e005      	b.n	8028992 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8028986:	6878      	ldr	r0, [r7, #4]
 8028988:	f000 fb62 	bl	8029050 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 802898c:	6878      	ldr	r0, [r7, #4]
 802898e:	f000 fb69 	bl	8029064 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8028992:	687b      	ldr	r3, [r7, #4]
 8028994:	2200      	movs	r2, #0
 8028996:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8028998:	687b      	ldr	r3, [r7, #4]
 802899a:	681b      	ldr	r3, [r3, #0]
 802899c:	691b      	ldr	r3, [r3, #16]
 802899e:	f003 0308 	and.w	r3, r3, #8
 80289a2:	2b08      	cmp	r3, #8
 80289a4:	d122      	bne.n	80289ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80289a6:	687b      	ldr	r3, [r7, #4]
 80289a8:	681b      	ldr	r3, [r3, #0]
 80289aa:	68db      	ldr	r3, [r3, #12]
 80289ac:	f003 0308 	and.w	r3, r3, #8
 80289b0:	2b08      	cmp	r3, #8
 80289b2:	d11b      	bne.n	80289ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80289b4:	687b      	ldr	r3, [r7, #4]
 80289b6:	681b      	ldr	r3, [r3, #0]
 80289b8:	f06f 0208 	mvn.w	r2, #8
 80289bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80289be:	687b      	ldr	r3, [r7, #4]
 80289c0:	2204      	movs	r2, #4
 80289c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80289c4:	687b      	ldr	r3, [r7, #4]
 80289c6:	681b      	ldr	r3, [r3, #0]
 80289c8:	69db      	ldr	r3, [r3, #28]
 80289ca:	f003 0303 	and.w	r3, r3, #3
 80289ce:	2b00      	cmp	r3, #0
 80289d0:	d003      	beq.n	80289da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80289d2:	6878      	ldr	r0, [r7, #4]
 80289d4:	f7eb fcac 	bl	8014330 <HAL_TIM_IC_CaptureCallback>
 80289d8:	e005      	b.n	80289e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80289da:	6878      	ldr	r0, [r7, #4]
 80289dc:	f000 fb38 	bl	8029050 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80289e0:	6878      	ldr	r0, [r7, #4]
 80289e2:	f000 fb3f 	bl	8029064 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80289e6:	687b      	ldr	r3, [r7, #4]
 80289e8:	2200      	movs	r2, #0
 80289ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80289ec:	687b      	ldr	r3, [r7, #4]
 80289ee:	681b      	ldr	r3, [r3, #0]
 80289f0:	691b      	ldr	r3, [r3, #16]
 80289f2:	f003 0310 	and.w	r3, r3, #16
 80289f6:	2b10      	cmp	r3, #16
 80289f8:	d122      	bne.n	8028a40 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80289fa:	687b      	ldr	r3, [r7, #4]
 80289fc:	681b      	ldr	r3, [r3, #0]
 80289fe:	68db      	ldr	r3, [r3, #12]
 8028a00:	f003 0310 	and.w	r3, r3, #16
 8028a04:	2b10      	cmp	r3, #16
 8028a06:	d11b      	bne.n	8028a40 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8028a08:	687b      	ldr	r3, [r7, #4]
 8028a0a:	681b      	ldr	r3, [r3, #0]
 8028a0c:	f06f 0210 	mvn.w	r2, #16
 8028a10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8028a12:	687b      	ldr	r3, [r7, #4]
 8028a14:	2208      	movs	r2, #8
 8028a16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8028a18:	687b      	ldr	r3, [r7, #4]
 8028a1a:	681b      	ldr	r3, [r3, #0]
 8028a1c:	69db      	ldr	r3, [r3, #28]
 8028a1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8028a22:	2b00      	cmp	r3, #0
 8028a24:	d003      	beq.n	8028a2e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8028a26:	6878      	ldr	r0, [r7, #4]
 8028a28:	f7eb fc82 	bl	8014330 <HAL_TIM_IC_CaptureCallback>
 8028a2c:	e005      	b.n	8028a3a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8028a2e:	6878      	ldr	r0, [r7, #4]
 8028a30:	f000 fb0e 	bl	8029050 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8028a34:	6878      	ldr	r0, [r7, #4]
 8028a36:	f000 fb15 	bl	8029064 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8028a3a:	687b      	ldr	r3, [r7, #4]
 8028a3c:	2200      	movs	r2, #0
 8028a3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8028a40:	687b      	ldr	r3, [r7, #4]
 8028a42:	681b      	ldr	r3, [r3, #0]
 8028a44:	691b      	ldr	r3, [r3, #16]
 8028a46:	f003 0301 	and.w	r3, r3, #1
 8028a4a:	2b01      	cmp	r3, #1
 8028a4c:	d10e      	bne.n	8028a6c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8028a4e:	687b      	ldr	r3, [r7, #4]
 8028a50:	681b      	ldr	r3, [r3, #0]
 8028a52:	68db      	ldr	r3, [r3, #12]
 8028a54:	f003 0301 	and.w	r3, r3, #1
 8028a58:	2b01      	cmp	r3, #1
 8028a5a:	d107      	bne.n	8028a6c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8028a5c:	687b      	ldr	r3, [r7, #4]
 8028a5e:	681b      	ldr	r3, [r3, #0]
 8028a60:	f06f 0201 	mvn.w	r2, #1
 8028a64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8028a66:	6878      	ldr	r0, [r7, #4]
 8028a68:	f7ee fd4c 	bl	8017504 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8028a6c:	687b      	ldr	r3, [r7, #4]
 8028a6e:	681b      	ldr	r3, [r3, #0]
 8028a70:	691b      	ldr	r3, [r3, #16]
 8028a72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8028a76:	2b80      	cmp	r3, #128	; 0x80
 8028a78:	d10e      	bne.n	8028a98 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8028a7a:	687b      	ldr	r3, [r7, #4]
 8028a7c:	681b      	ldr	r3, [r3, #0]
 8028a7e:	68db      	ldr	r3, [r3, #12]
 8028a80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8028a84:	2b80      	cmp	r3, #128	; 0x80
 8028a86:	d107      	bne.n	8028a98 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8028a88:	687b      	ldr	r3, [r7, #4]
 8028a8a:	681b      	ldr	r3, [r3, #0]
 8028a8c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8028a90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8028a92:	6878      	ldr	r0, [r7, #4]
 8028a94:	f001 f89e 	bl	8029bd4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8028a98:	687b      	ldr	r3, [r7, #4]
 8028a9a:	681b      	ldr	r3, [r3, #0]
 8028a9c:	691b      	ldr	r3, [r3, #16]
 8028a9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8028aa2:	2b40      	cmp	r3, #64	; 0x40
 8028aa4:	d10e      	bne.n	8028ac4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8028aa6:	687b      	ldr	r3, [r7, #4]
 8028aa8:	681b      	ldr	r3, [r3, #0]
 8028aaa:	68db      	ldr	r3, [r3, #12]
 8028aac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8028ab0:	2b40      	cmp	r3, #64	; 0x40
 8028ab2:	d107      	bne.n	8028ac4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8028ab4:	687b      	ldr	r3, [r7, #4]
 8028ab6:	681b      	ldr	r3, [r3, #0]
 8028ab8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8028abc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8028abe:	6878      	ldr	r0, [r7, #4]
 8028ac0:	f000 fada 	bl	8029078 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8028ac4:	687b      	ldr	r3, [r7, #4]
 8028ac6:	681b      	ldr	r3, [r3, #0]
 8028ac8:	691b      	ldr	r3, [r3, #16]
 8028aca:	f003 0320 	and.w	r3, r3, #32
 8028ace:	2b20      	cmp	r3, #32
 8028ad0:	d10e      	bne.n	8028af0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8028ad2:	687b      	ldr	r3, [r7, #4]
 8028ad4:	681b      	ldr	r3, [r3, #0]
 8028ad6:	68db      	ldr	r3, [r3, #12]
 8028ad8:	f003 0320 	and.w	r3, r3, #32
 8028adc:	2b20      	cmp	r3, #32
 8028ade:	d107      	bne.n	8028af0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8028ae0:	687b      	ldr	r3, [r7, #4]
 8028ae2:	681b      	ldr	r3, [r3, #0]
 8028ae4:	f06f 0220 	mvn.w	r2, #32
 8028ae8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8028aea:	6878      	ldr	r0, [r7, #4]
 8028aec:	f001 f868 	bl	8029bc0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8028af0:	bf00      	nop
 8028af2:	3708      	adds	r7, #8
 8028af4:	46bd      	mov	sp, r7
 8028af6:	bd80      	pop	{r7, pc}

08028af8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8028af8:	b580      	push	{r7, lr}
 8028afa:	b086      	sub	sp, #24
 8028afc:	af00      	add	r7, sp, #0
 8028afe:	60f8      	str	r0, [r7, #12]
 8028b00:	60b9      	str	r1, [r7, #8]
 8028b02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8028b04:	2300      	movs	r3, #0
 8028b06:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8028b08:	68fb      	ldr	r3, [r7, #12]
 8028b0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8028b0e:	2b01      	cmp	r3, #1
 8028b10:	d101      	bne.n	8028b16 <HAL_TIM_IC_ConfigChannel+0x1e>
 8028b12:	2302      	movs	r3, #2
 8028b14:	e088      	b.n	8028c28 <HAL_TIM_IC_ConfigChannel+0x130>
 8028b16:	68fb      	ldr	r3, [r7, #12]
 8028b18:	2201      	movs	r2, #1
 8028b1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8028b1e:	687b      	ldr	r3, [r7, #4]
 8028b20:	2b00      	cmp	r3, #0
 8028b22:	d11b      	bne.n	8028b5c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8028b24:	68fb      	ldr	r3, [r7, #12]
 8028b26:	6818      	ldr	r0, [r3, #0]
 8028b28:	68bb      	ldr	r3, [r7, #8]
 8028b2a:	6819      	ldr	r1, [r3, #0]
 8028b2c:	68bb      	ldr	r3, [r7, #8]
 8028b2e:	685a      	ldr	r2, [r3, #4]
 8028b30:	68bb      	ldr	r3, [r7, #8]
 8028b32:	68db      	ldr	r3, [r3, #12]
 8028b34:	f000 fd8c 	bl	8029650 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8028b38:	68fb      	ldr	r3, [r7, #12]
 8028b3a:	681b      	ldr	r3, [r3, #0]
 8028b3c:	699a      	ldr	r2, [r3, #24]
 8028b3e:	68fb      	ldr	r3, [r7, #12]
 8028b40:	681b      	ldr	r3, [r3, #0]
 8028b42:	f022 020c 	bic.w	r2, r2, #12
 8028b46:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8028b48:	68fb      	ldr	r3, [r7, #12]
 8028b4a:	681b      	ldr	r3, [r3, #0]
 8028b4c:	6999      	ldr	r1, [r3, #24]
 8028b4e:	68bb      	ldr	r3, [r7, #8]
 8028b50:	689a      	ldr	r2, [r3, #8]
 8028b52:	68fb      	ldr	r3, [r7, #12]
 8028b54:	681b      	ldr	r3, [r3, #0]
 8028b56:	430a      	orrs	r2, r1
 8028b58:	619a      	str	r2, [r3, #24]
 8028b5a:	e060      	b.n	8028c1e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8028b5c:	687b      	ldr	r3, [r7, #4]
 8028b5e:	2b04      	cmp	r3, #4
 8028b60:	d11c      	bne.n	8028b9c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8028b62:	68fb      	ldr	r3, [r7, #12]
 8028b64:	6818      	ldr	r0, [r3, #0]
 8028b66:	68bb      	ldr	r3, [r7, #8]
 8028b68:	6819      	ldr	r1, [r3, #0]
 8028b6a:	68bb      	ldr	r3, [r7, #8]
 8028b6c:	685a      	ldr	r2, [r3, #4]
 8028b6e:	68bb      	ldr	r3, [r7, #8]
 8028b70:	68db      	ldr	r3, [r3, #12]
 8028b72:	f000 fe10 	bl	8029796 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8028b76:	68fb      	ldr	r3, [r7, #12]
 8028b78:	681b      	ldr	r3, [r3, #0]
 8028b7a:	699a      	ldr	r2, [r3, #24]
 8028b7c:	68fb      	ldr	r3, [r7, #12]
 8028b7e:	681b      	ldr	r3, [r3, #0]
 8028b80:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8028b84:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8028b86:	68fb      	ldr	r3, [r7, #12]
 8028b88:	681b      	ldr	r3, [r3, #0]
 8028b8a:	6999      	ldr	r1, [r3, #24]
 8028b8c:	68bb      	ldr	r3, [r7, #8]
 8028b8e:	689b      	ldr	r3, [r3, #8]
 8028b90:	021a      	lsls	r2, r3, #8
 8028b92:	68fb      	ldr	r3, [r7, #12]
 8028b94:	681b      	ldr	r3, [r3, #0]
 8028b96:	430a      	orrs	r2, r1
 8028b98:	619a      	str	r2, [r3, #24]
 8028b9a:	e040      	b.n	8028c1e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8028b9c:	687b      	ldr	r3, [r7, #4]
 8028b9e:	2b08      	cmp	r3, #8
 8028ba0:	d11b      	bne.n	8028bda <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8028ba2:	68fb      	ldr	r3, [r7, #12]
 8028ba4:	6818      	ldr	r0, [r3, #0]
 8028ba6:	68bb      	ldr	r3, [r7, #8]
 8028ba8:	6819      	ldr	r1, [r3, #0]
 8028baa:	68bb      	ldr	r3, [r7, #8]
 8028bac:	685a      	ldr	r2, [r3, #4]
 8028bae:	68bb      	ldr	r3, [r7, #8]
 8028bb0:	68db      	ldr	r3, [r3, #12]
 8028bb2:	f000 fe5d 	bl	8029870 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8028bb6:	68fb      	ldr	r3, [r7, #12]
 8028bb8:	681b      	ldr	r3, [r3, #0]
 8028bba:	69da      	ldr	r2, [r3, #28]
 8028bbc:	68fb      	ldr	r3, [r7, #12]
 8028bbe:	681b      	ldr	r3, [r3, #0]
 8028bc0:	f022 020c 	bic.w	r2, r2, #12
 8028bc4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8028bc6:	68fb      	ldr	r3, [r7, #12]
 8028bc8:	681b      	ldr	r3, [r3, #0]
 8028bca:	69d9      	ldr	r1, [r3, #28]
 8028bcc:	68bb      	ldr	r3, [r7, #8]
 8028bce:	689a      	ldr	r2, [r3, #8]
 8028bd0:	68fb      	ldr	r3, [r7, #12]
 8028bd2:	681b      	ldr	r3, [r3, #0]
 8028bd4:	430a      	orrs	r2, r1
 8028bd6:	61da      	str	r2, [r3, #28]
 8028bd8:	e021      	b.n	8028c1e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8028bda:	687b      	ldr	r3, [r7, #4]
 8028bdc:	2b0c      	cmp	r3, #12
 8028bde:	d11c      	bne.n	8028c1a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8028be0:	68fb      	ldr	r3, [r7, #12]
 8028be2:	6818      	ldr	r0, [r3, #0]
 8028be4:	68bb      	ldr	r3, [r7, #8]
 8028be6:	6819      	ldr	r1, [r3, #0]
 8028be8:	68bb      	ldr	r3, [r7, #8]
 8028bea:	685a      	ldr	r2, [r3, #4]
 8028bec:	68bb      	ldr	r3, [r7, #8]
 8028bee:	68db      	ldr	r3, [r3, #12]
 8028bf0:	f000 fe7a 	bl	80298e8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8028bf4:	68fb      	ldr	r3, [r7, #12]
 8028bf6:	681b      	ldr	r3, [r3, #0]
 8028bf8:	69da      	ldr	r2, [r3, #28]
 8028bfa:	68fb      	ldr	r3, [r7, #12]
 8028bfc:	681b      	ldr	r3, [r3, #0]
 8028bfe:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8028c02:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8028c04:	68fb      	ldr	r3, [r7, #12]
 8028c06:	681b      	ldr	r3, [r3, #0]
 8028c08:	69d9      	ldr	r1, [r3, #28]
 8028c0a:	68bb      	ldr	r3, [r7, #8]
 8028c0c:	689b      	ldr	r3, [r3, #8]
 8028c0e:	021a      	lsls	r2, r3, #8
 8028c10:	68fb      	ldr	r3, [r7, #12]
 8028c12:	681b      	ldr	r3, [r3, #0]
 8028c14:	430a      	orrs	r2, r1
 8028c16:	61da      	str	r2, [r3, #28]
 8028c18:	e001      	b.n	8028c1e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8028c1a:	2301      	movs	r3, #1
 8028c1c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8028c1e:	68fb      	ldr	r3, [r7, #12]
 8028c20:	2200      	movs	r2, #0
 8028c22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8028c26:	7dfb      	ldrb	r3, [r7, #23]
}
 8028c28:	4618      	mov	r0, r3
 8028c2a:	3718      	adds	r7, #24
 8028c2c:	46bd      	mov	sp, r7
 8028c2e:	bd80      	pop	{r7, pc}

08028c30 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8028c30:	b580      	push	{r7, lr}
 8028c32:	b086      	sub	sp, #24
 8028c34:	af00      	add	r7, sp, #0
 8028c36:	60f8      	str	r0, [r7, #12]
 8028c38:	60b9      	str	r1, [r7, #8]
 8028c3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8028c3c:	2300      	movs	r3, #0
 8028c3e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8028c40:	68fb      	ldr	r3, [r7, #12]
 8028c42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8028c46:	2b01      	cmp	r3, #1
 8028c48:	d101      	bne.n	8028c4e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8028c4a:	2302      	movs	r3, #2
 8028c4c:	e0ae      	b.n	8028dac <HAL_TIM_PWM_ConfigChannel+0x17c>
 8028c4e:	68fb      	ldr	r3, [r7, #12]
 8028c50:	2201      	movs	r2, #1
 8028c52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8028c56:	687b      	ldr	r3, [r7, #4]
 8028c58:	2b0c      	cmp	r3, #12
 8028c5a:	f200 809f 	bhi.w	8028d9c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8028c5e:	a201      	add	r2, pc, #4	; (adr r2, 8028c64 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8028c60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8028c64:	08028c99 	.word	0x08028c99
 8028c68:	08028d9d 	.word	0x08028d9d
 8028c6c:	08028d9d 	.word	0x08028d9d
 8028c70:	08028d9d 	.word	0x08028d9d
 8028c74:	08028cd9 	.word	0x08028cd9
 8028c78:	08028d9d 	.word	0x08028d9d
 8028c7c:	08028d9d 	.word	0x08028d9d
 8028c80:	08028d9d 	.word	0x08028d9d
 8028c84:	08028d1b 	.word	0x08028d1b
 8028c88:	08028d9d 	.word	0x08028d9d
 8028c8c:	08028d9d 	.word	0x08028d9d
 8028c90:	08028d9d 	.word	0x08028d9d
 8028c94:	08028d5b 	.word	0x08028d5b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8028c98:	68fb      	ldr	r3, [r7, #12]
 8028c9a:	681b      	ldr	r3, [r3, #0]
 8028c9c:	68b9      	ldr	r1, [r7, #8]
 8028c9e:	4618      	mov	r0, r3
 8028ca0:	f000 fa94 	bl	80291cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8028ca4:	68fb      	ldr	r3, [r7, #12]
 8028ca6:	681b      	ldr	r3, [r3, #0]
 8028ca8:	699a      	ldr	r2, [r3, #24]
 8028caa:	68fb      	ldr	r3, [r7, #12]
 8028cac:	681b      	ldr	r3, [r3, #0]
 8028cae:	f042 0208 	orr.w	r2, r2, #8
 8028cb2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8028cb4:	68fb      	ldr	r3, [r7, #12]
 8028cb6:	681b      	ldr	r3, [r3, #0]
 8028cb8:	699a      	ldr	r2, [r3, #24]
 8028cba:	68fb      	ldr	r3, [r7, #12]
 8028cbc:	681b      	ldr	r3, [r3, #0]
 8028cbe:	f022 0204 	bic.w	r2, r2, #4
 8028cc2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8028cc4:	68fb      	ldr	r3, [r7, #12]
 8028cc6:	681b      	ldr	r3, [r3, #0]
 8028cc8:	6999      	ldr	r1, [r3, #24]
 8028cca:	68bb      	ldr	r3, [r7, #8]
 8028ccc:	691a      	ldr	r2, [r3, #16]
 8028cce:	68fb      	ldr	r3, [r7, #12]
 8028cd0:	681b      	ldr	r3, [r3, #0]
 8028cd2:	430a      	orrs	r2, r1
 8028cd4:	619a      	str	r2, [r3, #24]
      break;
 8028cd6:	e064      	b.n	8028da2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8028cd8:	68fb      	ldr	r3, [r7, #12]
 8028cda:	681b      	ldr	r3, [r3, #0]
 8028cdc:	68b9      	ldr	r1, [r7, #8]
 8028cde:	4618      	mov	r0, r3
 8028ce0:	f000 fae4 	bl	80292ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8028ce4:	68fb      	ldr	r3, [r7, #12]
 8028ce6:	681b      	ldr	r3, [r3, #0]
 8028ce8:	699a      	ldr	r2, [r3, #24]
 8028cea:	68fb      	ldr	r3, [r7, #12]
 8028cec:	681b      	ldr	r3, [r3, #0]
 8028cee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8028cf2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8028cf4:	68fb      	ldr	r3, [r7, #12]
 8028cf6:	681b      	ldr	r3, [r3, #0]
 8028cf8:	699a      	ldr	r2, [r3, #24]
 8028cfa:	68fb      	ldr	r3, [r7, #12]
 8028cfc:	681b      	ldr	r3, [r3, #0]
 8028cfe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8028d02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8028d04:	68fb      	ldr	r3, [r7, #12]
 8028d06:	681b      	ldr	r3, [r3, #0]
 8028d08:	6999      	ldr	r1, [r3, #24]
 8028d0a:	68bb      	ldr	r3, [r7, #8]
 8028d0c:	691b      	ldr	r3, [r3, #16]
 8028d0e:	021a      	lsls	r2, r3, #8
 8028d10:	68fb      	ldr	r3, [r7, #12]
 8028d12:	681b      	ldr	r3, [r3, #0]
 8028d14:	430a      	orrs	r2, r1
 8028d16:	619a      	str	r2, [r3, #24]
      break;
 8028d18:	e043      	b.n	8028da2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8028d1a:	68fb      	ldr	r3, [r7, #12]
 8028d1c:	681b      	ldr	r3, [r3, #0]
 8028d1e:	68b9      	ldr	r1, [r7, #8]
 8028d20:	4618      	mov	r0, r3
 8028d22:	f000 fb39 	bl	8029398 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8028d26:	68fb      	ldr	r3, [r7, #12]
 8028d28:	681b      	ldr	r3, [r3, #0]
 8028d2a:	69da      	ldr	r2, [r3, #28]
 8028d2c:	68fb      	ldr	r3, [r7, #12]
 8028d2e:	681b      	ldr	r3, [r3, #0]
 8028d30:	f042 0208 	orr.w	r2, r2, #8
 8028d34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8028d36:	68fb      	ldr	r3, [r7, #12]
 8028d38:	681b      	ldr	r3, [r3, #0]
 8028d3a:	69da      	ldr	r2, [r3, #28]
 8028d3c:	68fb      	ldr	r3, [r7, #12]
 8028d3e:	681b      	ldr	r3, [r3, #0]
 8028d40:	f022 0204 	bic.w	r2, r2, #4
 8028d44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8028d46:	68fb      	ldr	r3, [r7, #12]
 8028d48:	681b      	ldr	r3, [r3, #0]
 8028d4a:	69d9      	ldr	r1, [r3, #28]
 8028d4c:	68bb      	ldr	r3, [r7, #8]
 8028d4e:	691a      	ldr	r2, [r3, #16]
 8028d50:	68fb      	ldr	r3, [r7, #12]
 8028d52:	681b      	ldr	r3, [r3, #0]
 8028d54:	430a      	orrs	r2, r1
 8028d56:	61da      	str	r2, [r3, #28]
      break;
 8028d58:	e023      	b.n	8028da2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8028d5a:	68fb      	ldr	r3, [r7, #12]
 8028d5c:	681b      	ldr	r3, [r3, #0]
 8028d5e:	68b9      	ldr	r1, [r7, #8]
 8028d60:	4618      	mov	r0, r3
 8028d62:	f000 fb8d 	bl	8029480 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8028d66:	68fb      	ldr	r3, [r7, #12]
 8028d68:	681b      	ldr	r3, [r3, #0]
 8028d6a:	69da      	ldr	r2, [r3, #28]
 8028d6c:	68fb      	ldr	r3, [r7, #12]
 8028d6e:	681b      	ldr	r3, [r3, #0]
 8028d70:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8028d74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8028d76:	68fb      	ldr	r3, [r7, #12]
 8028d78:	681b      	ldr	r3, [r3, #0]
 8028d7a:	69da      	ldr	r2, [r3, #28]
 8028d7c:	68fb      	ldr	r3, [r7, #12]
 8028d7e:	681b      	ldr	r3, [r3, #0]
 8028d80:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8028d84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8028d86:	68fb      	ldr	r3, [r7, #12]
 8028d88:	681b      	ldr	r3, [r3, #0]
 8028d8a:	69d9      	ldr	r1, [r3, #28]
 8028d8c:	68bb      	ldr	r3, [r7, #8]
 8028d8e:	691b      	ldr	r3, [r3, #16]
 8028d90:	021a      	lsls	r2, r3, #8
 8028d92:	68fb      	ldr	r3, [r7, #12]
 8028d94:	681b      	ldr	r3, [r3, #0]
 8028d96:	430a      	orrs	r2, r1
 8028d98:	61da      	str	r2, [r3, #28]
      break;
 8028d9a:	e002      	b.n	8028da2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8028d9c:	2301      	movs	r3, #1
 8028d9e:	75fb      	strb	r3, [r7, #23]
      break;
 8028da0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8028da2:	68fb      	ldr	r3, [r7, #12]
 8028da4:	2200      	movs	r2, #0
 8028da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8028daa:	7dfb      	ldrb	r3, [r7, #23]
}
 8028dac:	4618      	mov	r0, r3
 8028dae:	3718      	adds	r7, #24
 8028db0:	46bd      	mov	sp, r7
 8028db2:	bd80      	pop	{r7, pc}

08028db4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8028db4:	b580      	push	{r7, lr}
 8028db6:	b084      	sub	sp, #16
 8028db8:	af00      	add	r7, sp, #0
 8028dba:	6078      	str	r0, [r7, #4]
 8028dbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8028dbe:	2300      	movs	r3, #0
 8028dc0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8028dc2:	687b      	ldr	r3, [r7, #4]
 8028dc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8028dc8:	2b01      	cmp	r3, #1
 8028dca:	d101      	bne.n	8028dd0 <HAL_TIM_ConfigClockSource+0x1c>
 8028dcc:	2302      	movs	r3, #2
 8028dce:	e0b4      	b.n	8028f3a <HAL_TIM_ConfigClockSource+0x186>
 8028dd0:	687b      	ldr	r3, [r7, #4]
 8028dd2:	2201      	movs	r2, #1
 8028dd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8028dd8:	687b      	ldr	r3, [r7, #4]
 8028dda:	2202      	movs	r2, #2
 8028ddc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8028de0:	687b      	ldr	r3, [r7, #4]
 8028de2:	681b      	ldr	r3, [r3, #0]
 8028de4:	689b      	ldr	r3, [r3, #8]
 8028de6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8028de8:	68bb      	ldr	r3, [r7, #8]
 8028dea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8028dee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8028df0:	68bb      	ldr	r3, [r7, #8]
 8028df2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8028df6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8028df8:	687b      	ldr	r3, [r7, #4]
 8028dfa:	681b      	ldr	r3, [r3, #0]
 8028dfc:	68ba      	ldr	r2, [r7, #8]
 8028dfe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8028e00:	683b      	ldr	r3, [r7, #0]
 8028e02:	681b      	ldr	r3, [r3, #0]
 8028e04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8028e08:	d03e      	beq.n	8028e88 <HAL_TIM_ConfigClockSource+0xd4>
 8028e0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8028e0e:	f200 8087 	bhi.w	8028f20 <HAL_TIM_ConfigClockSource+0x16c>
 8028e12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8028e16:	f000 8086 	beq.w	8028f26 <HAL_TIM_ConfigClockSource+0x172>
 8028e1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8028e1e:	d87f      	bhi.n	8028f20 <HAL_TIM_ConfigClockSource+0x16c>
 8028e20:	2b70      	cmp	r3, #112	; 0x70
 8028e22:	d01a      	beq.n	8028e5a <HAL_TIM_ConfigClockSource+0xa6>
 8028e24:	2b70      	cmp	r3, #112	; 0x70
 8028e26:	d87b      	bhi.n	8028f20 <HAL_TIM_ConfigClockSource+0x16c>
 8028e28:	2b60      	cmp	r3, #96	; 0x60
 8028e2a:	d050      	beq.n	8028ece <HAL_TIM_ConfigClockSource+0x11a>
 8028e2c:	2b60      	cmp	r3, #96	; 0x60
 8028e2e:	d877      	bhi.n	8028f20 <HAL_TIM_ConfigClockSource+0x16c>
 8028e30:	2b50      	cmp	r3, #80	; 0x50
 8028e32:	d03c      	beq.n	8028eae <HAL_TIM_ConfigClockSource+0xfa>
 8028e34:	2b50      	cmp	r3, #80	; 0x50
 8028e36:	d873      	bhi.n	8028f20 <HAL_TIM_ConfigClockSource+0x16c>
 8028e38:	2b40      	cmp	r3, #64	; 0x40
 8028e3a:	d058      	beq.n	8028eee <HAL_TIM_ConfigClockSource+0x13a>
 8028e3c:	2b40      	cmp	r3, #64	; 0x40
 8028e3e:	d86f      	bhi.n	8028f20 <HAL_TIM_ConfigClockSource+0x16c>
 8028e40:	2b30      	cmp	r3, #48	; 0x30
 8028e42:	d064      	beq.n	8028f0e <HAL_TIM_ConfigClockSource+0x15a>
 8028e44:	2b30      	cmp	r3, #48	; 0x30
 8028e46:	d86b      	bhi.n	8028f20 <HAL_TIM_ConfigClockSource+0x16c>
 8028e48:	2b20      	cmp	r3, #32
 8028e4a:	d060      	beq.n	8028f0e <HAL_TIM_ConfigClockSource+0x15a>
 8028e4c:	2b20      	cmp	r3, #32
 8028e4e:	d867      	bhi.n	8028f20 <HAL_TIM_ConfigClockSource+0x16c>
 8028e50:	2b00      	cmp	r3, #0
 8028e52:	d05c      	beq.n	8028f0e <HAL_TIM_ConfigClockSource+0x15a>
 8028e54:	2b10      	cmp	r3, #16
 8028e56:	d05a      	beq.n	8028f0e <HAL_TIM_ConfigClockSource+0x15a>
 8028e58:	e062      	b.n	8028f20 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8028e5a:	687b      	ldr	r3, [r7, #4]
 8028e5c:	6818      	ldr	r0, [r3, #0]
 8028e5e:	683b      	ldr	r3, [r7, #0]
 8028e60:	6899      	ldr	r1, [r3, #8]
 8028e62:	683b      	ldr	r3, [r7, #0]
 8028e64:	685a      	ldr	r2, [r3, #4]
 8028e66:	683b      	ldr	r3, [r7, #0]
 8028e68:	68db      	ldr	r3, [r3, #12]
 8028e6a:	f000 fd95 	bl	8029998 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8028e6e:	687b      	ldr	r3, [r7, #4]
 8028e70:	681b      	ldr	r3, [r3, #0]
 8028e72:	689b      	ldr	r3, [r3, #8]
 8028e74:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8028e76:	68bb      	ldr	r3, [r7, #8]
 8028e78:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8028e7c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8028e7e:	687b      	ldr	r3, [r7, #4]
 8028e80:	681b      	ldr	r3, [r3, #0]
 8028e82:	68ba      	ldr	r2, [r7, #8]
 8028e84:	609a      	str	r2, [r3, #8]
      break;
 8028e86:	e04f      	b.n	8028f28 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8028e88:	687b      	ldr	r3, [r7, #4]
 8028e8a:	6818      	ldr	r0, [r3, #0]
 8028e8c:	683b      	ldr	r3, [r7, #0]
 8028e8e:	6899      	ldr	r1, [r3, #8]
 8028e90:	683b      	ldr	r3, [r7, #0]
 8028e92:	685a      	ldr	r2, [r3, #4]
 8028e94:	683b      	ldr	r3, [r7, #0]
 8028e96:	68db      	ldr	r3, [r3, #12]
 8028e98:	f000 fd7e 	bl	8029998 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8028e9c:	687b      	ldr	r3, [r7, #4]
 8028e9e:	681b      	ldr	r3, [r3, #0]
 8028ea0:	689a      	ldr	r2, [r3, #8]
 8028ea2:	687b      	ldr	r3, [r7, #4]
 8028ea4:	681b      	ldr	r3, [r3, #0]
 8028ea6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8028eaa:	609a      	str	r2, [r3, #8]
      break;
 8028eac:	e03c      	b.n	8028f28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8028eae:	687b      	ldr	r3, [r7, #4]
 8028eb0:	6818      	ldr	r0, [r3, #0]
 8028eb2:	683b      	ldr	r3, [r7, #0]
 8028eb4:	6859      	ldr	r1, [r3, #4]
 8028eb6:	683b      	ldr	r3, [r7, #0]
 8028eb8:	68db      	ldr	r3, [r3, #12]
 8028eba:	461a      	mov	r2, r3
 8028ebc:	f000 fc3c 	bl	8029738 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8028ec0:	687b      	ldr	r3, [r7, #4]
 8028ec2:	681b      	ldr	r3, [r3, #0]
 8028ec4:	2150      	movs	r1, #80	; 0x50
 8028ec6:	4618      	mov	r0, r3
 8028ec8:	f000 fd4b 	bl	8029962 <TIM_ITRx_SetConfig>
      break;
 8028ecc:	e02c      	b.n	8028f28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8028ece:	687b      	ldr	r3, [r7, #4]
 8028ed0:	6818      	ldr	r0, [r3, #0]
 8028ed2:	683b      	ldr	r3, [r7, #0]
 8028ed4:	6859      	ldr	r1, [r3, #4]
 8028ed6:	683b      	ldr	r3, [r7, #0]
 8028ed8:	68db      	ldr	r3, [r3, #12]
 8028eda:	461a      	mov	r2, r3
 8028edc:	f000 fc98 	bl	8029810 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8028ee0:	687b      	ldr	r3, [r7, #4]
 8028ee2:	681b      	ldr	r3, [r3, #0]
 8028ee4:	2160      	movs	r1, #96	; 0x60
 8028ee6:	4618      	mov	r0, r3
 8028ee8:	f000 fd3b 	bl	8029962 <TIM_ITRx_SetConfig>
      break;
 8028eec:	e01c      	b.n	8028f28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8028eee:	687b      	ldr	r3, [r7, #4]
 8028ef0:	6818      	ldr	r0, [r3, #0]
 8028ef2:	683b      	ldr	r3, [r7, #0]
 8028ef4:	6859      	ldr	r1, [r3, #4]
 8028ef6:	683b      	ldr	r3, [r7, #0]
 8028ef8:	68db      	ldr	r3, [r3, #12]
 8028efa:	461a      	mov	r2, r3
 8028efc:	f000 fc1c 	bl	8029738 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8028f00:	687b      	ldr	r3, [r7, #4]
 8028f02:	681b      	ldr	r3, [r3, #0]
 8028f04:	2140      	movs	r1, #64	; 0x40
 8028f06:	4618      	mov	r0, r3
 8028f08:	f000 fd2b 	bl	8029962 <TIM_ITRx_SetConfig>
      break;
 8028f0c:	e00c      	b.n	8028f28 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8028f0e:	687b      	ldr	r3, [r7, #4]
 8028f10:	681a      	ldr	r2, [r3, #0]
 8028f12:	683b      	ldr	r3, [r7, #0]
 8028f14:	681b      	ldr	r3, [r3, #0]
 8028f16:	4619      	mov	r1, r3
 8028f18:	4610      	mov	r0, r2
 8028f1a:	f000 fd22 	bl	8029962 <TIM_ITRx_SetConfig>
      break;
 8028f1e:	e003      	b.n	8028f28 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8028f20:	2301      	movs	r3, #1
 8028f22:	73fb      	strb	r3, [r7, #15]
      break;
 8028f24:	e000      	b.n	8028f28 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8028f26:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8028f28:	687b      	ldr	r3, [r7, #4]
 8028f2a:	2201      	movs	r2, #1
 8028f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8028f30:	687b      	ldr	r3, [r7, #4]
 8028f32:	2200      	movs	r2, #0
 8028f34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8028f38:	7bfb      	ldrb	r3, [r7, #15]
}
 8028f3a:	4618      	mov	r0, r3
 8028f3c:	3710      	adds	r7, #16
 8028f3e:	46bd      	mov	sp, r7
 8028f40:	bd80      	pop	{r7, pc}

08028f42 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8028f42:	b580      	push	{r7, lr}
 8028f44:	b082      	sub	sp, #8
 8028f46:	af00      	add	r7, sp, #0
 8028f48:	6078      	str	r0, [r7, #4]
 8028f4a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8028f4c:	687b      	ldr	r3, [r7, #4]
 8028f4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8028f52:	2b01      	cmp	r3, #1
 8028f54:	d101      	bne.n	8028f5a <HAL_TIM_SlaveConfigSynchro+0x18>
 8028f56:	2302      	movs	r3, #2
 8028f58:	e031      	b.n	8028fbe <HAL_TIM_SlaveConfigSynchro+0x7c>
 8028f5a:	687b      	ldr	r3, [r7, #4]
 8028f5c:	2201      	movs	r2, #1
 8028f5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8028f62:	687b      	ldr	r3, [r7, #4]
 8028f64:	2202      	movs	r2, #2
 8028f66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8028f6a:	6839      	ldr	r1, [r7, #0]
 8028f6c:	6878      	ldr	r0, [r7, #4]
 8028f6e:	f000 fadd 	bl	802952c <TIM_SlaveTimer_SetConfig>
 8028f72:	4603      	mov	r3, r0
 8028f74:	2b00      	cmp	r3, #0
 8028f76:	d009      	beq.n	8028f8c <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8028f78:	687b      	ldr	r3, [r7, #4]
 8028f7a:	2201      	movs	r2, #1
 8028f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8028f80:	687b      	ldr	r3, [r7, #4]
 8028f82:	2200      	movs	r2, #0
 8028f84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8028f88:	2301      	movs	r3, #1
 8028f8a:	e018      	b.n	8028fbe <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8028f8c:	687b      	ldr	r3, [r7, #4]
 8028f8e:	681b      	ldr	r3, [r3, #0]
 8028f90:	68da      	ldr	r2, [r3, #12]
 8028f92:	687b      	ldr	r3, [r7, #4]
 8028f94:	681b      	ldr	r3, [r3, #0]
 8028f96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8028f9a:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8028f9c:	687b      	ldr	r3, [r7, #4]
 8028f9e:	681b      	ldr	r3, [r3, #0]
 8028fa0:	68da      	ldr	r2, [r3, #12]
 8028fa2:	687b      	ldr	r3, [r7, #4]
 8028fa4:	681b      	ldr	r3, [r3, #0]
 8028fa6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8028faa:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8028fac:	687b      	ldr	r3, [r7, #4]
 8028fae:	2201      	movs	r2, #1
 8028fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8028fb4:	687b      	ldr	r3, [r7, #4]
 8028fb6:	2200      	movs	r2, #0
 8028fb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8028fbc:	2300      	movs	r3, #0
}
 8028fbe:	4618      	mov	r0, r3
 8028fc0:	3708      	adds	r7, #8
 8028fc2:	46bd      	mov	sp, r7
 8028fc4:	bd80      	pop	{r7, pc}
	...

08028fc8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8028fc8:	b480      	push	{r7}
 8028fca:	b085      	sub	sp, #20
 8028fcc:	af00      	add	r7, sp, #0
 8028fce:	6078      	str	r0, [r7, #4]
 8028fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8028fd2:	2300      	movs	r3, #0
 8028fd4:	60fb      	str	r3, [r7, #12]
 8028fd6:	683b      	ldr	r3, [r7, #0]
 8028fd8:	2b0c      	cmp	r3, #12
 8028fda:	d831      	bhi.n	8029040 <HAL_TIM_ReadCapturedValue+0x78>
 8028fdc:	a201      	add	r2, pc, #4	; (adr r2, 8028fe4 <HAL_TIM_ReadCapturedValue+0x1c>)
 8028fde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8028fe2:	bf00      	nop
 8028fe4:	08029019 	.word	0x08029019
 8028fe8:	08029041 	.word	0x08029041
 8028fec:	08029041 	.word	0x08029041
 8028ff0:	08029041 	.word	0x08029041
 8028ff4:	08029023 	.word	0x08029023
 8028ff8:	08029041 	.word	0x08029041
 8028ffc:	08029041 	.word	0x08029041
 8029000:	08029041 	.word	0x08029041
 8029004:	0802902d 	.word	0x0802902d
 8029008:	08029041 	.word	0x08029041
 802900c:	08029041 	.word	0x08029041
 8029010:	08029041 	.word	0x08029041
 8029014:	08029037 	.word	0x08029037
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8029018:	687b      	ldr	r3, [r7, #4]
 802901a:	681b      	ldr	r3, [r3, #0]
 802901c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802901e:	60fb      	str	r3, [r7, #12]

      break;
 8029020:	e00f      	b.n	8029042 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8029022:	687b      	ldr	r3, [r7, #4]
 8029024:	681b      	ldr	r3, [r3, #0]
 8029026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8029028:	60fb      	str	r3, [r7, #12]

      break;
 802902a:	e00a      	b.n	8029042 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 802902c:	687b      	ldr	r3, [r7, #4]
 802902e:	681b      	ldr	r3, [r3, #0]
 8029030:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8029032:	60fb      	str	r3, [r7, #12]

      break;
 8029034:	e005      	b.n	8029042 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8029036:	687b      	ldr	r3, [r7, #4]
 8029038:	681b      	ldr	r3, [r3, #0]
 802903a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802903c:	60fb      	str	r3, [r7, #12]

      break;
 802903e:	e000      	b.n	8029042 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8029040:	bf00      	nop
  }

  return tmpreg;
 8029042:	68fb      	ldr	r3, [r7, #12]
}
 8029044:	4618      	mov	r0, r3
 8029046:	3714      	adds	r7, #20
 8029048:	46bd      	mov	sp, r7
 802904a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802904e:	4770      	bx	lr

08029050 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8029050:	b480      	push	{r7}
 8029052:	b083      	sub	sp, #12
 8029054:	af00      	add	r7, sp, #0
 8029056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8029058:	bf00      	nop
 802905a:	370c      	adds	r7, #12
 802905c:	46bd      	mov	sp, r7
 802905e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029062:	4770      	bx	lr

08029064 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8029064:	b480      	push	{r7}
 8029066:	b083      	sub	sp, #12
 8029068:	af00      	add	r7, sp, #0
 802906a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 802906c:	bf00      	nop
 802906e:	370c      	adds	r7, #12
 8029070:	46bd      	mov	sp, r7
 8029072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029076:	4770      	bx	lr

08029078 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8029078:	b480      	push	{r7}
 802907a:	b083      	sub	sp, #12
 802907c:	af00      	add	r7, sp, #0
 802907e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8029080:	bf00      	nop
 8029082:	370c      	adds	r7, #12
 8029084:	46bd      	mov	sp, r7
 8029086:	f85d 7b04 	ldr.w	r7, [sp], #4
 802908a:	4770      	bx	lr

0802908c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 802908c:	b480      	push	{r7}
 802908e:	b085      	sub	sp, #20
 8029090:	af00      	add	r7, sp, #0
 8029092:	6078      	str	r0, [r7, #4]
 8029094:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8029096:	687b      	ldr	r3, [r7, #4]
 8029098:	681b      	ldr	r3, [r3, #0]
 802909a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 802909c:	687b      	ldr	r3, [r7, #4]
 802909e:	4a40      	ldr	r2, [pc, #256]	; (80291a0 <TIM_Base_SetConfig+0x114>)
 80290a0:	4293      	cmp	r3, r2
 80290a2:	d013      	beq.n	80290cc <TIM_Base_SetConfig+0x40>
 80290a4:	687b      	ldr	r3, [r7, #4]
 80290a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80290aa:	d00f      	beq.n	80290cc <TIM_Base_SetConfig+0x40>
 80290ac:	687b      	ldr	r3, [r7, #4]
 80290ae:	4a3d      	ldr	r2, [pc, #244]	; (80291a4 <TIM_Base_SetConfig+0x118>)
 80290b0:	4293      	cmp	r3, r2
 80290b2:	d00b      	beq.n	80290cc <TIM_Base_SetConfig+0x40>
 80290b4:	687b      	ldr	r3, [r7, #4]
 80290b6:	4a3c      	ldr	r2, [pc, #240]	; (80291a8 <TIM_Base_SetConfig+0x11c>)
 80290b8:	4293      	cmp	r3, r2
 80290ba:	d007      	beq.n	80290cc <TIM_Base_SetConfig+0x40>
 80290bc:	687b      	ldr	r3, [r7, #4]
 80290be:	4a3b      	ldr	r2, [pc, #236]	; (80291ac <TIM_Base_SetConfig+0x120>)
 80290c0:	4293      	cmp	r3, r2
 80290c2:	d003      	beq.n	80290cc <TIM_Base_SetConfig+0x40>
 80290c4:	687b      	ldr	r3, [r7, #4]
 80290c6:	4a3a      	ldr	r2, [pc, #232]	; (80291b0 <TIM_Base_SetConfig+0x124>)
 80290c8:	4293      	cmp	r3, r2
 80290ca:	d108      	bne.n	80290de <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80290cc:	68fb      	ldr	r3, [r7, #12]
 80290ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80290d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80290d4:	683b      	ldr	r3, [r7, #0]
 80290d6:	685b      	ldr	r3, [r3, #4]
 80290d8:	68fa      	ldr	r2, [r7, #12]
 80290da:	4313      	orrs	r3, r2
 80290dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80290de:	687b      	ldr	r3, [r7, #4]
 80290e0:	4a2f      	ldr	r2, [pc, #188]	; (80291a0 <TIM_Base_SetConfig+0x114>)
 80290e2:	4293      	cmp	r3, r2
 80290e4:	d02b      	beq.n	802913e <TIM_Base_SetConfig+0xb2>
 80290e6:	687b      	ldr	r3, [r7, #4]
 80290e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80290ec:	d027      	beq.n	802913e <TIM_Base_SetConfig+0xb2>
 80290ee:	687b      	ldr	r3, [r7, #4]
 80290f0:	4a2c      	ldr	r2, [pc, #176]	; (80291a4 <TIM_Base_SetConfig+0x118>)
 80290f2:	4293      	cmp	r3, r2
 80290f4:	d023      	beq.n	802913e <TIM_Base_SetConfig+0xb2>
 80290f6:	687b      	ldr	r3, [r7, #4]
 80290f8:	4a2b      	ldr	r2, [pc, #172]	; (80291a8 <TIM_Base_SetConfig+0x11c>)
 80290fa:	4293      	cmp	r3, r2
 80290fc:	d01f      	beq.n	802913e <TIM_Base_SetConfig+0xb2>
 80290fe:	687b      	ldr	r3, [r7, #4]
 8029100:	4a2a      	ldr	r2, [pc, #168]	; (80291ac <TIM_Base_SetConfig+0x120>)
 8029102:	4293      	cmp	r3, r2
 8029104:	d01b      	beq.n	802913e <TIM_Base_SetConfig+0xb2>
 8029106:	687b      	ldr	r3, [r7, #4]
 8029108:	4a29      	ldr	r2, [pc, #164]	; (80291b0 <TIM_Base_SetConfig+0x124>)
 802910a:	4293      	cmp	r3, r2
 802910c:	d017      	beq.n	802913e <TIM_Base_SetConfig+0xb2>
 802910e:	687b      	ldr	r3, [r7, #4]
 8029110:	4a28      	ldr	r2, [pc, #160]	; (80291b4 <TIM_Base_SetConfig+0x128>)
 8029112:	4293      	cmp	r3, r2
 8029114:	d013      	beq.n	802913e <TIM_Base_SetConfig+0xb2>
 8029116:	687b      	ldr	r3, [r7, #4]
 8029118:	4a27      	ldr	r2, [pc, #156]	; (80291b8 <TIM_Base_SetConfig+0x12c>)
 802911a:	4293      	cmp	r3, r2
 802911c:	d00f      	beq.n	802913e <TIM_Base_SetConfig+0xb2>
 802911e:	687b      	ldr	r3, [r7, #4]
 8029120:	4a26      	ldr	r2, [pc, #152]	; (80291bc <TIM_Base_SetConfig+0x130>)
 8029122:	4293      	cmp	r3, r2
 8029124:	d00b      	beq.n	802913e <TIM_Base_SetConfig+0xb2>
 8029126:	687b      	ldr	r3, [r7, #4]
 8029128:	4a25      	ldr	r2, [pc, #148]	; (80291c0 <TIM_Base_SetConfig+0x134>)
 802912a:	4293      	cmp	r3, r2
 802912c:	d007      	beq.n	802913e <TIM_Base_SetConfig+0xb2>
 802912e:	687b      	ldr	r3, [r7, #4]
 8029130:	4a24      	ldr	r2, [pc, #144]	; (80291c4 <TIM_Base_SetConfig+0x138>)
 8029132:	4293      	cmp	r3, r2
 8029134:	d003      	beq.n	802913e <TIM_Base_SetConfig+0xb2>
 8029136:	687b      	ldr	r3, [r7, #4]
 8029138:	4a23      	ldr	r2, [pc, #140]	; (80291c8 <TIM_Base_SetConfig+0x13c>)
 802913a:	4293      	cmp	r3, r2
 802913c:	d108      	bne.n	8029150 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 802913e:	68fb      	ldr	r3, [r7, #12]
 8029140:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8029144:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8029146:	683b      	ldr	r3, [r7, #0]
 8029148:	68db      	ldr	r3, [r3, #12]
 802914a:	68fa      	ldr	r2, [r7, #12]
 802914c:	4313      	orrs	r3, r2
 802914e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8029150:	68fb      	ldr	r3, [r7, #12]
 8029152:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8029156:	683b      	ldr	r3, [r7, #0]
 8029158:	695b      	ldr	r3, [r3, #20]
 802915a:	4313      	orrs	r3, r2
 802915c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 802915e:	687b      	ldr	r3, [r7, #4]
 8029160:	68fa      	ldr	r2, [r7, #12]
 8029162:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8029164:	683b      	ldr	r3, [r7, #0]
 8029166:	689a      	ldr	r2, [r3, #8]
 8029168:	687b      	ldr	r3, [r7, #4]
 802916a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 802916c:	683b      	ldr	r3, [r7, #0]
 802916e:	681a      	ldr	r2, [r3, #0]
 8029170:	687b      	ldr	r3, [r7, #4]
 8029172:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8029174:	687b      	ldr	r3, [r7, #4]
 8029176:	4a0a      	ldr	r2, [pc, #40]	; (80291a0 <TIM_Base_SetConfig+0x114>)
 8029178:	4293      	cmp	r3, r2
 802917a:	d003      	beq.n	8029184 <TIM_Base_SetConfig+0xf8>
 802917c:	687b      	ldr	r3, [r7, #4]
 802917e:	4a0c      	ldr	r2, [pc, #48]	; (80291b0 <TIM_Base_SetConfig+0x124>)
 8029180:	4293      	cmp	r3, r2
 8029182:	d103      	bne.n	802918c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8029184:	683b      	ldr	r3, [r7, #0]
 8029186:	691a      	ldr	r2, [r3, #16]
 8029188:	687b      	ldr	r3, [r7, #4]
 802918a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 802918c:	687b      	ldr	r3, [r7, #4]
 802918e:	2201      	movs	r2, #1
 8029190:	615a      	str	r2, [r3, #20]
}
 8029192:	bf00      	nop
 8029194:	3714      	adds	r7, #20
 8029196:	46bd      	mov	sp, r7
 8029198:	f85d 7b04 	ldr.w	r7, [sp], #4
 802919c:	4770      	bx	lr
 802919e:	bf00      	nop
 80291a0:	40010000 	.word	0x40010000
 80291a4:	40000400 	.word	0x40000400
 80291a8:	40000800 	.word	0x40000800
 80291ac:	40000c00 	.word	0x40000c00
 80291b0:	40010400 	.word	0x40010400
 80291b4:	40014000 	.word	0x40014000
 80291b8:	40014400 	.word	0x40014400
 80291bc:	40014800 	.word	0x40014800
 80291c0:	40001800 	.word	0x40001800
 80291c4:	40001c00 	.word	0x40001c00
 80291c8:	40002000 	.word	0x40002000

080291cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80291cc:	b480      	push	{r7}
 80291ce:	b087      	sub	sp, #28
 80291d0:	af00      	add	r7, sp, #0
 80291d2:	6078      	str	r0, [r7, #4]
 80291d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80291d6:	687b      	ldr	r3, [r7, #4]
 80291d8:	6a1b      	ldr	r3, [r3, #32]
 80291da:	f023 0201 	bic.w	r2, r3, #1
 80291de:	687b      	ldr	r3, [r7, #4]
 80291e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80291e2:	687b      	ldr	r3, [r7, #4]
 80291e4:	6a1b      	ldr	r3, [r3, #32]
 80291e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80291e8:	687b      	ldr	r3, [r7, #4]
 80291ea:	685b      	ldr	r3, [r3, #4]
 80291ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80291ee:	687b      	ldr	r3, [r7, #4]
 80291f0:	699b      	ldr	r3, [r3, #24]
 80291f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80291f4:	68fb      	ldr	r3, [r7, #12]
 80291f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80291fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80291fc:	68fb      	ldr	r3, [r7, #12]
 80291fe:	f023 0303 	bic.w	r3, r3, #3
 8029202:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8029204:	683b      	ldr	r3, [r7, #0]
 8029206:	681b      	ldr	r3, [r3, #0]
 8029208:	68fa      	ldr	r2, [r7, #12]
 802920a:	4313      	orrs	r3, r2
 802920c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 802920e:	697b      	ldr	r3, [r7, #20]
 8029210:	f023 0302 	bic.w	r3, r3, #2
 8029214:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8029216:	683b      	ldr	r3, [r7, #0]
 8029218:	689b      	ldr	r3, [r3, #8]
 802921a:	697a      	ldr	r2, [r7, #20]
 802921c:	4313      	orrs	r3, r2
 802921e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8029220:	687b      	ldr	r3, [r7, #4]
 8029222:	4a20      	ldr	r2, [pc, #128]	; (80292a4 <TIM_OC1_SetConfig+0xd8>)
 8029224:	4293      	cmp	r3, r2
 8029226:	d003      	beq.n	8029230 <TIM_OC1_SetConfig+0x64>
 8029228:	687b      	ldr	r3, [r7, #4]
 802922a:	4a1f      	ldr	r2, [pc, #124]	; (80292a8 <TIM_OC1_SetConfig+0xdc>)
 802922c:	4293      	cmp	r3, r2
 802922e:	d10c      	bne.n	802924a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8029230:	697b      	ldr	r3, [r7, #20]
 8029232:	f023 0308 	bic.w	r3, r3, #8
 8029236:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8029238:	683b      	ldr	r3, [r7, #0]
 802923a:	68db      	ldr	r3, [r3, #12]
 802923c:	697a      	ldr	r2, [r7, #20]
 802923e:	4313      	orrs	r3, r2
 8029240:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8029242:	697b      	ldr	r3, [r7, #20]
 8029244:	f023 0304 	bic.w	r3, r3, #4
 8029248:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 802924a:	687b      	ldr	r3, [r7, #4]
 802924c:	4a15      	ldr	r2, [pc, #84]	; (80292a4 <TIM_OC1_SetConfig+0xd8>)
 802924e:	4293      	cmp	r3, r2
 8029250:	d003      	beq.n	802925a <TIM_OC1_SetConfig+0x8e>
 8029252:	687b      	ldr	r3, [r7, #4]
 8029254:	4a14      	ldr	r2, [pc, #80]	; (80292a8 <TIM_OC1_SetConfig+0xdc>)
 8029256:	4293      	cmp	r3, r2
 8029258:	d111      	bne.n	802927e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 802925a:	693b      	ldr	r3, [r7, #16]
 802925c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8029260:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8029262:	693b      	ldr	r3, [r7, #16]
 8029264:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8029268:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 802926a:	683b      	ldr	r3, [r7, #0]
 802926c:	695b      	ldr	r3, [r3, #20]
 802926e:	693a      	ldr	r2, [r7, #16]
 8029270:	4313      	orrs	r3, r2
 8029272:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8029274:	683b      	ldr	r3, [r7, #0]
 8029276:	699b      	ldr	r3, [r3, #24]
 8029278:	693a      	ldr	r2, [r7, #16]
 802927a:	4313      	orrs	r3, r2
 802927c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 802927e:	687b      	ldr	r3, [r7, #4]
 8029280:	693a      	ldr	r2, [r7, #16]
 8029282:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8029284:	687b      	ldr	r3, [r7, #4]
 8029286:	68fa      	ldr	r2, [r7, #12]
 8029288:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 802928a:	683b      	ldr	r3, [r7, #0]
 802928c:	685a      	ldr	r2, [r3, #4]
 802928e:	687b      	ldr	r3, [r7, #4]
 8029290:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8029292:	687b      	ldr	r3, [r7, #4]
 8029294:	697a      	ldr	r2, [r7, #20]
 8029296:	621a      	str	r2, [r3, #32]
}
 8029298:	bf00      	nop
 802929a:	371c      	adds	r7, #28
 802929c:	46bd      	mov	sp, r7
 802929e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80292a2:	4770      	bx	lr
 80292a4:	40010000 	.word	0x40010000
 80292a8:	40010400 	.word	0x40010400

080292ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80292ac:	b480      	push	{r7}
 80292ae:	b087      	sub	sp, #28
 80292b0:	af00      	add	r7, sp, #0
 80292b2:	6078      	str	r0, [r7, #4]
 80292b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80292b6:	687b      	ldr	r3, [r7, #4]
 80292b8:	6a1b      	ldr	r3, [r3, #32]
 80292ba:	f023 0210 	bic.w	r2, r3, #16
 80292be:	687b      	ldr	r3, [r7, #4]
 80292c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80292c2:	687b      	ldr	r3, [r7, #4]
 80292c4:	6a1b      	ldr	r3, [r3, #32]
 80292c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80292c8:	687b      	ldr	r3, [r7, #4]
 80292ca:	685b      	ldr	r3, [r3, #4]
 80292cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80292ce:	687b      	ldr	r3, [r7, #4]
 80292d0:	699b      	ldr	r3, [r3, #24]
 80292d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80292d4:	68fb      	ldr	r3, [r7, #12]
 80292d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80292da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80292dc:	68fb      	ldr	r3, [r7, #12]
 80292de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80292e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80292e4:	683b      	ldr	r3, [r7, #0]
 80292e6:	681b      	ldr	r3, [r3, #0]
 80292e8:	021b      	lsls	r3, r3, #8
 80292ea:	68fa      	ldr	r2, [r7, #12]
 80292ec:	4313      	orrs	r3, r2
 80292ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80292f0:	697b      	ldr	r3, [r7, #20]
 80292f2:	f023 0320 	bic.w	r3, r3, #32
 80292f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80292f8:	683b      	ldr	r3, [r7, #0]
 80292fa:	689b      	ldr	r3, [r3, #8]
 80292fc:	011b      	lsls	r3, r3, #4
 80292fe:	697a      	ldr	r2, [r7, #20]
 8029300:	4313      	orrs	r3, r2
 8029302:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8029304:	687b      	ldr	r3, [r7, #4]
 8029306:	4a22      	ldr	r2, [pc, #136]	; (8029390 <TIM_OC2_SetConfig+0xe4>)
 8029308:	4293      	cmp	r3, r2
 802930a:	d003      	beq.n	8029314 <TIM_OC2_SetConfig+0x68>
 802930c:	687b      	ldr	r3, [r7, #4]
 802930e:	4a21      	ldr	r2, [pc, #132]	; (8029394 <TIM_OC2_SetConfig+0xe8>)
 8029310:	4293      	cmp	r3, r2
 8029312:	d10d      	bne.n	8029330 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8029314:	697b      	ldr	r3, [r7, #20]
 8029316:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 802931a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 802931c:	683b      	ldr	r3, [r7, #0]
 802931e:	68db      	ldr	r3, [r3, #12]
 8029320:	011b      	lsls	r3, r3, #4
 8029322:	697a      	ldr	r2, [r7, #20]
 8029324:	4313      	orrs	r3, r2
 8029326:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8029328:	697b      	ldr	r3, [r7, #20]
 802932a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 802932e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8029330:	687b      	ldr	r3, [r7, #4]
 8029332:	4a17      	ldr	r2, [pc, #92]	; (8029390 <TIM_OC2_SetConfig+0xe4>)
 8029334:	4293      	cmp	r3, r2
 8029336:	d003      	beq.n	8029340 <TIM_OC2_SetConfig+0x94>
 8029338:	687b      	ldr	r3, [r7, #4]
 802933a:	4a16      	ldr	r2, [pc, #88]	; (8029394 <TIM_OC2_SetConfig+0xe8>)
 802933c:	4293      	cmp	r3, r2
 802933e:	d113      	bne.n	8029368 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8029340:	693b      	ldr	r3, [r7, #16]
 8029342:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8029346:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8029348:	693b      	ldr	r3, [r7, #16]
 802934a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 802934e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8029350:	683b      	ldr	r3, [r7, #0]
 8029352:	695b      	ldr	r3, [r3, #20]
 8029354:	009b      	lsls	r3, r3, #2
 8029356:	693a      	ldr	r2, [r7, #16]
 8029358:	4313      	orrs	r3, r2
 802935a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 802935c:	683b      	ldr	r3, [r7, #0]
 802935e:	699b      	ldr	r3, [r3, #24]
 8029360:	009b      	lsls	r3, r3, #2
 8029362:	693a      	ldr	r2, [r7, #16]
 8029364:	4313      	orrs	r3, r2
 8029366:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8029368:	687b      	ldr	r3, [r7, #4]
 802936a:	693a      	ldr	r2, [r7, #16]
 802936c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 802936e:	687b      	ldr	r3, [r7, #4]
 8029370:	68fa      	ldr	r2, [r7, #12]
 8029372:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8029374:	683b      	ldr	r3, [r7, #0]
 8029376:	685a      	ldr	r2, [r3, #4]
 8029378:	687b      	ldr	r3, [r7, #4]
 802937a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 802937c:	687b      	ldr	r3, [r7, #4]
 802937e:	697a      	ldr	r2, [r7, #20]
 8029380:	621a      	str	r2, [r3, #32]
}
 8029382:	bf00      	nop
 8029384:	371c      	adds	r7, #28
 8029386:	46bd      	mov	sp, r7
 8029388:	f85d 7b04 	ldr.w	r7, [sp], #4
 802938c:	4770      	bx	lr
 802938e:	bf00      	nop
 8029390:	40010000 	.word	0x40010000
 8029394:	40010400 	.word	0x40010400

08029398 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8029398:	b480      	push	{r7}
 802939a:	b087      	sub	sp, #28
 802939c:	af00      	add	r7, sp, #0
 802939e:	6078      	str	r0, [r7, #4]
 80293a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80293a2:	687b      	ldr	r3, [r7, #4]
 80293a4:	6a1b      	ldr	r3, [r3, #32]
 80293a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80293aa:	687b      	ldr	r3, [r7, #4]
 80293ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80293ae:	687b      	ldr	r3, [r7, #4]
 80293b0:	6a1b      	ldr	r3, [r3, #32]
 80293b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80293b4:	687b      	ldr	r3, [r7, #4]
 80293b6:	685b      	ldr	r3, [r3, #4]
 80293b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80293ba:	687b      	ldr	r3, [r7, #4]
 80293bc:	69db      	ldr	r3, [r3, #28]
 80293be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80293c0:	68fb      	ldr	r3, [r7, #12]
 80293c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80293c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80293c8:	68fb      	ldr	r3, [r7, #12]
 80293ca:	f023 0303 	bic.w	r3, r3, #3
 80293ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80293d0:	683b      	ldr	r3, [r7, #0]
 80293d2:	681b      	ldr	r3, [r3, #0]
 80293d4:	68fa      	ldr	r2, [r7, #12]
 80293d6:	4313      	orrs	r3, r2
 80293d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80293da:	697b      	ldr	r3, [r7, #20]
 80293dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80293e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80293e2:	683b      	ldr	r3, [r7, #0]
 80293e4:	689b      	ldr	r3, [r3, #8]
 80293e6:	021b      	lsls	r3, r3, #8
 80293e8:	697a      	ldr	r2, [r7, #20]
 80293ea:	4313      	orrs	r3, r2
 80293ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80293ee:	687b      	ldr	r3, [r7, #4]
 80293f0:	4a21      	ldr	r2, [pc, #132]	; (8029478 <TIM_OC3_SetConfig+0xe0>)
 80293f2:	4293      	cmp	r3, r2
 80293f4:	d003      	beq.n	80293fe <TIM_OC3_SetConfig+0x66>
 80293f6:	687b      	ldr	r3, [r7, #4]
 80293f8:	4a20      	ldr	r2, [pc, #128]	; (802947c <TIM_OC3_SetConfig+0xe4>)
 80293fa:	4293      	cmp	r3, r2
 80293fc:	d10d      	bne.n	802941a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80293fe:	697b      	ldr	r3, [r7, #20]
 8029400:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8029404:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8029406:	683b      	ldr	r3, [r7, #0]
 8029408:	68db      	ldr	r3, [r3, #12]
 802940a:	021b      	lsls	r3, r3, #8
 802940c:	697a      	ldr	r2, [r7, #20]
 802940e:	4313      	orrs	r3, r2
 8029410:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8029412:	697b      	ldr	r3, [r7, #20]
 8029414:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8029418:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 802941a:	687b      	ldr	r3, [r7, #4]
 802941c:	4a16      	ldr	r2, [pc, #88]	; (8029478 <TIM_OC3_SetConfig+0xe0>)
 802941e:	4293      	cmp	r3, r2
 8029420:	d003      	beq.n	802942a <TIM_OC3_SetConfig+0x92>
 8029422:	687b      	ldr	r3, [r7, #4]
 8029424:	4a15      	ldr	r2, [pc, #84]	; (802947c <TIM_OC3_SetConfig+0xe4>)
 8029426:	4293      	cmp	r3, r2
 8029428:	d113      	bne.n	8029452 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 802942a:	693b      	ldr	r3, [r7, #16]
 802942c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8029430:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8029432:	693b      	ldr	r3, [r7, #16]
 8029434:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8029438:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 802943a:	683b      	ldr	r3, [r7, #0]
 802943c:	695b      	ldr	r3, [r3, #20]
 802943e:	011b      	lsls	r3, r3, #4
 8029440:	693a      	ldr	r2, [r7, #16]
 8029442:	4313      	orrs	r3, r2
 8029444:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8029446:	683b      	ldr	r3, [r7, #0]
 8029448:	699b      	ldr	r3, [r3, #24]
 802944a:	011b      	lsls	r3, r3, #4
 802944c:	693a      	ldr	r2, [r7, #16]
 802944e:	4313      	orrs	r3, r2
 8029450:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8029452:	687b      	ldr	r3, [r7, #4]
 8029454:	693a      	ldr	r2, [r7, #16]
 8029456:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8029458:	687b      	ldr	r3, [r7, #4]
 802945a:	68fa      	ldr	r2, [r7, #12]
 802945c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 802945e:	683b      	ldr	r3, [r7, #0]
 8029460:	685a      	ldr	r2, [r3, #4]
 8029462:	687b      	ldr	r3, [r7, #4]
 8029464:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8029466:	687b      	ldr	r3, [r7, #4]
 8029468:	697a      	ldr	r2, [r7, #20]
 802946a:	621a      	str	r2, [r3, #32]
}
 802946c:	bf00      	nop
 802946e:	371c      	adds	r7, #28
 8029470:	46bd      	mov	sp, r7
 8029472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029476:	4770      	bx	lr
 8029478:	40010000 	.word	0x40010000
 802947c:	40010400 	.word	0x40010400

08029480 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8029480:	b480      	push	{r7}
 8029482:	b087      	sub	sp, #28
 8029484:	af00      	add	r7, sp, #0
 8029486:	6078      	str	r0, [r7, #4]
 8029488:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 802948a:	687b      	ldr	r3, [r7, #4]
 802948c:	6a1b      	ldr	r3, [r3, #32]
 802948e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8029492:	687b      	ldr	r3, [r7, #4]
 8029494:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8029496:	687b      	ldr	r3, [r7, #4]
 8029498:	6a1b      	ldr	r3, [r3, #32]
 802949a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 802949c:	687b      	ldr	r3, [r7, #4]
 802949e:	685b      	ldr	r3, [r3, #4]
 80294a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80294a2:	687b      	ldr	r3, [r7, #4]
 80294a4:	69db      	ldr	r3, [r3, #28]
 80294a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80294a8:	68fb      	ldr	r3, [r7, #12]
 80294aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80294ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80294b0:	68fb      	ldr	r3, [r7, #12]
 80294b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80294b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80294b8:	683b      	ldr	r3, [r7, #0]
 80294ba:	681b      	ldr	r3, [r3, #0]
 80294bc:	021b      	lsls	r3, r3, #8
 80294be:	68fa      	ldr	r2, [r7, #12]
 80294c0:	4313      	orrs	r3, r2
 80294c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80294c4:	693b      	ldr	r3, [r7, #16]
 80294c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80294ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80294cc:	683b      	ldr	r3, [r7, #0]
 80294ce:	689b      	ldr	r3, [r3, #8]
 80294d0:	031b      	lsls	r3, r3, #12
 80294d2:	693a      	ldr	r2, [r7, #16]
 80294d4:	4313      	orrs	r3, r2
 80294d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80294d8:	687b      	ldr	r3, [r7, #4]
 80294da:	4a12      	ldr	r2, [pc, #72]	; (8029524 <TIM_OC4_SetConfig+0xa4>)
 80294dc:	4293      	cmp	r3, r2
 80294de:	d003      	beq.n	80294e8 <TIM_OC4_SetConfig+0x68>
 80294e0:	687b      	ldr	r3, [r7, #4]
 80294e2:	4a11      	ldr	r2, [pc, #68]	; (8029528 <TIM_OC4_SetConfig+0xa8>)
 80294e4:	4293      	cmp	r3, r2
 80294e6:	d109      	bne.n	80294fc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80294e8:	697b      	ldr	r3, [r7, #20]
 80294ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80294ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80294f0:	683b      	ldr	r3, [r7, #0]
 80294f2:	695b      	ldr	r3, [r3, #20]
 80294f4:	019b      	lsls	r3, r3, #6
 80294f6:	697a      	ldr	r2, [r7, #20]
 80294f8:	4313      	orrs	r3, r2
 80294fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80294fc:	687b      	ldr	r3, [r7, #4]
 80294fe:	697a      	ldr	r2, [r7, #20]
 8029500:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8029502:	687b      	ldr	r3, [r7, #4]
 8029504:	68fa      	ldr	r2, [r7, #12]
 8029506:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8029508:	683b      	ldr	r3, [r7, #0]
 802950a:	685a      	ldr	r2, [r3, #4]
 802950c:	687b      	ldr	r3, [r7, #4]
 802950e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8029510:	687b      	ldr	r3, [r7, #4]
 8029512:	693a      	ldr	r2, [r7, #16]
 8029514:	621a      	str	r2, [r3, #32]
}
 8029516:	bf00      	nop
 8029518:	371c      	adds	r7, #28
 802951a:	46bd      	mov	sp, r7
 802951c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029520:	4770      	bx	lr
 8029522:	bf00      	nop
 8029524:	40010000 	.word	0x40010000
 8029528:	40010400 	.word	0x40010400

0802952c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 802952c:	b580      	push	{r7, lr}
 802952e:	b086      	sub	sp, #24
 8029530:	af00      	add	r7, sp, #0
 8029532:	6078      	str	r0, [r7, #4]
 8029534:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8029536:	2300      	movs	r3, #0
 8029538:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 802953a:	687b      	ldr	r3, [r7, #4]
 802953c:	681b      	ldr	r3, [r3, #0]
 802953e:	689b      	ldr	r3, [r3, #8]
 8029540:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8029542:	693b      	ldr	r3, [r7, #16]
 8029544:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8029548:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 802954a:	683b      	ldr	r3, [r7, #0]
 802954c:	685b      	ldr	r3, [r3, #4]
 802954e:	693a      	ldr	r2, [r7, #16]
 8029550:	4313      	orrs	r3, r2
 8029552:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8029554:	693b      	ldr	r3, [r7, #16]
 8029556:	f023 0307 	bic.w	r3, r3, #7
 802955a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 802955c:	683b      	ldr	r3, [r7, #0]
 802955e:	681b      	ldr	r3, [r3, #0]
 8029560:	693a      	ldr	r2, [r7, #16]
 8029562:	4313      	orrs	r3, r2
 8029564:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8029566:	687b      	ldr	r3, [r7, #4]
 8029568:	681b      	ldr	r3, [r3, #0]
 802956a:	693a      	ldr	r2, [r7, #16]
 802956c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 802956e:	683b      	ldr	r3, [r7, #0]
 8029570:	685b      	ldr	r3, [r3, #4]
 8029572:	2b70      	cmp	r3, #112	; 0x70
 8029574:	d01a      	beq.n	80295ac <TIM_SlaveTimer_SetConfig+0x80>
 8029576:	2b70      	cmp	r3, #112	; 0x70
 8029578:	d860      	bhi.n	802963c <TIM_SlaveTimer_SetConfig+0x110>
 802957a:	2b60      	cmp	r3, #96	; 0x60
 802957c:	d054      	beq.n	8029628 <TIM_SlaveTimer_SetConfig+0xfc>
 802957e:	2b60      	cmp	r3, #96	; 0x60
 8029580:	d85c      	bhi.n	802963c <TIM_SlaveTimer_SetConfig+0x110>
 8029582:	2b50      	cmp	r3, #80	; 0x50
 8029584:	d046      	beq.n	8029614 <TIM_SlaveTimer_SetConfig+0xe8>
 8029586:	2b50      	cmp	r3, #80	; 0x50
 8029588:	d858      	bhi.n	802963c <TIM_SlaveTimer_SetConfig+0x110>
 802958a:	2b40      	cmp	r3, #64	; 0x40
 802958c:	d019      	beq.n	80295c2 <TIM_SlaveTimer_SetConfig+0x96>
 802958e:	2b40      	cmp	r3, #64	; 0x40
 8029590:	d854      	bhi.n	802963c <TIM_SlaveTimer_SetConfig+0x110>
 8029592:	2b30      	cmp	r3, #48	; 0x30
 8029594:	d055      	beq.n	8029642 <TIM_SlaveTimer_SetConfig+0x116>
 8029596:	2b30      	cmp	r3, #48	; 0x30
 8029598:	d850      	bhi.n	802963c <TIM_SlaveTimer_SetConfig+0x110>
 802959a:	2b20      	cmp	r3, #32
 802959c:	d051      	beq.n	8029642 <TIM_SlaveTimer_SetConfig+0x116>
 802959e:	2b20      	cmp	r3, #32
 80295a0:	d84c      	bhi.n	802963c <TIM_SlaveTimer_SetConfig+0x110>
 80295a2:	2b00      	cmp	r3, #0
 80295a4:	d04d      	beq.n	8029642 <TIM_SlaveTimer_SetConfig+0x116>
 80295a6:	2b10      	cmp	r3, #16
 80295a8:	d04b      	beq.n	8029642 <TIM_SlaveTimer_SetConfig+0x116>
 80295aa:	e047      	b.n	802963c <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80295ac:	687b      	ldr	r3, [r7, #4]
 80295ae:	6818      	ldr	r0, [r3, #0]
 80295b0:	683b      	ldr	r3, [r7, #0]
 80295b2:	68d9      	ldr	r1, [r3, #12]
 80295b4:	683b      	ldr	r3, [r7, #0]
 80295b6:	689a      	ldr	r2, [r3, #8]
 80295b8:	683b      	ldr	r3, [r7, #0]
 80295ba:	691b      	ldr	r3, [r3, #16]
 80295bc:	f000 f9ec 	bl	8029998 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 80295c0:	e040      	b.n	8029644 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80295c2:	683b      	ldr	r3, [r7, #0]
 80295c4:	681b      	ldr	r3, [r3, #0]
 80295c6:	2b05      	cmp	r3, #5
 80295c8:	d101      	bne.n	80295ce <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80295ca:	2301      	movs	r3, #1
 80295cc:	e03b      	b.n	8029646 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80295ce:	687b      	ldr	r3, [r7, #4]
 80295d0:	681b      	ldr	r3, [r3, #0]
 80295d2:	6a1b      	ldr	r3, [r3, #32]
 80295d4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80295d6:	687b      	ldr	r3, [r7, #4]
 80295d8:	681b      	ldr	r3, [r3, #0]
 80295da:	6a1a      	ldr	r2, [r3, #32]
 80295dc:	687b      	ldr	r3, [r7, #4]
 80295de:	681b      	ldr	r3, [r3, #0]
 80295e0:	f022 0201 	bic.w	r2, r2, #1
 80295e4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80295e6:	687b      	ldr	r3, [r7, #4]
 80295e8:	681b      	ldr	r3, [r3, #0]
 80295ea:	699b      	ldr	r3, [r3, #24]
 80295ec:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80295ee:	68bb      	ldr	r3, [r7, #8]
 80295f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80295f4:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80295f6:	683b      	ldr	r3, [r7, #0]
 80295f8:	691b      	ldr	r3, [r3, #16]
 80295fa:	011b      	lsls	r3, r3, #4
 80295fc:	68ba      	ldr	r2, [r7, #8]
 80295fe:	4313      	orrs	r3, r2
 8029600:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8029602:	687b      	ldr	r3, [r7, #4]
 8029604:	681b      	ldr	r3, [r3, #0]
 8029606:	68ba      	ldr	r2, [r7, #8]
 8029608:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 802960a:	687b      	ldr	r3, [r7, #4]
 802960c:	681b      	ldr	r3, [r3, #0]
 802960e:	68fa      	ldr	r2, [r7, #12]
 8029610:	621a      	str	r2, [r3, #32]
      break;
 8029612:	e017      	b.n	8029644 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8029614:	687b      	ldr	r3, [r7, #4]
 8029616:	6818      	ldr	r0, [r3, #0]
 8029618:	683b      	ldr	r3, [r7, #0]
 802961a:	6899      	ldr	r1, [r3, #8]
 802961c:	683b      	ldr	r3, [r7, #0]
 802961e:	691b      	ldr	r3, [r3, #16]
 8029620:	461a      	mov	r2, r3
 8029622:	f000 f889 	bl	8029738 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8029626:	e00d      	b.n	8029644 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8029628:	687b      	ldr	r3, [r7, #4]
 802962a:	6818      	ldr	r0, [r3, #0]
 802962c:	683b      	ldr	r3, [r7, #0]
 802962e:	6899      	ldr	r1, [r3, #8]
 8029630:	683b      	ldr	r3, [r7, #0]
 8029632:	691b      	ldr	r3, [r3, #16]
 8029634:	461a      	mov	r2, r3
 8029636:	f000 f8eb 	bl	8029810 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 802963a:	e003      	b.n	8029644 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 802963c:	2301      	movs	r3, #1
 802963e:	75fb      	strb	r3, [r7, #23]
      break;
 8029640:	e000      	b.n	8029644 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8029642:	bf00      	nop
  }

  return status;
 8029644:	7dfb      	ldrb	r3, [r7, #23]
}
 8029646:	4618      	mov	r0, r3
 8029648:	3718      	adds	r7, #24
 802964a:	46bd      	mov	sp, r7
 802964c:	bd80      	pop	{r7, pc}
	...

08029650 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8029650:	b480      	push	{r7}
 8029652:	b087      	sub	sp, #28
 8029654:	af00      	add	r7, sp, #0
 8029656:	60f8      	str	r0, [r7, #12]
 8029658:	60b9      	str	r1, [r7, #8]
 802965a:	607a      	str	r2, [r7, #4]
 802965c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 802965e:	68fb      	ldr	r3, [r7, #12]
 8029660:	6a1b      	ldr	r3, [r3, #32]
 8029662:	f023 0201 	bic.w	r2, r3, #1
 8029666:	68fb      	ldr	r3, [r7, #12]
 8029668:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 802966a:	68fb      	ldr	r3, [r7, #12]
 802966c:	699b      	ldr	r3, [r3, #24]
 802966e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8029670:	68fb      	ldr	r3, [r7, #12]
 8029672:	6a1b      	ldr	r3, [r3, #32]
 8029674:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8029676:	68fb      	ldr	r3, [r7, #12]
 8029678:	4a28      	ldr	r2, [pc, #160]	; (802971c <TIM_TI1_SetConfig+0xcc>)
 802967a:	4293      	cmp	r3, r2
 802967c:	d01b      	beq.n	80296b6 <TIM_TI1_SetConfig+0x66>
 802967e:	68fb      	ldr	r3, [r7, #12]
 8029680:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8029684:	d017      	beq.n	80296b6 <TIM_TI1_SetConfig+0x66>
 8029686:	68fb      	ldr	r3, [r7, #12]
 8029688:	4a25      	ldr	r2, [pc, #148]	; (8029720 <TIM_TI1_SetConfig+0xd0>)
 802968a:	4293      	cmp	r3, r2
 802968c:	d013      	beq.n	80296b6 <TIM_TI1_SetConfig+0x66>
 802968e:	68fb      	ldr	r3, [r7, #12]
 8029690:	4a24      	ldr	r2, [pc, #144]	; (8029724 <TIM_TI1_SetConfig+0xd4>)
 8029692:	4293      	cmp	r3, r2
 8029694:	d00f      	beq.n	80296b6 <TIM_TI1_SetConfig+0x66>
 8029696:	68fb      	ldr	r3, [r7, #12]
 8029698:	4a23      	ldr	r2, [pc, #140]	; (8029728 <TIM_TI1_SetConfig+0xd8>)
 802969a:	4293      	cmp	r3, r2
 802969c:	d00b      	beq.n	80296b6 <TIM_TI1_SetConfig+0x66>
 802969e:	68fb      	ldr	r3, [r7, #12]
 80296a0:	4a22      	ldr	r2, [pc, #136]	; (802972c <TIM_TI1_SetConfig+0xdc>)
 80296a2:	4293      	cmp	r3, r2
 80296a4:	d007      	beq.n	80296b6 <TIM_TI1_SetConfig+0x66>
 80296a6:	68fb      	ldr	r3, [r7, #12]
 80296a8:	4a21      	ldr	r2, [pc, #132]	; (8029730 <TIM_TI1_SetConfig+0xe0>)
 80296aa:	4293      	cmp	r3, r2
 80296ac:	d003      	beq.n	80296b6 <TIM_TI1_SetConfig+0x66>
 80296ae:	68fb      	ldr	r3, [r7, #12]
 80296b0:	4a20      	ldr	r2, [pc, #128]	; (8029734 <TIM_TI1_SetConfig+0xe4>)
 80296b2:	4293      	cmp	r3, r2
 80296b4:	d101      	bne.n	80296ba <TIM_TI1_SetConfig+0x6a>
 80296b6:	2301      	movs	r3, #1
 80296b8:	e000      	b.n	80296bc <TIM_TI1_SetConfig+0x6c>
 80296ba:	2300      	movs	r3, #0
 80296bc:	2b00      	cmp	r3, #0
 80296be:	d008      	beq.n	80296d2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80296c0:	697b      	ldr	r3, [r7, #20]
 80296c2:	f023 0303 	bic.w	r3, r3, #3
 80296c6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80296c8:	697a      	ldr	r2, [r7, #20]
 80296ca:	687b      	ldr	r3, [r7, #4]
 80296cc:	4313      	orrs	r3, r2
 80296ce:	617b      	str	r3, [r7, #20]
 80296d0:	e003      	b.n	80296da <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80296d2:	697b      	ldr	r3, [r7, #20]
 80296d4:	f043 0301 	orr.w	r3, r3, #1
 80296d8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80296da:	697b      	ldr	r3, [r7, #20]
 80296dc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80296e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80296e2:	683b      	ldr	r3, [r7, #0]
 80296e4:	011b      	lsls	r3, r3, #4
 80296e6:	b2db      	uxtb	r3, r3
 80296e8:	697a      	ldr	r2, [r7, #20]
 80296ea:	4313      	orrs	r3, r2
 80296ec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80296ee:	693b      	ldr	r3, [r7, #16]
 80296f0:	f023 030a 	bic.w	r3, r3, #10
 80296f4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80296f6:	68bb      	ldr	r3, [r7, #8]
 80296f8:	f003 030a 	and.w	r3, r3, #10
 80296fc:	693a      	ldr	r2, [r7, #16]
 80296fe:	4313      	orrs	r3, r2
 8029700:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8029702:	68fb      	ldr	r3, [r7, #12]
 8029704:	697a      	ldr	r2, [r7, #20]
 8029706:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8029708:	68fb      	ldr	r3, [r7, #12]
 802970a:	693a      	ldr	r2, [r7, #16]
 802970c:	621a      	str	r2, [r3, #32]
}
 802970e:	bf00      	nop
 8029710:	371c      	adds	r7, #28
 8029712:	46bd      	mov	sp, r7
 8029714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029718:	4770      	bx	lr
 802971a:	bf00      	nop
 802971c:	40010000 	.word	0x40010000
 8029720:	40000400 	.word	0x40000400
 8029724:	40000800 	.word	0x40000800
 8029728:	40000c00 	.word	0x40000c00
 802972c:	40010400 	.word	0x40010400
 8029730:	40014000 	.word	0x40014000
 8029734:	40001800 	.word	0x40001800

08029738 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8029738:	b480      	push	{r7}
 802973a:	b087      	sub	sp, #28
 802973c:	af00      	add	r7, sp, #0
 802973e:	60f8      	str	r0, [r7, #12]
 8029740:	60b9      	str	r1, [r7, #8]
 8029742:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8029744:	68fb      	ldr	r3, [r7, #12]
 8029746:	6a1b      	ldr	r3, [r3, #32]
 8029748:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 802974a:	68fb      	ldr	r3, [r7, #12]
 802974c:	6a1b      	ldr	r3, [r3, #32]
 802974e:	f023 0201 	bic.w	r2, r3, #1
 8029752:	68fb      	ldr	r3, [r7, #12]
 8029754:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8029756:	68fb      	ldr	r3, [r7, #12]
 8029758:	699b      	ldr	r3, [r3, #24]
 802975a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 802975c:	693b      	ldr	r3, [r7, #16]
 802975e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8029762:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8029764:	687b      	ldr	r3, [r7, #4]
 8029766:	011b      	lsls	r3, r3, #4
 8029768:	693a      	ldr	r2, [r7, #16]
 802976a:	4313      	orrs	r3, r2
 802976c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 802976e:	697b      	ldr	r3, [r7, #20]
 8029770:	f023 030a 	bic.w	r3, r3, #10
 8029774:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8029776:	697a      	ldr	r2, [r7, #20]
 8029778:	68bb      	ldr	r3, [r7, #8]
 802977a:	4313      	orrs	r3, r2
 802977c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 802977e:	68fb      	ldr	r3, [r7, #12]
 8029780:	693a      	ldr	r2, [r7, #16]
 8029782:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8029784:	68fb      	ldr	r3, [r7, #12]
 8029786:	697a      	ldr	r2, [r7, #20]
 8029788:	621a      	str	r2, [r3, #32]
}
 802978a:	bf00      	nop
 802978c:	371c      	adds	r7, #28
 802978e:	46bd      	mov	sp, r7
 8029790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029794:	4770      	bx	lr

08029796 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8029796:	b480      	push	{r7}
 8029798:	b087      	sub	sp, #28
 802979a:	af00      	add	r7, sp, #0
 802979c:	60f8      	str	r0, [r7, #12]
 802979e:	60b9      	str	r1, [r7, #8]
 80297a0:	607a      	str	r2, [r7, #4]
 80297a2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80297a4:	68fb      	ldr	r3, [r7, #12]
 80297a6:	6a1b      	ldr	r3, [r3, #32]
 80297a8:	f023 0210 	bic.w	r2, r3, #16
 80297ac:	68fb      	ldr	r3, [r7, #12]
 80297ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80297b0:	68fb      	ldr	r3, [r7, #12]
 80297b2:	699b      	ldr	r3, [r3, #24]
 80297b4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80297b6:	68fb      	ldr	r3, [r7, #12]
 80297b8:	6a1b      	ldr	r3, [r3, #32]
 80297ba:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80297bc:	697b      	ldr	r3, [r7, #20]
 80297be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80297c2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80297c4:	687b      	ldr	r3, [r7, #4]
 80297c6:	021b      	lsls	r3, r3, #8
 80297c8:	697a      	ldr	r2, [r7, #20]
 80297ca:	4313      	orrs	r3, r2
 80297cc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80297ce:	697b      	ldr	r3, [r7, #20]
 80297d0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80297d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80297d6:	683b      	ldr	r3, [r7, #0]
 80297d8:	031b      	lsls	r3, r3, #12
 80297da:	b29b      	uxth	r3, r3
 80297dc:	697a      	ldr	r2, [r7, #20]
 80297de:	4313      	orrs	r3, r2
 80297e0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80297e2:	693b      	ldr	r3, [r7, #16]
 80297e4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80297e8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80297ea:	68bb      	ldr	r3, [r7, #8]
 80297ec:	011b      	lsls	r3, r3, #4
 80297ee:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80297f2:	693a      	ldr	r2, [r7, #16]
 80297f4:	4313      	orrs	r3, r2
 80297f6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80297f8:	68fb      	ldr	r3, [r7, #12]
 80297fa:	697a      	ldr	r2, [r7, #20]
 80297fc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80297fe:	68fb      	ldr	r3, [r7, #12]
 8029800:	693a      	ldr	r2, [r7, #16]
 8029802:	621a      	str	r2, [r3, #32]
}
 8029804:	bf00      	nop
 8029806:	371c      	adds	r7, #28
 8029808:	46bd      	mov	sp, r7
 802980a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802980e:	4770      	bx	lr

08029810 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8029810:	b480      	push	{r7}
 8029812:	b087      	sub	sp, #28
 8029814:	af00      	add	r7, sp, #0
 8029816:	60f8      	str	r0, [r7, #12]
 8029818:	60b9      	str	r1, [r7, #8]
 802981a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 802981c:	68fb      	ldr	r3, [r7, #12]
 802981e:	6a1b      	ldr	r3, [r3, #32]
 8029820:	f023 0210 	bic.w	r2, r3, #16
 8029824:	68fb      	ldr	r3, [r7, #12]
 8029826:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8029828:	68fb      	ldr	r3, [r7, #12]
 802982a:	699b      	ldr	r3, [r3, #24]
 802982c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 802982e:	68fb      	ldr	r3, [r7, #12]
 8029830:	6a1b      	ldr	r3, [r3, #32]
 8029832:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8029834:	697b      	ldr	r3, [r7, #20]
 8029836:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 802983a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 802983c:	687b      	ldr	r3, [r7, #4]
 802983e:	031b      	lsls	r3, r3, #12
 8029840:	697a      	ldr	r2, [r7, #20]
 8029842:	4313      	orrs	r3, r2
 8029844:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8029846:	693b      	ldr	r3, [r7, #16]
 8029848:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 802984c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 802984e:	68bb      	ldr	r3, [r7, #8]
 8029850:	011b      	lsls	r3, r3, #4
 8029852:	693a      	ldr	r2, [r7, #16]
 8029854:	4313      	orrs	r3, r2
 8029856:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8029858:	68fb      	ldr	r3, [r7, #12]
 802985a:	697a      	ldr	r2, [r7, #20]
 802985c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 802985e:	68fb      	ldr	r3, [r7, #12]
 8029860:	693a      	ldr	r2, [r7, #16]
 8029862:	621a      	str	r2, [r3, #32]
}
 8029864:	bf00      	nop
 8029866:	371c      	adds	r7, #28
 8029868:	46bd      	mov	sp, r7
 802986a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802986e:	4770      	bx	lr

08029870 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8029870:	b480      	push	{r7}
 8029872:	b087      	sub	sp, #28
 8029874:	af00      	add	r7, sp, #0
 8029876:	60f8      	str	r0, [r7, #12]
 8029878:	60b9      	str	r1, [r7, #8]
 802987a:	607a      	str	r2, [r7, #4]
 802987c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 802987e:	68fb      	ldr	r3, [r7, #12]
 8029880:	6a1b      	ldr	r3, [r3, #32]
 8029882:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8029886:	68fb      	ldr	r3, [r7, #12]
 8029888:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 802988a:	68fb      	ldr	r3, [r7, #12]
 802988c:	69db      	ldr	r3, [r3, #28]
 802988e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8029890:	68fb      	ldr	r3, [r7, #12]
 8029892:	6a1b      	ldr	r3, [r3, #32]
 8029894:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8029896:	697b      	ldr	r3, [r7, #20]
 8029898:	f023 0303 	bic.w	r3, r3, #3
 802989c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 802989e:	697a      	ldr	r2, [r7, #20]
 80298a0:	687b      	ldr	r3, [r7, #4]
 80298a2:	4313      	orrs	r3, r2
 80298a4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80298a6:	697b      	ldr	r3, [r7, #20]
 80298a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80298ac:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80298ae:	683b      	ldr	r3, [r7, #0]
 80298b0:	011b      	lsls	r3, r3, #4
 80298b2:	b2db      	uxtb	r3, r3
 80298b4:	697a      	ldr	r2, [r7, #20]
 80298b6:	4313      	orrs	r3, r2
 80298b8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80298ba:	693b      	ldr	r3, [r7, #16]
 80298bc:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80298c0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80298c2:	68bb      	ldr	r3, [r7, #8]
 80298c4:	021b      	lsls	r3, r3, #8
 80298c6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80298ca:	693a      	ldr	r2, [r7, #16]
 80298cc:	4313      	orrs	r3, r2
 80298ce:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80298d0:	68fb      	ldr	r3, [r7, #12]
 80298d2:	697a      	ldr	r2, [r7, #20]
 80298d4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80298d6:	68fb      	ldr	r3, [r7, #12]
 80298d8:	693a      	ldr	r2, [r7, #16]
 80298da:	621a      	str	r2, [r3, #32]
}
 80298dc:	bf00      	nop
 80298de:	371c      	adds	r7, #28
 80298e0:	46bd      	mov	sp, r7
 80298e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80298e6:	4770      	bx	lr

080298e8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80298e8:	b480      	push	{r7}
 80298ea:	b087      	sub	sp, #28
 80298ec:	af00      	add	r7, sp, #0
 80298ee:	60f8      	str	r0, [r7, #12]
 80298f0:	60b9      	str	r1, [r7, #8]
 80298f2:	607a      	str	r2, [r7, #4]
 80298f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80298f6:	68fb      	ldr	r3, [r7, #12]
 80298f8:	6a1b      	ldr	r3, [r3, #32]
 80298fa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80298fe:	68fb      	ldr	r3, [r7, #12]
 8029900:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8029902:	68fb      	ldr	r3, [r7, #12]
 8029904:	69db      	ldr	r3, [r3, #28]
 8029906:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8029908:	68fb      	ldr	r3, [r7, #12]
 802990a:	6a1b      	ldr	r3, [r3, #32]
 802990c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 802990e:	697b      	ldr	r3, [r7, #20]
 8029910:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8029914:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8029916:	687b      	ldr	r3, [r7, #4]
 8029918:	021b      	lsls	r3, r3, #8
 802991a:	697a      	ldr	r2, [r7, #20]
 802991c:	4313      	orrs	r3, r2
 802991e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8029920:	697b      	ldr	r3, [r7, #20]
 8029922:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8029926:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8029928:	683b      	ldr	r3, [r7, #0]
 802992a:	031b      	lsls	r3, r3, #12
 802992c:	b29b      	uxth	r3, r3
 802992e:	697a      	ldr	r2, [r7, #20]
 8029930:	4313      	orrs	r3, r2
 8029932:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8029934:	693b      	ldr	r3, [r7, #16]
 8029936:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 802993a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 802993c:	68bb      	ldr	r3, [r7, #8]
 802993e:	031b      	lsls	r3, r3, #12
 8029940:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8029944:	693a      	ldr	r2, [r7, #16]
 8029946:	4313      	orrs	r3, r2
 8029948:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 802994a:	68fb      	ldr	r3, [r7, #12]
 802994c:	697a      	ldr	r2, [r7, #20]
 802994e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8029950:	68fb      	ldr	r3, [r7, #12]
 8029952:	693a      	ldr	r2, [r7, #16]
 8029954:	621a      	str	r2, [r3, #32]
}
 8029956:	bf00      	nop
 8029958:	371c      	adds	r7, #28
 802995a:	46bd      	mov	sp, r7
 802995c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029960:	4770      	bx	lr

08029962 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8029962:	b480      	push	{r7}
 8029964:	b085      	sub	sp, #20
 8029966:	af00      	add	r7, sp, #0
 8029968:	6078      	str	r0, [r7, #4]
 802996a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 802996c:	687b      	ldr	r3, [r7, #4]
 802996e:	689b      	ldr	r3, [r3, #8]
 8029970:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8029972:	68fb      	ldr	r3, [r7, #12]
 8029974:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8029978:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 802997a:	683a      	ldr	r2, [r7, #0]
 802997c:	68fb      	ldr	r3, [r7, #12]
 802997e:	4313      	orrs	r3, r2
 8029980:	f043 0307 	orr.w	r3, r3, #7
 8029984:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8029986:	687b      	ldr	r3, [r7, #4]
 8029988:	68fa      	ldr	r2, [r7, #12]
 802998a:	609a      	str	r2, [r3, #8]
}
 802998c:	bf00      	nop
 802998e:	3714      	adds	r7, #20
 8029990:	46bd      	mov	sp, r7
 8029992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029996:	4770      	bx	lr

08029998 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8029998:	b480      	push	{r7}
 802999a:	b087      	sub	sp, #28
 802999c:	af00      	add	r7, sp, #0
 802999e:	60f8      	str	r0, [r7, #12]
 80299a0:	60b9      	str	r1, [r7, #8]
 80299a2:	607a      	str	r2, [r7, #4]
 80299a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80299a6:	68fb      	ldr	r3, [r7, #12]
 80299a8:	689b      	ldr	r3, [r3, #8]
 80299aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80299ac:	697b      	ldr	r3, [r7, #20]
 80299ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80299b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80299b4:	683b      	ldr	r3, [r7, #0]
 80299b6:	021a      	lsls	r2, r3, #8
 80299b8:	687b      	ldr	r3, [r7, #4]
 80299ba:	431a      	orrs	r2, r3
 80299bc:	68bb      	ldr	r3, [r7, #8]
 80299be:	4313      	orrs	r3, r2
 80299c0:	697a      	ldr	r2, [r7, #20]
 80299c2:	4313      	orrs	r3, r2
 80299c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80299c6:	68fb      	ldr	r3, [r7, #12]
 80299c8:	697a      	ldr	r2, [r7, #20]
 80299ca:	609a      	str	r2, [r3, #8]
}
 80299cc:	bf00      	nop
 80299ce:	371c      	adds	r7, #28
 80299d0:	46bd      	mov	sp, r7
 80299d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80299d6:	4770      	bx	lr

080299d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80299d8:	b480      	push	{r7}
 80299da:	b087      	sub	sp, #28
 80299dc:	af00      	add	r7, sp, #0
 80299de:	60f8      	str	r0, [r7, #12]
 80299e0:	60b9      	str	r1, [r7, #8]
 80299e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80299e4:	68bb      	ldr	r3, [r7, #8]
 80299e6:	f003 031f 	and.w	r3, r3, #31
 80299ea:	2201      	movs	r2, #1
 80299ec:	fa02 f303 	lsl.w	r3, r2, r3
 80299f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80299f2:	68fb      	ldr	r3, [r7, #12]
 80299f4:	6a1a      	ldr	r2, [r3, #32]
 80299f6:	697b      	ldr	r3, [r7, #20]
 80299f8:	43db      	mvns	r3, r3
 80299fa:	401a      	ands	r2, r3
 80299fc:	68fb      	ldr	r3, [r7, #12]
 80299fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8029a00:	68fb      	ldr	r3, [r7, #12]
 8029a02:	6a1a      	ldr	r2, [r3, #32]
 8029a04:	68bb      	ldr	r3, [r7, #8]
 8029a06:	f003 031f 	and.w	r3, r3, #31
 8029a0a:	6879      	ldr	r1, [r7, #4]
 8029a0c:	fa01 f303 	lsl.w	r3, r1, r3
 8029a10:	431a      	orrs	r2, r3
 8029a12:	68fb      	ldr	r3, [r7, #12]
 8029a14:	621a      	str	r2, [r3, #32]
}
 8029a16:	bf00      	nop
 8029a18:	371c      	adds	r7, #28
 8029a1a:	46bd      	mov	sp, r7
 8029a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029a20:	4770      	bx	lr
	...

08029a24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8029a24:	b480      	push	{r7}
 8029a26:	b085      	sub	sp, #20
 8029a28:	af00      	add	r7, sp, #0
 8029a2a:	6078      	str	r0, [r7, #4]
 8029a2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8029a2e:	687b      	ldr	r3, [r7, #4]
 8029a30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8029a34:	2b01      	cmp	r3, #1
 8029a36:	d101      	bne.n	8029a3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8029a38:	2302      	movs	r3, #2
 8029a3a:	e05a      	b.n	8029af2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8029a3c:	687b      	ldr	r3, [r7, #4]
 8029a3e:	2201      	movs	r2, #1
 8029a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8029a44:	687b      	ldr	r3, [r7, #4]
 8029a46:	2202      	movs	r2, #2
 8029a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8029a4c:	687b      	ldr	r3, [r7, #4]
 8029a4e:	681b      	ldr	r3, [r3, #0]
 8029a50:	685b      	ldr	r3, [r3, #4]
 8029a52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8029a54:	687b      	ldr	r3, [r7, #4]
 8029a56:	681b      	ldr	r3, [r3, #0]
 8029a58:	689b      	ldr	r3, [r3, #8]
 8029a5a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8029a5c:	68fb      	ldr	r3, [r7, #12]
 8029a5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8029a62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8029a64:	683b      	ldr	r3, [r7, #0]
 8029a66:	681b      	ldr	r3, [r3, #0]
 8029a68:	68fa      	ldr	r2, [r7, #12]
 8029a6a:	4313      	orrs	r3, r2
 8029a6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8029a6e:	687b      	ldr	r3, [r7, #4]
 8029a70:	681b      	ldr	r3, [r3, #0]
 8029a72:	68fa      	ldr	r2, [r7, #12]
 8029a74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8029a76:	687b      	ldr	r3, [r7, #4]
 8029a78:	681b      	ldr	r3, [r3, #0]
 8029a7a:	4a21      	ldr	r2, [pc, #132]	; (8029b00 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8029a7c:	4293      	cmp	r3, r2
 8029a7e:	d022      	beq.n	8029ac6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8029a80:	687b      	ldr	r3, [r7, #4]
 8029a82:	681b      	ldr	r3, [r3, #0]
 8029a84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8029a88:	d01d      	beq.n	8029ac6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8029a8a:	687b      	ldr	r3, [r7, #4]
 8029a8c:	681b      	ldr	r3, [r3, #0]
 8029a8e:	4a1d      	ldr	r2, [pc, #116]	; (8029b04 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8029a90:	4293      	cmp	r3, r2
 8029a92:	d018      	beq.n	8029ac6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8029a94:	687b      	ldr	r3, [r7, #4]
 8029a96:	681b      	ldr	r3, [r3, #0]
 8029a98:	4a1b      	ldr	r2, [pc, #108]	; (8029b08 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8029a9a:	4293      	cmp	r3, r2
 8029a9c:	d013      	beq.n	8029ac6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8029a9e:	687b      	ldr	r3, [r7, #4]
 8029aa0:	681b      	ldr	r3, [r3, #0]
 8029aa2:	4a1a      	ldr	r2, [pc, #104]	; (8029b0c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8029aa4:	4293      	cmp	r3, r2
 8029aa6:	d00e      	beq.n	8029ac6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8029aa8:	687b      	ldr	r3, [r7, #4]
 8029aaa:	681b      	ldr	r3, [r3, #0]
 8029aac:	4a18      	ldr	r2, [pc, #96]	; (8029b10 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8029aae:	4293      	cmp	r3, r2
 8029ab0:	d009      	beq.n	8029ac6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8029ab2:	687b      	ldr	r3, [r7, #4]
 8029ab4:	681b      	ldr	r3, [r3, #0]
 8029ab6:	4a17      	ldr	r2, [pc, #92]	; (8029b14 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8029ab8:	4293      	cmp	r3, r2
 8029aba:	d004      	beq.n	8029ac6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8029abc:	687b      	ldr	r3, [r7, #4]
 8029abe:	681b      	ldr	r3, [r3, #0]
 8029ac0:	4a15      	ldr	r2, [pc, #84]	; (8029b18 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8029ac2:	4293      	cmp	r3, r2
 8029ac4:	d10c      	bne.n	8029ae0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8029ac6:	68bb      	ldr	r3, [r7, #8]
 8029ac8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8029acc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8029ace:	683b      	ldr	r3, [r7, #0]
 8029ad0:	685b      	ldr	r3, [r3, #4]
 8029ad2:	68ba      	ldr	r2, [r7, #8]
 8029ad4:	4313      	orrs	r3, r2
 8029ad6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8029ad8:	687b      	ldr	r3, [r7, #4]
 8029ada:	681b      	ldr	r3, [r3, #0]
 8029adc:	68ba      	ldr	r2, [r7, #8]
 8029ade:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8029ae0:	687b      	ldr	r3, [r7, #4]
 8029ae2:	2201      	movs	r2, #1
 8029ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8029ae8:	687b      	ldr	r3, [r7, #4]
 8029aea:	2200      	movs	r2, #0
 8029aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8029af0:	2300      	movs	r3, #0
}
 8029af2:	4618      	mov	r0, r3
 8029af4:	3714      	adds	r7, #20
 8029af6:	46bd      	mov	sp, r7
 8029af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029afc:	4770      	bx	lr
 8029afe:	bf00      	nop
 8029b00:	40010000 	.word	0x40010000
 8029b04:	40000400 	.word	0x40000400
 8029b08:	40000800 	.word	0x40000800
 8029b0c:	40000c00 	.word	0x40000c00
 8029b10:	40010400 	.word	0x40010400
 8029b14:	40014000 	.word	0x40014000
 8029b18:	40001800 	.word	0x40001800

08029b1c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8029b1c:	b480      	push	{r7}
 8029b1e:	b085      	sub	sp, #20
 8029b20:	af00      	add	r7, sp, #0
 8029b22:	6078      	str	r0, [r7, #4]
 8029b24:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8029b26:	2300      	movs	r3, #0
 8029b28:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8029b2a:	687b      	ldr	r3, [r7, #4]
 8029b2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8029b30:	2b01      	cmp	r3, #1
 8029b32:	d101      	bne.n	8029b38 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8029b34:	2302      	movs	r3, #2
 8029b36:	e03d      	b.n	8029bb4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8029b38:	687b      	ldr	r3, [r7, #4]
 8029b3a:	2201      	movs	r2, #1
 8029b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8029b40:	68fb      	ldr	r3, [r7, #12]
 8029b42:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8029b46:	683b      	ldr	r3, [r7, #0]
 8029b48:	68db      	ldr	r3, [r3, #12]
 8029b4a:	4313      	orrs	r3, r2
 8029b4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8029b4e:	68fb      	ldr	r3, [r7, #12]
 8029b50:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8029b54:	683b      	ldr	r3, [r7, #0]
 8029b56:	689b      	ldr	r3, [r3, #8]
 8029b58:	4313      	orrs	r3, r2
 8029b5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8029b5c:	68fb      	ldr	r3, [r7, #12]
 8029b5e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8029b62:	683b      	ldr	r3, [r7, #0]
 8029b64:	685b      	ldr	r3, [r3, #4]
 8029b66:	4313      	orrs	r3, r2
 8029b68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8029b6a:	68fb      	ldr	r3, [r7, #12]
 8029b6c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8029b70:	683b      	ldr	r3, [r7, #0]
 8029b72:	681b      	ldr	r3, [r3, #0]
 8029b74:	4313      	orrs	r3, r2
 8029b76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8029b78:	68fb      	ldr	r3, [r7, #12]
 8029b7a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8029b7e:	683b      	ldr	r3, [r7, #0]
 8029b80:	691b      	ldr	r3, [r3, #16]
 8029b82:	4313      	orrs	r3, r2
 8029b84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8029b86:	68fb      	ldr	r3, [r7, #12]
 8029b88:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8029b8c:	683b      	ldr	r3, [r7, #0]
 8029b8e:	695b      	ldr	r3, [r3, #20]
 8029b90:	4313      	orrs	r3, r2
 8029b92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8029b94:	68fb      	ldr	r3, [r7, #12]
 8029b96:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8029b9a:	683b      	ldr	r3, [r7, #0]
 8029b9c:	69db      	ldr	r3, [r3, #28]
 8029b9e:	4313      	orrs	r3, r2
 8029ba0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8029ba2:	687b      	ldr	r3, [r7, #4]
 8029ba4:	681b      	ldr	r3, [r3, #0]
 8029ba6:	68fa      	ldr	r2, [r7, #12]
 8029ba8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8029baa:	687b      	ldr	r3, [r7, #4]
 8029bac:	2200      	movs	r2, #0
 8029bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8029bb2:	2300      	movs	r3, #0
}
 8029bb4:	4618      	mov	r0, r3
 8029bb6:	3714      	adds	r7, #20
 8029bb8:	46bd      	mov	sp, r7
 8029bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029bbe:	4770      	bx	lr

08029bc0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8029bc0:	b480      	push	{r7}
 8029bc2:	b083      	sub	sp, #12
 8029bc4:	af00      	add	r7, sp, #0
 8029bc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8029bc8:	bf00      	nop
 8029bca:	370c      	adds	r7, #12
 8029bcc:	46bd      	mov	sp, r7
 8029bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029bd2:	4770      	bx	lr

08029bd4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8029bd4:	b480      	push	{r7}
 8029bd6:	b083      	sub	sp, #12
 8029bd8:	af00      	add	r7, sp, #0
 8029bda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8029bdc:	bf00      	nop
 8029bde:	370c      	adds	r7, #12
 8029be0:	46bd      	mov	sp, r7
 8029be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029be6:	4770      	bx	lr

08029be8 <__NVIC_SetPriority>:
{
 8029be8:	b480      	push	{r7}
 8029bea:	b083      	sub	sp, #12
 8029bec:	af00      	add	r7, sp, #0
 8029bee:	4603      	mov	r3, r0
 8029bf0:	6039      	str	r1, [r7, #0]
 8029bf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8029bf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8029bf8:	2b00      	cmp	r3, #0
 8029bfa:	db0a      	blt.n	8029c12 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8029bfc:	683b      	ldr	r3, [r7, #0]
 8029bfe:	b2da      	uxtb	r2, r3
 8029c00:	490c      	ldr	r1, [pc, #48]	; (8029c34 <__NVIC_SetPriority+0x4c>)
 8029c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8029c06:	0112      	lsls	r2, r2, #4
 8029c08:	b2d2      	uxtb	r2, r2
 8029c0a:	440b      	add	r3, r1
 8029c0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8029c10:	e00a      	b.n	8029c28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8029c12:	683b      	ldr	r3, [r7, #0]
 8029c14:	b2da      	uxtb	r2, r3
 8029c16:	4908      	ldr	r1, [pc, #32]	; (8029c38 <__NVIC_SetPriority+0x50>)
 8029c18:	79fb      	ldrb	r3, [r7, #7]
 8029c1a:	f003 030f 	and.w	r3, r3, #15
 8029c1e:	3b04      	subs	r3, #4
 8029c20:	0112      	lsls	r2, r2, #4
 8029c22:	b2d2      	uxtb	r2, r2
 8029c24:	440b      	add	r3, r1
 8029c26:	761a      	strb	r2, [r3, #24]
}
 8029c28:	bf00      	nop
 8029c2a:	370c      	adds	r7, #12
 8029c2c:	46bd      	mov	sp, r7
 8029c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029c32:	4770      	bx	lr
 8029c34:	e000e100 	.word	0xe000e100
 8029c38:	e000ed00 	.word	0xe000ed00

08029c3c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8029c3c:	b580      	push	{r7, lr}
 8029c3e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8029c40:	4b05      	ldr	r3, [pc, #20]	; (8029c58 <SysTick_Handler+0x1c>)
 8029c42:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8029c44:	f002 f832 	bl	802bcac <xTaskGetSchedulerState>
 8029c48:	4603      	mov	r3, r0
 8029c4a:	2b01      	cmp	r3, #1
 8029c4c:	d001      	beq.n	8029c52 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8029c4e:	f002 fe23 	bl	802c898 <xPortSysTickHandler>
  }
}
 8029c52:	bf00      	nop
 8029c54:	bd80      	pop	{r7, pc}
 8029c56:	bf00      	nop
 8029c58:	e000e010 	.word	0xe000e010

08029c5c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8029c5c:	b580      	push	{r7, lr}
 8029c5e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8029c60:	2100      	movs	r1, #0
 8029c62:	f06f 0004 	mvn.w	r0, #4
 8029c66:	f7ff ffbf 	bl	8029be8 <__NVIC_SetPriority>
#endif
}
 8029c6a:	bf00      	nop
 8029c6c:	bd80      	pop	{r7, pc}
	...

08029c70 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8029c70:	b480      	push	{r7}
 8029c72:	b083      	sub	sp, #12
 8029c74:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8029c76:	f3ef 8305 	mrs	r3, IPSR
 8029c7a:	603b      	str	r3, [r7, #0]
  return(result);
 8029c7c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8029c7e:	2b00      	cmp	r3, #0
 8029c80:	d003      	beq.n	8029c8a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8029c82:	f06f 0305 	mvn.w	r3, #5
 8029c86:	607b      	str	r3, [r7, #4]
 8029c88:	e00c      	b.n	8029ca4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8029c8a:	4b0a      	ldr	r3, [pc, #40]	; (8029cb4 <osKernelInitialize+0x44>)
 8029c8c:	681b      	ldr	r3, [r3, #0]
 8029c8e:	2b00      	cmp	r3, #0
 8029c90:	d105      	bne.n	8029c9e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8029c92:	4b08      	ldr	r3, [pc, #32]	; (8029cb4 <osKernelInitialize+0x44>)
 8029c94:	2201      	movs	r2, #1
 8029c96:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8029c98:	2300      	movs	r3, #0
 8029c9a:	607b      	str	r3, [r7, #4]
 8029c9c:	e002      	b.n	8029ca4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8029c9e:	f04f 33ff 	mov.w	r3, #4294967295
 8029ca2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8029ca4:	687b      	ldr	r3, [r7, #4]
}
 8029ca6:	4618      	mov	r0, r3
 8029ca8:	370c      	adds	r7, #12
 8029caa:	46bd      	mov	sp, r7
 8029cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029cb0:	4770      	bx	lr
 8029cb2:	bf00      	nop
 8029cb4:	20001940 	.word	0x20001940

08029cb8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8029cb8:	b580      	push	{r7, lr}
 8029cba:	b082      	sub	sp, #8
 8029cbc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8029cbe:	f3ef 8305 	mrs	r3, IPSR
 8029cc2:	603b      	str	r3, [r7, #0]
  return(result);
 8029cc4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8029cc6:	2b00      	cmp	r3, #0
 8029cc8:	d003      	beq.n	8029cd2 <osKernelStart+0x1a>
    stat = osErrorISR;
 8029cca:	f06f 0305 	mvn.w	r3, #5
 8029cce:	607b      	str	r3, [r7, #4]
 8029cd0:	e010      	b.n	8029cf4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8029cd2:	4b0b      	ldr	r3, [pc, #44]	; (8029d00 <osKernelStart+0x48>)
 8029cd4:	681b      	ldr	r3, [r3, #0]
 8029cd6:	2b01      	cmp	r3, #1
 8029cd8:	d109      	bne.n	8029cee <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8029cda:	f7ff ffbf 	bl	8029c5c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8029cde:	4b08      	ldr	r3, [pc, #32]	; (8029d00 <osKernelStart+0x48>)
 8029ce0:	2202      	movs	r2, #2
 8029ce2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8029ce4:	f001 fb08 	bl	802b2f8 <vTaskStartScheduler>
      stat = osOK;
 8029ce8:	2300      	movs	r3, #0
 8029cea:	607b      	str	r3, [r7, #4]
 8029cec:	e002      	b.n	8029cf4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8029cee:	f04f 33ff 	mov.w	r3, #4294967295
 8029cf2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8029cf4:	687b      	ldr	r3, [r7, #4]
}
 8029cf6:	4618      	mov	r0, r3
 8029cf8:	3708      	adds	r7, #8
 8029cfa:	46bd      	mov	sp, r7
 8029cfc:	bd80      	pop	{r7, pc}
 8029cfe:	bf00      	nop
 8029d00:	20001940 	.word	0x20001940

08029d04 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8029d04:	b580      	push	{r7, lr}
 8029d06:	b082      	sub	sp, #8
 8029d08:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8029d0a:	f3ef 8305 	mrs	r3, IPSR
 8029d0e:	603b      	str	r3, [r7, #0]
  return(result);
 8029d10:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8029d12:	2b00      	cmp	r3, #0
 8029d14:	d003      	beq.n	8029d1e <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8029d16:	f001 fc31 	bl	802b57c <xTaskGetTickCountFromISR>
 8029d1a:	6078      	str	r0, [r7, #4]
 8029d1c:	e002      	b.n	8029d24 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8029d1e:	f001 fc1d 	bl	802b55c <xTaskGetTickCount>
 8029d22:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8029d24:	687b      	ldr	r3, [r7, #4]
}
 8029d26:	4618      	mov	r0, r3
 8029d28:	3708      	adds	r7, #8
 8029d2a:	46bd      	mov	sp, r7
 8029d2c:	bd80      	pop	{r7, pc}

08029d2e <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8029d2e:	b580      	push	{r7, lr}
 8029d30:	b08e      	sub	sp, #56	; 0x38
 8029d32:	af04      	add	r7, sp, #16
 8029d34:	60f8      	str	r0, [r7, #12]
 8029d36:	60b9      	str	r1, [r7, #8]
 8029d38:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8029d3a:	2300      	movs	r3, #0
 8029d3c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8029d3e:	f3ef 8305 	mrs	r3, IPSR
 8029d42:	617b      	str	r3, [r7, #20]
  return(result);
 8029d44:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8029d46:	2b00      	cmp	r3, #0
 8029d48:	d17e      	bne.n	8029e48 <osThreadNew+0x11a>
 8029d4a:	68fb      	ldr	r3, [r7, #12]
 8029d4c:	2b00      	cmp	r3, #0
 8029d4e:	d07b      	beq.n	8029e48 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8029d50:	2380      	movs	r3, #128	; 0x80
 8029d52:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8029d54:	2318      	movs	r3, #24
 8029d56:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8029d58:	2300      	movs	r3, #0
 8029d5a:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8029d5c:	f04f 33ff 	mov.w	r3, #4294967295
 8029d60:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8029d62:	687b      	ldr	r3, [r7, #4]
 8029d64:	2b00      	cmp	r3, #0
 8029d66:	d045      	beq.n	8029df4 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8029d68:	687b      	ldr	r3, [r7, #4]
 8029d6a:	681b      	ldr	r3, [r3, #0]
 8029d6c:	2b00      	cmp	r3, #0
 8029d6e:	d002      	beq.n	8029d76 <osThreadNew+0x48>
        name = attr->name;
 8029d70:	687b      	ldr	r3, [r7, #4]
 8029d72:	681b      	ldr	r3, [r3, #0]
 8029d74:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8029d76:	687b      	ldr	r3, [r7, #4]
 8029d78:	699b      	ldr	r3, [r3, #24]
 8029d7a:	2b00      	cmp	r3, #0
 8029d7c:	d002      	beq.n	8029d84 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8029d7e:	687b      	ldr	r3, [r7, #4]
 8029d80:	699b      	ldr	r3, [r3, #24]
 8029d82:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8029d84:	69fb      	ldr	r3, [r7, #28]
 8029d86:	2b00      	cmp	r3, #0
 8029d88:	d008      	beq.n	8029d9c <osThreadNew+0x6e>
 8029d8a:	69fb      	ldr	r3, [r7, #28]
 8029d8c:	2b38      	cmp	r3, #56	; 0x38
 8029d8e:	d805      	bhi.n	8029d9c <osThreadNew+0x6e>
 8029d90:	687b      	ldr	r3, [r7, #4]
 8029d92:	685b      	ldr	r3, [r3, #4]
 8029d94:	f003 0301 	and.w	r3, r3, #1
 8029d98:	2b00      	cmp	r3, #0
 8029d9a:	d001      	beq.n	8029da0 <osThreadNew+0x72>
        return (NULL);
 8029d9c:	2300      	movs	r3, #0
 8029d9e:	e054      	b.n	8029e4a <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8029da0:	687b      	ldr	r3, [r7, #4]
 8029da2:	695b      	ldr	r3, [r3, #20]
 8029da4:	2b00      	cmp	r3, #0
 8029da6:	d003      	beq.n	8029db0 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8029da8:	687b      	ldr	r3, [r7, #4]
 8029daa:	695b      	ldr	r3, [r3, #20]
 8029dac:	089b      	lsrs	r3, r3, #2
 8029dae:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8029db0:	687b      	ldr	r3, [r7, #4]
 8029db2:	689b      	ldr	r3, [r3, #8]
 8029db4:	2b00      	cmp	r3, #0
 8029db6:	d00e      	beq.n	8029dd6 <osThreadNew+0xa8>
 8029db8:	687b      	ldr	r3, [r7, #4]
 8029dba:	68db      	ldr	r3, [r3, #12]
 8029dbc:	2bcb      	cmp	r3, #203	; 0xcb
 8029dbe:	d90a      	bls.n	8029dd6 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8029dc0:	687b      	ldr	r3, [r7, #4]
 8029dc2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8029dc4:	2b00      	cmp	r3, #0
 8029dc6:	d006      	beq.n	8029dd6 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8029dc8:	687b      	ldr	r3, [r7, #4]
 8029dca:	695b      	ldr	r3, [r3, #20]
 8029dcc:	2b00      	cmp	r3, #0
 8029dce:	d002      	beq.n	8029dd6 <osThreadNew+0xa8>
        mem = 1;
 8029dd0:	2301      	movs	r3, #1
 8029dd2:	61bb      	str	r3, [r7, #24]
 8029dd4:	e010      	b.n	8029df8 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8029dd6:	687b      	ldr	r3, [r7, #4]
 8029dd8:	689b      	ldr	r3, [r3, #8]
 8029dda:	2b00      	cmp	r3, #0
 8029ddc:	d10c      	bne.n	8029df8 <osThreadNew+0xca>
 8029dde:	687b      	ldr	r3, [r7, #4]
 8029de0:	68db      	ldr	r3, [r3, #12]
 8029de2:	2b00      	cmp	r3, #0
 8029de4:	d108      	bne.n	8029df8 <osThreadNew+0xca>
 8029de6:	687b      	ldr	r3, [r7, #4]
 8029de8:	691b      	ldr	r3, [r3, #16]
 8029dea:	2b00      	cmp	r3, #0
 8029dec:	d104      	bne.n	8029df8 <osThreadNew+0xca>
          mem = 0;
 8029dee:	2300      	movs	r3, #0
 8029df0:	61bb      	str	r3, [r7, #24]
 8029df2:	e001      	b.n	8029df8 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8029df4:	2300      	movs	r3, #0
 8029df6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8029df8:	69bb      	ldr	r3, [r7, #24]
 8029dfa:	2b01      	cmp	r3, #1
 8029dfc:	d110      	bne.n	8029e20 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8029dfe:	687b      	ldr	r3, [r7, #4]
 8029e00:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8029e02:	687a      	ldr	r2, [r7, #4]
 8029e04:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8029e06:	9202      	str	r2, [sp, #8]
 8029e08:	9301      	str	r3, [sp, #4]
 8029e0a:	69fb      	ldr	r3, [r7, #28]
 8029e0c:	9300      	str	r3, [sp, #0]
 8029e0e:	68bb      	ldr	r3, [r7, #8]
 8029e10:	6a3a      	ldr	r2, [r7, #32]
 8029e12:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8029e14:	68f8      	ldr	r0, [r7, #12]
 8029e16:	f000 ffe1 	bl	802addc <xTaskCreateStatic>
 8029e1a:	4603      	mov	r3, r0
 8029e1c:	613b      	str	r3, [r7, #16]
 8029e1e:	e013      	b.n	8029e48 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8029e20:	69bb      	ldr	r3, [r7, #24]
 8029e22:	2b00      	cmp	r3, #0
 8029e24:	d110      	bne.n	8029e48 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8029e26:	6a3b      	ldr	r3, [r7, #32]
 8029e28:	b29a      	uxth	r2, r3
 8029e2a:	f107 0310 	add.w	r3, r7, #16
 8029e2e:	9301      	str	r3, [sp, #4]
 8029e30:	69fb      	ldr	r3, [r7, #28]
 8029e32:	9300      	str	r3, [sp, #0]
 8029e34:	68bb      	ldr	r3, [r7, #8]
 8029e36:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8029e38:	68f8      	ldr	r0, [r7, #12]
 8029e3a:	f001 f82c 	bl	802ae96 <xTaskCreate>
 8029e3e:	4603      	mov	r3, r0
 8029e40:	2b01      	cmp	r3, #1
 8029e42:	d001      	beq.n	8029e48 <osThreadNew+0x11a>
            hTask = NULL;
 8029e44:	2300      	movs	r3, #0
 8029e46:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8029e48:	693b      	ldr	r3, [r7, #16]
}
 8029e4a:	4618      	mov	r0, r3
 8029e4c:	3728      	adds	r7, #40	; 0x28
 8029e4e:	46bd      	mov	sp, r7
 8029e50:	bd80      	pop	{r7, pc}

08029e52 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8029e52:	b580      	push	{r7, lr}
 8029e54:	b084      	sub	sp, #16
 8029e56:	af00      	add	r7, sp, #0
 8029e58:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8029e5a:	f3ef 8305 	mrs	r3, IPSR
 8029e5e:	60bb      	str	r3, [r7, #8]
  return(result);
 8029e60:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8029e62:	2b00      	cmp	r3, #0
 8029e64:	d003      	beq.n	8029e6e <osDelay+0x1c>
    stat = osErrorISR;
 8029e66:	f06f 0305 	mvn.w	r3, #5
 8029e6a:	60fb      	str	r3, [r7, #12]
 8029e6c:	e007      	b.n	8029e7e <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8029e6e:	2300      	movs	r3, #0
 8029e70:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8029e72:	687b      	ldr	r3, [r7, #4]
 8029e74:	2b00      	cmp	r3, #0
 8029e76:	d002      	beq.n	8029e7e <osDelay+0x2c>
      vTaskDelay(ticks);
 8029e78:	6878      	ldr	r0, [r7, #4]
 8029e7a:	f001 fa05 	bl	802b288 <vTaskDelay>
    }
  }

  return (stat);
 8029e7e:	68fb      	ldr	r3, [r7, #12]
}
 8029e80:	4618      	mov	r0, r3
 8029e82:	3710      	adds	r7, #16
 8029e84:	46bd      	mov	sp, r7
 8029e86:	bd80      	pop	{r7, pc}

08029e88 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 8029e88:	b580      	push	{r7, lr}
 8029e8a:	b086      	sub	sp, #24
 8029e8c:	af00      	add	r7, sp, #0
 8029e8e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8029e90:	f3ef 8305 	mrs	r3, IPSR
 8029e94:	60fb      	str	r3, [r7, #12]
  return(result);
 8029e96:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 8029e98:	2b00      	cmp	r3, #0
 8029e9a:	d003      	beq.n	8029ea4 <osDelayUntil+0x1c>
    stat = osErrorISR;
 8029e9c:	f06f 0305 	mvn.w	r3, #5
 8029ea0:	617b      	str	r3, [r7, #20]
 8029ea2:	e019      	b.n	8029ed8 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 8029ea4:	2300      	movs	r3, #0
 8029ea6:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 8029ea8:	f001 fb58 	bl	802b55c <xTaskGetTickCount>
 8029eac:	4603      	mov	r3, r0
 8029eae:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 8029eb0:	68bb      	ldr	r3, [r7, #8]
 8029eb2:	687a      	ldr	r2, [r7, #4]
 8029eb4:	1ad3      	subs	r3, r2, r3
 8029eb6:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 8029eb8:	693b      	ldr	r3, [r7, #16]
 8029eba:	2b00      	cmp	r3, #0
 8029ebc:	d009      	beq.n	8029ed2 <osDelayUntil+0x4a>
 8029ebe:	693b      	ldr	r3, [r7, #16]
 8029ec0:	2b00      	cmp	r3, #0
 8029ec2:	db06      	blt.n	8029ed2 <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 8029ec4:	f107 0308 	add.w	r3, r7, #8
 8029ec8:	6939      	ldr	r1, [r7, #16]
 8029eca:	4618      	mov	r0, r3
 8029ecc:	f001 f95c 	bl	802b188 <vTaskDelayUntil>
 8029ed0:	e002      	b.n	8029ed8 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 8029ed2:	f06f 0303 	mvn.w	r3, #3
 8029ed6:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8029ed8:	697b      	ldr	r3, [r7, #20]
}
 8029eda:	4618      	mov	r0, r3
 8029edc:	3718      	adds	r7, #24
 8029ede:	46bd      	mov	sp, r7
 8029ee0:	bd80      	pop	{r7, pc}
	...

08029ee4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8029ee4:	b480      	push	{r7}
 8029ee6:	b085      	sub	sp, #20
 8029ee8:	af00      	add	r7, sp, #0
 8029eea:	60f8      	str	r0, [r7, #12]
 8029eec:	60b9      	str	r1, [r7, #8]
 8029eee:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8029ef0:	68fb      	ldr	r3, [r7, #12]
 8029ef2:	4a07      	ldr	r2, [pc, #28]	; (8029f10 <vApplicationGetIdleTaskMemory+0x2c>)
 8029ef4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8029ef6:	68bb      	ldr	r3, [r7, #8]
 8029ef8:	4a06      	ldr	r2, [pc, #24]	; (8029f14 <vApplicationGetIdleTaskMemory+0x30>)
 8029efa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8029efc:	687b      	ldr	r3, [r7, #4]
 8029efe:	2280      	movs	r2, #128	; 0x80
 8029f00:	601a      	str	r2, [r3, #0]
}
 8029f02:	bf00      	nop
 8029f04:	3714      	adds	r7, #20
 8029f06:	46bd      	mov	sp, r7
 8029f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029f0c:	4770      	bx	lr
 8029f0e:	bf00      	nop
 8029f10:	20001944 	.word	0x20001944
 8029f14:	20001a10 	.word	0x20001a10

08029f18 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8029f18:	b480      	push	{r7}
 8029f1a:	b085      	sub	sp, #20
 8029f1c:	af00      	add	r7, sp, #0
 8029f1e:	60f8      	str	r0, [r7, #12]
 8029f20:	60b9      	str	r1, [r7, #8]
 8029f22:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8029f24:	68fb      	ldr	r3, [r7, #12]
 8029f26:	4a07      	ldr	r2, [pc, #28]	; (8029f44 <vApplicationGetTimerTaskMemory+0x2c>)
 8029f28:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8029f2a:	68bb      	ldr	r3, [r7, #8]
 8029f2c:	4a06      	ldr	r2, [pc, #24]	; (8029f48 <vApplicationGetTimerTaskMemory+0x30>)
 8029f2e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8029f30:	687b      	ldr	r3, [r7, #4]
 8029f32:	f44f 7280 	mov.w	r2, #256	; 0x100
 8029f36:	601a      	str	r2, [r3, #0]
}
 8029f38:	bf00      	nop
 8029f3a:	3714      	adds	r7, #20
 8029f3c:	46bd      	mov	sp, r7
 8029f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029f42:	4770      	bx	lr
 8029f44:	20001c10 	.word	0x20001c10
 8029f48:	20001cdc 	.word	0x20001cdc

08029f4c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8029f4c:	b480      	push	{r7}
 8029f4e:	b083      	sub	sp, #12
 8029f50:	af00      	add	r7, sp, #0
 8029f52:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8029f54:	687b      	ldr	r3, [r7, #4]
 8029f56:	f103 0208 	add.w	r2, r3, #8
 8029f5a:	687b      	ldr	r3, [r7, #4]
 8029f5c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8029f5e:	687b      	ldr	r3, [r7, #4]
 8029f60:	f04f 32ff 	mov.w	r2, #4294967295
 8029f64:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8029f66:	687b      	ldr	r3, [r7, #4]
 8029f68:	f103 0208 	add.w	r2, r3, #8
 8029f6c:	687b      	ldr	r3, [r7, #4]
 8029f6e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8029f70:	687b      	ldr	r3, [r7, #4]
 8029f72:	f103 0208 	add.w	r2, r3, #8
 8029f76:	687b      	ldr	r3, [r7, #4]
 8029f78:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8029f7a:	687b      	ldr	r3, [r7, #4]
 8029f7c:	2200      	movs	r2, #0
 8029f7e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8029f80:	bf00      	nop
 8029f82:	370c      	adds	r7, #12
 8029f84:	46bd      	mov	sp, r7
 8029f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029f8a:	4770      	bx	lr

08029f8c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8029f8c:	b480      	push	{r7}
 8029f8e:	b083      	sub	sp, #12
 8029f90:	af00      	add	r7, sp, #0
 8029f92:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8029f94:	687b      	ldr	r3, [r7, #4]
 8029f96:	2200      	movs	r2, #0
 8029f98:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8029f9a:	bf00      	nop
 8029f9c:	370c      	adds	r7, #12
 8029f9e:	46bd      	mov	sp, r7
 8029fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029fa4:	4770      	bx	lr

08029fa6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8029fa6:	b480      	push	{r7}
 8029fa8:	b085      	sub	sp, #20
 8029faa:	af00      	add	r7, sp, #0
 8029fac:	6078      	str	r0, [r7, #4]
 8029fae:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8029fb0:	687b      	ldr	r3, [r7, #4]
 8029fb2:	685b      	ldr	r3, [r3, #4]
 8029fb4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8029fb6:	683b      	ldr	r3, [r7, #0]
 8029fb8:	68fa      	ldr	r2, [r7, #12]
 8029fba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8029fbc:	68fb      	ldr	r3, [r7, #12]
 8029fbe:	689a      	ldr	r2, [r3, #8]
 8029fc0:	683b      	ldr	r3, [r7, #0]
 8029fc2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8029fc4:	68fb      	ldr	r3, [r7, #12]
 8029fc6:	689b      	ldr	r3, [r3, #8]
 8029fc8:	683a      	ldr	r2, [r7, #0]
 8029fca:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8029fcc:	68fb      	ldr	r3, [r7, #12]
 8029fce:	683a      	ldr	r2, [r7, #0]
 8029fd0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8029fd2:	683b      	ldr	r3, [r7, #0]
 8029fd4:	687a      	ldr	r2, [r7, #4]
 8029fd6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8029fd8:	687b      	ldr	r3, [r7, #4]
 8029fda:	681b      	ldr	r3, [r3, #0]
 8029fdc:	1c5a      	adds	r2, r3, #1
 8029fde:	687b      	ldr	r3, [r7, #4]
 8029fe0:	601a      	str	r2, [r3, #0]
}
 8029fe2:	bf00      	nop
 8029fe4:	3714      	adds	r7, #20
 8029fe6:	46bd      	mov	sp, r7
 8029fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029fec:	4770      	bx	lr

08029fee <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8029fee:	b480      	push	{r7}
 8029ff0:	b085      	sub	sp, #20
 8029ff2:	af00      	add	r7, sp, #0
 8029ff4:	6078      	str	r0, [r7, #4]
 8029ff6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8029ff8:	683b      	ldr	r3, [r7, #0]
 8029ffa:	681b      	ldr	r3, [r3, #0]
 8029ffc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8029ffe:	68bb      	ldr	r3, [r7, #8]
 802a000:	f1b3 3fff 	cmp.w	r3, #4294967295
 802a004:	d103      	bne.n	802a00e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 802a006:	687b      	ldr	r3, [r7, #4]
 802a008:	691b      	ldr	r3, [r3, #16]
 802a00a:	60fb      	str	r3, [r7, #12]
 802a00c:	e00c      	b.n	802a028 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 802a00e:	687b      	ldr	r3, [r7, #4]
 802a010:	3308      	adds	r3, #8
 802a012:	60fb      	str	r3, [r7, #12]
 802a014:	e002      	b.n	802a01c <vListInsert+0x2e>
 802a016:	68fb      	ldr	r3, [r7, #12]
 802a018:	685b      	ldr	r3, [r3, #4]
 802a01a:	60fb      	str	r3, [r7, #12]
 802a01c:	68fb      	ldr	r3, [r7, #12]
 802a01e:	685b      	ldr	r3, [r3, #4]
 802a020:	681b      	ldr	r3, [r3, #0]
 802a022:	68ba      	ldr	r2, [r7, #8]
 802a024:	429a      	cmp	r2, r3
 802a026:	d2f6      	bcs.n	802a016 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 802a028:	68fb      	ldr	r3, [r7, #12]
 802a02a:	685a      	ldr	r2, [r3, #4]
 802a02c:	683b      	ldr	r3, [r7, #0]
 802a02e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 802a030:	683b      	ldr	r3, [r7, #0]
 802a032:	685b      	ldr	r3, [r3, #4]
 802a034:	683a      	ldr	r2, [r7, #0]
 802a036:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 802a038:	683b      	ldr	r3, [r7, #0]
 802a03a:	68fa      	ldr	r2, [r7, #12]
 802a03c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 802a03e:	68fb      	ldr	r3, [r7, #12]
 802a040:	683a      	ldr	r2, [r7, #0]
 802a042:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 802a044:	683b      	ldr	r3, [r7, #0]
 802a046:	687a      	ldr	r2, [r7, #4]
 802a048:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 802a04a:	687b      	ldr	r3, [r7, #4]
 802a04c:	681b      	ldr	r3, [r3, #0]
 802a04e:	1c5a      	adds	r2, r3, #1
 802a050:	687b      	ldr	r3, [r7, #4]
 802a052:	601a      	str	r2, [r3, #0]
}
 802a054:	bf00      	nop
 802a056:	3714      	adds	r7, #20
 802a058:	46bd      	mov	sp, r7
 802a05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a05e:	4770      	bx	lr

0802a060 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 802a060:	b480      	push	{r7}
 802a062:	b085      	sub	sp, #20
 802a064:	af00      	add	r7, sp, #0
 802a066:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 802a068:	687b      	ldr	r3, [r7, #4]
 802a06a:	691b      	ldr	r3, [r3, #16]
 802a06c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 802a06e:	687b      	ldr	r3, [r7, #4]
 802a070:	685b      	ldr	r3, [r3, #4]
 802a072:	687a      	ldr	r2, [r7, #4]
 802a074:	6892      	ldr	r2, [r2, #8]
 802a076:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 802a078:	687b      	ldr	r3, [r7, #4]
 802a07a:	689b      	ldr	r3, [r3, #8]
 802a07c:	687a      	ldr	r2, [r7, #4]
 802a07e:	6852      	ldr	r2, [r2, #4]
 802a080:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 802a082:	68fb      	ldr	r3, [r7, #12]
 802a084:	685b      	ldr	r3, [r3, #4]
 802a086:	687a      	ldr	r2, [r7, #4]
 802a088:	429a      	cmp	r2, r3
 802a08a:	d103      	bne.n	802a094 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 802a08c:	687b      	ldr	r3, [r7, #4]
 802a08e:	689a      	ldr	r2, [r3, #8]
 802a090:	68fb      	ldr	r3, [r7, #12]
 802a092:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 802a094:	687b      	ldr	r3, [r7, #4]
 802a096:	2200      	movs	r2, #0
 802a098:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 802a09a:	68fb      	ldr	r3, [r7, #12]
 802a09c:	681b      	ldr	r3, [r3, #0]
 802a09e:	1e5a      	subs	r2, r3, #1
 802a0a0:	68fb      	ldr	r3, [r7, #12]
 802a0a2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 802a0a4:	68fb      	ldr	r3, [r7, #12]
 802a0a6:	681b      	ldr	r3, [r3, #0]
}
 802a0a8:	4618      	mov	r0, r3
 802a0aa:	3714      	adds	r7, #20
 802a0ac:	46bd      	mov	sp, r7
 802a0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a0b2:	4770      	bx	lr

0802a0b4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 802a0b4:	b580      	push	{r7, lr}
 802a0b6:	b084      	sub	sp, #16
 802a0b8:	af00      	add	r7, sp, #0
 802a0ba:	6078      	str	r0, [r7, #4]
 802a0bc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 802a0be:	687b      	ldr	r3, [r7, #4]
 802a0c0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 802a0c2:	68fb      	ldr	r3, [r7, #12]
 802a0c4:	2b00      	cmp	r3, #0
 802a0c6:	d10a      	bne.n	802a0de <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 802a0c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 802a0cc:	f383 8811 	msr	BASEPRI, r3
 802a0d0:	f3bf 8f6f 	isb	sy
 802a0d4:	f3bf 8f4f 	dsb	sy
 802a0d8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 802a0da:	bf00      	nop
 802a0dc:	e7fe      	b.n	802a0dc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 802a0de:	f002 fb49 	bl	802c774 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 802a0e2:	68fb      	ldr	r3, [r7, #12]
 802a0e4:	681a      	ldr	r2, [r3, #0]
 802a0e6:	68fb      	ldr	r3, [r7, #12]
 802a0e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802a0ea:	68f9      	ldr	r1, [r7, #12]
 802a0ec:	6c09      	ldr	r1, [r1, #64]	; 0x40
 802a0ee:	fb01 f303 	mul.w	r3, r1, r3
 802a0f2:	441a      	add	r2, r3
 802a0f4:	68fb      	ldr	r3, [r7, #12]
 802a0f6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 802a0f8:	68fb      	ldr	r3, [r7, #12]
 802a0fa:	2200      	movs	r2, #0
 802a0fc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 802a0fe:	68fb      	ldr	r3, [r7, #12]
 802a100:	681a      	ldr	r2, [r3, #0]
 802a102:	68fb      	ldr	r3, [r7, #12]
 802a104:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 802a106:	68fb      	ldr	r3, [r7, #12]
 802a108:	681a      	ldr	r2, [r3, #0]
 802a10a:	68fb      	ldr	r3, [r7, #12]
 802a10c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802a10e:	3b01      	subs	r3, #1
 802a110:	68f9      	ldr	r1, [r7, #12]
 802a112:	6c09      	ldr	r1, [r1, #64]	; 0x40
 802a114:	fb01 f303 	mul.w	r3, r1, r3
 802a118:	441a      	add	r2, r3
 802a11a:	68fb      	ldr	r3, [r7, #12]
 802a11c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 802a11e:	68fb      	ldr	r3, [r7, #12]
 802a120:	22ff      	movs	r2, #255	; 0xff
 802a122:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 802a126:	68fb      	ldr	r3, [r7, #12]
 802a128:	22ff      	movs	r2, #255	; 0xff
 802a12a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 802a12e:	683b      	ldr	r3, [r7, #0]
 802a130:	2b00      	cmp	r3, #0
 802a132:	d114      	bne.n	802a15e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 802a134:	68fb      	ldr	r3, [r7, #12]
 802a136:	691b      	ldr	r3, [r3, #16]
 802a138:	2b00      	cmp	r3, #0
 802a13a:	d01a      	beq.n	802a172 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 802a13c:	68fb      	ldr	r3, [r7, #12]
 802a13e:	3310      	adds	r3, #16
 802a140:	4618      	mov	r0, r3
 802a142:	f001 fbb5 	bl	802b8b0 <xTaskRemoveFromEventList>
 802a146:	4603      	mov	r3, r0
 802a148:	2b00      	cmp	r3, #0
 802a14a:	d012      	beq.n	802a172 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 802a14c:	4b0c      	ldr	r3, [pc, #48]	; (802a180 <xQueueGenericReset+0xcc>)
 802a14e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 802a152:	601a      	str	r2, [r3, #0]
 802a154:	f3bf 8f4f 	dsb	sy
 802a158:	f3bf 8f6f 	isb	sy
 802a15c:	e009      	b.n	802a172 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 802a15e:	68fb      	ldr	r3, [r7, #12]
 802a160:	3310      	adds	r3, #16
 802a162:	4618      	mov	r0, r3
 802a164:	f7ff fef2 	bl	8029f4c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 802a168:	68fb      	ldr	r3, [r7, #12]
 802a16a:	3324      	adds	r3, #36	; 0x24
 802a16c:	4618      	mov	r0, r3
 802a16e:	f7ff feed 	bl	8029f4c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 802a172:	f002 fb2f 	bl	802c7d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 802a176:	2301      	movs	r3, #1
}
 802a178:	4618      	mov	r0, r3
 802a17a:	3710      	adds	r7, #16
 802a17c:	46bd      	mov	sp, r7
 802a17e:	bd80      	pop	{r7, pc}
 802a180:	e000ed04 	.word	0xe000ed04

0802a184 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 802a184:	b580      	push	{r7, lr}
 802a186:	b08e      	sub	sp, #56	; 0x38
 802a188:	af02      	add	r7, sp, #8
 802a18a:	60f8      	str	r0, [r7, #12]
 802a18c:	60b9      	str	r1, [r7, #8]
 802a18e:	607a      	str	r2, [r7, #4]
 802a190:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 802a192:	68fb      	ldr	r3, [r7, #12]
 802a194:	2b00      	cmp	r3, #0
 802a196:	d10a      	bne.n	802a1ae <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 802a198:	f04f 0350 	mov.w	r3, #80	; 0x50
 802a19c:	f383 8811 	msr	BASEPRI, r3
 802a1a0:	f3bf 8f6f 	isb	sy
 802a1a4:	f3bf 8f4f 	dsb	sy
 802a1a8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 802a1aa:	bf00      	nop
 802a1ac:	e7fe      	b.n	802a1ac <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 802a1ae:	683b      	ldr	r3, [r7, #0]
 802a1b0:	2b00      	cmp	r3, #0
 802a1b2:	d10a      	bne.n	802a1ca <xQueueGenericCreateStatic+0x46>
	__asm volatile
 802a1b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 802a1b8:	f383 8811 	msr	BASEPRI, r3
 802a1bc:	f3bf 8f6f 	isb	sy
 802a1c0:	f3bf 8f4f 	dsb	sy
 802a1c4:	627b      	str	r3, [r7, #36]	; 0x24
}
 802a1c6:	bf00      	nop
 802a1c8:	e7fe      	b.n	802a1c8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 802a1ca:	687b      	ldr	r3, [r7, #4]
 802a1cc:	2b00      	cmp	r3, #0
 802a1ce:	d002      	beq.n	802a1d6 <xQueueGenericCreateStatic+0x52>
 802a1d0:	68bb      	ldr	r3, [r7, #8]
 802a1d2:	2b00      	cmp	r3, #0
 802a1d4:	d001      	beq.n	802a1da <xQueueGenericCreateStatic+0x56>
 802a1d6:	2301      	movs	r3, #1
 802a1d8:	e000      	b.n	802a1dc <xQueueGenericCreateStatic+0x58>
 802a1da:	2300      	movs	r3, #0
 802a1dc:	2b00      	cmp	r3, #0
 802a1de:	d10a      	bne.n	802a1f6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 802a1e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 802a1e4:	f383 8811 	msr	BASEPRI, r3
 802a1e8:	f3bf 8f6f 	isb	sy
 802a1ec:	f3bf 8f4f 	dsb	sy
 802a1f0:	623b      	str	r3, [r7, #32]
}
 802a1f2:	bf00      	nop
 802a1f4:	e7fe      	b.n	802a1f4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 802a1f6:	687b      	ldr	r3, [r7, #4]
 802a1f8:	2b00      	cmp	r3, #0
 802a1fa:	d102      	bne.n	802a202 <xQueueGenericCreateStatic+0x7e>
 802a1fc:	68bb      	ldr	r3, [r7, #8]
 802a1fe:	2b00      	cmp	r3, #0
 802a200:	d101      	bne.n	802a206 <xQueueGenericCreateStatic+0x82>
 802a202:	2301      	movs	r3, #1
 802a204:	e000      	b.n	802a208 <xQueueGenericCreateStatic+0x84>
 802a206:	2300      	movs	r3, #0
 802a208:	2b00      	cmp	r3, #0
 802a20a:	d10a      	bne.n	802a222 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 802a20c:	f04f 0350 	mov.w	r3, #80	; 0x50
 802a210:	f383 8811 	msr	BASEPRI, r3
 802a214:	f3bf 8f6f 	isb	sy
 802a218:	f3bf 8f4f 	dsb	sy
 802a21c:	61fb      	str	r3, [r7, #28]
}
 802a21e:	bf00      	nop
 802a220:	e7fe      	b.n	802a220 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 802a222:	2350      	movs	r3, #80	; 0x50
 802a224:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 802a226:	697b      	ldr	r3, [r7, #20]
 802a228:	2b50      	cmp	r3, #80	; 0x50
 802a22a:	d00a      	beq.n	802a242 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 802a22c:	f04f 0350 	mov.w	r3, #80	; 0x50
 802a230:	f383 8811 	msr	BASEPRI, r3
 802a234:	f3bf 8f6f 	isb	sy
 802a238:	f3bf 8f4f 	dsb	sy
 802a23c:	61bb      	str	r3, [r7, #24]
}
 802a23e:	bf00      	nop
 802a240:	e7fe      	b.n	802a240 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 802a242:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 802a244:	683b      	ldr	r3, [r7, #0]
 802a246:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 802a248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802a24a:	2b00      	cmp	r3, #0
 802a24c:	d00d      	beq.n	802a26a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 802a24e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802a250:	2201      	movs	r2, #1
 802a252:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 802a256:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 802a25a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802a25c:	9300      	str	r3, [sp, #0]
 802a25e:	4613      	mov	r3, r2
 802a260:	687a      	ldr	r2, [r7, #4]
 802a262:	68b9      	ldr	r1, [r7, #8]
 802a264:	68f8      	ldr	r0, [r7, #12]
 802a266:	f000 f83f 	bl	802a2e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 802a26a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 802a26c:	4618      	mov	r0, r3
 802a26e:	3730      	adds	r7, #48	; 0x30
 802a270:	46bd      	mov	sp, r7
 802a272:	bd80      	pop	{r7, pc}

0802a274 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 802a274:	b580      	push	{r7, lr}
 802a276:	b08a      	sub	sp, #40	; 0x28
 802a278:	af02      	add	r7, sp, #8
 802a27a:	60f8      	str	r0, [r7, #12]
 802a27c:	60b9      	str	r1, [r7, #8]
 802a27e:	4613      	mov	r3, r2
 802a280:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 802a282:	68fb      	ldr	r3, [r7, #12]
 802a284:	2b00      	cmp	r3, #0
 802a286:	d10a      	bne.n	802a29e <xQueueGenericCreate+0x2a>
	__asm volatile
 802a288:	f04f 0350 	mov.w	r3, #80	; 0x50
 802a28c:	f383 8811 	msr	BASEPRI, r3
 802a290:	f3bf 8f6f 	isb	sy
 802a294:	f3bf 8f4f 	dsb	sy
 802a298:	613b      	str	r3, [r7, #16]
}
 802a29a:	bf00      	nop
 802a29c:	e7fe      	b.n	802a29c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 802a29e:	68fb      	ldr	r3, [r7, #12]
 802a2a0:	68ba      	ldr	r2, [r7, #8]
 802a2a2:	fb02 f303 	mul.w	r3, r2, r3
 802a2a6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 802a2a8:	69fb      	ldr	r3, [r7, #28]
 802a2aa:	3350      	adds	r3, #80	; 0x50
 802a2ac:	4618      	mov	r0, r3
 802a2ae:	f002 fb83 	bl	802c9b8 <pvPortMalloc>
 802a2b2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 802a2b4:	69bb      	ldr	r3, [r7, #24]
 802a2b6:	2b00      	cmp	r3, #0
 802a2b8:	d011      	beq.n	802a2de <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 802a2ba:	69bb      	ldr	r3, [r7, #24]
 802a2bc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 802a2be:	697b      	ldr	r3, [r7, #20]
 802a2c0:	3350      	adds	r3, #80	; 0x50
 802a2c2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 802a2c4:	69bb      	ldr	r3, [r7, #24]
 802a2c6:	2200      	movs	r2, #0
 802a2c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 802a2cc:	79fa      	ldrb	r2, [r7, #7]
 802a2ce:	69bb      	ldr	r3, [r7, #24]
 802a2d0:	9300      	str	r3, [sp, #0]
 802a2d2:	4613      	mov	r3, r2
 802a2d4:	697a      	ldr	r2, [r7, #20]
 802a2d6:	68b9      	ldr	r1, [r7, #8]
 802a2d8:	68f8      	ldr	r0, [r7, #12]
 802a2da:	f000 f805 	bl	802a2e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 802a2de:	69bb      	ldr	r3, [r7, #24]
	}
 802a2e0:	4618      	mov	r0, r3
 802a2e2:	3720      	adds	r7, #32
 802a2e4:	46bd      	mov	sp, r7
 802a2e6:	bd80      	pop	{r7, pc}

0802a2e8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 802a2e8:	b580      	push	{r7, lr}
 802a2ea:	b084      	sub	sp, #16
 802a2ec:	af00      	add	r7, sp, #0
 802a2ee:	60f8      	str	r0, [r7, #12]
 802a2f0:	60b9      	str	r1, [r7, #8]
 802a2f2:	607a      	str	r2, [r7, #4]
 802a2f4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 802a2f6:	68bb      	ldr	r3, [r7, #8]
 802a2f8:	2b00      	cmp	r3, #0
 802a2fa:	d103      	bne.n	802a304 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 802a2fc:	69bb      	ldr	r3, [r7, #24]
 802a2fe:	69ba      	ldr	r2, [r7, #24]
 802a300:	601a      	str	r2, [r3, #0]
 802a302:	e002      	b.n	802a30a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 802a304:	69bb      	ldr	r3, [r7, #24]
 802a306:	687a      	ldr	r2, [r7, #4]
 802a308:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 802a30a:	69bb      	ldr	r3, [r7, #24]
 802a30c:	68fa      	ldr	r2, [r7, #12]
 802a30e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 802a310:	69bb      	ldr	r3, [r7, #24]
 802a312:	68ba      	ldr	r2, [r7, #8]
 802a314:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 802a316:	2101      	movs	r1, #1
 802a318:	69b8      	ldr	r0, [r7, #24]
 802a31a:	f7ff fecb 	bl	802a0b4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 802a31e:	69bb      	ldr	r3, [r7, #24]
 802a320:	78fa      	ldrb	r2, [r7, #3]
 802a322:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	{
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
 802a326:	78fb      	ldrb	r3, [r7, #3]
 802a328:	68ba      	ldr	r2, [r7, #8]
 802a32a:	68f9      	ldr	r1, [r7, #12]
 802a32c:	2073      	movs	r0, #115	; 0x73
 802a32e:	f003 facb 	bl	802d8c8 <SEGGER_SYSVIEW_RecordU32x3>
}
 802a332:	bf00      	nop
 802a334:	3710      	adds	r7, #16
 802a336:	46bd      	mov	sp, r7
 802a338:	bd80      	pop	{r7, pc}
	...

0802a33c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 802a33c:	b580      	push	{r7, lr}
 802a33e:	b090      	sub	sp, #64	; 0x40
 802a340:	af02      	add	r7, sp, #8
 802a342:	60f8      	str	r0, [r7, #12]
 802a344:	60b9      	str	r1, [r7, #8]
 802a346:	607a      	str	r2, [r7, #4]
 802a348:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 802a34a:	2300      	movs	r3, #0
 802a34c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 802a34e:	68fb      	ldr	r3, [r7, #12]
 802a350:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 802a352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a354:	2b00      	cmp	r3, #0
 802a356:	d10a      	bne.n	802a36e <xQueueGenericSend+0x32>
	__asm volatile
 802a358:	f04f 0350 	mov.w	r3, #80	; 0x50
 802a35c:	f383 8811 	msr	BASEPRI, r3
 802a360:	f3bf 8f6f 	isb	sy
 802a364:	f3bf 8f4f 	dsb	sy
 802a368:	62bb      	str	r3, [r7, #40]	; 0x28
}
 802a36a:	bf00      	nop
 802a36c:	e7fe      	b.n	802a36c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 802a36e:	68bb      	ldr	r3, [r7, #8]
 802a370:	2b00      	cmp	r3, #0
 802a372:	d103      	bne.n	802a37c <xQueueGenericSend+0x40>
 802a374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802a378:	2b00      	cmp	r3, #0
 802a37a:	d101      	bne.n	802a380 <xQueueGenericSend+0x44>
 802a37c:	2301      	movs	r3, #1
 802a37e:	e000      	b.n	802a382 <xQueueGenericSend+0x46>
 802a380:	2300      	movs	r3, #0
 802a382:	2b00      	cmp	r3, #0
 802a384:	d10a      	bne.n	802a39c <xQueueGenericSend+0x60>
	__asm volatile
 802a386:	f04f 0350 	mov.w	r3, #80	; 0x50
 802a38a:	f383 8811 	msr	BASEPRI, r3
 802a38e:	f3bf 8f6f 	isb	sy
 802a392:	f3bf 8f4f 	dsb	sy
 802a396:	627b      	str	r3, [r7, #36]	; 0x24
}
 802a398:	bf00      	nop
 802a39a:	e7fe      	b.n	802a39a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 802a39c:	683b      	ldr	r3, [r7, #0]
 802a39e:	2b02      	cmp	r3, #2
 802a3a0:	d103      	bne.n	802a3aa <xQueueGenericSend+0x6e>
 802a3a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a3a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802a3a6:	2b01      	cmp	r3, #1
 802a3a8:	d101      	bne.n	802a3ae <xQueueGenericSend+0x72>
 802a3aa:	2301      	movs	r3, #1
 802a3ac:	e000      	b.n	802a3b0 <xQueueGenericSend+0x74>
 802a3ae:	2300      	movs	r3, #0
 802a3b0:	2b00      	cmp	r3, #0
 802a3b2:	d10a      	bne.n	802a3ca <xQueueGenericSend+0x8e>
	__asm volatile
 802a3b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 802a3b8:	f383 8811 	msr	BASEPRI, r3
 802a3bc:	f3bf 8f6f 	isb	sy
 802a3c0:	f3bf 8f4f 	dsb	sy
 802a3c4:	623b      	str	r3, [r7, #32]
}
 802a3c6:	bf00      	nop
 802a3c8:	e7fe      	b.n	802a3c8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 802a3ca:	f001 fc6f 	bl	802bcac <xTaskGetSchedulerState>
 802a3ce:	4603      	mov	r3, r0
 802a3d0:	2b00      	cmp	r3, #0
 802a3d2:	d102      	bne.n	802a3da <xQueueGenericSend+0x9e>
 802a3d4:	687b      	ldr	r3, [r7, #4]
 802a3d6:	2b00      	cmp	r3, #0
 802a3d8:	d101      	bne.n	802a3de <xQueueGenericSend+0xa2>
 802a3da:	2301      	movs	r3, #1
 802a3dc:	e000      	b.n	802a3e0 <xQueueGenericSend+0xa4>
 802a3de:	2300      	movs	r3, #0
 802a3e0:	2b00      	cmp	r3, #0
 802a3e2:	d10a      	bne.n	802a3fa <xQueueGenericSend+0xbe>
	__asm volatile
 802a3e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 802a3e8:	f383 8811 	msr	BASEPRI, r3
 802a3ec:	f3bf 8f6f 	isb	sy
 802a3f0:	f3bf 8f4f 	dsb	sy
 802a3f4:	61fb      	str	r3, [r7, #28]
}
 802a3f6:	bf00      	nop
 802a3f8:	e7fe      	b.n	802a3f8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 802a3fa:	f002 f9bb 	bl	802c774 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 802a3fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a400:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 802a402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a404:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802a406:	429a      	cmp	r2, r3
 802a408:	d302      	bcc.n	802a410 <xQueueGenericSend+0xd4>
 802a40a:	683b      	ldr	r3, [r7, #0]
 802a40c:	2b02      	cmp	r3, #2
 802a40e:	d136      	bne.n	802a47e <xQueueGenericSend+0x142>
			{
				traceQUEUE_SEND( pxQueue );
 802a410:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a412:	4618      	mov	r0, r3
 802a414:	f003 ff0a 	bl	802e22c <SEGGER_SYSVIEW_ShrinkId>
 802a418:	68ba      	ldr	r2, [r7, #8]
 802a41a:	6879      	ldr	r1, [r7, #4]
 802a41c:	683b      	ldr	r3, [r7, #0]
 802a41e:	9300      	str	r3, [sp, #0]
 802a420:	460b      	mov	r3, r1
 802a422:	4601      	mov	r1, r0
 802a424:	205a      	movs	r0, #90	; 0x5a
 802a426:	f003 fac5 	bl	802d9b4 <SEGGER_SYSVIEW_RecordU32x4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 802a42a:	683a      	ldr	r2, [r7, #0]
 802a42c:	68b9      	ldr	r1, [r7, #8]
 802a42e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 802a430:	f000 fb5e 	bl	802aaf0 <prvCopyDataToQueue>
 802a434:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 802a436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802a43a:	2b00      	cmp	r3, #0
 802a43c:	d010      	beq.n	802a460 <xQueueGenericSend+0x124>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 802a43e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a440:	3324      	adds	r3, #36	; 0x24
 802a442:	4618      	mov	r0, r3
 802a444:	f001 fa34 	bl	802b8b0 <xTaskRemoveFromEventList>
 802a448:	4603      	mov	r3, r0
 802a44a:	2b00      	cmp	r3, #0
 802a44c:	d013      	beq.n	802a476 <xQueueGenericSend+0x13a>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 802a44e:	4b4d      	ldr	r3, [pc, #308]	; (802a584 <xQueueGenericSend+0x248>)
 802a450:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 802a454:	601a      	str	r2, [r3, #0]
 802a456:	f3bf 8f4f 	dsb	sy
 802a45a:	f3bf 8f6f 	isb	sy
 802a45e:	e00a      	b.n	802a476 <xQueueGenericSend+0x13a>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 802a460:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802a462:	2b00      	cmp	r3, #0
 802a464:	d007      	beq.n	802a476 <xQueueGenericSend+0x13a>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 802a466:	4b47      	ldr	r3, [pc, #284]	; (802a584 <xQueueGenericSend+0x248>)
 802a468:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 802a46c:	601a      	str	r2, [r3, #0]
 802a46e:	f3bf 8f4f 	dsb	sy
 802a472:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 802a476:	f002 f9ad 	bl	802c7d4 <vPortExitCritical>
				return pdPASS;
 802a47a:	2301      	movs	r3, #1
 802a47c:	e07d      	b.n	802a57a <xQueueGenericSend+0x23e>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 802a47e:	687b      	ldr	r3, [r7, #4]
 802a480:	2b00      	cmp	r3, #0
 802a482:	d110      	bne.n	802a4a6 <xQueueGenericSend+0x16a>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 802a484:	f002 f9a6 	bl	802c7d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
 802a488:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a48a:	4618      	mov	r0, r3
 802a48c:	f003 fece 	bl	802e22c <SEGGER_SYSVIEW_ShrinkId>
 802a490:	68ba      	ldr	r2, [r7, #8]
 802a492:	6879      	ldr	r1, [r7, #4]
 802a494:	683b      	ldr	r3, [r7, #0]
 802a496:	9300      	str	r3, [sp, #0]
 802a498:	460b      	mov	r3, r1
 802a49a:	4601      	mov	r1, r0
 802a49c:	205a      	movs	r0, #90	; 0x5a
 802a49e:	f003 fa89 	bl	802d9b4 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_FULL;
 802a4a2:	2300      	movs	r3, #0
 802a4a4:	e069      	b.n	802a57a <xQueueGenericSend+0x23e>
				}
				else if( xEntryTimeSet == pdFALSE )
 802a4a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802a4a8:	2b00      	cmp	r3, #0
 802a4aa:	d106      	bne.n	802a4ba <xQueueGenericSend+0x17e>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 802a4ac:	f107 0314 	add.w	r3, r7, #20
 802a4b0:	4618      	mov	r0, r3
 802a4b2:	f001 fa65 	bl	802b980 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 802a4b6:	2301      	movs	r3, #1
 802a4b8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 802a4ba:	f002 f98b 	bl	802c7d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 802a4be:	f000 ff9d 	bl	802b3fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 802a4c2:	f002 f957 	bl	802c774 <vPortEnterCritical>
 802a4c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a4c8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 802a4cc:	b25b      	sxtb	r3, r3
 802a4ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 802a4d2:	d103      	bne.n	802a4dc <xQueueGenericSend+0x1a0>
 802a4d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a4d6:	2200      	movs	r2, #0
 802a4d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 802a4dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a4de:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 802a4e2:	b25b      	sxtb	r3, r3
 802a4e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 802a4e8:	d103      	bne.n	802a4f2 <xQueueGenericSend+0x1b6>
 802a4ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a4ec:	2200      	movs	r2, #0
 802a4ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 802a4f2:	f002 f96f 	bl	802c7d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 802a4f6:	1d3a      	adds	r2, r7, #4
 802a4f8:	f107 0314 	add.w	r3, r7, #20
 802a4fc:	4611      	mov	r1, r2
 802a4fe:	4618      	mov	r0, r3
 802a500:	f001 fa54 	bl	802b9ac <xTaskCheckForTimeOut>
 802a504:	4603      	mov	r3, r0
 802a506:	2b00      	cmp	r3, #0
 802a508:	d124      	bne.n	802a554 <xQueueGenericSend+0x218>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 802a50a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 802a50c:	f000 fbe8 	bl	802ace0 <prvIsQueueFull>
 802a510:	4603      	mov	r3, r0
 802a512:	2b00      	cmp	r3, #0
 802a514:	d018      	beq.n	802a548 <xQueueGenericSend+0x20c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 802a516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a518:	3310      	adds	r3, #16
 802a51a:	687a      	ldr	r2, [r7, #4]
 802a51c:	4611      	mov	r1, r2
 802a51e:	4618      	mov	r0, r3
 802a520:	f001 f974 	bl	802b80c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 802a524:	6b38      	ldr	r0, [r7, #48]	; 0x30
 802a526:	f000 fb73 	bl	802ac10 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 802a52a:	f000 ff75 	bl	802b418 <xTaskResumeAll>
 802a52e:	4603      	mov	r3, r0
 802a530:	2b00      	cmp	r3, #0
 802a532:	f47f af62 	bne.w	802a3fa <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 802a536:	4b13      	ldr	r3, [pc, #76]	; (802a584 <xQueueGenericSend+0x248>)
 802a538:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 802a53c:	601a      	str	r2, [r3, #0]
 802a53e:	f3bf 8f4f 	dsb	sy
 802a542:	f3bf 8f6f 	isb	sy
 802a546:	e758      	b.n	802a3fa <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 802a548:	6b38      	ldr	r0, [r7, #48]	; 0x30
 802a54a:	f000 fb61 	bl	802ac10 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 802a54e:	f000 ff63 	bl	802b418 <xTaskResumeAll>
 802a552:	e752      	b.n	802a3fa <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 802a554:	6b38      	ldr	r0, [r7, #48]	; 0x30
 802a556:	f000 fb5b 	bl	802ac10 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 802a55a:	f000 ff5d 	bl	802b418 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
 802a55e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a560:	4618      	mov	r0, r3
 802a562:	f003 fe63 	bl	802e22c <SEGGER_SYSVIEW_ShrinkId>
 802a566:	68ba      	ldr	r2, [r7, #8]
 802a568:	6879      	ldr	r1, [r7, #4]
 802a56a:	683b      	ldr	r3, [r7, #0]
 802a56c:	9300      	str	r3, [sp, #0]
 802a56e:	460b      	mov	r3, r1
 802a570:	4601      	mov	r1, r0
 802a572:	205a      	movs	r0, #90	; 0x5a
 802a574:	f003 fa1e 	bl	802d9b4 <SEGGER_SYSVIEW_RecordU32x4>
			return errQUEUE_FULL;
 802a578:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 802a57a:	4618      	mov	r0, r3
 802a57c:	3738      	adds	r7, #56	; 0x38
 802a57e:	46bd      	mov	sp, r7
 802a580:	bd80      	pop	{r7, pc}
 802a582:	bf00      	nop
 802a584:	e000ed04 	.word	0xe000ed04

0802a588 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 802a588:	b580      	push	{r7, lr}
 802a58a:	b090      	sub	sp, #64	; 0x40
 802a58c:	af00      	add	r7, sp, #0
 802a58e:	60f8      	str	r0, [r7, #12]
 802a590:	60b9      	str	r1, [r7, #8]
 802a592:	607a      	str	r2, [r7, #4]
 802a594:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 802a596:	68fb      	ldr	r3, [r7, #12]
 802a598:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 802a59a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802a59c:	2b00      	cmp	r3, #0
 802a59e:	d10a      	bne.n	802a5b6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 802a5a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 802a5a4:	f383 8811 	msr	BASEPRI, r3
 802a5a8:	f3bf 8f6f 	isb	sy
 802a5ac:	f3bf 8f4f 	dsb	sy
 802a5b0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 802a5b2:	bf00      	nop
 802a5b4:	e7fe      	b.n	802a5b4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 802a5b6:	68bb      	ldr	r3, [r7, #8]
 802a5b8:	2b00      	cmp	r3, #0
 802a5ba:	d103      	bne.n	802a5c4 <xQueueGenericSendFromISR+0x3c>
 802a5bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802a5be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802a5c0:	2b00      	cmp	r3, #0
 802a5c2:	d101      	bne.n	802a5c8 <xQueueGenericSendFromISR+0x40>
 802a5c4:	2301      	movs	r3, #1
 802a5c6:	e000      	b.n	802a5ca <xQueueGenericSendFromISR+0x42>
 802a5c8:	2300      	movs	r3, #0
 802a5ca:	2b00      	cmp	r3, #0
 802a5cc:	d10a      	bne.n	802a5e4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 802a5ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 802a5d2:	f383 8811 	msr	BASEPRI, r3
 802a5d6:	f3bf 8f6f 	isb	sy
 802a5da:	f3bf 8f4f 	dsb	sy
 802a5de:	627b      	str	r3, [r7, #36]	; 0x24
}
 802a5e0:	bf00      	nop
 802a5e2:	e7fe      	b.n	802a5e2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 802a5e4:	683b      	ldr	r3, [r7, #0]
 802a5e6:	2b02      	cmp	r3, #2
 802a5e8:	d103      	bne.n	802a5f2 <xQueueGenericSendFromISR+0x6a>
 802a5ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802a5ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802a5ee:	2b01      	cmp	r3, #1
 802a5f0:	d101      	bne.n	802a5f6 <xQueueGenericSendFromISR+0x6e>
 802a5f2:	2301      	movs	r3, #1
 802a5f4:	e000      	b.n	802a5f8 <xQueueGenericSendFromISR+0x70>
 802a5f6:	2300      	movs	r3, #0
 802a5f8:	2b00      	cmp	r3, #0
 802a5fa:	d10a      	bne.n	802a612 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 802a5fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 802a600:	f383 8811 	msr	BASEPRI, r3
 802a604:	f3bf 8f6f 	isb	sy
 802a608:	f3bf 8f4f 	dsb	sy
 802a60c:	623b      	str	r3, [r7, #32]
}
 802a60e:	bf00      	nop
 802a610:	e7fe      	b.n	802a610 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 802a612:	f002 f991 	bl	802c938 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 802a616:	f3ef 8211 	mrs	r2, BASEPRI
 802a61a:	f04f 0350 	mov.w	r3, #80	; 0x50
 802a61e:	f383 8811 	msr	BASEPRI, r3
 802a622:	f3bf 8f6f 	isb	sy
 802a626:	f3bf 8f4f 	dsb	sy
 802a62a:	61fa      	str	r2, [r7, #28]
 802a62c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 802a62e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 802a630:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 802a632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802a634:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 802a636:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802a638:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802a63a:	429a      	cmp	r2, r3
 802a63c:	d302      	bcc.n	802a644 <xQueueGenericSendFromISR+0xbc>
 802a63e:	683b      	ldr	r3, [r7, #0]
 802a640:	2b02      	cmp	r3, #2
 802a642:	d139      	bne.n	802a6b8 <xQueueGenericSendFromISR+0x130>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 802a644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802a646:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 802a64a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 802a64e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802a650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802a652:	62fb      	str	r3, [r7, #44]	; 0x2c

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 802a654:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802a656:	4618      	mov	r0, r3
 802a658:	f003 fde8 	bl	802e22c <SEGGER_SYSVIEW_ShrinkId>
 802a65c:	4601      	mov	r1, r0
 802a65e:	687b      	ldr	r3, [r7, #4]
 802a660:	461a      	mov	r2, r3
 802a662:	2060      	movs	r0, #96	; 0x60
 802a664:	f003 f8d6 	bl	802d814 <SEGGER_SYSVIEW_RecordU32x2>
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 802a668:	683a      	ldr	r2, [r7, #0]
 802a66a:	68b9      	ldr	r1, [r7, #8]
 802a66c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 802a66e:	f000 fa3f 	bl	802aaf0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 802a672:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 802a676:	f1b3 3fff 	cmp.w	r3, #4294967295
 802a67a:	d112      	bne.n	802a6a2 <xQueueGenericSendFromISR+0x11a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 802a67c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802a67e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802a680:	2b00      	cmp	r3, #0
 802a682:	d016      	beq.n	802a6b2 <xQueueGenericSendFromISR+0x12a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 802a684:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802a686:	3324      	adds	r3, #36	; 0x24
 802a688:	4618      	mov	r0, r3
 802a68a:	f001 f911 	bl	802b8b0 <xTaskRemoveFromEventList>
 802a68e:	4603      	mov	r3, r0
 802a690:	2b00      	cmp	r3, #0
 802a692:	d00e      	beq.n	802a6b2 <xQueueGenericSendFromISR+0x12a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 802a694:	687b      	ldr	r3, [r7, #4]
 802a696:	2b00      	cmp	r3, #0
 802a698:	d00b      	beq.n	802a6b2 <xQueueGenericSendFromISR+0x12a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 802a69a:	687b      	ldr	r3, [r7, #4]
 802a69c:	2201      	movs	r2, #1
 802a69e:	601a      	str	r2, [r3, #0]
 802a6a0:	e007      	b.n	802a6b2 <xQueueGenericSendFromISR+0x12a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 802a6a2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 802a6a6:	3301      	adds	r3, #1
 802a6a8:	b2db      	uxtb	r3, r3
 802a6aa:	b25a      	sxtb	r2, r3
 802a6ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802a6ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 802a6b2:	2301      	movs	r3, #1
 802a6b4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 802a6b6:	e00b      	b.n	802a6d0 <xQueueGenericSendFromISR+0x148>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 802a6b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802a6ba:	4618      	mov	r0, r3
 802a6bc:	f003 fdb6 	bl	802e22c <SEGGER_SYSVIEW_ShrinkId>
 802a6c0:	4601      	mov	r1, r0
 802a6c2:	687b      	ldr	r3, [r7, #4]
 802a6c4:	461a      	mov	r2, r3
 802a6c6:	2060      	movs	r0, #96	; 0x60
 802a6c8:	f003 f8a4 	bl	802d814 <SEGGER_SYSVIEW_RecordU32x2>
			xReturn = errQUEUE_FULL;
 802a6cc:	2300      	movs	r3, #0
 802a6ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 802a6d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802a6d2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 802a6d4:	697b      	ldr	r3, [r7, #20]
 802a6d6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 802a6da:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 802a6dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 802a6de:	4618      	mov	r0, r3
 802a6e0:	3740      	adds	r7, #64	; 0x40
 802a6e2:	46bd      	mov	sp, r7
 802a6e4:	bd80      	pop	{r7, pc}
	...

0802a6e8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 802a6e8:	b590      	push	{r4, r7, lr}
 802a6ea:	b08f      	sub	sp, #60	; 0x3c
 802a6ec:	af02      	add	r7, sp, #8
 802a6ee:	60f8      	str	r0, [r7, #12]
 802a6f0:	60b9      	str	r1, [r7, #8]
 802a6f2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 802a6f4:	2300      	movs	r3, #0
 802a6f6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 802a6f8:	68fb      	ldr	r3, [r7, #12]
 802a6fa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 802a6fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802a6fe:	2b00      	cmp	r3, #0
 802a700:	d10a      	bne.n	802a718 <xQueueReceive+0x30>
	__asm volatile
 802a702:	f04f 0350 	mov.w	r3, #80	; 0x50
 802a706:	f383 8811 	msr	BASEPRI, r3
 802a70a:	f3bf 8f6f 	isb	sy
 802a70e:	f3bf 8f4f 	dsb	sy
 802a712:	623b      	str	r3, [r7, #32]
}
 802a714:	bf00      	nop
 802a716:	e7fe      	b.n	802a716 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 802a718:	68bb      	ldr	r3, [r7, #8]
 802a71a:	2b00      	cmp	r3, #0
 802a71c:	d103      	bne.n	802a726 <xQueueReceive+0x3e>
 802a71e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802a720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802a722:	2b00      	cmp	r3, #0
 802a724:	d101      	bne.n	802a72a <xQueueReceive+0x42>
 802a726:	2301      	movs	r3, #1
 802a728:	e000      	b.n	802a72c <xQueueReceive+0x44>
 802a72a:	2300      	movs	r3, #0
 802a72c:	2b00      	cmp	r3, #0
 802a72e:	d10a      	bne.n	802a746 <xQueueReceive+0x5e>
	__asm volatile
 802a730:	f04f 0350 	mov.w	r3, #80	; 0x50
 802a734:	f383 8811 	msr	BASEPRI, r3
 802a738:	f3bf 8f6f 	isb	sy
 802a73c:	f3bf 8f4f 	dsb	sy
 802a740:	61fb      	str	r3, [r7, #28]
}
 802a742:	bf00      	nop
 802a744:	e7fe      	b.n	802a744 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 802a746:	f001 fab1 	bl	802bcac <xTaskGetSchedulerState>
 802a74a:	4603      	mov	r3, r0
 802a74c:	2b00      	cmp	r3, #0
 802a74e:	d102      	bne.n	802a756 <xQueueReceive+0x6e>
 802a750:	687b      	ldr	r3, [r7, #4]
 802a752:	2b00      	cmp	r3, #0
 802a754:	d101      	bne.n	802a75a <xQueueReceive+0x72>
 802a756:	2301      	movs	r3, #1
 802a758:	e000      	b.n	802a75c <xQueueReceive+0x74>
 802a75a:	2300      	movs	r3, #0
 802a75c:	2b00      	cmp	r3, #0
 802a75e:	d10a      	bne.n	802a776 <xQueueReceive+0x8e>
	__asm volatile
 802a760:	f04f 0350 	mov.w	r3, #80	; 0x50
 802a764:	f383 8811 	msr	BASEPRI, r3
 802a768:	f3bf 8f6f 	isb	sy
 802a76c:	f3bf 8f4f 	dsb	sy
 802a770:	61bb      	str	r3, [r7, #24]
}
 802a772:	bf00      	nop
 802a774:	e7fe      	b.n	802a774 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 802a776:	f001 fffd 	bl	802c774 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 802a77a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802a77c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802a77e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 802a780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802a782:	2b00      	cmp	r3, #0
 802a784:	d02f      	beq.n	802a7e6 <xQueueReceive+0xfe>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 802a786:	68b9      	ldr	r1, [r7, #8]
 802a788:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802a78a:	f000 fa1b 	bl	802abc4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
 802a78e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802a790:	4618      	mov	r0, r3
 802a792:	f003 fd4b 	bl	802e22c <SEGGER_SYSVIEW_ShrinkId>
 802a796:	4604      	mov	r4, r0
 802a798:	2000      	movs	r0, #0
 802a79a:	f003 fd47 	bl	802e22c <SEGGER_SYSVIEW_ShrinkId>
 802a79e:	4602      	mov	r2, r0
 802a7a0:	687b      	ldr	r3, [r7, #4]
 802a7a2:	2101      	movs	r1, #1
 802a7a4:	9100      	str	r1, [sp, #0]
 802a7a6:	4621      	mov	r1, r4
 802a7a8:	205c      	movs	r0, #92	; 0x5c
 802a7aa:	f003 f903 	bl	802d9b4 <SEGGER_SYSVIEW_RecordU32x4>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 802a7ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802a7b0:	1e5a      	subs	r2, r3, #1
 802a7b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802a7b4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 802a7b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802a7b8:	691b      	ldr	r3, [r3, #16]
 802a7ba:	2b00      	cmp	r3, #0
 802a7bc:	d00f      	beq.n	802a7de <xQueueReceive+0xf6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 802a7be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802a7c0:	3310      	adds	r3, #16
 802a7c2:	4618      	mov	r0, r3
 802a7c4:	f001 f874 	bl	802b8b0 <xTaskRemoveFromEventList>
 802a7c8:	4603      	mov	r3, r0
 802a7ca:	2b00      	cmp	r3, #0
 802a7cc:	d007      	beq.n	802a7de <xQueueReceive+0xf6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 802a7ce:	4b4d      	ldr	r3, [pc, #308]	; (802a904 <xQueueReceive+0x21c>)
 802a7d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 802a7d4:	601a      	str	r2, [r3, #0]
 802a7d6:	f3bf 8f4f 	dsb	sy
 802a7da:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 802a7de:	f001 fff9 	bl	802c7d4 <vPortExitCritical>
				return pdPASS;
 802a7e2:	2301      	movs	r3, #1
 802a7e4:	e08a      	b.n	802a8fc <xQueueReceive+0x214>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 802a7e6:	687b      	ldr	r3, [r7, #4]
 802a7e8:	2b00      	cmp	r3, #0
 802a7ea:	d113      	bne.n	802a814 <xQueueReceive+0x12c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 802a7ec:	f001 fff2 	bl	802c7d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 802a7f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802a7f2:	4618      	mov	r0, r3
 802a7f4:	f003 fd1a 	bl	802e22c <SEGGER_SYSVIEW_ShrinkId>
 802a7f8:	4604      	mov	r4, r0
 802a7fa:	2000      	movs	r0, #0
 802a7fc:	f003 fd16 	bl	802e22c <SEGGER_SYSVIEW_ShrinkId>
 802a800:	4602      	mov	r2, r0
 802a802:	687b      	ldr	r3, [r7, #4]
 802a804:	2101      	movs	r1, #1
 802a806:	9100      	str	r1, [sp, #0]
 802a808:	4621      	mov	r1, r4
 802a80a:	205c      	movs	r0, #92	; 0x5c
 802a80c:	f003 f8d2 	bl	802d9b4 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_EMPTY;
 802a810:	2300      	movs	r3, #0
 802a812:	e073      	b.n	802a8fc <xQueueReceive+0x214>
				}
				else if( xEntryTimeSet == pdFALSE )
 802a814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802a816:	2b00      	cmp	r3, #0
 802a818:	d106      	bne.n	802a828 <xQueueReceive+0x140>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 802a81a:	f107 0310 	add.w	r3, r7, #16
 802a81e:	4618      	mov	r0, r3
 802a820:	f001 f8ae 	bl	802b980 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 802a824:	2301      	movs	r3, #1
 802a826:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 802a828:	f001 ffd4 	bl	802c7d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 802a82c:	f000 fde6 	bl	802b3fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 802a830:	f001 ffa0 	bl	802c774 <vPortEnterCritical>
 802a834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802a836:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 802a83a:	b25b      	sxtb	r3, r3
 802a83c:	f1b3 3fff 	cmp.w	r3, #4294967295
 802a840:	d103      	bne.n	802a84a <xQueueReceive+0x162>
 802a842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802a844:	2200      	movs	r2, #0
 802a846:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 802a84a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802a84c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 802a850:	b25b      	sxtb	r3, r3
 802a852:	f1b3 3fff 	cmp.w	r3, #4294967295
 802a856:	d103      	bne.n	802a860 <xQueueReceive+0x178>
 802a858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802a85a:	2200      	movs	r2, #0
 802a85c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 802a860:	f001 ffb8 	bl	802c7d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 802a864:	1d3a      	adds	r2, r7, #4
 802a866:	f107 0310 	add.w	r3, r7, #16
 802a86a:	4611      	mov	r1, r2
 802a86c:	4618      	mov	r0, r3
 802a86e:	f001 f89d 	bl	802b9ac <xTaskCheckForTimeOut>
 802a872:	4603      	mov	r3, r0
 802a874:	2b00      	cmp	r3, #0
 802a876:	d124      	bne.n	802a8c2 <xQueueReceive+0x1da>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 802a878:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802a87a:	f000 fa1b 	bl	802acb4 <prvIsQueueEmpty>
 802a87e:	4603      	mov	r3, r0
 802a880:	2b00      	cmp	r3, #0
 802a882:	d018      	beq.n	802a8b6 <xQueueReceive+0x1ce>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 802a884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802a886:	3324      	adds	r3, #36	; 0x24
 802a888:	687a      	ldr	r2, [r7, #4]
 802a88a:	4611      	mov	r1, r2
 802a88c:	4618      	mov	r0, r3
 802a88e:	f000 ffbd 	bl	802b80c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 802a892:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802a894:	f000 f9bc 	bl	802ac10 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 802a898:	f000 fdbe 	bl	802b418 <xTaskResumeAll>
 802a89c:	4603      	mov	r3, r0
 802a89e:	2b00      	cmp	r3, #0
 802a8a0:	f47f af69 	bne.w	802a776 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 802a8a4:	4b17      	ldr	r3, [pc, #92]	; (802a904 <xQueueReceive+0x21c>)
 802a8a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 802a8aa:	601a      	str	r2, [r3, #0]
 802a8ac:	f3bf 8f4f 	dsb	sy
 802a8b0:	f3bf 8f6f 	isb	sy
 802a8b4:	e75f      	b.n	802a776 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 802a8b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802a8b8:	f000 f9aa 	bl	802ac10 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 802a8bc:	f000 fdac 	bl	802b418 <xTaskResumeAll>
 802a8c0:	e759      	b.n	802a776 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 802a8c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802a8c4:	f000 f9a4 	bl	802ac10 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 802a8c8:	f000 fda6 	bl	802b418 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 802a8cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802a8ce:	f000 f9f1 	bl	802acb4 <prvIsQueueEmpty>
 802a8d2:	4603      	mov	r3, r0
 802a8d4:	2b00      	cmp	r3, #0
 802a8d6:	f43f af4e 	beq.w	802a776 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 802a8da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802a8dc:	4618      	mov	r0, r3
 802a8de:	f003 fca5 	bl	802e22c <SEGGER_SYSVIEW_ShrinkId>
 802a8e2:	4604      	mov	r4, r0
 802a8e4:	2000      	movs	r0, #0
 802a8e6:	f003 fca1 	bl	802e22c <SEGGER_SYSVIEW_ShrinkId>
 802a8ea:	4602      	mov	r2, r0
 802a8ec:	687b      	ldr	r3, [r7, #4]
 802a8ee:	2101      	movs	r1, #1
 802a8f0:	9100      	str	r1, [sp, #0]
 802a8f2:	4621      	mov	r1, r4
 802a8f4:	205c      	movs	r0, #92	; 0x5c
 802a8f6:	f003 f85d 	bl	802d9b4 <SEGGER_SYSVIEW_RecordU32x4>
				return errQUEUE_EMPTY;
 802a8fa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 802a8fc:	4618      	mov	r0, r3
 802a8fe:	3734      	adds	r7, #52	; 0x34
 802a900:	46bd      	mov	sp, r7
 802a902:	bd90      	pop	{r4, r7, pc}
 802a904:	e000ed04 	.word	0xe000ed04

0802a908 <xQueuePeek>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 802a908:	b590      	push	{r4, r7, lr}
 802a90a:	b091      	sub	sp, #68	; 0x44
 802a90c:	af02      	add	r7, sp, #8
 802a90e:	60f8      	str	r0, [r7, #12]
 802a910:	60b9      	str	r1, [r7, #8]
 802a912:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 802a914:	2300      	movs	r3, #0
 802a916:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = xQueue;
 802a918:	68fb      	ldr	r3, [r7, #12]
 802a91a:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 802a91c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a91e:	2b00      	cmp	r3, #0
 802a920:	d10a      	bne.n	802a938 <xQueuePeek+0x30>
	__asm volatile
 802a922:	f04f 0350 	mov.w	r3, #80	; 0x50
 802a926:	f383 8811 	msr	BASEPRI, r3
 802a92a:	f3bf 8f6f 	isb	sy
 802a92e:	f3bf 8f4f 	dsb	sy
 802a932:	627b      	str	r3, [r7, #36]	; 0x24
}
 802a934:	bf00      	nop
 802a936:	e7fe      	b.n	802a936 <xQueuePeek+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 802a938:	68bb      	ldr	r3, [r7, #8]
 802a93a:	2b00      	cmp	r3, #0
 802a93c:	d103      	bne.n	802a946 <xQueuePeek+0x3e>
 802a93e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802a942:	2b00      	cmp	r3, #0
 802a944:	d101      	bne.n	802a94a <xQueuePeek+0x42>
 802a946:	2301      	movs	r3, #1
 802a948:	e000      	b.n	802a94c <xQueuePeek+0x44>
 802a94a:	2300      	movs	r3, #0
 802a94c:	2b00      	cmp	r3, #0
 802a94e:	d10a      	bne.n	802a966 <xQueuePeek+0x5e>
	__asm volatile
 802a950:	f04f 0350 	mov.w	r3, #80	; 0x50
 802a954:	f383 8811 	msr	BASEPRI, r3
 802a958:	f3bf 8f6f 	isb	sy
 802a95c:	f3bf 8f4f 	dsb	sy
 802a960:	623b      	str	r3, [r7, #32]
}
 802a962:	bf00      	nop
 802a964:	e7fe      	b.n	802a964 <xQueuePeek+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 802a966:	f001 f9a1 	bl	802bcac <xTaskGetSchedulerState>
 802a96a:	4603      	mov	r3, r0
 802a96c:	2b00      	cmp	r3, #0
 802a96e:	d102      	bne.n	802a976 <xQueuePeek+0x6e>
 802a970:	687b      	ldr	r3, [r7, #4]
 802a972:	2b00      	cmp	r3, #0
 802a974:	d101      	bne.n	802a97a <xQueuePeek+0x72>
 802a976:	2301      	movs	r3, #1
 802a978:	e000      	b.n	802a97c <xQueuePeek+0x74>
 802a97a:	2300      	movs	r3, #0
 802a97c:	2b00      	cmp	r3, #0
 802a97e:	d10a      	bne.n	802a996 <xQueuePeek+0x8e>
	__asm volatile
 802a980:	f04f 0350 	mov.w	r3, #80	; 0x50
 802a984:	f383 8811 	msr	BASEPRI, r3
 802a988:	f3bf 8f6f 	isb	sy
 802a98c:	f3bf 8f4f 	dsb	sy
 802a990:	61fb      	str	r3, [r7, #28]
}
 802a992:	bf00      	nop
 802a994:	e7fe      	b.n	802a994 <xQueuePeek+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 802a996:	f001 feed 	bl	802c774 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 802a99a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a99c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802a99e:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 802a9a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802a9a2:	2b00      	cmp	r3, #0
 802a9a4:	d032      	beq.n	802aa0c <xQueuePeek+0x104>
			{
				/* Remember the read position so it can be reset after the data
				is read from the queue as this function is only peeking the
				data, not removing it. */
				pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
 802a9a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a9a8:	68db      	ldr	r3, [r3, #12]
 802a9aa:	62bb      	str	r3, [r7, #40]	; 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 802a9ac:	68b9      	ldr	r1, [r7, #8]
 802a9ae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 802a9b0:	f000 f908 	bl	802abc4 <prvCopyDataFromQueue>
				traceQUEUE_PEEK( pxQueue );
 802a9b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a9b6:	4618      	mov	r0, r3
 802a9b8:	f003 fc38 	bl	802e22c <SEGGER_SYSVIEW_ShrinkId>
 802a9bc:	4604      	mov	r4, r0
 802a9be:	68bb      	ldr	r3, [r7, #8]
 802a9c0:	4618      	mov	r0, r3
 802a9c2:	f003 fc33 	bl	802e22c <SEGGER_SYSVIEW_ShrinkId>
 802a9c6:	4602      	mov	r2, r0
 802a9c8:	687b      	ldr	r3, [r7, #4]
 802a9ca:	2101      	movs	r1, #1
 802a9cc:	9100      	str	r1, [sp, #0]
 802a9ce:	4621      	mov	r1, r4
 802a9d0:	205c      	movs	r0, #92	; 0x5c
 802a9d2:	f002 ffef 	bl	802d9b4 <SEGGER_SYSVIEW_RecordU32x4>

				/* The data is not being removed, so reset the read pointer. */
				pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
 802a9d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a9d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802a9da:	60da      	str	r2, [r3, #12]

				/* The data is being left in the queue, so see if there are
				any other tasks waiting for the data. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 802a9dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a9de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802a9e0:	2b00      	cmp	r3, #0
 802a9e2:	d00f      	beq.n	802aa04 <xQueuePeek+0xfc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 802a9e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a9e6:	3324      	adds	r3, #36	; 0x24
 802a9e8:	4618      	mov	r0, r3
 802a9ea:	f000 ff61 	bl	802b8b0 <xTaskRemoveFromEventList>
 802a9ee:	4603      	mov	r3, r0
 802a9f0:	2b00      	cmp	r3, #0
 802a9f2:	d007      	beq.n	802aa04 <xQueuePeek+0xfc>
					{
						/* The task waiting has a higher priority than this task. */
						queueYIELD_IF_USING_PREEMPTION();
 802a9f4:	4b3d      	ldr	r3, [pc, #244]	; (802aaec <xQueuePeek+0x1e4>)
 802a9f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 802a9fa:	601a      	str	r2, [r3, #0]
 802a9fc:	f3bf 8f4f 	dsb	sy
 802aa00:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 802aa04:	f001 fee6 	bl	802c7d4 <vPortExitCritical>
				return pdPASS;
 802aa08:	2301      	movs	r3, #1
 802aa0a:	e06a      	b.n	802aae2 <xQueuePeek+0x1da>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 802aa0c:	687b      	ldr	r3, [r7, #4]
 802aa0e:	2b00      	cmp	r3, #0
 802aa10:	d103      	bne.n	802aa1a <xQueuePeek+0x112>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 802aa12:	f001 fedf 	bl	802c7d4 <vPortExitCritical>
					traceQUEUE_PEEK_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 802aa16:	2300      	movs	r3, #0
 802aa18:	e063      	b.n	802aae2 <xQueuePeek+0x1da>
				}
				else if( xEntryTimeSet == pdFALSE )
 802aa1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802aa1c:	2b00      	cmp	r3, #0
 802aa1e:	d106      	bne.n	802aa2e <xQueuePeek+0x126>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure ready to enter the blocked
					state. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 802aa20:	f107 0314 	add.w	r3, r7, #20
 802aa24:	4618      	mov	r0, r3
 802aa26:	f000 ffab 	bl	802b980 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 802aa2a:	2301      	movs	r3, #1
 802aa2c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 802aa2e:	f001 fed1 	bl	802c7d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 802aa32:	f000 fce3 	bl	802b3fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 802aa36:	f001 fe9d 	bl	802c774 <vPortEnterCritical>
 802aa3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802aa3c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 802aa40:	b25b      	sxtb	r3, r3
 802aa42:	f1b3 3fff 	cmp.w	r3, #4294967295
 802aa46:	d103      	bne.n	802aa50 <xQueuePeek+0x148>
 802aa48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802aa4a:	2200      	movs	r2, #0
 802aa4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 802aa50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802aa52:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 802aa56:	b25b      	sxtb	r3, r3
 802aa58:	f1b3 3fff 	cmp.w	r3, #4294967295
 802aa5c:	d103      	bne.n	802aa66 <xQueuePeek+0x15e>
 802aa5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802aa60:	2200      	movs	r2, #0
 802aa62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 802aa66:	f001 feb5 	bl	802c7d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 802aa6a:	1d3a      	adds	r2, r7, #4
 802aa6c:	f107 0314 	add.w	r3, r7, #20
 802aa70:	4611      	mov	r1, r2
 802aa72:	4618      	mov	r0, r3
 802aa74:	f000 ff9a 	bl	802b9ac <xTaskCheckForTimeOut>
 802aa78:	4603      	mov	r3, r0
 802aa7a:	2b00      	cmp	r3, #0
 802aa7c:	d124      	bne.n	802aac8 <xQueuePeek+0x1c0>
		{
			/* Timeout has not expired yet, check to see if there is data in the
			queue now, and if not enter the Blocked state to wait for data. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 802aa7e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 802aa80:	f000 f918 	bl	802acb4 <prvIsQueueEmpty>
 802aa84:	4603      	mov	r3, r0
 802aa86:	2b00      	cmp	r3, #0
 802aa88:	d018      	beq.n	802aabc <xQueuePeek+0x1b4>
			{
				traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 802aa8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802aa8c:	3324      	adds	r3, #36	; 0x24
 802aa8e:	687a      	ldr	r2, [r7, #4]
 802aa90:	4611      	mov	r1, r2
 802aa92:	4618      	mov	r0, r3
 802aa94:	f000 feba 	bl	802b80c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 802aa98:	6b38      	ldr	r0, [r7, #48]	; 0x30
 802aa9a:	f000 f8b9 	bl	802ac10 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 802aa9e:	f000 fcbb 	bl	802b418 <xTaskResumeAll>
 802aaa2:	4603      	mov	r3, r0
 802aaa4:	2b00      	cmp	r3, #0
 802aaa6:	f47f af76 	bne.w	802a996 <xQueuePeek+0x8e>
				{
					portYIELD_WITHIN_API();
 802aaaa:	4b10      	ldr	r3, [pc, #64]	; (802aaec <xQueuePeek+0x1e4>)
 802aaac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 802aab0:	601a      	str	r2, [r3, #0]
 802aab2:	f3bf 8f4f 	dsb	sy
 802aab6:	f3bf 8f6f 	isb	sy
 802aaba:	e76c      	b.n	802a996 <xQueuePeek+0x8e>
			}
			else
			{
				/* There is data in the queue now, so don't enter the blocked
				state, instead return to try and obtain the data. */
				prvUnlockQueue( pxQueue );
 802aabc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 802aabe:	f000 f8a7 	bl	802ac10 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 802aac2:	f000 fca9 	bl	802b418 <xTaskResumeAll>
 802aac6:	e766      	b.n	802a996 <xQueuePeek+0x8e>
		}
		else
		{
			/* The timeout has expired.  If there is still no data in the queue
			exit, otherwise go back and try to read the data again. */
			prvUnlockQueue( pxQueue );
 802aac8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 802aaca:	f000 f8a1 	bl	802ac10 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 802aace:	f000 fca3 	bl	802b418 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 802aad2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 802aad4:	f000 f8ee 	bl	802acb4 <prvIsQueueEmpty>
 802aad8:	4603      	mov	r3, r0
 802aada:	2b00      	cmp	r3, #0
 802aadc:	f43f af5b 	beq.w	802a996 <xQueuePeek+0x8e>
			{
				traceQUEUE_PEEK_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 802aae0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 802aae2:	4618      	mov	r0, r3
 802aae4:	373c      	adds	r7, #60	; 0x3c
 802aae6:	46bd      	mov	sp, r7
 802aae8:	bd90      	pop	{r4, r7, pc}
 802aaea:	bf00      	nop
 802aaec:	e000ed04 	.word	0xe000ed04

0802aaf0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 802aaf0:	b580      	push	{r7, lr}
 802aaf2:	b086      	sub	sp, #24
 802aaf4:	af00      	add	r7, sp, #0
 802aaf6:	60f8      	str	r0, [r7, #12]
 802aaf8:	60b9      	str	r1, [r7, #8]
 802aafa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 802aafc:	2300      	movs	r3, #0
 802aafe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 802ab00:	68fb      	ldr	r3, [r7, #12]
 802ab02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802ab04:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 802ab06:	68fb      	ldr	r3, [r7, #12]
 802ab08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802ab0a:	2b00      	cmp	r3, #0
 802ab0c:	d10d      	bne.n	802ab2a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 802ab0e:	68fb      	ldr	r3, [r7, #12]
 802ab10:	681b      	ldr	r3, [r3, #0]
 802ab12:	2b00      	cmp	r3, #0
 802ab14:	d14d      	bne.n	802abb2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 802ab16:	68fb      	ldr	r3, [r7, #12]
 802ab18:	689b      	ldr	r3, [r3, #8]
 802ab1a:	4618      	mov	r0, r3
 802ab1c:	f001 f8e4 	bl	802bce8 <xTaskPriorityDisinherit>
 802ab20:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 802ab22:	68fb      	ldr	r3, [r7, #12]
 802ab24:	2200      	movs	r2, #0
 802ab26:	609a      	str	r2, [r3, #8]
 802ab28:	e043      	b.n	802abb2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 802ab2a:	687b      	ldr	r3, [r7, #4]
 802ab2c:	2b00      	cmp	r3, #0
 802ab2e:	d119      	bne.n	802ab64 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 802ab30:	68fb      	ldr	r3, [r7, #12]
 802ab32:	6858      	ldr	r0, [r3, #4]
 802ab34:	68fb      	ldr	r3, [r7, #12]
 802ab36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802ab38:	461a      	mov	r2, r3
 802ab3a:	68b9      	ldr	r1, [r7, #8]
 802ab3c:	f003 fd2a 	bl	802e594 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 802ab40:	68fb      	ldr	r3, [r7, #12]
 802ab42:	685a      	ldr	r2, [r3, #4]
 802ab44:	68fb      	ldr	r3, [r7, #12]
 802ab46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802ab48:	441a      	add	r2, r3
 802ab4a:	68fb      	ldr	r3, [r7, #12]
 802ab4c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 802ab4e:	68fb      	ldr	r3, [r7, #12]
 802ab50:	685a      	ldr	r2, [r3, #4]
 802ab52:	68fb      	ldr	r3, [r7, #12]
 802ab54:	689b      	ldr	r3, [r3, #8]
 802ab56:	429a      	cmp	r2, r3
 802ab58:	d32b      	bcc.n	802abb2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 802ab5a:	68fb      	ldr	r3, [r7, #12]
 802ab5c:	681a      	ldr	r2, [r3, #0]
 802ab5e:	68fb      	ldr	r3, [r7, #12]
 802ab60:	605a      	str	r2, [r3, #4]
 802ab62:	e026      	b.n	802abb2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 802ab64:	68fb      	ldr	r3, [r7, #12]
 802ab66:	68d8      	ldr	r0, [r3, #12]
 802ab68:	68fb      	ldr	r3, [r7, #12]
 802ab6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802ab6c:	461a      	mov	r2, r3
 802ab6e:	68b9      	ldr	r1, [r7, #8]
 802ab70:	f003 fd10 	bl	802e594 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 802ab74:	68fb      	ldr	r3, [r7, #12]
 802ab76:	68da      	ldr	r2, [r3, #12]
 802ab78:	68fb      	ldr	r3, [r7, #12]
 802ab7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802ab7c:	425b      	negs	r3, r3
 802ab7e:	441a      	add	r2, r3
 802ab80:	68fb      	ldr	r3, [r7, #12]
 802ab82:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 802ab84:	68fb      	ldr	r3, [r7, #12]
 802ab86:	68da      	ldr	r2, [r3, #12]
 802ab88:	68fb      	ldr	r3, [r7, #12]
 802ab8a:	681b      	ldr	r3, [r3, #0]
 802ab8c:	429a      	cmp	r2, r3
 802ab8e:	d207      	bcs.n	802aba0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 802ab90:	68fb      	ldr	r3, [r7, #12]
 802ab92:	689a      	ldr	r2, [r3, #8]
 802ab94:	68fb      	ldr	r3, [r7, #12]
 802ab96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802ab98:	425b      	negs	r3, r3
 802ab9a:	441a      	add	r2, r3
 802ab9c:	68fb      	ldr	r3, [r7, #12]
 802ab9e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 802aba0:	687b      	ldr	r3, [r7, #4]
 802aba2:	2b02      	cmp	r3, #2
 802aba4:	d105      	bne.n	802abb2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 802aba6:	693b      	ldr	r3, [r7, #16]
 802aba8:	2b00      	cmp	r3, #0
 802abaa:	d002      	beq.n	802abb2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 802abac:	693b      	ldr	r3, [r7, #16]
 802abae:	3b01      	subs	r3, #1
 802abb0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 802abb2:	693b      	ldr	r3, [r7, #16]
 802abb4:	1c5a      	adds	r2, r3, #1
 802abb6:	68fb      	ldr	r3, [r7, #12]
 802abb8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 802abba:	697b      	ldr	r3, [r7, #20]
}
 802abbc:	4618      	mov	r0, r3
 802abbe:	3718      	adds	r7, #24
 802abc0:	46bd      	mov	sp, r7
 802abc2:	bd80      	pop	{r7, pc}

0802abc4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 802abc4:	b580      	push	{r7, lr}
 802abc6:	b082      	sub	sp, #8
 802abc8:	af00      	add	r7, sp, #0
 802abca:	6078      	str	r0, [r7, #4]
 802abcc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 802abce:	687b      	ldr	r3, [r7, #4]
 802abd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802abd2:	2b00      	cmp	r3, #0
 802abd4:	d018      	beq.n	802ac08 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 802abd6:	687b      	ldr	r3, [r7, #4]
 802abd8:	68da      	ldr	r2, [r3, #12]
 802abda:	687b      	ldr	r3, [r7, #4]
 802abdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802abde:	441a      	add	r2, r3
 802abe0:	687b      	ldr	r3, [r7, #4]
 802abe2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 802abe4:	687b      	ldr	r3, [r7, #4]
 802abe6:	68da      	ldr	r2, [r3, #12]
 802abe8:	687b      	ldr	r3, [r7, #4]
 802abea:	689b      	ldr	r3, [r3, #8]
 802abec:	429a      	cmp	r2, r3
 802abee:	d303      	bcc.n	802abf8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 802abf0:	687b      	ldr	r3, [r7, #4]
 802abf2:	681a      	ldr	r2, [r3, #0]
 802abf4:	687b      	ldr	r3, [r7, #4]
 802abf6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 802abf8:	687b      	ldr	r3, [r7, #4]
 802abfa:	68d9      	ldr	r1, [r3, #12]
 802abfc:	687b      	ldr	r3, [r7, #4]
 802abfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802ac00:	461a      	mov	r2, r3
 802ac02:	6838      	ldr	r0, [r7, #0]
 802ac04:	f003 fcc6 	bl	802e594 <memcpy>
	}
}
 802ac08:	bf00      	nop
 802ac0a:	3708      	adds	r7, #8
 802ac0c:	46bd      	mov	sp, r7
 802ac0e:	bd80      	pop	{r7, pc}

0802ac10 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 802ac10:	b580      	push	{r7, lr}
 802ac12:	b084      	sub	sp, #16
 802ac14:	af00      	add	r7, sp, #0
 802ac16:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 802ac18:	f001 fdac 	bl	802c774 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 802ac1c:	687b      	ldr	r3, [r7, #4]
 802ac1e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 802ac22:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 802ac24:	e011      	b.n	802ac4a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 802ac26:	687b      	ldr	r3, [r7, #4]
 802ac28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802ac2a:	2b00      	cmp	r3, #0
 802ac2c:	d012      	beq.n	802ac54 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 802ac2e:	687b      	ldr	r3, [r7, #4]
 802ac30:	3324      	adds	r3, #36	; 0x24
 802ac32:	4618      	mov	r0, r3
 802ac34:	f000 fe3c 	bl	802b8b0 <xTaskRemoveFromEventList>
 802ac38:	4603      	mov	r3, r0
 802ac3a:	2b00      	cmp	r3, #0
 802ac3c:	d001      	beq.n	802ac42 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 802ac3e:	f000 ff17 	bl	802ba70 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 802ac42:	7bfb      	ldrb	r3, [r7, #15]
 802ac44:	3b01      	subs	r3, #1
 802ac46:	b2db      	uxtb	r3, r3
 802ac48:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 802ac4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 802ac4e:	2b00      	cmp	r3, #0
 802ac50:	dce9      	bgt.n	802ac26 <prvUnlockQueue+0x16>
 802ac52:	e000      	b.n	802ac56 <prvUnlockQueue+0x46>
					break;
 802ac54:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 802ac56:	687b      	ldr	r3, [r7, #4]
 802ac58:	22ff      	movs	r2, #255	; 0xff
 802ac5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 802ac5e:	f001 fdb9 	bl	802c7d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 802ac62:	f001 fd87 	bl	802c774 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 802ac66:	687b      	ldr	r3, [r7, #4]
 802ac68:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 802ac6c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 802ac6e:	e011      	b.n	802ac94 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 802ac70:	687b      	ldr	r3, [r7, #4]
 802ac72:	691b      	ldr	r3, [r3, #16]
 802ac74:	2b00      	cmp	r3, #0
 802ac76:	d012      	beq.n	802ac9e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 802ac78:	687b      	ldr	r3, [r7, #4]
 802ac7a:	3310      	adds	r3, #16
 802ac7c:	4618      	mov	r0, r3
 802ac7e:	f000 fe17 	bl	802b8b0 <xTaskRemoveFromEventList>
 802ac82:	4603      	mov	r3, r0
 802ac84:	2b00      	cmp	r3, #0
 802ac86:	d001      	beq.n	802ac8c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 802ac88:	f000 fef2 	bl	802ba70 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 802ac8c:	7bbb      	ldrb	r3, [r7, #14]
 802ac8e:	3b01      	subs	r3, #1
 802ac90:	b2db      	uxtb	r3, r3
 802ac92:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 802ac94:	f997 300e 	ldrsb.w	r3, [r7, #14]
 802ac98:	2b00      	cmp	r3, #0
 802ac9a:	dce9      	bgt.n	802ac70 <prvUnlockQueue+0x60>
 802ac9c:	e000      	b.n	802aca0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 802ac9e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 802aca0:	687b      	ldr	r3, [r7, #4]
 802aca2:	22ff      	movs	r2, #255	; 0xff
 802aca4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 802aca8:	f001 fd94 	bl	802c7d4 <vPortExitCritical>
}
 802acac:	bf00      	nop
 802acae:	3710      	adds	r7, #16
 802acb0:	46bd      	mov	sp, r7
 802acb2:	bd80      	pop	{r7, pc}

0802acb4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 802acb4:	b580      	push	{r7, lr}
 802acb6:	b084      	sub	sp, #16
 802acb8:	af00      	add	r7, sp, #0
 802acba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 802acbc:	f001 fd5a 	bl	802c774 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 802acc0:	687b      	ldr	r3, [r7, #4]
 802acc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802acc4:	2b00      	cmp	r3, #0
 802acc6:	d102      	bne.n	802acce <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 802acc8:	2301      	movs	r3, #1
 802acca:	60fb      	str	r3, [r7, #12]
 802accc:	e001      	b.n	802acd2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 802acce:	2300      	movs	r3, #0
 802acd0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 802acd2:	f001 fd7f 	bl	802c7d4 <vPortExitCritical>

	return xReturn;
 802acd6:	68fb      	ldr	r3, [r7, #12]
}
 802acd8:	4618      	mov	r0, r3
 802acda:	3710      	adds	r7, #16
 802acdc:	46bd      	mov	sp, r7
 802acde:	bd80      	pop	{r7, pc}

0802ace0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 802ace0:	b580      	push	{r7, lr}
 802ace2:	b084      	sub	sp, #16
 802ace4:	af00      	add	r7, sp, #0
 802ace6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 802ace8:	f001 fd44 	bl	802c774 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 802acec:	687b      	ldr	r3, [r7, #4]
 802acee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 802acf0:	687b      	ldr	r3, [r7, #4]
 802acf2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802acf4:	429a      	cmp	r2, r3
 802acf6:	d102      	bne.n	802acfe <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 802acf8:	2301      	movs	r3, #1
 802acfa:	60fb      	str	r3, [r7, #12]
 802acfc:	e001      	b.n	802ad02 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 802acfe:	2300      	movs	r3, #0
 802ad00:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 802ad02:	f001 fd67 	bl	802c7d4 <vPortExitCritical>

	return xReturn;
 802ad06:	68fb      	ldr	r3, [r7, #12]
}
 802ad08:	4618      	mov	r0, r3
 802ad0a:	3710      	adds	r7, #16
 802ad0c:	46bd      	mov	sp, r7
 802ad0e:	bd80      	pop	{r7, pc}

0802ad10 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 802ad10:	b580      	push	{r7, lr}
 802ad12:	b084      	sub	sp, #16
 802ad14:	af00      	add	r7, sp, #0
 802ad16:	6078      	str	r0, [r7, #4]
 802ad18:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 802ad1a:	2300      	movs	r3, #0
 802ad1c:	60fb      	str	r3, [r7, #12]
 802ad1e:	e01e      	b.n	802ad5e <vQueueAddToRegistry+0x4e>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 802ad20:	4a13      	ldr	r2, [pc, #76]	; (802ad70 <vQueueAddToRegistry+0x60>)
 802ad22:	68fb      	ldr	r3, [r7, #12]
 802ad24:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 802ad28:	2b00      	cmp	r3, #0
 802ad2a:	d115      	bne.n	802ad58 <vQueueAddToRegistry+0x48>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 802ad2c:	4910      	ldr	r1, [pc, #64]	; (802ad70 <vQueueAddToRegistry+0x60>)
 802ad2e:	68fb      	ldr	r3, [r7, #12]
 802ad30:	683a      	ldr	r2, [r7, #0]
 802ad32:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 802ad36:	4a0e      	ldr	r2, [pc, #56]	; (802ad70 <vQueueAddToRegistry+0x60>)
 802ad38:	68fb      	ldr	r3, [r7, #12]
 802ad3a:	00db      	lsls	r3, r3, #3
 802ad3c:	4413      	add	r3, r2
 802ad3e:	687a      	ldr	r2, [r7, #4]
 802ad40:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 802ad42:	687b      	ldr	r3, [r7, #4]
 802ad44:	4618      	mov	r0, r3
 802ad46:	f003 fa71 	bl	802e22c <SEGGER_SYSVIEW_ShrinkId>
 802ad4a:	4601      	mov	r1, r0
 802ad4c:	683b      	ldr	r3, [r7, #0]
 802ad4e:	461a      	mov	r2, r3
 802ad50:	2071      	movs	r0, #113	; 0x71
 802ad52:	f002 fd5f 	bl	802d814 <SEGGER_SYSVIEW_RecordU32x2>
				break;
 802ad56:	e006      	b.n	802ad66 <vQueueAddToRegistry+0x56>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 802ad58:	68fb      	ldr	r3, [r7, #12]
 802ad5a:	3301      	adds	r3, #1
 802ad5c:	60fb      	str	r3, [r7, #12]
 802ad5e:	68fb      	ldr	r3, [r7, #12]
 802ad60:	2b07      	cmp	r3, #7
 802ad62:	d9dd      	bls.n	802ad20 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 802ad64:	bf00      	nop
 802ad66:	bf00      	nop
 802ad68:	3710      	adds	r7, #16
 802ad6a:	46bd      	mov	sp, r7
 802ad6c:	bd80      	pop	{r7, pc}
 802ad6e:	bf00      	nop
 802ad70:	2001ed78 	.word	0x2001ed78

0802ad74 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 802ad74:	b580      	push	{r7, lr}
 802ad76:	b086      	sub	sp, #24
 802ad78:	af00      	add	r7, sp, #0
 802ad7a:	60f8      	str	r0, [r7, #12]
 802ad7c:	60b9      	str	r1, [r7, #8]
 802ad7e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 802ad80:	68fb      	ldr	r3, [r7, #12]
 802ad82:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 802ad84:	f001 fcf6 	bl	802c774 <vPortEnterCritical>
 802ad88:	697b      	ldr	r3, [r7, #20]
 802ad8a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 802ad8e:	b25b      	sxtb	r3, r3
 802ad90:	f1b3 3fff 	cmp.w	r3, #4294967295
 802ad94:	d103      	bne.n	802ad9e <vQueueWaitForMessageRestricted+0x2a>
 802ad96:	697b      	ldr	r3, [r7, #20]
 802ad98:	2200      	movs	r2, #0
 802ad9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 802ad9e:	697b      	ldr	r3, [r7, #20]
 802ada0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 802ada4:	b25b      	sxtb	r3, r3
 802ada6:	f1b3 3fff 	cmp.w	r3, #4294967295
 802adaa:	d103      	bne.n	802adb4 <vQueueWaitForMessageRestricted+0x40>
 802adac:	697b      	ldr	r3, [r7, #20]
 802adae:	2200      	movs	r2, #0
 802adb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 802adb4:	f001 fd0e 	bl	802c7d4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 802adb8:	697b      	ldr	r3, [r7, #20]
 802adba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802adbc:	2b00      	cmp	r3, #0
 802adbe:	d106      	bne.n	802adce <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 802adc0:	697b      	ldr	r3, [r7, #20]
 802adc2:	3324      	adds	r3, #36	; 0x24
 802adc4:	687a      	ldr	r2, [r7, #4]
 802adc6:	68b9      	ldr	r1, [r7, #8]
 802adc8:	4618      	mov	r0, r3
 802adca:	f000 fd43 	bl	802b854 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 802adce:	6978      	ldr	r0, [r7, #20]
 802add0:	f7ff ff1e 	bl	802ac10 <prvUnlockQueue>
	}
 802add4:	bf00      	nop
 802add6:	3718      	adds	r7, #24
 802add8:	46bd      	mov	sp, r7
 802adda:	bd80      	pop	{r7, pc}

0802addc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 802addc:	b580      	push	{r7, lr}
 802adde:	b08e      	sub	sp, #56	; 0x38
 802ade0:	af04      	add	r7, sp, #16
 802ade2:	60f8      	str	r0, [r7, #12]
 802ade4:	60b9      	str	r1, [r7, #8]
 802ade6:	607a      	str	r2, [r7, #4]
 802ade8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 802adea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802adec:	2b00      	cmp	r3, #0
 802adee:	d10a      	bne.n	802ae06 <xTaskCreateStatic+0x2a>
	__asm volatile
 802adf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 802adf4:	f383 8811 	msr	BASEPRI, r3
 802adf8:	f3bf 8f6f 	isb	sy
 802adfc:	f3bf 8f4f 	dsb	sy
 802ae00:	623b      	str	r3, [r7, #32]
}
 802ae02:	bf00      	nop
 802ae04:	e7fe      	b.n	802ae04 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 802ae06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802ae08:	2b00      	cmp	r3, #0
 802ae0a:	d10a      	bne.n	802ae22 <xTaskCreateStatic+0x46>
	__asm volatile
 802ae0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 802ae10:	f383 8811 	msr	BASEPRI, r3
 802ae14:	f3bf 8f6f 	isb	sy
 802ae18:	f3bf 8f4f 	dsb	sy
 802ae1c:	61fb      	str	r3, [r7, #28]
}
 802ae1e:	bf00      	nop
 802ae20:	e7fe      	b.n	802ae20 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 802ae22:	23cc      	movs	r3, #204	; 0xcc
 802ae24:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 802ae26:	693b      	ldr	r3, [r7, #16]
 802ae28:	2bcc      	cmp	r3, #204	; 0xcc
 802ae2a:	d00a      	beq.n	802ae42 <xTaskCreateStatic+0x66>
	__asm volatile
 802ae2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 802ae30:	f383 8811 	msr	BASEPRI, r3
 802ae34:	f3bf 8f6f 	isb	sy
 802ae38:	f3bf 8f4f 	dsb	sy
 802ae3c:	61bb      	str	r3, [r7, #24]
}
 802ae3e:	bf00      	nop
 802ae40:	e7fe      	b.n	802ae40 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 802ae42:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 802ae44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802ae46:	2b00      	cmp	r3, #0
 802ae48:	d01e      	beq.n	802ae88 <xTaskCreateStatic+0xac>
 802ae4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802ae4c:	2b00      	cmp	r3, #0
 802ae4e:	d01b      	beq.n	802ae88 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 802ae50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802ae52:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 802ae54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802ae56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 802ae58:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 802ae5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802ae5c:	2202      	movs	r2, #2
 802ae5e:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 802ae62:	2300      	movs	r3, #0
 802ae64:	9303      	str	r3, [sp, #12]
 802ae66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802ae68:	9302      	str	r3, [sp, #8]
 802ae6a:	f107 0314 	add.w	r3, r7, #20
 802ae6e:	9301      	str	r3, [sp, #4]
 802ae70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802ae72:	9300      	str	r3, [sp, #0]
 802ae74:	683b      	ldr	r3, [r7, #0]
 802ae76:	687a      	ldr	r2, [r7, #4]
 802ae78:	68b9      	ldr	r1, [r7, #8]
 802ae7a:	68f8      	ldr	r0, [r7, #12]
 802ae7c:	f000 f850 	bl	802af20 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 802ae80:	6a78      	ldr	r0, [r7, #36]	; 0x24
 802ae82:	f000 f8f3 	bl	802b06c <prvAddNewTaskToReadyList>
 802ae86:	e001      	b.n	802ae8c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 802ae88:	2300      	movs	r3, #0
 802ae8a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 802ae8c:	697b      	ldr	r3, [r7, #20]
	}
 802ae8e:	4618      	mov	r0, r3
 802ae90:	3728      	adds	r7, #40	; 0x28
 802ae92:	46bd      	mov	sp, r7
 802ae94:	bd80      	pop	{r7, pc}

0802ae96 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 802ae96:	b580      	push	{r7, lr}
 802ae98:	b08c      	sub	sp, #48	; 0x30
 802ae9a:	af04      	add	r7, sp, #16
 802ae9c:	60f8      	str	r0, [r7, #12]
 802ae9e:	60b9      	str	r1, [r7, #8]
 802aea0:	603b      	str	r3, [r7, #0]
 802aea2:	4613      	mov	r3, r2
 802aea4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 802aea6:	88fb      	ldrh	r3, [r7, #6]
 802aea8:	009b      	lsls	r3, r3, #2
 802aeaa:	4618      	mov	r0, r3
 802aeac:	f001 fd84 	bl	802c9b8 <pvPortMalloc>
 802aeb0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 802aeb2:	697b      	ldr	r3, [r7, #20]
 802aeb4:	2b00      	cmp	r3, #0
 802aeb6:	d00e      	beq.n	802aed6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 802aeb8:	20cc      	movs	r0, #204	; 0xcc
 802aeba:	f001 fd7d 	bl	802c9b8 <pvPortMalloc>
 802aebe:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 802aec0:	69fb      	ldr	r3, [r7, #28]
 802aec2:	2b00      	cmp	r3, #0
 802aec4:	d003      	beq.n	802aece <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 802aec6:	69fb      	ldr	r3, [r7, #28]
 802aec8:	697a      	ldr	r2, [r7, #20]
 802aeca:	631a      	str	r2, [r3, #48]	; 0x30
 802aecc:	e005      	b.n	802aeda <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 802aece:	6978      	ldr	r0, [r7, #20]
 802aed0:	f001 fe3e 	bl	802cb50 <vPortFree>
 802aed4:	e001      	b.n	802aeda <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 802aed6:	2300      	movs	r3, #0
 802aed8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 802aeda:	69fb      	ldr	r3, [r7, #28]
 802aedc:	2b00      	cmp	r3, #0
 802aede:	d017      	beq.n	802af10 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 802aee0:	69fb      	ldr	r3, [r7, #28]
 802aee2:	2200      	movs	r2, #0
 802aee4:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 802aee8:	88fa      	ldrh	r2, [r7, #6]
 802aeea:	2300      	movs	r3, #0
 802aeec:	9303      	str	r3, [sp, #12]
 802aeee:	69fb      	ldr	r3, [r7, #28]
 802aef0:	9302      	str	r3, [sp, #8]
 802aef2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802aef4:	9301      	str	r3, [sp, #4]
 802aef6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802aef8:	9300      	str	r3, [sp, #0]
 802aefa:	683b      	ldr	r3, [r7, #0]
 802aefc:	68b9      	ldr	r1, [r7, #8]
 802aefe:	68f8      	ldr	r0, [r7, #12]
 802af00:	f000 f80e 	bl	802af20 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 802af04:	69f8      	ldr	r0, [r7, #28]
 802af06:	f000 f8b1 	bl	802b06c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 802af0a:	2301      	movs	r3, #1
 802af0c:	61bb      	str	r3, [r7, #24]
 802af0e:	e002      	b.n	802af16 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 802af10:	f04f 33ff 	mov.w	r3, #4294967295
 802af14:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 802af16:	69bb      	ldr	r3, [r7, #24]
	}
 802af18:	4618      	mov	r0, r3
 802af1a:	3720      	adds	r7, #32
 802af1c:	46bd      	mov	sp, r7
 802af1e:	bd80      	pop	{r7, pc}

0802af20 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 802af20:	b580      	push	{r7, lr}
 802af22:	b088      	sub	sp, #32
 802af24:	af00      	add	r7, sp, #0
 802af26:	60f8      	str	r0, [r7, #12]
 802af28:	60b9      	str	r1, [r7, #8]
 802af2a:	607a      	str	r2, [r7, #4]
 802af2c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 802af2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802af30:	6b18      	ldr	r0, [r3, #48]	; 0x30
 802af32:	687b      	ldr	r3, [r7, #4]
 802af34:	009b      	lsls	r3, r3, #2
 802af36:	461a      	mov	r2, r3
 802af38:	21a5      	movs	r1, #165	; 0xa5
 802af3a:	f003 fb39 	bl	802e5b0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 802af3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802af40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 802af42:	687b      	ldr	r3, [r7, #4]
 802af44:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 802af48:	3b01      	subs	r3, #1
 802af4a:	009b      	lsls	r3, r3, #2
 802af4c:	4413      	add	r3, r2
 802af4e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 802af50:	69bb      	ldr	r3, [r7, #24]
 802af52:	f023 0307 	bic.w	r3, r3, #7
 802af56:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 802af58:	69bb      	ldr	r3, [r7, #24]
 802af5a:	f003 0307 	and.w	r3, r3, #7
 802af5e:	2b00      	cmp	r3, #0
 802af60:	d00a      	beq.n	802af78 <prvInitialiseNewTask+0x58>
	__asm volatile
 802af62:	f04f 0350 	mov.w	r3, #80	; 0x50
 802af66:	f383 8811 	msr	BASEPRI, r3
 802af6a:	f3bf 8f6f 	isb	sy
 802af6e:	f3bf 8f4f 	dsb	sy
 802af72:	617b      	str	r3, [r7, #20]
}
 802af74:	bf00      	nop
 802af76:	e7fe      	b.n	802af76 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 802af78:	68bb      	ldr	r3, [r7, #8]
 802af7a:	2b00      	cmp	r3, #0
 802af7c:	d01f      	beq.n	802afbe <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 802af7e:	2300      	movs	r3, #0
 802af80:	61fb      	str	r3, [r7, #28]
 802af82:	e012      	b.n	802afaa <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 802af84:	68ba      	ldr	r2, [r7, #8]
 802af86:	69fb      	ldr	r3, [r7, #28]
 802af88:	4413      	add	r3, r2
 802af8a:	7819      	ldrb	r1, [r3, #0]
 802af8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 802af8e:	69fb      	ldr	r3, [r7, #28]
 802af90:	4413      	add	r3, r2
 802af92:	3334      	adds	r3, #52	; 0x34
 802af94:	460a      	mov	r2, r1
 802af96:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 802af98:	68ba      	ldr	r2, [r7, #8]
 802af9a:	69fb      	ldr	r3, [r7, #28]
 802af9c:	4413      	add	r3, r2
 802af9e:	781b      	ldrb	r3, [r3, #0]
 802afa0:	2b00      	cmp	r3, #0
 802afa2:	d006      	beq.n	802afb2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 802afa4:	69fb      	ldr	r3, [r7, #28]
 802afa6:	3301      	adds	r3, #1
 802afa8:	61fb      	str	r3, [r7, #28]
 802afaa:	69fb      	ldr	r3, [r7, #28]
 802afac:	2b1f      	cmp	r3, #31
 802afae:	d9e9      	bls.n	802af84 <prvInitialiseNewTask+0x64>
 802afb0:	e000      	b.n	802afb4 <prvInitialiseNewTask+0x94>
			{
				break;
 802afb2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 802afb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802afb6:	2200      	movs	r2, #0
 802afb8:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 802afbc:	e003      	b.n	802afc6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 802afbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802afc0:	2200      	movs	r2, #0
 802afc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 802afc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802afc8:	2b37      	cmp	r3, #55	; 0x37
 802afca:	d901      	bls.n	802afd0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 802afcc:	2337      	movs	r3, #55	; 0x37
 802afce:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 802afd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802afd2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802afd4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 802afd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802afd8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802afda:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->uxMutexesHeld = 0;
 802afdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802afde:	2200      	movs	r2, #0
 802afe0:	661a      	str	r2, [r3, #96]	; 0x60
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 802afe2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802afe4:	3304      	adds	r3, #4
 802afe6:	4618      	mov	r0, r3
 802afe8:	f7fe ffd0 	bl	8029f8c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 802afec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802afee:	3318      	adds	r3, #24
 802aff0:	4618      	mov	r0, r3
 802aff2:	f7fe ffcb 	bl	8029f8c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 802aff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802aff8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 802affa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 802affc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802affe:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 802b002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802b004:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 802b006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802b008:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 802b00a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 802b00c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802b00e:	2200      	movs	r2, #0
 802b010:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 802b014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802b016:	2200      	movs	r2, #0
 802b018:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 802b01c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802b01e:	3364      	adds	r3, #100	; 0x64
 802b020:	2260      	movs	r2, #96	; 0x60
 802b022:	2100      	movs	r1, #0
 802b024:	4618      	mov	r0, r3
 802b026:	f003 fac3 	bl	802e5b0 <memset>
 802b02a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802b02c:	4a0c      	ldr	r2, [pc, #48]	; (802b060 <prvInitialiseNewTask+0x140>)
 802b02e:	669a      	str	r2, [r3, #104]	; 0x68
 802b030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802b032:	4a0c      	ldr	r2, [pc, #48]	; (802b064 <prvInitialiseNewTask+0x144>)
 802b034:	66da      	str	r2, [r3, #108]	; 0x6c
 802b036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802b038:	4a0b      	ldr	r2, [pc, #44]	; (802b068 <prvInitialiseNewTask+0x148>)
 802b03a:	671a      	str	r2, [r3, #112]	; 0x70
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 802b03c:	683a      	ldr	r2, [r7, #0]
 802b03e:	68f9      	ldr	r1, [r7, #12]
 802b040:	69b8      	ldr	r0, [r7, #24]
 802b042:	f001 fa69 	bl	802c518 <pxPortInitialiseStack>
 802b046:	4602      	mov	r2, r0
 802b048:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802b04a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 802b04c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802b04e:	2b00      	cmp	r3, #0
 802b050:	d002      	beq.n	802b058 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 802b052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802b054:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 802b056:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 802b058:	bf00      	nop
 802b05a:	3720      	adds	r7, #32
 802b05c:	46bd      	mov	sp, r7
 802b05e:	bd80      	pop	{r7, pc}
 802b060:	0802f994 	.word	0x0802f994
 802b064:	0802f9b4 	.word	0x0802f9b4
 802b068:	0802f974 	.word	0x0802f974

0802b06c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 802b06c:	b5b0      	push	{r4, r5, r7, lr}
 802b06e:	b084      	sub	sp, #16
 802b070:	af02      	add	r7, sp, #8
 802b072:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 802b074:	f001 fb7e 	bl	802c774 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 802b078:	4b3c      	ldr	r3, [pc, #240]	; (802b16c <prvAddNewTaskToReadyList+0x100>)
 802b07a:	681b      	ldr	r3, [r3, #0]
 802b07c:	3301      	adds	r3, #1
 802b07e:	4a3b      	ldr	r2, [pc, #236]	; (802b16c <prvAddNewTaskToReadyList+0x100>)
 802b080:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 802b082:	4b3b      	ldr	r3, [pc, #236]	; (802b170 <prvAddNewTaskToReadyList+0x104>)
 802b084:	681b      	ldr	r3, [r3, #0]
 802b086:	2b00      	cmp	r3, #0
 802b088:	d109      	bne.n	802b09e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 802b08a:	4a39      	ldr	r2, [pc, #228]	; (802b170 <prvAddNewTaskToReadyList+0x104>)
 802b08c:	687b      	ldr	r3, [r7, #4]
 802b08e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 802b090:	4b36      	ldr	r3, [pc, #216]	; (802b16c <prvAddNewTaskToReadyList+0x100>)
 802b092:	681b      	ldr	r3, [r3, #0]
 802b094:	2b01      	cmp	r3, #1
 802b096:	d110      	bne.n	802b0ba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 802b098:	f000 fd0e 	bl	802bab8 <prvInitialiseTaskLists>
 802b09c:	e00d      	b.n	802b0ba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 802b09e:	4b35      	ldr	r3, [pc, #212]	; (802b174 <prvAddNewTaskToReadyList+0x108>)
 802b0a0:	681b      	ldr	r3, [r3, #0]
 802b0a2:	2b00      	cmp	r3, #0
 802b0a4:	d109      	bne.n	802b0ba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 802b0a6:	4b32      	ldr	r3, [pc, #200]	; (802b170 <prvAddNewTaskToReadyList+0x104>)
 802b0a8:	681b      	ldr	r3, [r3, #0]
 802b0aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802b0ac:	687b      	ldr	r3, [r7, #4]
 802b0ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802b0b0:	429a      	cmp	r2, r3
 802b0b2:	d802      	bhi.n	802b0ba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 802b0b4:	4a2e      	ldr	r2, [pc, #184]	; (802b170 <prvAddNewTaskToReadyList+0x104>)
 802b0b6:	687b      	ldr	r3, [r7, #4]
 802b0b8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 802b0ba:	4b2f      	ldr	r3, [pc, #188]	; (802b178 <prvAddNewTaskToReadyList+0x10c>)
 802b0bc:	681b      	ldr	r3, [r3, #0]
 802b0be:	3301      	adds	r3, #1
 802b0c0:	4a2d      	ldr	r2, [pc, #180]	; (802b178 <prvAddNewTaskToReadyList+0x10c>)
 802b0c2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 802b0c4:	4b2c      	ldr	r3, [pc, #176]	; (802b178 <prvAddNewTaskToReadyList+0x10c>)
 802b0c6:	681a      	ldr	r2, [r3, #0]
 802b0c8:	687b      	ldr	r3, [r7, #4]
 802b0ca:	655a      	str	r2, [r3, #84]	; 0x54
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
 802b0cc:	687b      	ldr	r3, [r7, #4]
 802b0ce:	2b00      	cmp	r3, #0
 802b0d0:	d016      	beq.n	802b100 <prvAddNewTaskToReadyList+0x94>
 802b0d2:	687b      	ldr	r3, [r7, #4]
 802b0d4:	4618      	mov	r0, r3
 802b0d6:	f002 ffe3 	bl	802e0a0 <SEGGER_SYSVIEW_OnTaskCreate>
 802b0da:	6878      	ldr	r0, [r7, #4]
 802b0dc:	687b      	ldr	r3, [r7, #4]
 802b0de:	f103 0134 	add.w	r1, r3, #52	; 0x34
 802b0e2:	687b      	ldr	r3, [r7, #4]
 802b0e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802b0e6:	687b      	ldr	r3, [r7, #4]
 802b0e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b0ea:	461d      	mov	r5, r3
 802b0ec:	687b      	ldr	r3, [r7, #4]
 802b0ee:	681b      	ldr	r3, [r3, #0]
 802b0f0:	461c      	mov	r4, r3
 802b0f2:	687b      	ldr	r3, [r7, #4]
 802b0f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b0f6:	1ae3      	subs	r3, r4, r3
 802b0f8:	9300      	str	r3, [sp, #0]
 802b0fa:	462b      	mov	r3, r5
 802b0fc:	f7e9 fdfa 	bl	8014cf4 <SYSVIEW_AddTask>

		prvAddTaskToReadyList( pxNewTCB );
 802b100:	687b      	ldr	r3, [r7, #4]
 802b102:	4618      	mov	r0, r3
 802b104:	f003 f850 	bl	802e1a8 <SEGGER_SYSVIEW_OnTaskStartReady>
 802b108:	687b      	ldr	r3, [r7, #4]
 802b10a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802b10c:	4b1b      	ldr	r3, [pc, #108]	; (802b17c <prvAddNewTaskToReadyList+0x110>)
 802b10e:	681b      	ldr	r3, [r3, #0]
 802b110:	429a      	cmp	r2, r3
 802b112:	d903      	bls.n	802b11c <prvAddNewTaskToReadyList+0xb0>
 802b114:	687b      	ldr	r3, [r7, #4]
 802b116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802b118:	4a18      	ldr	r2, [pc, #96]	; (802b17c <prvAddNewTaskToReadyList+0x110>)
 802b11a:	6013      	str	r3, [r2, #0]
 802b11c:	687b      	ldr	r3, [r7, #4]
 802b11e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802b120:	4613      	mov	r3, r2
 802b122:	009b      	lsls	r3, r3, #2
 802b124:	4413      	add	r3, r2
 802b126:	009b      	lsls	r3, r3, #2
 802b128:	4a15      	ldr	r2, [pc, #84]	; (802b180 <prvAddNewTaskToReadyList+0x114>)
 802b12a:	441a      	add	r2, r3
 802b12c:	687b      	ldr	r3, [r7, #4]
 802b12e:	3304      	adds	r3, #4
 802b130:	4619      	mov	r1, r3
 802b132:	4610      	mov	r0, r2
 802b134:	f7fe ff37 	bl	8029fa6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 802b138:	f001 fb4c 	bl	802c7d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 802b13c:	4b0d      	ldr	r3, [pc, #52]	; (802b174 <prvAddNewTaskToReadyList+0x108>)
 802b13e:	681b      	ldr	r3, [r3, #0]
 802b140:	2b00      	cmp	r3, #0
 802b142:	d00e      	beq.n	802b162 <prvAddNewTaskToReadyList+0xf6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 802b144:	4b0a      	ldr	r3, [pc, #40]	; (802b170 <prvAddNewTaskToReadyList+0x104>)
 802b146:	681b      	ldr	r3, [r3, #0]
 802b148:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802b14a:	687b      	ldr	r3, [r7, #4]
 802b14c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802b14e:	429a      	cmp	r2, r3
 802b150:	d207      	bcs.n	802b162 <prvAddNewTaskToReadyList+0xf6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 802b152:	4b0c      	ldr	r3, [pc, #48]	; (802b184 <prvAddNewTaskToReadyList+0x118>)
 802b154:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 802b158:	601a      	str	r2, [r3, #0]
 802b15a:	f3bf 8f4f 	dsb	sy
 802b15e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 802b162:	bf00      	nop
 802b164:	3708      	adds	r7, #8
 802b166:	46bd      	mov	sp, r7
 802b168:	bdb0      	pop	{r4, r5, r7, pc}
 802b16a:	bf00      	nop
 802b16c:	200025b0 	.word	0x200025b0
 802b170:	200020dc 	.word	0x200020dc
 802b174:	200025bc 	.word	0x200025bc
 802b178:	200025cc 	.word	0x200025cc
 802b17c:	200025b8 	.word	0x200025b8
 802b180:	200020e0 	.word	0x200020e0
 802b184:	e000ed04 	.word	0xe000ed04

0802b188 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 802b188:	b580      	push	{r7, lr}
 802b18a:	b08a      	sub	sp, #40	; 0x28
 802b18c:	af00      	add	r7, sp, #0
 802b18e:	6078      	str	r0, [r7, #4]
 802b190:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 802b192:	2300      	movs	r3, #0
 802b194:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 802b196:	687b      	ldr	r3, [r7, #4]
 802b198:	2b00      	cmp	r3, #0
 802b19a:	d10a      	bne.n	802b1b2 <vTaskDelayUntil+0x2a>
	__asm volatile
 802b19c:	f04f 0350 	mov.w	r3, #80	; 0x50
 802b1a0:	f383 8811 	msr	BASEPRI, r3
 802b1a4:	f3bf 8f6f 	isb	sy
 802b1a8:	f3bf 8f4f 	dsb	sy
 802b1ac:	617b      	str	r3, [r7, #20]
}
 802b1ae:	bf00      	nop
 802b1b0:	e7fe      	b.n	802b1b0 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 802b1b2:	683b      	ldr	r3, [r7, #0]
 802b1b4:	2b00      	cmp	r3, #0
 802b1b6:	d10a      	bne.n	802b1ce <vTaskDelayUntil+0x46>
	__asm volatile
 802b1b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 802b1bc:	f383 8811 	msr	BASEPRI, r3
 802b1c0:	f3bf 8f6f 	isb	sy
 802b1c4:	f3bf 8f4f 	dsb	sy
 802b1c8:	613b      	str	r3, [r7, #16]
}
 802b1ca:	bf00      	nop
 802b1cc:	e7fe      	b.n	802b1cc <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 802b1ce:	4b2b      	ldr	r3, [pc, #172]	; (802b27c <vTaskDelayUntil+0xf4>)
 802b1d0:	681b      	ldr	r3, [r3, #0]
 802b1d2:	2b00      	cmp	r3, #0
 802b1d4:	d00a      	beq.n	802b1ec <vTaskDelayUntil+0x64>
	__asm volatile
 802b1d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 802b1da:	f383 8811 	msr	BASEPRI, r3
 802b1de:	f3bf 8f6f 	isb	sy
 802b1e2:	f3bf 8f4f 	dsb	sy
 802b1e6:	60fb      	str	r3, [r7, #12]
}
 802b1e8:	bf00      	nop
 802b1ea:	e7fe      	b.n	802b1ea <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 802b1ec:	f000 f906 	bl	802b3fc <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 802b1f0:	4b23      	ldr	r3, [pc, #140]	; (802b280 <vTaskDelayUntil+0xf8>)
 802b1f2:	681b      	ldr	r3, [r3, #0]
 802b1f4:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 802b1f6:	687b      	ldr	r3, [r7, #4]
 802b1f8:	681b      	ldr	r3, [r3, #0]
 802b1fa:	683a      	ldr	r2, [r7, #0]
 802b1fc:	4413      	add	r3, r2
 802b1fe:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 802b200:	687b      	ldr	r3, [r7, #4]
 802b202:	681b      	ldr	r3, [r3, #0]
 802b204:	6a3a      	ldr	r2, [r7, #32]
 802b206:	429a      	cmp	r2, r3
 802b208:	d20b      	bcs.n	802b222 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 802b20a:	687b      	ldr	r3, [r7, #4]
 802b20c:	681b      	ldr	r3, [r3, #0]
 802b20e:	69fa      	ldr	r2, [r7, #28]
 802b210:	429a      	cmp	r2, r3
 802b212:	d211      	bcs.n	802b238 <vTaskDelayUntil+0xb0>
 802b214:	69fa      	ldr	r2, [r7, #28]
 802b216:	6a3b      	ldr	r3, [r7, #32]
 802b218:	429a      	cmp	r2, r3
 802b21a:	d90d      	bls.n	802b238 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 802b21c:	2301      	movs	r3, #1
 802b21e:	627b      	str	r3, [r7, #36]	; 0x24
 802b220:	e00a      	b.n	802b238 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 802b222:	687b      	ldr	r3, [r7, #4]
 802b224:	681b      	ldr	r3, [r3, #0]
 802b226:	69fa      	ldr	r2, [r7, #28]
 802b228:	429a      	cmp	r2, r3
 802b22a:	d303      	bcc.n	802b234 <vTaskDelayUntil+0xac>
 802b22c:	69fa      	ldr	r2, [r7, #28]
 802b22e:	6a3b      	ldr	r3, [r7, #32]
 802b230:	429a      	cmp	r2, r3
 802b232:	d901      	bls.n	802b238 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 802b234:	2301      	movs	r3, #1
 802b236:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 802b238:	687b      	ldr	r3, [r7, #4]
 802b23a:	69fa      	ldr	r2, [r7, #28]
 802b23c:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 802b23e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802b240:	2b00      	cmp	r3, #0
 802b242:	d009      	beq.n	802b258 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );
 802b244:	2024      	movs	r0, #36	; 0x24
 802b246:	f002 fa8b 	bl	802d760 <SEGGER_SYSVIEW_RecordVoid>

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 802b24a:	69fa      	ldr	r2, [r7, #28]
 802b24c:	6a3b      	ldr	r3, [r7, #32]
 802b24e:	1ad3      	subs	r3, r2, r3
 802b250:	2100      	movs	r1, #0
 802b252:	4618      	mov	r0, r3
 802b254:	f000 fdbe 	bl	802bdd4 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 802b258:	f000 f8de 	bl	802b418 <xTaskResumeAll>
 802b25c:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 802b25e:	69bb      	ldr	r3, [r7, #24]
 802b260:	2b00      	cmp	r3, #0
 802b262:	d107      	bne.n	802b274 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 802b264:	4b07      	ldr	r3, [pc, #28]	; (802b284 <vTaskDelayUntil+0xfc>)
 802b266:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 802b26a:	601a      	str	r2, [r3, #0]
 802b26c:	f3bf 8f4f 	dsb	sy
 802b270:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 802b274:	bf00      	nop
 802b276:	3728      	adds	r7, #40	; 0x28
 802b278:	46bd      	mov	sp, r7
 802b27a:	bd80      	pop	{r7, pc}
 802b27c:	200025d8 	.word	0x200025d8
 802b280:	200025b4 	.word	0x200025b4
 802b284:	e000ed04 	.word	0xe000ed04

0802b288 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 802b288:	b580      	push	{r7, lr}
 802b28a:	b084      	sub	sp, #16
 802b28c:	af00      	add	r7, sp, #0
 802b28e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 802b290:	2300      	movs	r3, #0
 802b292:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 802b294:	687b      	ldr	r3, [r7, #4]
 802b296:	2b00      	cmp	r3, #0
 802b298:	d01b      	beq.n	802b2d2 <vTaskDelay+0x4a>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 802b29a:	4b15      	ldr	r3, [pc, #84]	; (802b2f0 <vTaskDelay+0x68>)
 802b29c:	681b      	ldr	r3, [r3, #0]
 802b29e:	2b00      	cmp	r3, #0
 802b2a0:	d00a      	beq.n	802b2b8 <vTaskDelay+0x30>
	__asm volatile
 802b2a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 802b2a6:	f383 8811 	msr	BASEPRI, r3
 802b2aa:	f3bf 8f6f 	isb	sy
 802b2ae:	f3bf 8f4f 	dsb	sy
 802b2b2:	60bb      	str	r3, [r7, #8]
}
 802b2b4:	bf00      	nop
 802b2b6:	e7fe      	b.n	802b2b6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 802b2b8:	f000 f8a0 	bl	802b3fc <vTaskSuspendAll>
			{
				traceTASK_DELAY();
 802b2bc:	6879      	ldr	r1, [r7, #4]
 802b2be:	2023      	movs	r0, #35	; 0x23
 802b2c0:	f002 fa6c 	bl	802d79c <SEGGER_SYSVIEW_RecordU32>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 802b2c4:	2100      	movs	r1, #0
 802b2c6:	6878      	ldr	r0, [r7, #4]
 802b2c8:	f000 fd84 	bl	802bdd4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 802b2cc:	f000 f8a4 	bl	802b418 <xTaskResumeAll>
 802b2d0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 802b2d2:	68fb      	ldr	r3, [r7, #12]
 802b2d4:	2b00      	cmp	r3, #0
 802b2d6:	d107      	bne.n	802b2e8 <vTaskDelay+0x60>
		{
			portYIELD_WITHIN_API();
 802b2d8:	4b06      	ldr	r3, [pc, #24]	; (802b2f4 <vTaskDelay+0x6c>)
 802b2da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 802b2de:	601a      	str	r2, [r3, #0]
 802b2e0:	f3bf 8f4f 	dsb	sy
 802b2e4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 802b2e8:	bf00      	nop
 802b2ea:	3710      	adds	r7, #16
 802b2ec:	46bd      	mov	sp, r7
 802b2ee:	bd80      	pop	{r7, pc}
 802b2f0:	200025d8 	.word	0x200025d8
 802b2f4:	e000ed04 	.word	0xe000ed04

0802b2f8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 802b2f8:	b580      	push	{r7, lr}
 802b2fa:	b08a      	sub	sp, #40	; 0x28
 802b2fc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 802b2fe:	2300      	movs	r3, #0
 802b300:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 802b302:	2300      	movs	r3, #0
 802b304:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 802b306:	463a      	mov	r2, r7
 802b308:	1d39      	adds	r1, r7, #4
 802b30a:	f107 0308 	add.w	r3, r7, #8
 802b30e:	4618      	mov	r0, r3
 802b310:	f7fe fde8 	bl	8029ee4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 802b314:	6839      	ldr	r1, [r7, #0]
 802b316:	687b      	ldr	r3, [r7, #4]
 802b318:	68ba      	ldr	r2, [r7, #8]
 802b31a:	9202      	str	r2, [sp, #8]
 802b31c:	9301      	str	r3, [sp, #4]
 802b31e:	2300      	movs	r3, #0
 802b320:	9300      	str	r3, [sp, #0]
 802b322:	2300      	movs	r3, #0
 802b324:	460a      	mov	r2, r1
 802b326:	492d      	ldr	r1, [pc, #180]	; (802b3dc <vTaskStartScheduler+0xe4>)
 802b328:	482d      	ldr	r0, [pc, #180]	; (802b3e0 <vTaskStartScheduler+0xe8>)
 802b32a:	f7ff fd57 	bl	802addc <xTaskCreateStatic>
 802b32e:	4603      	mov	r3, r0
 802b330:	4a2c      	ldr	r2, [pc, #176]	; (802b3e4 <vTaskStartScheduler+0xec>)
 802b332:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 802b334:	4b2b      	ldr	r3, [pc, #172]	; (802b3e4 <vTaskStartScheduler+0xec>)
 802b336:	681b      	ldr	r3, [r3, #0]
 802b338:	2b00      	cmp	r3, #0
 802b33a:	d002      	beq.n	802b342 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 802b33c:	2301      	movs	r3, #1
 802b33e:	617b      	str	r3, [r7, #20]
 802b340:	e001      	b.n	802b346 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 802b342:	2300      	movs	r3, #0
 802b344:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 802b346:	697b      	ldr	r3, [r7, #20]
 802b348:	2b01      	cmp	r3, #1
 802b34a:	d102      	bne.n	802b352 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 802b34c:	f000 fd96 	bl	802be7c <xTimerCreateTimerTask>
 802b350:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 802b352:	697b      	ldr	r3, [r7, #20]
 802b354:	2b01      	cmp	r3, #1
 802b356:	d12e      	bne.n	802b3b6 <vTaskStartScheduler+0xbe>
	__asm volatile
 802b358:	f04f 0350 	mov.w	r3, #80	; 0x50
 802b35c:	f383 8811 	msr	BASEPRI, r3
 802b360:	f3bf 8f6f 	isb	sy
 802b364:	f3bf 8f4f 	dsb	sy
 802b368:	613b      	str	r3, [r7, #16]
}
 802b36a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 802b36c:	4b1e      	ldr	r3, [pc, #120]	; (802b3e8 <vTaskStartScheduler+0xf0>)
 802b36e:	681b      	ldr	r3, [r3, #0]
 802b370:	3364      	adds	r3, #100	; 0x64
 802b372:	4a1e      	ldr	r2, [pc, #120]	; (802b3ec <vTaskStartScheduler+0xf4>)
 802b374:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 802b376:	4b1e      	ldr	r3, [pc, #120]	; (802b3f0 <vTaskStartScheduler+0xf8>)
 802b378:	f04f 32ff 	mov.w	r2, #4294967295
 802b37c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 802b37e:	4b1d      	ldr	r3, [pc, #116]	; (802b3f4 <vTaskStartScheduler+0xfc>)
 802b380:	2201      	movs	r2, #1
 802b382:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 802b384:	4b1c      	ldr	r3, [pc, #112]	; (802b3f8 <vTaskStartScheduler+0x100>)
 802b386:	2200      	movs	r2, #0
 802b388:	601a      	str	r2, [r3, #0]
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		traceTASK_SWITCHED_IN();
 802b38a:	4b17      	ldr	r3, [pc, #92]	; (802b3e8 <vTaskStartScheduler+0xf0>)
 802b38c:	681b      	ldr	r3, [r3, #0]
 802b38e:	3334      	adds	r3, #52	; 0x34
 802b390:	2205      	movs	r2, #5
 802b392:	4912      	ldr	r1, [pc, #72]	; (802b3dc <vTaskStartScheduler+0xe4>)
 802b394:	4618      	mov	r0, r3
 802b396:	f003 f8ef 	bl	802e578 <memcmp>
 802b39a:	4603      	mov	r3, r0
 802b39c:	2b00      	cmp	r3, #0
 802b39e:	d005      	beq.n	802b3ac <vTaskStartScheduler+0xb4>
 802b3a0:	4b11      	ldr	r3, [pc, #68]	; (802b3e8 <vTaskStartScheduler+0xf0>)
 802b3a2:	681b      	ldr	r3, [r3, #0]
 802b3a4:	4618      	mov	r0, r3
 802b3a6:	f002 febd 	bl	802e124 <SEGGER_SYSVIEW_OnTaskStartExec>
 802b3aa:	e001      	b.n	802b3b0 <vTaskStartScheduler+0xb8>
 802b3ac:	f002 fe5c 	bl	802e068 <SEGGER_SYSVIEW_OnIdle>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 802b3b0:	f001 f93e 	bl	802c630 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 802b3b4:	e00e      	b.n	802b3d4 <vTaskStartScheduler+0xdc>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 802b3b6:	697b      	ldr	r3, [r7, #20]
 802b3b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 802b3bc:	d10a      	bne.n	802b3d4 <vTaskStartScheduler+0xdc>
	__asm volatile
 802b3be:	f04f 0350 	mov.w	r3, #80	; 0x50
 802b3c2:	f383 8811 	msr	BASEPRI, r3
 802b3c6:	f3bf 8f6f 	isb	sy
 802b3ca:	f3bf 8f4f 	dsb	sy
 802b3ce:	60fb      	str	r3, [r7, #12]
}
 802b3d0:	bf00      	nop
 802b3d2:	e7fe      	b.n	802b3d2 <vTaskStartScheduler+0xda>
}
 802b3d4:	bf00      	nop
 802b3d6:	3718      	adds	r7, #24
 802b3d8:	46bd      	mov	sp, r7
 802b3da:	bd80      	pop	{r7, pc}
 802b3dc:	0802f2d4 	.word	0x0802f2d4
 802b3e0:	0802ba89 	.word	0x0802ba89
 802b3e4:	200025d4 	.word	0x200025d4
 802b3e8:	200020dc 	.word	0x200020dc
 802b3ec:	20001444 	.word	0x20001444
 802b3f0:	200025d0 	.word	0x200025d0
 802b3f4:	200025bc 	.word	0x200025bc
 802b3f8:	200025b4 	.word	0x200025b4

0802b3fc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 802b3fc:	b480      	push	{r7}
 802b3fe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 802b400:	4b04      	ldr	r3, [pc, #16]	; (802b414 <vTaskSuspendAll+0x18>)
 802b402:	681b      	ldr	r3, [r3, #0]
 802b404:	3301      	adds	r3, #1
 802b406:	4a03      	ldr	r2, [pc, #12]	; (802b414 <vTaskSuspendAll+0x18>)
 802b408:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 802b40a:	bf00      	nop
 802b40c:	46bd      	mov	sp, r7
 802b40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b412:	4770      	bx	lr
 802b414:	200025d8 	.word	0x200025d8

0802b418 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 802b418:	b580      	push	{r7, lr}
 802b41a:	b084      	sub	sp, #16
 802b41c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 802b41e:	2300      	movs	r3, #0
 802b420:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 802b422:	2300      	movs	r3, #0
 802b424:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 802b426:	4b44      	ldr	r3, [pc, #272]	; (802b538 <xTaskResumeAll+0x120>)
 802b428:	681b      	ldr	r3, [r3, #0]
 802b42a:	2b00      	cmp	r3, #0
 802b42c:	d10a      	bne.n	802b444 <xTaskResumeAll+0x2c>
	__asm volatile
 802b42e:	f04f 0350 	mov.w	r3, #80	; 0x50
 802b432:	f383 8811 	msr	BASEPRI, r3
 802b436:	f3bf 8f6f 	isb	sy
 802b43a:	f3bf 8f4f 	dsb	sy
 802b43e:	603b      	str	r3, [r7, #0]
}
 802b440:	bf00      	nop
 802b442:	e7fe      	b.n	802b442 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 802b444:	f001 f996 	bl	802c774 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 802b448:	4b3b      	ldr	r3, [pc, #236]	; (802b538 <xTaskResumeAll+0x120>)
 802b44a:	681b      	ldr	r3, [r3, #0]
 802b44c:	3b01      	subs	r3, #1
 802b44e:	4a3a      	ldr	r2, [pc, #232]	; (802b538 <xTaskResumeAll+0x120>)
 802b450:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 802b452:	4b39      	ldr	r3, [pc, #228]	; (802b538 <xTaskResumeAll+0x120>)
 802b454:	681b      	ldr	r3, [r3, #0]
 802b456:	2b00      	cmp	r3, #0
 802b458:	d166      	bne.n	802b528 <xTaskResumeAll+0x110>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 802b45a:	4b38      	ldr	r3, [pc, #224]	; (802b53c <xTaskResumeAll+0x124>)
 802b45c:	681b      	ldr	r3, [r3, #0]
 802b45e:	2b00      	cmp	r3, #0
 802b460:	d062      	beq.n	802b528 <xTaskResumeAll+0x110>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 802b462:	e033      	b.n	802b4cc <xTaskResumeAll+0xb4>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 802b464:	4b36      	ldr	r3, [pc, #216]	; (802b540 <xTaskResumeAll+0x128>)
 802b466:	68db      	ldr	r3, [r3, #12]
 802b468:	68db      	ldr	r3, [r3, #12]
 802b46a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 802b46c:	68fb      	ldr	r3, [r7, #12]
 802b46e:	3318      	adds	r3, #24
 802b470:	4618      	mov	r0, r3
 802b472:	f7fe fdf5 	bl	802a060 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 802b476:	68fb      	ldr	r3, [r7, #12]
 802b478:	3304      	adds	r3, #4
 802b47a:	4618      	mov	r0, r3
 802b47c:	f7fe fdf0 	bl	802a060 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 802b480:	68fb      	ldr	r3, [r7, #12]
 802b482:	4618      	mov	r0, r3
 802b484:	f002 fe90 	bl	802e1a8 <SEGGER_SYSVIEW_OnTaskStartReady>
 802b488:	68fb      	ldr	r3, [r7, #12]
 802b48a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802b48c:	4b2d      	ldr	r3, [pc, #180]	; (802b544 <xTaskResumeAll+0x12c>)
 802b48e:	681b      	ldr	r3, [r3, #0]
 802b490:	429a      	cmp	r2, r3
 802b492:	d903      	bls.n	802b49c <xTaskResumeAll+0x84>
 802b494:	68fb      	ldr	r3, [r7, #12]
 802b496:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802b498:	4a2a      	ldr	r2, [pc, #168]	; (802b544 <xTaskResumeAll+0x12c>)
 802b49a:	6013      	str	r3, [r2, #0]
 802b49c:	68fb      	ldr	r3, [r7, #12]
 802b49e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802b4a0:	4613      	mov	r3, r2
 802b4a2:	009b      	lsls	r3, r3, #2
 802b4a4:	4413      	add	r3, r2
 802b4a6:	009b      	lsls	r3, r3, #2
 802b4a8:	4a27      	ldr	r2, [pc, #156]	; (802b548 <xTaskResumeAll+0x130>)
 802b4aa:	441a      	add	r2, r3
 802b4ac:	68fb      	ldr	r3, [r7, #12]
 802b4ae:	3304      	adds	r3, #4
 802b4b0:	4619      	mov	r1, r3
 802b4b2:	4610      	mov	r0, r2
 802b4b4:	f7fe fd77 	bl	8029fa6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 802b4b8:	68fb      	ldr	r3, [r7, #12]
 802b4ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802b4bc:	4b23      	ldr	r3, [pc, #140]	; (802b54c <xTaskResumeAll+0x134>)
 802b4be:	681b      	ldr	r3, [r3, #0]
 802b4c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802b4c2:	429a      	cmp	r2, r3
 802b4c4:	d302      	bcc.n	802b4cc <xTaskResumeAll+0xb4>
					{
						xYieldPending = pdTRUE;
 802b4c6:	4b22      	ldr	r3, [pc, #136]	; (802b550 <xTaskResumeAll+0x138>)
 802b4c8:	2201      	movs	r2, #1
 802b4ca:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 802b4cc:	4b1c      	ldr	r3, [pc, #112]	; (802b540 <xTaskResumeAll+0x128>)
 802b4ce:	681b      	ldr	r3, [r3, #0]
 802b4d0:	2b00      	cmp	r3, #0
 802b4d2:	d1c7      	bne.n	802b464 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 802b4d4:	68fb      	ldr	r3, [r7, #12]
 802b4d6:	2b00      	cmp	r3, #0
 802b4d8:	d001      	beq.n	802b4de <xTaskResumeAll+0xc6>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 802b4da:	f000 fbc7 	bl	802bc6c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 802b4de:	4b1d      	ldr	r3, [pc, #116]	; (802b554 <xTaskResumeAll+0x13c>)
 802b4e0:	681b      	ldr	r3, [r3, #0]
 802b4e2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 802b4e4:	687b      	ldr	r3, [r7, #4]
 802b4e6:	2b00      	cmp	r3, #0
 802b4e8:	d010      	beq.n	802b50c <xTaskResumeAll+0xf4>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 802b4ea:	f000 f859 	bl	802b5a0 <xTaskIncrementTick>
 802b4ee:	4603      	mov	r3, r0
 802b4f0:	2b00      	cmp	r3, #0
 802b4f2:	d002      	beq.n	802b4fa <xTaskResumeAll+0xe2>
							{
								xYieldPending = pdTRUE;
 802b4f4:	4b16      	ldr	r3, [pc, #88]	; (802b550 <xTaskResumeAll+0x138>)
 802b4f6:	2201      	movs	r2, #1
 802b4f8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 802b4fa:	687b      	ldr	r3, [r7, #4]
 802b4fc:	3b01      	subs	r3, #1
 802b4fe:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 802b500:	687b      	ldr	r3, [r7, #4]
 802b502:	2b00      	cmp	r3, #0
 802b504:	d1f1      	bne.n	802b4ea <xTaskResumeAll+0xd2>

						xPendedTicks = 0;
 802b506:	4b13      	ldr	r3, [pc, #76]	; (802b554 <xTaskResumeAll+0x13c>)
 802b508:	2200      	movs	r2, #0
 802b50a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 802b50c:	4b10      	ldr	r3, [pc, #64]	; (802b550 <xTaskResumeAll+0x138>)
 802b50e:	681b      	ldr	r3, [r3, #0]
 802b510:	2b00      	cmp	r3, #0
 802b512:	d009      	beq.n	802b528 <xTaskResumeAll+0x110>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 802b514:	2301      	movs	r3, #1
 802b516:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 802b518:	4b0f      	ldr	r3, [pc, #60]	; (802b558 <xTaskResumeAll+0x140>)
 802b51a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 802b51e:	601a      	str	r2, [r3, #0]
 802b520:	f3bf 8f4f 	dsb	sy
 802b524:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 802b528:	f001 f954 	bl	802c7d4 <vPortExitCritical>

	return xAlreadyYielded;
 802b52c:	68bb      	ldr	r3, [r7, #8]
}
 802b52e:	4618      	mov	r0, r3
 802b530:	3710      	adds	r7, #16
 802b532:	46bd      	mov	sp, r7
 802b534:	bd80      	pop	{r7, pc}
 802b536:	bf00      	nop
 802b538:	200025d8 	.word	0x200025d8
 802b53c:	200025b0 	.word	0x200025b0
 802b540:	20002570 	.word	0x20002570
 802b544:	200025b8 	.word	0x200025b8
 802b548:	200020e0 	.word	0x200020e0
 802b54c:	200020dc 	.word	0x200020dc
 802b550:	200025c4 	.word	0x200025c4
 802b554:	200025c0 	.word	0x200025c0
 802b558:	e000ed04 	.word	0xe000ed04

0802b55c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 802b55c:	b480      	push	{r7}
 802b55e:	b083      	sub	sp, #12
 802b560:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 802b562:	4b05      	ldr	r3, [pc, #20]	; (802b578 <xTaskGetTickCount+0x1c>)
 802b564:	681b      	ldr	r3, [r3, #0]
 802b566:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 802b568:	687b      	ldr	r3, [r7, #4]
}
 802b56a:	4618      	mov	r0, r3
 802b56c:	370c      	adds	r7, #12
 802b56e:	46bd      	mov	sp, r7
 802b570:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b574:	4770      	bx	lr
 802b576:	bf00      	nop
 802b578:	200025b4 	.word	0x200025b4

0802b57c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 802b57c:	b580      	push	{r7, lr}
 802b57e:	b082      	sub	sp, #8
 802b580:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 802b582:	f001 f9d9 	bl	802c938 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 802b586:	2300      	movs	r3, #0
 802b588:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 802b58a:	4b04      	ldr	r3, [pc, #16]	; (802b59c <xTaskGetTickCountFromISR+0x20>)
 802b58c:	681b      	ldr	r3, [r3, #0]
 802b58e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 802b590:	683b      	ldr	r3, [r7, #0]
}
 802b592:	4618      	mov	r0, r3
 802b594:	3708      	adds	r7, #8
 802b596:	46bd      	mov	sp, r7
 802b598:	bd80      	pop	{r7, pc}
 802b59a:	bf00      	nop
 802b59c:	200025b4 	.word	0x200025b4

0802b5a0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 802b5a0:	b580      	push	{r7, lr}
 802b5a2:	b086      	sub	sp, #24
 802b5a4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 802b5a6:	2300      	movs	r3, #0
 802b5a8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 802b5aa:	4b51      	ldr	r3, [pc, #324]	; (802b6f0 <xTaskIncrementTick+0x150>)
 802b5ac:	681b      	ldr	r3, [r3, #0]
 802b5ae:	2b00      	cmp	r3, #0
 802b5b0:	f040 8093 	bne.w	802b6da <xTaskIncrementTick+0x13a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 802b5b4:	4b4f      	ldr	r3, [pc, #316]	; (802b6f4 <xTaskIncrementTick+0x154>)
 802b5b6:	681b      	ldr	r3, [r3, #0]
 802b5b8:	3301      	adds	r3, #1
 802b5ba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 802b5bc:	4a4d      	ldr	r2, [pc, #308]	; (802b6f4 <xTaskIncrementTick+0x154>)
 802b5be:	693b      	ldr	r3, [r7, #16]
 802b5c0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 802b5c2:	693b      	ldr	r3, [r7, #16]
 802b5c4:	2b00      	cmp	r3, #0
 802b5c6:	d120      	bne.n	802b60a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 802b5c8:	4b4b      	ldr	r3, [pc, #300]	; (802b6f8 <xTaskIncrementTick+0x158>)
 802b5ca:	681b      	ldr	r3, [r3, #0]
 802b5cc:	681b      	ldr	r3, [r3, #0]
 802b5ce:	2b00      	cmp	r3, #0
 802b5d0:	d00a      	beq.n	802b5e8 <xTaskIncrementTick+0x48>
	__asm volatile
 802b5d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 802b5d6:	f383 8811 	msr	BASEPRI, r3
 802b5da:	f3bf 8f6f 	isb	sy
 802b5de:	f3bf 8f4f 	dsb	sy
 802b5e2:	603b      	str	r3, [r7, #0]
}
 802b5e4:	bf00      	nop
 802b5e6:	e7fe      	b.n	802b5e6 <xTaskIncrementTick+0x46>
 802b5e8:	4b43      	ldr	r3, [pc, #268]	; (802b6f8 <xTaskIncrementTick+0x158>)
 802b5ea:	681b      	ldr	r3, [r3, #0]
 802b5ec:	60fb      	str	r3, [r7, #12]
 802b5ee:	4b43      	ldr	r3, [pc, #268]	; (802b6fc <xTaskIncrementTick+0x15c>)
 802b5f0:	681b      	ldr	r3, [r3, #0]
 802b5f2:	4a41      	ldr	r2, [pc, #260]	; (802b6f8 <xTaskIncrementTick+0x158>)
 802b5f4:	6013      	str	r3, [r2, #0]
 802b5f6:	4a41      	ldr	r2, [pc, #260]	; (802b6fc <xTaskIncrementTick+0x15c>)
 802b5f8:	68fb      	ldr	r3, [r7, #12]
 802b5fa:	6013      	str	r3, [r2, #0]
 802b5fc:	4b40      	ldr	r3, [pc, #256]	; (802b700 <xTaskIncrementTick+0x160>)
 802b5fe:	681b      	ldr	r3, [r3, #0]
 802b600:	3301      	adds	r3, #1
 802b602:	4a3f      	ldr	r2, [pc, #252]	; (802b700 <xTaskIncrementTick+0x160>)
 802b604:	6013      	str	r3, [r2, #0]
 802b606:	f000 fb31 	bl	802bc6c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 802b60a:	4b3e      	ldr	r3, [pc, #248]	; (802b704 <xTaskIncrementTick+0x164>)
 802b60c:	681b      	ldr	r3, [r3, #0]
 802b60e:	693a      	ldr	r2, [r7, #16]
 802b610:	429a      	cmp	r2, r3
 802b612:	d34d      	bcc.n	802b6b0 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 802b614:	4b38      	ldr	r3, [pc, #224]	; (802b6f8 <xTaskIncrementTick+0x158>)
 802b616:	681b      	ldr	r3, [r3, #0]
 802b618:	681b      	ldr	r3, [r3, #0]
 802b61a:	2b00      	cmp	r3, #0
 802b61c:	d104      	bne.n	802b628 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 802b61e:	4b39      	ldr	r3, [pc, #228]	; (802b704 <xTaskIncrementTick+0x164>)
 802b620:	f04f 32ff 	mov.w	r2, #4294967295
 802b624:	601a      	str	r2, [r3, #0]
					break;
 802b626:	e043      	b.n	802b6b0 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 802b628:	4b33      	ldr	r3, [pc, #204]	; (802b6f8 <xTaskIncrementTick+0x158>)
 802b62a:	681b      	ldr	r3, [r3, #0]
 802b62c:	68db      	ldr	r3, [r3, #12]
 802b62e:	68db      	ldr	r3, [r3, #12]
 802b630:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 802b632:	68bb      	ldr	r3, [r7, #8]
 802b634:	685b      	ldr	r3, [r3, #4]
 802b636:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 802b638:	693a      	ldr	r2, [r7, #16]
 802b63a:	687b      	ldr	r3, [r7, #4]
 802b63c:	429a      	cmp	r2, r3
 802b63e:	d203      	bcs.n	802b648 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 802b640:	4a30      	ldr	r2, [pc, #192]	; (802b704 <xTaskIncrementTick+0x164>)
 802b642:	687b      	ldr	r3, [r7, #4]
 802b644:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 802b646:	e033      	b.n	802b6b0 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 802b648:	68bb      	ldr	r3, [r7, #8]
 802b64a:	3304      	adds	r3, #4
 802b64c:	4618      	mov	r0, r3
 802b64e:	f7fe fd07 	bl	802a060 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 802b652:	68bb      	ldr	r3, [r7, #8]
 802b654:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802b656:	2b00      	cmp	r3, #0
 802b658:	d004      	beq.n	802b664 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 802b65a:	68bb      	ldr	r3, [r7, #8]
 802b65c:	3318      	adds	r3, #24
 802b65e:	4618      	mov	r0, r3
 802b660:	f7fe fcfe 	bl	802a060 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 802b664:	68bb      	ldr	r3, [r7, #8]
 802b666:	4618      	mov	r0, r3
 802b668:	f002 fd9e 	bl	802e1a8 <SEGGER_SYSVIEW_OnTaskStartReady>
 802b66c:	68bb      	ldr	r3, [r7, #8]
 802b66e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802b670:	4b25      	ldr	r3, [pc, #148]	; (802b708 <xTaskIncrementTick+0x168>)
 802b672:	681b      	ldr	r3, [r3, #0]
 802b674:	429a      	cmp	r2, r3
 802b676:	d903      	bls.n	802b680 <xTaskIncrementTick+0xe0>
 802b678:	68bb      	ldr	r3, [r7, #8]
 802b67a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802b67c:	4a22      	ldr	r2, [pc, #136]	; (802b708 <xTaskIncrementTick+0x168>)
 802b67e:	6013      	str	r3, [r2, #0]
 802b680:	68bb      	ldr	r3, [r7, #8]
 802b682:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802b684:	4613      	mov	r3, r2
 802b686:	009b      	lsls	r3, r3, #2
 802b688:	4413      	add	r3, r2
 802b68a:	009b      	lsls	r3, r3, #2
 802b68c:	4a1f      	ldr	r2, [pc, #124]	; (802b70c <xTaskIncrementTick+0x16c>)
 802b68e:	441a      	add	r2, r3
 802b690:	68bb      	ldr	r3, [r7, #8]
 802b692:	3304      	adds	r3, #4
 802b694:	4619      	mov	r1, r3
 802b696:	4610      	mov	r0, r2
 802b698:	f7fe fc85 	bl	8029fa6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 802b69c:	68bb      	ldr	r3, [r7, #8]
 802b69e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802b6a0:	4b1b      	ldr	r3, [pc, #108]	; (802b710 <xTaskIncrementTick+0x170>)
 802b6a2:	681b      	ldr	r3, [r3, #0]
 802b6a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802b6a6:	429a      	cmp	r2, r3
 802b6a8:	d3b4      	bcc.n	802b614 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 802b6aa:	2301      	movs	r3, #1
 802b6ac:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 802b6ae:	e7b1      	b.n	802b614 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 802b6b0:	4b17      	ldr	r3, [pc, #92]	; (802b710 <xTaskIncrementTick+0x170>)
 802b6b2:	681b      	ldr	r3, [r3, #0]
 802b6b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802b6b6:	4915      	ldr	r1, [pc, #84]	; (802b70c <xTaskIncrementTick+0x16c>)
 802b6b8:	4613      	mov	r3, r2
 802b6ba:	009b      	lsls	r3, r3, #2
 802b6bc:	4413      	add	r3, r2
 802b6be:	009b      	lsls	r3, r3, #2
 802b6c0:	440b      	add	r3, r1
 802b6c2:	681b      	ldr	r3, [r3, #0]
 802b6c4:	2b01      	cmp	r3, #1
 802b6c6:	d901      	bls.n	802b6cc <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 802b6c8:	2301      	movs	r3, #1
 802b6ca:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 802b6cc:	4b11      	ldr	r3, [pc, #68]	; (802b714 <xTaskIncrementTick+0x174>)
 802b6ce:	681b      	ldr	r3, [r3, #0]
 802b6d0:	2b00      	cmp	r3, #0
 802b6d2:	d007      	beq.n	802b6e4 <xTaskIncrementTick+0x144>
			{
				xSwitchRequired = pdTRUE;
 802b6d4:	2301      	movs	r3, #1
 802b6d6:	617b      	str	r3, [r7, #20]
 802b6d8:	e004      	b.n	802b6e4 <xTaskIncrementTick+0x144>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 802b6da:	4b0f      	ldr	r3, [pc, #60]	; (802b718 <xTaskIncrementTick+0x178>)
 802b6dc:	681b      	ldr	r3, [r3, #0]
 802b6de:	3301      	adds	r3, #1
 802b6e0:	4a0d      	ldr	r2, [pc, #52]	; (802b718 <xTaskIncrementTick+0x178>)
 802b6e2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 802b6e4:	697b      	ldr	r3, [r7, #20]
}
 802b6e6:	4618      	mov	r0, r3
 802b6e8:	3718      	adds	r7, #24
 802b6ea:	46bd      	mov	sp, r7
 802b6ec:	bd80      	pop	{r7, pc}
 802b6ee:	bf00      	nop
 802b6f0:	200025d8 	.word	0x200025d8
 802b6f4:	200025b4 	.word	0x200025b4
 802b6f8:	20002568 	.word	0x20002568
 802b6fc:	2000256c 	.word	0x2000256c
 802b700:	200025c8 	.word	0x200025c8
 802b704:	200025d0 	.word	0x200025d0
 802b708:	200025b8 	.word	0x200025b8
 802b70c:	200020e0 	.word	0x200020e0
 802b710:	200020dc 	.word	0x200020dc
 802b714:	200025c4 	.word	0x200025c4
 802b718:	200025c0 	.word	0x200025c0

0802b71c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 802b71c:	b580      	push	{r7, lr}
 802b71e:	b084      	sub	sp, #16
 802b720:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 802b722:	4b33      	ldr	r3, [pc, #204]	; (802b7f0 <vTaskSwitchContext+0xd4>)
 802b724:	681b      	ldr	r3, [r3, #0]
 802b726:	2b00      	cmp	r3, #0
 802b728:	d003      	beq.n	802b732 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 802b72a:	4b32      	ldr	r3, [pc, #200]	; (802b7f4 <vTaskSwitchContext+0xd8>)
 802b72c:	2201      	movs	r2, #1
 802b72e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 802b730:	e059      	b.n	802b7e6 <vTaskSwitchContext+0xca>
		xYieldPending = pdFALSE;
 802b732:	4b30      	ldr	r3, [pc, #192]	; (802b7f4 <vTaskSwitchContext+0xd8>)
 802b734:	2200      	movs	r2, #0
 802b736:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 802b738:	4b2f      	ldr	r3, [pc, #188]	; (802b7f8 <vTaskSwitchContext+0xdc>)
 802b73a:	681b      	ldr	r3, [r3, #0]
 802b73c:	60fb      	str	r3, [r7, #12]
 802b73e:	e010      	b.n	802b762 <vTaskSwitchContext+0x46>
 802b740:	68fb      	ldr	r3, [r7, #12]
 802b742:	2b00      	cmp	r3, #0
 802b744:	d10a      	bne.n	802b75c <vTaskSwitchContext+0x40>
	__asm volatile
 802b746:	f04f 0350 	mov.w	r3, #80	; 0x50
 802b74a:	f383 8811 	msr	BASEPRI, r3
 802b74e:	f3bf 8f6f 	isb	sy
 802b752:	f3bf 8f4f 	dsb	sy
 802b756:	607b      	str	r3, [r7, #4]
}
 802b758:	bf00      	nop
 802b75a:	e7fe      	b.n	802b75a <vTaskSwitchContext+0x3e>
 802b75c:	68fb      	ldr	r3, [r7, #12]
 802b75e:	3b01      	subs	r3, #1
 802b760:	60fb      	str	r3, [r7, #12]
 802b762:	4926      	ldr	r1, [pc, #152]	; (802b7fc <vTaskSwitchContext+0xe0>)
 802b764:	68fa      	ldr	r2, [r7, #12]
 802b766:	4613      	mov	r3, r2
 802b768:	009b      	lsls	r3, r3, #2
 802b76a:	4413      	add	r3, r2
 802b76c:	009b      	lsls	r3, r3, #2
 802b76e:	440b      	add	r3, r1
 802b770:	681b      	ldr	r3, [r3, #0]
 802b772:	2b00      	cmp	r3, #0
 802b774:	d0e4      	beq.n	802b740 <vTaskSwitchContext+0x24>
 802b776:	68fa      	ldr	r2, [r7, #12]
 802b778:	4613      	mov	r3, r2
 802b77a:	009b      	lsls	r3, r3, #2
 802b77c:	4413      	add	r3, r2
 802b77e:	009b      	lsls	r3, r3, #2
 802b780:	4a1e      	ldr	r2, [pc, #120]	; (802b7fc <vTaskSwitchContext+0xe0>)
 802b782:	4413      	add	r3, r2
 802b784:	60bb      	str	r3, [r7, #8]
 802b786:	68bb      	ldr	r3, [r7, #8]
 802b788:	685b      	ldr	r3, [r3, #4]
 802b78a:	685a      	ldr	r2, [r3, #4]
 802b78c:	68bb      	ldr	r3, [r7, #8]
 802b78e:	605a      	str	r2, [r3, #4]
 802b790:	68bb      	ldr	r3, [r7, #8]
 802b792:	685a      	ldr	r2, [r3, #4]
 802b794:	68bb      	ldr	r3, [r7, #8]
 802b796:	3308      	adds	r3, #8
 802b798:	429a      	cmp	r2, r3
 802b79a:	d104      	bne.n	802b7a6 <vTaskSwitchContext+0x8a>
 802b79c:	68bb      	ldr	r3, [r7, #8]
 802b79e:	685b      	ldr	r3, [r3, #4]
 802b7a0:	685a      	ldr	r2, [r3, #4]
 802b7a2:	68bb      	ldr	r3, [r7, #8]
 802b7a4:	605a      	str	r2, [r3, #4]
 802b7a6:	68bb      	ldr	r3, [r7, #8]
 802b7a8:	685b      	ldr	r3, [r3, #4]
 802b7aa:	68db      	ldr	r3, [r3, #12]
 802b7ac:	4a14      	ldr	r2, [pc, #80]	; (802b800 <vTaskSwitchContext+0xe4>)
 802b7ae:	6013      	str	r3, [r2, #0]
 802b7b0:	4a11      	ldr	r2, [pc, #68]	; (802b7f8 <vTaskSwitchContext+0xdc>)
 802b7b2:	68fb      	ldr	r3, [r7, #12]
 802b7b4:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 802b7b6:	4b12      	ldr	r3, [pc, #72]	; (802b800 <vTaskSwitchContext+0xe4>)
 802b7b8:	681b      	ldr	r3, [r3, #0]
 802b7ba:	3334      	adds	r3, #52	; 0x34
 802b7bc:	2205      	movs	r2, #5
 802b7be:	4911      	ldr	r1, [pc, #68]	; (802b804 <vTaskSwitchContext+0xe8>)
 802b7c0:	4618      	mov	r0, r3
 802b7c2:	f002 fed9 	bl	802e578 <memcmp>
 802b7c6:	4603      	mov	r3, r0
 802b7c8:	2b00      	cmp	r3, #0
 802b7ca:	d005      	beq.n	802b7d8 <vTaskSwitchContext+0xbc>
 802b7cc:	4b0c      	ldr	r3, [pc, #48]	; (802b800 <vTaskSwitchContext+0xe4>)
 802b7ce:	681b      	ldr	r3, [r3, #0]
 802b7d0:	4618      	mov	r0, r3
 802b7d2:	f002 fca7 	bl	802e124 <SEGGER_SYSVIEW_OnTaskStartExec>
 802b7d6:	e001      	b.n	802b7dc <vTaskSwitchContext+0xc0>
 802b7d8:	f002 fc46 	bl	802e068 <SEGGER_SYSVIEW_OnIdle>
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 802b7dc:	4b08      	ldr	r3, [pc, #32]	; (802b800 <vTaskSwitchContext+0xe4>)
 802b7de:	681b      	ldr	r3, [r3, #0]
 802b7e0:	3364      	adds	r3, #100	; 0x64
 802b7e2:	4a09      	ldr	r2, [pc, #36]	; (802b808 <vTaskSwitchContext+0xec>)
 802b7e4:	6013      	str	r3, [r2, #0]
}
 802b7e6:	bf00      	nop
 802b7e8:	3710      	adds	r7, #16
 802b7ea:	46bd      	mov	sp, r7
 802b7ec:	bd80      	pop	{r7, pc}
 802b7ee:	bf00      	nop
 802b7f0:	200025d8 	.word	0x200025d8
 802b7f4:	200025c4 	.word	0x200025c4
 802b7f8:	200025b8 	.word	0x200025b8
 802b7fc:	200020e0 	.word	0x200020e0
 802b800:	200020dc 	.word	0x200020dc
 802b804:	0802f2d4 	.word	0x0802f2d4
 802b808:	20001444 	.word	0x20001444

0802b80c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 802b80c:	b580      	push	{r7, lr}
 802b80e:	b084      	sub	sp, #16
 802b810:	af00      	add	r7, sp, #0
 802b812:	6078      	str	r0, [r7, #4]
 802b814:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 802b816:	687b      	ldr	r3, [r7, #4]
 802b818:	2b00      	cmp	r3, #0
 802b81a:	d10a      	bne.n	802b832 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 802b81c:	f04f 0350 	mov.w	r3, #80	; 0x50
 802b820:	f383 8811 	msr	BASEPRI, r3
 802b824:	f3bf 8f6f 	isb	sy
 802b828:	f3bf 8f4f 	dsb	sy
 802b82c:	60fb      	str	r3, [r7, #12]
}
 802b82e:	bf00      	nop
 802b830:	e7fe      	b.n	802b830 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 802b832:	4b07      	ldr	r3, [pc, #28]	; (802b850 <vTaskPlaceOnEventList+0x44>)
 802b834:	681b      	ldr	r3, [r3, #0]
 802b836:	3318      	adds	r3, #24
 802b838:	4619      	mov	r1, r3
 802b83a:	6878      	ldr	r0, [r7, #4]
 802b83c:	f7fe fbd7 	bl	8029fee <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 802b840:	2101      	movs	r1, #1
 802b842:	6838      	ldr	r0, [r7, #0]
 802b844:	f000 fac6 	bl	802bdd4 <prvAddCurrentTaskToDelayedList>
}
 802b848:	bf00      	nop
 802b84a:	3710      	adds	r7, #16
 802b84c:	46bd      	mov	sp, r7
 802b84e:	bd80      	pop	{r7, pc}
 802b850:	200020dc 	.word	0x200020dc

0802b854 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 802b854:	b580      	push	{r7, lr}
 802b856:	b086      	sub	sp, #24
 802b858:	af00      	add	r7, sp, #0
 802b85a:	60f8      	str	r0, [r7, #12]
 802b85c:	60b9      	str	r1, [r7, #8]
 802b85e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 802b860:	68fb      	ldr	r3, [r7, #12]
 802b862:	2b00      	cmp	r3, #0
 802b864:	d10a      	bne.n	802b87c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 802b866:	f04f 0350 	mov.w	r3, #80	; 0x50
 802b86a:	f383 8811 	msr	BASEPRI, r3
 802b86e:	f3bf 8f6f 	isb	sy
 802b872:	f3bf 8f4f 	dsb	sy
 802b876:	617b      	str	r3, [r7, #20]
}
 802b878:	bf00      	nop
 802b87a:	e7fe      	b.n	802b87a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 802b87c:	4b0b      	ldr	r3, [pc, #44]	; (802b8ac <vTaskPlaceOnEventListRestricted+0x58>)
 802b87e:	681b      	ldr	r3, [r3, #0]
 802b880:	3318      	adds	r3, #24
 802b882:	4619      	mov	r1, r3
 802b884:	68f8      	ldr	r0, [r7, #12]
 802b886:	f7fe fb8e 	bl	8029fa6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 802b88a:	687b      	ldr	r3, [r7, #4]
 802b88c:	2b00      	cmp	r3, #0
 802b88e:	d002      	beq.n	802b896 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 802b890:	f04f 33ff 	mov.w	r3, #4294967295
 802b894:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 802b896:	2024      	movs	r0, #36	; 0x24
 802b898:	f001 ff62 	bl	802d760 <SEGGER_SYSVIEW_RecordVoid>
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 802b89c:	6879      	ldr	r1, [r7, #4]
 802b89e:	68b8      	ldr	r0, [r7, #8]
 802b8a0:	f000 fa98 	bl	802bdd4 <prvAddCurrentTaskToDelayedList>
	}
 802b8a4:	bf00      	nop
 802b8a6:	3718      	adds	r7, #24
 802b8a8:	46bd      	mov	sp, r7
 802b8aa:	bd80      	pop	{r7, pc}
 802b8ac:	200020dc 	.word	0x200020dc

0802b8b0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 802b8b0:	b580      	push	{r7, lr}
 802b8b2:	b086      	sub	sp, #24
 802b8b4:	af00      	add	r7, sp, #0
 802b8b6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 802b8b8:	687b      	ldr	r3, [r7, #4]
 802b8ba:	68db      	ldr	r3, [r3, #12]
 802b8bc:	68db      	ldr	r3, [r3, #12]
 802b8be:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 802b8c0:	693b      	ldr	r3, [r7, #16]
 802b8c2:	2b00      	cmp	r3, #0
 802b8c4:	d10a      	bne.n	802b8dc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 802b8c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 802b8ca:	f383 8811 	msr	BASEPRI, r3
 802b8ce:	f3bf 8f6f 	isb	sy
 802b8d2:	f3bf 8f4f 	dsb	sy
 802b8d6:	60fb      	str	r3, [r7, #12]
}
 802b8d8:	bf00      	nop
 802b8da:	e7fe      	b.n	802b8da <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 802b8dc:	693b      	ldr	r3, [r7, #16]
 802b8de:	3318      	adds	r3, #24
 802b8e0:	4618      	mov	r0, r3
 802b8e2:	f7fe fbbd 	bl	802a060 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 802b8e6:	4b20      	ldr	r3, [pc, #128]	; (802b968 <xTaskRemoveFromEventList+0xb8>)
 802b8e8:	681b      	ldr	r3, [r3, #0]
 802b8ea:	2b00      	cmp	r3, #0
 802b8ec:	d121      	bne.n	802b932 <xTaskRemoveFromEventList+0x82>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 802b8ee:	693b      	ldr	r3, [r7, #16]
 802b8f0:	3304      	adds	r3, #4
 802b8f2:	4618      	mov	r0, r3
 802b8f4:	f7fe fbb4 	bl	802a060 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 802b8f8:	693b      	ldr	r3, [r7, #16]
 802b8fa:	4618      	mov	r0, r3
 802b8fc:	f002 fc54 	bl	802e1a8 <SEGGER_SYSVIEW_OnTaskStartReady>
 802b900:	693b      	ldr	r3, [r7, #16]
 802b902:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802b904:	4b19      	ldr	r3, [pc, #100]	; (802b96c <xTaskRemoveFromEventList+0xbc>)
 802b906:	681b      	ldr	r3, [r3, #0]
 802b908:	429a      	cmp	r2, r3
 802b90a:	d903      	bls.n	802b914 <xTaskRemoveFromEventList+0x64>
 802b90c:	693b      	ldr	r3, [r7, #16]
 802b90e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802b910:	4a16      	ldr	r2, [pc, #88]	; (802b96c <xTaskRemoveFromEventList+0xbc>)
 802b912:	6013      	str	r3, [r2, #0]
 802b914:	693b      	ldr	r3, [r7, #16]
 802b916:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802b918:	4613      	mov	r3, r2
 802b91a:	009b      	lsls	r3, r3, #2
 802b91c:	4413      	add	r3, r2
 802b91e:	009b      	lsls	r3, r3, #2
 802b920:	4a13      	ldr	r2, [pc, #76]	; (802b970 <xTaskRemoveFromEventList+0xc0>)
 802b922:	441a      	add	r2, r3
 802b924:	693b      	ldr	r3, [r7, #16]
 802b926:	3304      	adds	r3, #4
 802b928:	4619      	mov	r1, r3
 802b92a:	4610      	mov	r0, r2
 802b92c:	f7fe fb3b 	bl	8029fa6 <vListInsertEnd>
 802b930:	e005      	b.n	802b93e <xTaskRemoveFromEventList+0x8e>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 802b932:	693b      	ldr	r3, [r7, #16]
 802b934:	3318      	adds	r3, #24
 802b936:	4619      	mov	r1, r3
 802b938:	480e      	ldr	r0, [pc, #56]	; (802b974 <xTaskRemoveFromEventList+0xc4>)
 802b93a:	f7fe fb34 	bl	8029fa6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 802b93e:	693b      	ldr	r3, [r7, #16]
 802b940:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802b942:	4b0d      	ldr	r3, [pc, #52]	; (802b978 <xTaskRemoveFromEventList+0xc8>)
 802b944:	681b      	ldr	r3, [r3, #0]
 802b946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802b948:	429a      	cmp	r2, r3
 802b94a:	d905      	bls.n	802b958 <xTaskRemoveFromEventList+0xa8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 802b94c:	2301      	movs	r3, #1
 802b94e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 802b950:	4b0a      	ldr	r3, [pc, #40]	; (802b97c <xTaskRemoveFromEventList+0xcc>)
 802b952:	2201      	movs	r2, #1
 802b954:	601a      	str	r2, [r3, #0]
 802b956:	e001      	b.n	802b95c <xTaskRemoveFromEventList+0xac>
	}
	else
	{
		xReturn = pdFALSE;
 802b958:	2300      	movs	r3, #0
 802b95a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 802b95c:	697b      	ldr	r3, [r7, #20]
}
 802b95e:	4618      	mov	r0, r3
 802b960:	3718      	adds	r7, #24
 802b962:	46bd      	mov	sp, r7
 802b964:	bd80      	pop	{r7, pc}
 802b966:	bf00      	nop
 802b968:	200025d8 	.word	0x200025d8
 802b96c:	200025b8 	.word	0x200025b8
 802b970:	200020e0 	.word	0x200020e0
 802b974:	20002570 	.word	0x20002570
 802b978:	200020dc 	.word	0x200020dc
 802b97c:	200025c4 	.word	0x200025c4

0802b980 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 802b980:	b480      	push	{r7}
 802b982:	b083      	sub	sp, #12
 802b984:	af00      	add	r7, sp, #0
 802b986:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 802b988:	4b06      	ldr	r3, [pc, #24]	; (802b9a4 <vTaskInternalSetTimeOutState+0x24>)
 802b98a:	681a      	ldr	r2, [r3, #0]
 802b98c:	687b      	ldr	r3, [r7, #4]
 802b98e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 802b990:	4b05      	ldr	r3, [pc, #20]	; (802b9a8 <vTaskInternalSetTimeOutState+0x28>)
 802b992:	681a      	ldr	r2, [r3, #0]
 802b994:	687b      	ldr	r3, [r7, #4]
 802b996:	605a      	str	r2, [r3, #4]
}
 802b998:	bf00      	nop
 802b99a:	370c      	adds	r7, #12
 802b99c:	46bd      	mov	sp, r7
 802b99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b9a2:	4770      	bx	lr
 802b9a4:	200025c8 	.word	0x200025c8
 802b9a8:	200025b4 	.word	0x200025b4

0802b9ac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 802b9ac:	b580      	push	{r7, lr}
 802b9ae:	b088      	sub	sp, #32
 802b9b0:	af00      	add	r7, sp, #0
 802b9b2:	6078      	str	r0, [r7, #4]
 802b9b4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 802b9b6:	687b      	ldr	r3, [r7, #4]
 802b9b8:	2b00      	cmp	r3, #0
 802b9ba:	d10a      	bne.n	802b9d2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 802b9bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 802b9c0:	f383 8811 	msr	BASEPRI, r3
 802b9c4:	f3bf 8f6f 	isb	sy
 802b9c8:	f3bf 8f4f 	dsb	sy
 802b9cc:	613b      	str	r3, [r7, #16]
}
 802b9ce:	bf00      	nop
 802b9d0:	e7fe      	b.n	802b9d0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 802b9d2:	683b      	ldr	r3, [r7, #0]
 802b9d4:	2b00      	cmp	r3, #0
 802b9d6:	d10a      	bne.n	802b9ee <xTaskCheckForTimeOut+0x42>
	__asm volatile
 802b9d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 802b9dc:	f383 8811 	msr	BASEPRI, r3
 802b9e0:	f3bf 8f6f 	isb	sy
 802b9e4:	f3bf 8f4f 	dsb	sy
 802b9e8:	60fb      	str	r3, [r7, #12]
}
 802b9ea:	bf00      	nop
 802b9ec:	e7fe      	b.n	802b9ec <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 802b9ee:	f000 fec1 	bl	802c774 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 802b9f2:	4b1d      	ldr	r3, [pc, #116]	; (802ba68 <xTaskCheckForTimeOut+0xbc>)
 802b9f4:	681b      	ldr	r3, [r3, #0]
 802b9f6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 802b9f8:	687b      	ldr	r3, [r7, #4]
 802b9fa:	685b      	ldr	r3, [r3, #4]
 802b9fc:	69ba      	ldr	r2, [r7, #24]
 802b9fe:	1ad3      	subs	r3, r2, r3
 802ba00:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 802ba02:	683b      	ldr	r3, [r7, #0]
 802ba04:	681b      	ldr	r3, [r3, #0]
 802ba06:	f1b3 3fff 	cmp.w	r3, #4294967295
 802ba0a:	d102      	bne.n	802ba12 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 802ba0c:	2300      	movs	r3, #0
 802ba0e:	61fb      	str	r3, [r7, #28]
 802ba10:	e023      	b.n	802ba5a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 802ba12:	687b      	ldr	r3, [r7, #4]
 802ba14:	681a      	ldr	r2, [r3, #0]
 802ba16:	4b15      	ldr	r3, [pc, #84]	; (802ba6c <xTaskCheckForTimeOut+0xc0>)
 802ba18:	681b      	ldr	r3, [r3, #0]
 802ba1a:	429a      	cmp	r2, r3
 802ba1c:	d007      	beq.n	802ba2e <xTaskCheckForTimeOut+0x82>
 802ba1e:	687b      	ldr	r3, [r7, #4]
 802ba20:	685b      	ldr	r3, [r3, #4]
 802ba22:	69ba      	ldr	r2, [r7, #24]
 802ba24:	429a      	cmp	r2, r3
 802ba26:	d302      	bcc.n	802ba2e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 802ba28:	2301      	movs	r3, #1
 802ba2a:	61fb      	str	r3, [r7, #28]
 802ba2c:	e015      	b.n	802ba5a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 802ba2e:	683b      	ldr	r3, [r7, #0]
 802ba30:	681b      	ldr	r3, [r3, #0]
 802ba32:	697a      	ldr	r2, [r7, #20]
 802ba34:	429a      	cmp	r2, r3
 802ba36:	d20b      	bcs.n	802ba50 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 802ba38:	683b      	ldr	r3, [r7, #0]
 802ba3a:	681a      	ldr	r2, [r3, #0]
 802ba3c:	697b      	ldr	r3, [r7, #20]
 802ba3e:	1ad2      	subs	r2, r2, r3
 802ba40:	683b      	ldr	r3, [r7, #0]
 802ba42:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 802ba44:	6878      	ldr	r0, [r7, #4]
 802ba46:	f7ff ff9b 	bl	802b980 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 802ba4a:	2300      	movs	r3, #0
 802ba4c:	61fb      	str	r3, [r7, #28]
 802ba4e:	e004      	b.n	802ba5a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 802ba50:	683b      	ldr	r3, [r7, #0]
 802ba52:	2200      	movs	r2, #0
 802ba54:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 802ba56:	2301      	movs	r3, #1
 802ba58:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 802ba5a:	f000 febb 	bl	802c7d4 <vPortExitCritical>

	return xReturn;
 802ba5e:	69fb      	ldr	r3, [r7, #28]
}
 802ba60:	4618      	mov	r0, r3
 802ba62:	3720      	adds	r7, #32
 802ba64:	46bd      	mov	sp, r7
 802ba66:	bd80      	pop	{r7, pc}
 802ba68:	200025b4 	.word	0x200025b4
 802ba6c:	200025c8 	.word	0x200025c8

0802ba70 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 802ba70:	b480      	push	{r7}
 802ba72:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 802ba74:	4b03      	ldr	r3, [pc, #12]	; (802ba84 <vTaskMissedYield+0x14>)
 802ba76:	2201      	movs	r2, #1
 802ba78:	601a      	str	r2, [r3, #0]
}
 802ba7a:	bf00      	nop
 802ba7c:	46bd      	mov	sp, r7
 802ba7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ba82:	4770      	bx	lr
 802ba84:	200025c4 	.word	0x200025c4

0802ba88 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 802ba88:	b580      	push	{r7, lr}
 802ba8a:	b082      	sub	sp, #8
 802ba8c:	af00      	add	r7, sp, #0
 802ba8e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 802ba90:	f000 f852 	bl	802bb38 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 802ba94:	4b06      	ldr	r3, [pc, #24]	; (802bab0 <prvIdleTask+0x28>)
 802ba96:	681b      	ldr	r3, [r3, #0]
 802ba98:	2b01      	cmp	r3, #1
 802ba9a:	d9f9      	bls.n	802ba90 <prvIdleTask+0x8>
			{
				taskYIELD();
 802ba9c:	4b05      	ldr	r3, [pc, #20]	; (802bab4 <prvIdleTask+0x2c>)
 802ba9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 802baa2:	601a      	str	r2, [r3, #0]
 802baa4:	f3bf 8f4f 	dsb	sy
 802baa8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 802baac:	e7f0      	b.n	802ba90 <prvIdleTask+0x8>
 802baae:	bf00      	nop
 802bab0:	200020e0 	.word	0x200020e0
 802bab4:	e000ed04 	.word	0xe000ed04

0802bab8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 802bab8:	b580      	push	{r7, lr}
 802baba:	b082      	sub	sp, #8
 802babc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 802babe:	2300      	movs	r3, #0
 802bac0:	607b      	str	r3, [r7, #4]
 802bac2:	e00c      	b.n	802bade <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 802bac4:	687a      	ldr	r2, [r7, #4]
 802bac6:	4613      	mov	r3, r2
 802bac8:	009b      	lsls	r3, r3, #2
 802baca:	4413      	add	r3, r2
 802bacc:	009b      	lsls	r3, r3, #2
 802bace:	4a12      	ldr	r2, [pc, #72]	; (802bb18 <prvInitialiseTaskLists+0x60>)
 802bad0:	4413      	add	r3, r2
 802bad2:	4618      	mov	r0, r3
 802bad4:	f7fe fa3a 	bl	8029f4c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 802bad8:	687b      	ldr	r3, [r7, #4]
 802bada:	3301      	adds	r3, #1
 802badc:	607b      	str	r3, [r7, #4]
 802bade:	687b      	ldr	r3, [r7, #4]
 802bae0:	2b37      	cmp	r3, #55	; 0x37
 802bae2:	d9ef      	bls.n	802bac4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 802bae4:	480d      	ldr	r0, [pc, #52]	; (802bb1c <prvInitialiseTaskLists+0x64>)
 802bae6:	f7fe fa31 	bl	8029f4c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 802baea:	480d      	ldr	r0, [pc, #52]	; (802bb20 <prvInitialiseTaskLists+0x68>)
 802baec:	f7fe fa2e 	bl	8029f4c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 802baf0:	480c      	ldr	r0, [pc, #48]	; (802bb24 <prvInitialiseTaskLists+0x6c>)
 802baf2:	f7fe fa2b 	bl	8029f4c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 802baf6:	480c      	ldr	r0, [pc, #48]	; (802bb28 <prvInitialiseTaskLists+0x70>)
 802baf8:	f7fe fa28 	bl	8029f4c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 802bafc:	480b      	ldr	r0, [pc, #44]	; (802bb2c <prvInitialiseTaskLists+0x74>)
 802bafe:	f7fe fa25 	bl	8029f4c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 802bb02:	4b0b      	ldr	r3, [pc, #44]	; (802bb30 <prvInitialiseTaskLists+0x78>)
 802bb04:	4a05      	ldr	r2, [pc, #20]	; (802bb1c <prvInitialiseTaskLists+0x64>)
 802bb06:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 802bb08:	4b0a      	ldr	r3, [pc, #40]	; (802bb34 <prvInitialiseTaskLists+0x7c>)
 802bb0a:	4a05      	ldr	r2, [pc, #20]	; (802bb20 <prvInitialiseTaskLists+0x68>)
 802bb0c:	601a      	str	r2, [r3, #0]
}
 802bb0e:	bf00      	nop
 802bb10:	3708      	adds	r7, #8
 802bb12:	46bd      	mov	sp, r7
 802bb14:	bd80      	pop	{r7, pc}
 802bb16:	bf00      	nop
 802bb18:	200020e0 	.word	0x200020e0
 802bb1c:	20002540 	.word	0x20002540
 802bb20:	20002554 	.word	0x20002554
 802bb24:	20002570 	.word	0x20002570
 802bb28:	20002584 	.word	0x20002584
 802bb2c:	2000259c 	.word	0x2000259c
 802bb30:	20002568 	.word	0x20002568
 802bb34:	2000256c 	.word	0x2000256c

0802bb38 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 802bb38:	b580      	push	{r7, lr}
 802bb3a:	b082      	sub	sp, #8
 802bb3c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 802bb3e:	e019      	b.n	802bb74 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 802bb40:	f000 fe18 	bl	802c774 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 802bb44:	4b10      	ldr	r3, [pc, #64]	; (802bb88 <prvCheckTasksWaitingTermination+0x50>)
 802bb46:	68db      	ldr	r3, [r3, #12]
 802bb48:	68db      	ldr	r3, [r3, #12]
 802bb4a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 802bb4c:	687b      	ldr	r3, [r7, #4]
 802bb4e:	3304      	adds	r3, #4
 802bb50:	4618      	mov	r0, r3
 802bb52:	f7fe fa85 	bl	802a060 <uxListRemove>
				--uxCurrentNumberOfTasks;
 802bb56:	4b0d      	ldr	r3, [pc, #52]	; (802bb8c <prvCheckTasksWaitingTermination+0x54>)
 802bb58:	681b      	ldr	r3, [r3, #0]
 802bb5a:	3b01      	subs	r3, #1
 802bb5c:	4a0b      	ldr	r2, [pc, #44]	; (802bb8c <prvCheckTasksWaitingTermination+0x54>)
 802bb5e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 802bb60:	4b0b      	ldr	r3, [pc, #44]	; (802bb90 <prvCheckTasksWaitingTermination+0x58>)
 802bb62:	681b      	ldr	r3, [r3, #0]
 802bb64:	3b01      	subs	r3, #1
 802bb66:	4a0a      	ldr	r2, [pc, #40]	; (802bb90 <prvCheckTasksWaitingTermination+0x58>)
 802bb68:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 802bb6a:	f000 fe33 	bl	802c7d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 802bb6e:	6878      	ldr	r0, [r7, #4]
 802bb70:	f000 f848 	bl	802bc04 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 802bb74:	4b06      	ldr	r3, [pc, #24]	; (802bb90 <prvCheckTasksWaitingTermination+0x58>)
 802bb76:	681b      	ldr	r3, [r3, #0]
 802bb78:	2b00      	cmp	r3, #0
 802bb7a:	d1e1      	bne.n	802bb40 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 802bb7c:	bf00      	nop
 802bb7e:	bf00      	nop
 802bb80:	3708      	adds	r7, #8
 802bb82:	46bd      	mov	sp, r7
 802bb84:	bd80      	pop	{r7, pc}
 802bb86:	bf00      	nop
 802bb88:	20002584 	.word	0x20002584
 802bb8c:	200025b0 	.word	0x200025b0
 802bb90:	20002598 	.word	0x20002598

0802bb94 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 802bb94:	b480      	push	{r7}
 802bb96:	b085      	sub	sp, #20
 802bb98:	af00      	add	r7, sp, #0
 802bb9a:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 802bb9c:	2300      	movs	r3, #0
 802bb9e:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 802bba0:	e005      	b.n	802bbae <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 802bba2:	687b      	ldr	r3, [r7, #4]
 802bba4:	3301      	adds	r3, #1
 802bba6:	607b      	str	r3, [r7, #4]
			ulCount++;
 802bba8:	68fb      	ldr	r3, [r7, #12]
 802bbaa:	3301      	adds	r3, #1
 802bbac:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 802bbae:	687b      	ldr	r3, [r7, #4]
 802bbb0:	781b      	ldrb	r3, [r3, #0]
 802bbb2:	2ba5      	cmp	r3, #165	; 0xa5
 802bbb4:	d0f5      	beq.n	802bba2 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 802bbb6:	68fb      	ldr	r3, [r7, #12]
 802bbb8:	089b      	lsrs	r3, r3, #2
 802bbba:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 802bbbc:	68fb      	ldr	r3, [r7, #12]
 802bbbe:	b29b      	uxth	r3, r3
	}
 802bbc0:	4618      	mov	r0, r3
 802bbc2:	3714      	adds	r7, #20
 802bbc4:	46bd      	mov	sp, r7
 802bbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802bbca:	4770      	bx	lr

0802bbcc <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 802bbcc:	b580      	push	{r7, lr}
 802bbce:	b086      	sub	sp, #24
 802bbd0:	af00      	add	r7, sp, #0
 802bbd2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 802bbd4:	687b      	ldr	r3, [r7, #4]
 802bbd6:	2b00      	cmp	r3, #0
 802bbd8:	d102      	bne.n	802bbe0 <uxTaskGetStackHighWaterMark+0x14>
 802bbda:	4b09      	ldr	r3, [pc, #36]	; (802bc00 <uxTaskGetStackHighWaterMark+0x34>)
 802bbdc:	681b      	ldr	r3, [r3, #0]
 802bbde:	e000      	b.n	802bbe2 <uxTaskGetStackHighWaterMark+0x16>
 802bbe0:	687b      	ldr	r3, [r7, #4]
 802bbe2:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 802bbe4:	697b      	ldr	r3, [r7, #20]
 802bbe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bbe8:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 802bbea:	6938      	ldr	r0, [r7, #16]
 802bbec:	f7ff ffd2 	bl	802bb94 <prvTaskCheckFreeStackSpace>
 802bbf0:	4603      	mov	r3, r0
 802bbf2:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 802bbf4:	68fb      	ldr	r3, [r7, #12]
	}
 802bbf6:	4618      	mov	r0, r3
 802bbf8:	3718      	adds	r7, #24
 802bbfa:	46bd      	mov	sp, r7
 802bbfc:	bd80      	pop	{r7, pc}
 802bbfe:	bf00      	nop
 802bc00:	200020dc 	.word	0x200020dc

0802bc04 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 802bc04:	b580      	push	{r7, lr}
 802bc06:	b084      	sub	sp, #16
 802bc08:	af00      	add	r7, sp, #0
 802bc0a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 802bc0c:	687b      	ldr	r3, [r7, #4]
 802bc0e:	3364      	adds	r3, #100	; 0x64
 802bc10:	4618      	mov	r0, r3
 802bc12:	f002 fce3 	bl	802e5dc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 802bc16:	687b      	ldr	r3, [r7, #4]
 802bc18:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 802bc1c:	2b00      	cmp	r3, #0
 802bc1e:	d108      	bne.n	802bc32 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 802bc20:	687b      	ldr	r3, [r7, #4]
 802bc22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bc24:	4618      	mov	r0, r3
 802bc26:	f000 ff93 	bl	802cb50 <vPortFree>
				vPortFree( pxTCB );
 802bc2a:	6878      	ldr	r0, [r7, #4]
 802bc2c:	f000 ff90 	bl	802cb50 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 802bc30:	e018      	b.n	802bc64 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 802bc32:	687b      	ldr	r3, [r7, #4]
 802bc34:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 802bc38:	2b01      	cmp	r3, #1
 802bc3a:	d103      	bne.n	802bc44 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 802bc3c:	6878      	ldr	r0, [r7, #4]
 802bc3e:	f000 ff87 	bl	802cb50 <vPortFree>
	}
 802bc42:	e00f      	b.n	802bc64 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 802bc44:	687b      	ldr	r3, [r7, #4]
 802bc46:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 802bc4a:	2b02      	cmp	r3, #2
 802bc4c:	d00a      	beq.n	802bc64 <prvDeleteTCB+0x60>
	__asm volatile
 802bc4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 802bc52:	f383 8811 	msr	BASEPRI, r3
 802bc56:	f3bf 8f6f 	isb	sy
 802bc5a:	f3bf 8f4f 	dsb	sy
 802bc5e:	60fb      	str	r3, [r7, #12]
}
 802bc60:	bf00      	nop
 802bc62:	e7fe      	b.n	802bc62 <prvDeleteTCB+0x5e>
	}
 802bc64:	bf00      	nop
 802bc66:	3710      	adds	r7, #16
 802bc68:	46bd      	mov	sp, r7
 802bc6a:	bd80      	pop	{r7, pc}

0802bc6c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 802bc6c:	b480      	push	{r7}
 802bc6e:	b083      	sub	sp, #12
 802bc70:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 802bc72:	4b0c      	ldr	r3, [pc, #48]	; (802bca4 <prvResetNextTaskUnblockTime+0x38>)
 802bc74:	681b      	ldr	r3, [r3, #0]
 802bc76:	681b      	ldr	r3, [r3, #0]
 802bc78:	2b00      	cmp	r3, #0
 802bc7a:	d104      	bne.n	802bc86 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 802bc7c:	4b0a      	ldr	r3, [pc, #40]	; (802bca8 <prvResetNextTaskUnblockTime+0x3c>)
 802bc7e:	f04f 32ff 	mov.w	r2, #4294967295
 802bc82:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 802bc84:	e008      	b.n	802bc98 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 802bc86:	4b07      	ldr	r3, [pc, #28]	; (802bca4 <prvResetNextTaskUnblockTime+0x38>)
 802bc88:	681b      	ldr	r3, [r3, #0]
 802bc8a:	68db      	ldr	r3, [r3, #12]
 802bc8c:	68db      	ldr	r3, [r3, #12]
 802bc8e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 802bc90:	687b      	ldr	r3, [r7, #4]
 802bc92:	685b      	ldr	r3, [r3, #4]
 802bc94:	4a04      	ldr	r2, [pc, #16]	; (802bca8 <prvResetNextTaskUnblockTime+0x3c>)
 802bc96:	6013      	str	r3, [r2, #0]
}
 802bc98:	bf00      	nop
 802bc9a:	370c      	adds	r7, #12
 802bc9c:	46bd      	mov	sp, r7
 802bc9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802bca2:	4770      	bx	lr
 802bca4:	20002568 	.word	0x20002568
 802bca8:	200025d0 	.word	0x200025d0

0802bcac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 802bcac:	b480      	push	{r7}
 802bcae:	b083      	sub	sp, #12
 802bcb0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 802bcb2:	4b0b      	ldr	r3, [pc, #44]	; (802bce0 <xTaskGetSchedulerState+0x34>)
 802bcb4:	681b      	ldr	r3, [r3, #0]
 802bcb6:	2b00      	cmp	r3, #0
 802bcb8:	d102      	bne.n	802bcc0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 802bcba:	2301      	movs	r3, #1
 802bcbc:	607b      	str	r3, [r7, #4]
 802bcbe:	e008      	b.n	802bcd2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 802bcc0:	4b08      	ldr	r3, [pc, #32]	; (802bce4 <xTaskGetSchedulerState+0x38>)
 802bcc2:	681b      	ldr	r3, [r3, #0]
 802bcc4:	2b00      	cmp	r3, #0
 802bcc6:	d102      	bne.n	802bcce <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 802bcc8:	2302      	movs	r3, #2
 802bcca:	607b      	str	r3, [r7, #4]
 802bccc:	e001      	b.n	802bcd2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 802bcce:	2300      	movs	r3, #0
 802bcd0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 802bcd2:	687b      	ldr	r3, [r7, #4]
	}
 802bcd4:	4618      	mov	r0, r3
 802bcd6:	370c      	adds	r7, #12
 802bcd8:	46bd      	mov	sp, r7
 802bcda:	f85d 7b04 	ldr.w	r7, [sp], #4
 802bcde:	4770      	bx	lr
 802bce0:	200025bc 	.word	0x200025bc
 802bce4:	200025d8 	.word	0x200025d8

0802bce8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 802bce8:	b580      	push	{r7, lr}
 802bcea:	b086      	sub	sp, #24
 802bcec:	af00      	add	r7, sp, #0
 802bcee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 802bcf0:	687b      	ldr	r3, [r7, #4]
 802bcf2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 802bcf4:	2300      	movs	r3, #0
 802bcf6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 802bcf8:	687b      	ldr	r3, [r7, #4]
 802bcfa:	2b00      	cmp	r3, #0
 802bcfc:	d05f      	beq.n	802bdbe <xTaskPriorityDisinherit+0xd6>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 802bcfe:	4b32      	ldr	r3, [pc, #200]	; (802bdc8 <xTaskPriorityDisinherit+0xe0>)
 802bd00:	681b      	ldr	r3, [r3, #0]
 802bd02:	693a      	ldr	r2, [r7, #16]
 802bd04:	429a      	cmp	r2, r3
 802bd06:	d00a      	beq.n	802bd1e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 802bd08:	f04f 0350 	mov.w	r3, #80	; 0x50
 802bd0c:	f383 8811 	msr	BASEPRI, r3
 802bd10:	f3bf 8f6f 	isb	sy
 802bd14:	f3bf 8f4f 	dsb	sy
 802bd18:	60fb      	str	r3, [r7, #12]
}
 802bd1a:	bf00      	nop
 802bd1c:	e7fe      	b.n	802bd1c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 802bd1e:	693b      	ldr	r3, [r7, #16]
 802bd20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 802bd22:	2b00      	cmp	r3, #0
 802bd24:	d10a      	bne.n	802bd3c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 802bd26:	f04f 0350 	mov.w	r3, #80	; 0x50
 802bd2a:	f383 8811 	msr	BASEPRI, r3
 802bd2e:	f3bf 8f6f 	isb	sy
 802bd32:	f3bf 8f4f 	dsb	sy
 802bd36:	60bb      	str	r3, [r7, #8]
}
 802bd38:	bf00      	nop
 802bd3a:	e7fe      	b.n	802bd3a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 802bd3c:	693b      	ldr	r3, [r7, #16]
 802bd3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 802bd40:	1e5a      	subs	r2, r3, #1
 802bd42:	693b      	ldr	r3, [r7, #16]
 802bd44:	661a      	str	r2, [r3, #96]	; 0x60

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 802bd46:	693b      	ldr	r3, [r7, #16]
 802bd48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802bd4a:	693b      	ldr	r3, [r7, #16]
 802bd4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802bd4e:	429a      	cmp	r2, r3
 802bd50:	d035      	beq.n	802bdbe <xTaskPriorityDisinherit+0xd6>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 802bd52:	693b      	ldr	r3, [r7, #16]
 802bd54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 802bd56:	2b00      	cmp	r3, #0
 802bd58:	d131      	bne.n	802bdbe <xTaskPriorityDisinherit+0xd6>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 802bd5a:	693b      	ldr	r3, [r7, #16]
 802bd5c:	3304      	adds	r3, #4
 802bd5e:	4618      	mov	r0, r3
 802bd60:	f7fe f97e 	bl	802a060 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 802bd64:	687b      	ldr	r3, [r7, #4]
 802bd66:	4619      	mov	r1, r3
 802bd68:	204a      	movs	r0, #74	; 0x4a
 802bd6a:	f001 fd17 	bl	802d79c <SEGGER_SYSVIEW_RecordU32>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 802bd6e:	693b      	ldr	r3, [r7, #16]
 802bd70:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 802bd72:	693b      	ldr	r3, [r7, #16]
 802bd74:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 802bd76:	693b      	ldr	r3, [r7, #16]
 802bd78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802bd7a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 802bd7e:	693b      	ldr	r3, [r7, #16]
 802bd80:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 802bd82:	693b      	ldr	r3, [r7, #16]
 802bd84:	4618      	mov	r0, r3
 802bd86:	f002 fa0f 	bl	802e1a8 <SEGGER_SYSVIEW_OnTaskStartReady>
 802bd8a:	693b      	ldr	r3, [r7, #16]
 802bd8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802bd8e:	4b0f      	ldr	r3, [pc, #60]	; (802bdcc <xTaskPriorityDisinherit+0xe4>)
 802bd90:	681b      	ldr	r3, [r3, #0]
 802bd92:	429a      	cmp	r2, r3
 802bd94:	d903      	bls.n	802bd9e <xTaskPriorityDisinherit+0xb6>
 802bd96:	693b      	ldr	r3, [r7, #16]
 802bd98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802bd9a:	4a0c      	ldr	r2, [pc, #48]	; (802bdcc <xTaskPriorityDisinherit+0xe4>)
 802bd9c:	6013      	str	r3, [r2, #0]
 802bd9e:	693b      	ldr	r3, [r7, #16]
 802bda0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802bda2:	4613      	mov	r3, r2
 802bda4:	009b      	lsls	r3, r3, #2
 802bda6:	4413      	add	r3, r2
 802bda8:	009b      	lsls	r3, r3, #2
 802bdaa:	4a09      	ldr	r2, [pc, #36]	; (802bdd0 <xTaskPriorityDisinherit+0xe8>)
 802bdac:	441a      	add	r2, r3
 802bdae:	693b      	ldr	r3, [r7, #16]
 802bdb0:	3304      	adds	r3, #4
 802bdb2:	4619      	mov	r1, r3
 802bdb4:	4610      	mov	r0, r2
 802bdb6:	f7fe f8f6 	bl	8029fa6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 802bdba:	2301      	movs	r3, #1
 802bdbc:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 802bdbe:	697b      	ldr	r3, [r7, #20]
	}
 802bdc0:	4618      	mov	r0, r3
 802bdc2:	3718      	adds	r7, #24
 802bdc4:	46bd      	mov	sp, r7
 802bdc6:	bd80      	pop	{r7, pc}
 802bdc8:	200020dc 	.word	0x200020dc
 802bdcc:	200025b8 	.word	0x200025b8
 802bdd0:	200020e0 	.word	0x200020e0

0802bdd4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 802bdd4:	b580      	push	{r7, lr}
 802bdd6:	b084      	sub	sp, #16
 802bdd8:	af00      	add	r7, sp, #0
 802bdda:	6078      	str	r0, [r7, #4]
 802bddc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 802bdde:	4b21      	ldr	r3, [pc, #132]	; (802be64 <prvAddCurrentTaskToDelayedList+0x90>)
 802bde0:	681b      	ldr	r3, [r3, #0]
 802bde2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 802bde4:	4b20      	ldr	r3, [pc, #128]	; (802be68 <prvAddCurrentTaskToDelayedList+0x94>)
 802bde6:	681b      	ldr	r3, [r3, #0]
 802bde8:	3304      	adds	r3, #4
 802bdea:	4618      	mov	r0, r3
 802bdec:	f7fe f938 	bl	802a060 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 802bdf0:	687b      	ldr	r3, [r7, #4]
 802bdf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 802bdf6:	d10a      	bne.n	802be0e <prvAddCurrentTaskToDelayedList+0x3a>
 802bdf8:	683b      	ldr	r3, [r7, #0]
 802bdfa:	2b00      	cmp	r3, #0
 802bdfc:	d007      	beq.n	802be0e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 802bdfe:	4b1a      	ldr	r3, [pc, #104]	; (802be68 <prvAddCurrentTaskToDelayedList+0x94>)
 802be00:	681b      	ldr	r3, [r3, #0]
 802be02:	3304      	adds	r3, #4
 802be04:	4619      	mov	r1, r3
 802be06:	4819      	ldr	r0, [pc, #100]	; (802be6c <prvAddCurrentTaskToDelayedList+0x98>)
 802be08:	f7fe f8cd 	bl	8029fa6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 802be0c:	e026      	b.n	802be5c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 802be0e:	68fa      	ldr	r2, [r7, #12]
 802be10:	687b      	ldr	r3, [r7, #4]
 802be12:	4413      	add	r3, r2
 802be14:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 802be16:	4b14      	ldr	r3, [pc, #80]	; (802be68 <prvAddCurrentTaskToDelayedList+0x94>)
 802be18:	681b      	ldr	r3, [r3, #0]
 802be1a:	68ba      	ldr	r2, [r7, #8]
 802be1c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 802be1e:	68ba      	ldr	r2, [r7, #8]
 802be20:	68fb      	ldr	r3, [r7, #12]
 802be22:	429a      	cmp	r2, r3
 802be24:	d209      	bcs.n	802be3a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 802be26:	4b12      	ldr	r3, [pc, #72]	; (802be70 <prvAddCurrentTaskToDelayedList+0x9c>)
 802be28:	681a      	ldr	r2, [r3, #0]
 802be2a:	4b0f      	ldr	r3, [pc, #60]	; (802be68 <prvAddCurrentTaskToDelayedList+0x94>)
 802be2c:	681b      	ldr	r3, [r3, #0]
 802be2e:	3304      	adds	r3, #4
 802be30:	4619      	mov	r1, r3
 802be32:	4610      	mov	r0, r2
 802be34:	f7fe f8db 	bl	8029fee <vListInsert>
}
 802be38:	e010      	b.n	802be5c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 802be3a:	4b0e      	ldr	r3, [pc, #56]	; (802be74 <prvAddCurrentTaskToDelayedList+0xa0>)
 802be3c:	681a      	ldr	r2, [r3, #0]
 802be3e:	4b0a      	ldr	r3, [pc, #40]	; (802be68 <prvAddCurrentTaskToDelayedList+0x94>)
 802be40:	681b      	ldr	r3, [r3, #0]
 802be42:	3304      	adds	r3, #4
 802be44:	4619      	mov	r1, r3
 802be46:	4610      	mov	r0, r2
 802be48:	f7fe f8d1 	bl	8029fee <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 802be4c:	4b0a      	ldr	r3, [pc, #40]	; (802be78 <prvAddCurrentTaskToDelayedList+0xa4>)
 802be4e:	681b      	ldr	r3, [r3, #0]
 802be50:	68ba      	ldr	r2, [r7, #8]
 802be52:	429a      	cmp	r2, r3
 802be54:	d202      	bcs.n	802be5c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 802be56:	4a08      	ldr	r2, [pc, #32]	; (802be78 <prvAddCurrentTaskToDelayedList+0xa4>)
 802be58:	68bb      	ldr	r3, [r7, #8]
 802be5a:	6013      	str	r3, [r2, #0]
}
 802be5c:	bf00      	nop
 802be5e:	3710      	adds	r7, #16
 802be60:	46bd      	mov	sp, r7
 802be62:	bd80      	pop	{r7, pc}
 802be64:	200025b4 	.word	0x200025b4
 802be68:	200020dc 	.word	0x200020dc
 802be6c:	2000259c 	.word	0x2000259c
 802be70:	2000256c 	.word	0x2000256c
 802be74:	20002568 	.word	0x20002568
 802be78:	200025d0 	.word	0x200025d0

0802be7c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 802be7c:	b580      	push	{r7, lr}
 802be7e:	b08a      	sub	sp, #40	; 0x28
 802be80:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 802be82:	2300      	movs	r3, #0
 802be84:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 802be86:	f000 fb07 	bl	802c498 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 802be8a:	4b1c      	ldr	r3, [pc, #112]	; (802befc <xTimerCreateTimerTask+0x80>)
 802be8c:	681b      	ldr	r3, [r3, #0]
 802be8e:	2b00      	cmp	r3, #0
 802be90:	d021      	beq.n	802bed6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 802be92:	2300      	movs	r3, #0
 802be94:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 802be96:	2300      	movs	r3, #0
 802be98:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 802be9a:	1d3a      	adds	r2, r7, #4
 802be9c:	f107 0108 	add.w	r1, r7, #8
 802bea0:	f107 030c 	add.w	r3, r7, #12
 802bea4:	4618      	mov	r0, r3
 802bea6:	f7fe f837 	bl	8029f18 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 802beaa:	6879      	ldr	r1, [r7, #4]
 802beac:	68bb      	ldr	r3, [r7, #8]
 802beae:	68fa      	ldr	r2, [r7, #12]
 802beb0:	9202      	str	r2, [sp, #8]
 802beb2:	9301      	str	r3, [sp, #4]
 802beb4:	2302      	movs	r3, #2
 802beb6:	9300      	str	r3, [sp, #0]
 802beb8:	2300      	movs	r3, #0
 802beba:	460a      	mov	r2, r1
 802bebc:	4910      	ldr	r1, [pc, #64]	; (802bf00 <xTimerCreateTimerTask+0x84>)
 802bebe:	4811      	ldr	r0, [pc, #68]	; (802bf04 <xTimerCreateTimerTask+0x88>)
 802bec0:	f7fe ff8c 	bl	802addc <xTaskCreateStatic>
 802bec4:	4603      	mov	r3, r0
 802bec6:	4a10      	ldr	r2, [pc, #64]	; (802bf08 <xTimerCreateTimerTask+0x8c>)
 802bec8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 802beca:	4b0f      	ldr	r3, [pc, #60]	; (802bf08 <xTimerCreateTimerTask+0x8c>)
 802becc:	681b      	ldr	r3, [r3, #0]
 802bece:	2b00      	cmp	r3, #0
 802bed0:	d001      	beq.n	802bed6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 802bed2:	2301      	movs	r3, #1
 802bed4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 802bed6:	697b      	ldr	r3, [r7, #20]
 802bed8:	2b00      	cmp	r3, #0
 802beda:	d10a      	bne.n	802bef2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 802bedc:	f04f 0350 	mov.w	r3, #80	; 0x50
 802bee0:	f383 8811 	msr	BASEPRI, r3
 802bee4:	f3bf 8f6f 	isb	sy
 802bee8:	f3bf 8f4f 	dsb	sy
 802beec:	613b      	str	r3, [r7, #16]
}
 802beee:	bf00      	nop
 802bef0:	e7fe      	b.n	802bef0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 802bef2:	697b      	ldr	r3, [r7, #20]
}
 802bef4:	4618      	mov	r0, r3
 802bef6:	3718      	adds	r7, #24
 802bef8:	46bd      	mov	sp, r7
 802befa:	bd80      	pop	{r7, pc}
 802befc:	2000260c 	.word	0x2000260c
 802bf00:	0802f2dc 	.word	0x0802f2dc
 802bf04:	0802c041 	.word	0x0802c041
 802bf08:	20002610 	.word	0x20002610

0802bf0c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 802bf0c:	b580      	push	{r7, lr}
 802bf0e:	b08a      	sub	sp, #40	; 0x28
 802bf10:	af00      	add	r7, sp, #0
 802bf12:	60f8      	str	r0, [r7, #12]
 802bf14:	60b9      	str	r1, [r7, #8]
 802bf16:	607a      	str	r2, [r7, #4]
 802bf18:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 802bf1a:	2300      	movs	r3, #0
 802bf1c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 802bf1e:	68fb      	ldr	r3, [r7, #12]
 802bf20:	2b00      	cmp	r3, #0
 802bf22:	d10a      	bne.n	802bf3a <xTimerGenericCommand+0x2e>
	__asm volatile
 802bf24:	f04f 0350 	mov.w	r3, #80	; 0x50
 802bf28:	f383 8811 	msr	BASEPRI, r3
 802bf2c:	f3bf 8f6f 	isb	sy
 802bf30:	f3bf 8f4f 	dsb	sy
 802bf34:	623b      	str	r3, [r7, #32]
}
 802bf36:	bf00      	nop
 802bf38:	e7fe      	b.n	802bf38 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 802bf3a:	4b1a      	ldr	r3, [pc, #104]	; (802bfa4 <xTimerGenericCommand+0x98>)
 802bf3c:	681b      	ldr	r3, [r3, #0]
 802bf3e:	2b00      	cmp	r3, #0
 802bf40:	d02a      	beq.n	802bf98 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 802bf42:	68bb      	ldr	r3, [r7, #8]
 802bf44:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 802bf46:	687b      	ldr	r3, [r7, #4]
 802bf48:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 802bf4a:	68fb      	ldr	r3, [r7, #12]
 802bf4c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 802bf4e:	68bb      	ldr	r3, [r7, #8]
 802bf50:	2b05      	cmp	r3, #5
 802bf52:	dc18      	bgt.n	802bf86 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 802bf54:	f7ff feaa 	bl	802bcac <xTaskGetSchedulerState>
 802bf58:	4603      	mov	r3, r0
 802bf5a:	2b02      	cmp	r3, #2
 802bf5c:	d109      	bne.n	802bf72 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 802bf5e:	4b11      	ldr	r3, [pc, #68]	; (802bfa4 <xTimerGenericCommand+0x98>)
 802bf60:	6818      	ldr	r0, [r3, #0]
 802bf62:	f107 0110 	add.w	r1, r7, #16
 802bf66:	2300      	movs	r3, #0
 802bf68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 802bf6a:	f7fe f9e7 	bl	802a33c <xQueueGenericSend>
 802bf6e:	6278      	str	r0, [r7, #36]	; 0x24
 802bf70:	e012      	b.n	802bf98 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 802bf72:	4b0c      	ldr	r3, [pc, #48]	; (802bfa4 <xTimerGenericCommand+0x98>)
 802bf74:	6818      	ldr	r0, [r3, #0]
 802bf76:	f107 0110 	add.w	r1, r7, #16
 802bf7a:	2300      	movs	r3, #0
 802bf7c:	2200      	movs	r2, #0
 802bf7e:	f7fe f9dd 	bl	802a33c <xQueueGenericSend>
 802bf82:	6278      	str	r0, [r7, #36]	; 0x24
 802bf84:	e008      	b.n	802bf98 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 802bf86:	4b07      	ldr	r3, [pc, #28]	; (802bfa4 <xTimerGenericCommand+0x98>)
 802bf88:	6818      	ldr	r0, [r3, #0]
 802bf8a:	f107 0110 	add.w	r1, r7, #16
 802bf8e:	2300      	movs	r3, #0
 802bf90:	683a      	ldr	r2, [r7, #0]
 802bf92:	f7fe faf9 	bl	802a588 <xQueueGenericSendFromISR>
 802bf96:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 802bf98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 802bf9a:	4618      	mov	r0, r3
 802bf9c:	3728      	adds	r7, #40	; 0x28
 802bf9e:	46bd      	mov	sp, r7
 802bfa0:	bd80      	pop	{r7, pc}
 802bfa2:	bf00      	nop
 802bfa4:	2000260c 	.word	0x2000260c

0802bfa8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 802bfa8:	b580      	push	{r7, lr}
 802bfaa:	b088      	sub	sp, #32
 802bfac:	af02      	add	r7, sp, #8
 802bfae:	6078      	str	r0, [r7, #4]
 802bfb0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 802bfb2:	4b22      	ldr	r3, [pc, #136]	; (802c03c <prvProcessExpiredTimer+0x94>)
 802bfb4:	681b      	ldr	r3, [r3, #0]
 802bfb6:	68db      	ldr	r3, [r3, #12]
 802bfb8:	68db      	ldr	r3, [r3, #12]
 802bfba:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 802bfbc:	697b      	ldr	r3, [r7, #20]
 802bfbe:	3304      	adds	r3, #4
 802bfc0:	4618      	mov	r0, r3
 802bfc2:	f7fe f84d 	bl	802a060 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 802bfc6:	697b      	ldr	r3, [r7, #20]
 802bfc8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 802bfcc:	f003 0304 	and.w	r3, r3, #4
 802bfd0:	2b00      	cmp	r3, #0
 802bfd2:	d022      	beq.n	802c01a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 802bfd4:	697b      	ldr	r3, [r7, #20]
 802bfd6:	699a      	ldr	r2, [r3, #24]
 802bfd8:	687b      	ldr	r3, [r7, #4]
 802bfda:	18d1      	adds	r1, r2, r3
 802bfdc:	687b      	ldr	r3, [r7, #4]
 802bfde:	683a      	ldr	r2, [r7, #0]
 802bfe0:	6978      	ldr	r0, [r7, #20]
 802bfe2:	f000 f8d1 	bl	802c188 <prvInsertTimerInActiveList>
 802bfe6:	4603      	mov	r3, r0
 802bfe8:	2b00      	cmp	r3, #0
 802bfea:	d01f      	beq.n	802c02c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 802bfec:	2300      	movs	r3, #0
 802bfee:	9300      	str	r3, [sp, #0]
 802bff0:	2300      	movs	r3, #0
 802bff2:	687a      	ldr	r2, [r7, #4]
 802bff4:	2100      	movs	r1, #0
 802bff6:	6978      	ldr	r0, [r7, #20]
 802bff8:	f7ff ff88 	bl	802bf0c <xTimerGenericCommand>
 802bffc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 802bffe:	693b      	ldr	r3, [r7, #16]
 802c000:	2b00      	cmp	r3, #0
 802c002:	d113      	bne.n	802c02c <prvProcessExpiredTimer+0x84>
	__asm volatile
 802c004:	f04f 0350 	mov.w	r3, #80	; 0x50
 802c008:	f383 8811 	msr	BASEPRI, r3
 802c00c:	f3bf 8f6f 	isb	sy
 802c010:	f3bf 8f4f 	dsb	sy
 802c014:	60fb      	str	r3, [r7, #12]
}
 802c016:	bf00      	nop
 802c018:	e7fe      	b.n	802c018 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 802c01a:	697b      	ldr	r3, [r7, #20]
 802c01c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 802c020:	f023 0301 	bic.w	r3, r3, #1
 802c024:	b2da      	uxtb	r2, r3
 802c026:	697b      	ldr	r3, [r7, #20]
 802c028:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 802c02c:	697b      	ldr	r3, [r7, #20]
 802c02e:	6a1b      	ldr	r3, [r3, #32]
 802c030:	6978      	ldr	r0, [r7, #20]
 802c032:	4798      	blx	r3
}
 802c034:	bf00      	nop
 802c036:	3718      	adds	r7, #24
 802c038:	46bd      	mov	sp, r7
 802c03a:	bd80      	pop	{r7, pc}
 802c03c:	20002604 	.word	0x20002604

0802c040 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 802c040:	b580      	push	{r7, lr}
 802c042:	b084      	sub	sp, #16
 802c044:	af00      	add	r7, sp, #0
 802c046:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 802c048:	f107 0308 	add.w	r3, r7, #8
 802c04c:	4618      	mov	r0, r3
 802c04e:	f000 f857 	bl	802c100 <prvGetNextExpireTime>
 802c052:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 802c054:	68bb      	ldr	r3, [r7, #8]
 802c056:	4619      	mov	r1, r3
 802c058:	68f8      	ldr	r0, [r7, #12]
 802c05a:	f000 f803 	bl	802c064 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 802c05e:	f000 f8d5 	bl	802c20c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 802c062:	e7f1      	b.n	802c048 <prvTimerTask+0x8>

0802c064 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 802c064:	b580      	push	{r7, lr}
 802c066:	b084      	sub	sp, #16
 802c068:	af00      	add	r7, sp, #0
 802c06a:	6078      	str	r0, [r7, #4]
 802c06c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 802c06e:	f7ff f9c5 	bl	802b3fc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 802c072:	f107 0308 	add.w	r3, r7, #8
 802c076:	4618      	mov	r0, r3
 802c078:	f000 f866 	bl	802c148 <prvSampleTimeNow>
 802c07c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 802c07e:	68bb      	ldr	r3, [r7, #8]
 802c080:	2b00      	cmp	r3, #0
 802c082:	d130      	bne.n	802c0e6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 802c084:	683b      	ldr	r3, [r7, #0]
 802c086:	2b00      	cmp	r3, #0
 802c088:	d10a      	bne.n	802c0a0 <prvProcessTimerOrBlockTask+0x3c>
 802c08a:	687a      	ldr	r2, [r7, #4]
 802c08c:	68fb      	ldr	r3, [r7, #12]
 802c08e:	429a      	cmp	r2, r3
 802c090:	d806      	bhi.n	802c0a0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 802c092:	f7ff f9c1 	bl	802b418 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 802c096:	68f9      	ldr	r1, [r7, #12]
 802c098:	6878      	ldr	r0, [r7, #4]
 802c09a:	f7ff ff85 	bl	802bfa8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 802c09e:	e024      	b.n	802c0ea <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 802c0a0:	683b      	ldr	r3, [r7, #0]
 802c0a2:	2b00      	cmp	r3, #0
 802c0a4:	d008      	beq.n	802c0b8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 802c0a6:	4b13      	ldr	r3, [pc, #76]	; (802c0f4 <prvProcessTimerOrBlockTask+0x90>)
 802c0a8:	681b      	ldr	r3, [r3, #0]
 802c0aa:	681b      	ldr	r3, [r3, #0]
 802c0ac:	2b00      	cmp	r3, #0
 802c0ae:	d101      	bne.n	802c0b4 <prvProcessTimerOrBlockTask+0x50>
 802c0b0:	2301      	movs	r3, #1
 802c0b2:	e000      	b.n	802c0b6 <prvProcessTimerOrBlockTask+0x52>
 802c0b4:	2300      	movs	r3, #0
 802c0b6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 802c0b8:	4b0f      	ldr	r3, [pc, #60]	; (802c0f8 <prvProcessTimerOrBlockTask+0x94>)
 802c0ba:	6818      	ldr	r0, [r3, #0]
 802c0bc:	687a      	ldr	r2, [r7, #4]
 802c0be:	68fb      	ldr	r3, [r7, #12]
 802c0c0:	1ad3      	subs	r3, r2, r3
 802c0c2:	683a      	ldr	r2, [r7, #0]
 802c0c4:	4619      	mov	r1, r3
 802c0c6:	f7fe fe55 	bl	802ad74 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 802c0ca:	f7ff f9a5 	bl	802b418 <xTaskResumeAll>
 802c0ce:	4603      	mov	r3, r0
 802c0d0:	2b00      	cmp	r3, #0
 802c0d2:	d10a      	bne.n	802c0ea <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 802c0d4:	4b09      	ldr	r3, [pc, #36]	; (802c0fc <prvProcessTimerOrBlockTask+0x98>)
 802c0d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 802c0da:	601a      	str	r2, [r3, #0]
 802c0dc:	f3bf 8f4f 	dsb	sy
 802c0e0:	f3bf 8f6f 	isb	sy
}
 802c0e4:	e001      	b.n	802c0ea <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 802c0e6:	f7ff f997 	bl	802b418 <xTaskResumeAll>
}
 802c0ea:	bf00      	nop
 802c0ec:	3710      	adds	r7, #16
 802c0ee:	46bd      	mov	sp, r7
 802c0f0:	bd80      	pop	{r7, pc}
 802c0f2:	bf00      	nop
 802c0f4:	20002608 	.word	0x20002608
 802c0f8:	2000260c 	.word	0x2000260c
 802c0fc:	e000ed04 	.word	0xe000ed04

0802c100 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 802c100:	b480      	push	{r7}
 802c102:	b085      	sub	sp, #20
 802c104:	af00      	add	r7, sp, #0
 802c106:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 802c108:	4b0e      	ldr	r3, [pc, #56]	; (802c144 <prvGetNextExpireTime+0x44>)
 802c10a:	681b      	ldr	r3, [r3, #0]
 802c10c:	681b      	ldr	r3, [r3, #0]
 802c10e:	2b00      	cmp	r3, #0
 802c110:	d101      	bne.n	802c116 <prvGetNextExpireTime+0x16>
 802c112:	2201      	movs	r2, #1
 802c114:	e000      	b.n	802c118 <prvGetNextExpireTime+0x18>
 802c116:	2200      	movs	r2, #0
 802c118:	687b      	ldr	r3, [r7, #4]
 802c11a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 802c11c:	687b      	ldr	r3, [r7, #4]
 802c11e:	681b      	ldr	r3, [r3, #0]
 802c120:	2b00      	cmp	r3, #0
 802c122:	d105      	bne.n	802c130 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 802c124:	4b07      	ldr	r3, [pc, #28]	; (802c144 <prvGetNextExpireTime+0x44>)
 802c126:	681b      	ldr	r3, [r3, #0]
 802c128:	68db      	ldr	r3, [r3, #12]
 802c12a:	681b      	ldr	r3, [r3, #0]
 802c12c:	60fb      	str	r3, [r7, #12]
 802c12e:	e001      	b.n	802c134 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 802c130:	2300      	movs	r3, #0
 802c132:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 802c134:	68fb      	ldr	r3, [r7, #12]
}
 802c136:	4618      	mov	r0, r3
 802c138:	3714      	adds	r7, #20
 802c13a:	46bd      	mov	sp, r7
 802c13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c140:	4770      	bx	lr
 802c142:	bf00      	nop
 802c144:	20002604 	.word	0x20002604

0802c148 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 802c148:	b580      	push	{r7, lr}
 802c14a:	b084      	sub	sp, #16
 802c14c:	af00      	add	r7, sp, #0
 802c14e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 802c150:	f7ff fa04 	bl	802b55c <xTaskGetTickCount>
 802c154:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 802c156:	4b0b      	ldr	r3, [pc, #44]	; (802c184 <prvSampleTimeNow+0x3c>)
 802c158:	681b      	ldr	r3, [r3, #0]
 802c15a:	68fa      	ldr	r2, [r7, #12]
 802c15c:	429a      	cmp	r2, r3
 802c15e:	d205      	bcs.n	802c16c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 802c160:	f000 f936 	bl	802c3d0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 802c164:	687b      	ldr	r3, [r7, #4]
 802c166:	2201      	movs	r2, #1
 802c168:	601a      	str	r2, [r3, #0]
 802c16a:	e002      	b.n	802c172 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 802c16c:	687b      	ldr	r3, [r7, #4]
 802c16e:	2200      	movs	r2, #0
 802c170:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 802c172:	4a04      	ldr	r2, [pc, #16]	; (802c184 <prvSampleTimeNow+0x3c>)
 802c174:	68fb      	ldr	r3, [r7, #12]
 802c176:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 802c178:	68fb      	ldr	r3, [r7, #12]
}
 802c17a:	4618      	mov	r0, r3
 802c17c:	3710      	adds	r7, #16
 802c17e:	46bd      	mov	sp, r7
 802c180:	bd80      	pop	{r7, pc}
 802c182:	bf00      	nop
 802c184:	20002614 	.word	0x20002614

0802c188 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 802c188:	b580      	push	{r7, lr}
 802c18a:	b086      	sub	sp, #24
 802c18c:	af00      	add	r7, sp, #0
 802c18e:	60f8      	str	r0, [r7, #12]
 802c190:	60b9      	str	r1, [r7, #8]
 802c192:	607a      	str	r2, [r7, #4]
 802c194:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 802c196:	2300      	movs	r3, #0
 802c198:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 802c19a:	68fb      	ldr	r3, [r7, #12]
 802c19c:	68ba      	ldr	r2, [r7, #8]
 802c19e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 802c1a0:	68fb      	ldr	r3, [r7, #12]
 802c1a2:	68fa      	ldr	r2, [r7, #12]
 802c1a4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 802c1a6:	68ba      	ldr	r2, [r7, #8]
 802c1a8:	687b      	ldr	r3, [r7, #4]
 802c1aa:	429a      	cmp	r2, r3
 802c1ac:	d812      	bhi.n	802c1d4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 802c1ae:	687a      	ldr	r2, [r7, #4]
 802c1b0:	683b      	ldr	r3, [r7, #0]
 802c1b2:	1ad2      	subs	r2, r2, r3
 802c1b4:	68fb      	ldr	r3, [r7, #12]
 802c1b6:	699b      	ldr	r3, [r3, #24]
 802c1b8:	429a      	cmp	r2, r3
 802c1ba:	d302      	bcc.n	802c1c2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 802c1bc:	2301      	movs	r3, #1
 802c1be:	617b      	str	r3, [r7, #20]
 802c1c0:	e01b      	b.n	802c1fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 802c1c2:	4b10      	ldr	r3, [pc, #64]	; (802c204 <prvInsertTimerInActiveList+0x7c>)
 802c1c4:	681a      	ldr	r2, [r3, #0]
 802c1c6:	68fb      	ldr	r3, [r7, #12]
 802c1c8:	3304      	adds	r3, #4
 802c1ca:	4619      	mov	r1, r3
 802c1cc:	4610      	mov	r0, r2
 802c1ce:	f7fd ff0e 	bl	8029fee <vListInsert>
 802c1d2:	e012      	b.n	802c1fa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 802c1d4:	687a      	ldr	r2, [r7, #4]
 802c1d6:	683b      	ldr	r3, [r7, #0]
 802c1d8:	429a      	cmp	r2, r3
 802c1da:	d206      	bcs.n	802c1ea <prvInsertTimerInActiveList+0x62>
 802c1dc:	68ba      	ldr	r2, [r7, #8]
 802c1de:	683b      	ldr	r3, [r7, #0]
 802c1e0:	429a      	cmp	r2, r3
 802c1e2:	d302      	bcc.n	802c1ea <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 802c1e4:	2301      	movs	r3, #1
 802c1e6:	617b      	str	r3, [r7, #20]
 802c1e8:	e007      	b.n	802c1fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 802c1ea:	4b07      	ldr	r3, [pc, #28]	; (802c208 <prvInsertTimerInActiveList+0x80>)
 802c1ec:	681a      	ldr	r2, [r3, #0]
 802c1ee:	68fb      	ldr	r3, [r7, #12]
 802c1f0:	3304      	adds	r3, #4
 802c1f2:	4619      	mov	r1, r3
 802c1f4:	4610      	mov	r0, r2
 802c1f6:	f7fd fefa 	bl	8029fee <vListInsert>
		}
	}

	return xProcessTimerNow;
 802c1fa:	697b      	ldr	r3, [r7, #20]
}
 802c1fc:	4618      	mov	r0, r3
 802c1fe:	3718      	adds	r7, #24
 802c200:	46bd      	mov	sp, r7
 802c202:	bd80      	pop	{r7, pc}
 802c204:	20002608 	.word	0x20002608
 802c208:	20002604 	.word	0x20002604

0802c20c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 802c20c:	b580      	push	{r7, lr}
 802c20e:	b08e      	sub	sp, #56	; 0x38
 802c210:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 802c212:	e0ca      	b.n	802c3aa <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 802c214:	687b      	ldr	r3, [r7, #4]
 802c216:	2b00      	cmp	r3, #0
 802c218:	da18      	bge.n	802c24c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 802c21a:	1d3b      	adds	r3, r7, #4
 802c21c:	3304      	adds	r3, #4
 802c21e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 802c220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802c222:	2b00      	cmp	r3, #0
 802c224:	d10a      	bne.n	802c23c <prvProcessReceivedCommands+0x30>
	__asm volatile
 802c226:	f04f 0350 	mov.w	r3, #80	; 0x50
 802c22a:	f383 8811 	msr	BASEPRI, r3
 802c22e:	f3bf 8f6f 	isb	sy
 802c232:	f3bf 8f4f 	dsb	sy
 802c236:	61fb      	str	r3, [r7, #28]
}
 802c238:	bf00      	nop
 802c23a:	e7fe      	b.n	802c23a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 802c23c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802c23e:	681b      	ldr	r3, [r3, #0]
 802c240:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 802c242:	6850      	ldr	r0, [r2, #4]
 802c244:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 802c246:	6892      	ldr	r2, [r2, #8]
 802c248:	4611      	mov	r1, r2
 802c24a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 802c24c:	687b      	ldr	r3, [r7, #4]
 802c24e:	2b00      	cmp	r3, #0
 802c250:	f2c0 80aa 	blt.w	802c3a8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 802c254:	68fb      	ldr	r3, [r7, #12]
 802c256:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 802c258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c25a:	695b      	ldr	r3, [r3, #20]
 802c25c:	2b00      	cmp	r3, #0
 802c25e:	d004      	beq.n	802c26a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 802c260:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c262:	3304      	adds	r3, #4
 802c264:	4618      	mov	r0, r3
 802c266:	f7fd fefb 	bl	802a060 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 802c26a:	463b      	mov	r3, r7
 802c26c:	4618      	mov	r0, r3
 802c26e:	f7ff ff6b 	bl	802c148 <prvSampleTimeNow>
 802c272:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 802c274:	687b      	ldr	r3, [r7, #4]
 802c276:	2b09      	cmp	r3, #9
 802c278:	f200 8097 	bhi.w	802c3aa <prvProcessReceivedCommands+0x19e>
 802c27c:	a201      	add	r2, pc, #4	; (adr r2, 802c284 <prvProcessReceivedCommands+0x78>)
 802c27e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802c282:	bf00      	nop
 802c284:	0802c2ad 	.word	0x0802c2ad
 802c288:	0802c2ad 	.word	0x0802c2ad
 802c28c:	0802c2ad 	.word	0x0802c2ad
 802c290:	0802c321 	.word	0x0802c321
 802c294:	0802c335 	.word	0x0802c335
 802c298:	0802c37f 	.word	0x0802c37f
 802c29c:	0802c2ad 	.word	0x0802c2ad
 802c2a0:	0802c2ad 	.word	0x0802c2ad
 802c2a4:	0802c321 	.word	0x0802c321
 802c2a8:	0802c335 	.word	0x0802c335
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 802c2ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c2ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 802c2b2:	f043 0301 	orr.w	r3, r3, #1
 802c2b6:	b2da      	uxtb	r2, r3
 802c2b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c2ba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 802c2be:	68ba      	ldr	r2, [r7, #8]
 802c2c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c2c2:	699b      	ldr	r3, [r3, #24]
 802c2c4:	18d1      	adds	r1, r2, r3
 802c2c6:	68bb      	ldr	r3, [r7, #8]
 802c2c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802c2ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802c2cc:	f7ff ff5c 	bl	802c188 <prvInsertTimerInActiveList>
 802c2d0:	4603      	mov	r3, r0
 802c2d2:	2b00      	cmp	r3, #0
 802c2d4:	d069      	beq.n	802c3aa <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 802c2d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c2d8:	6a1b      	ldr	r3, [r3, #32]
 802c2da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802c2dc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 802c2de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c2e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 802c2e4:	f003 0304 	and.w	r3, r3, #4
 802c2e8:	2b00      	cmp	r3, #0
 802c2ea:	d05e      	beq.n	802c3aa <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 802c2ec:	68ba      	ldr	r2, [r7, #8]
 802c2ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c2f0:	699b      	ldr	r3, [r3, #24]
 802c2f2:	441a      	add	r2, r3
 802c2f4:	2300      	movs	r3, #0
 802c2f6:	9300      	str	r3, [sp, #0]
 802c2f8:	2300      	movs	r3, #0
 802c2fa:	2100      	movs	r1, #0
 802c2fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802c2fe:	f7ff fe05 	bl	802bf0c <xTimerGenericCommand>
 802c302:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 802c304:	6a3b      	ldr	r3, [r7, #32]
 802c306:	2b00      	cmp	r3, #0
 802c308:	d14f      	bne.n	802c3aa <prvProcessReceivedCommands+0x19e>
	__asm volatile
 802c30a:	f04f 0350 	mov.w	r3, #80	; 0x50
 802c30e:	f383 8811 	msr	BASEPRI, r3
 802c312:	f3bf 8f6f 	isb	sy
 802c316:	f3bf 8f4f 	dsb	sy
 802c31a:	61bb      	str	r3, [r7, #24]
}
 802c31c:	bf00      	nop
 802c31e:	e7fe      	b.n	802c31e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 802c320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c322:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 802c326:	f023 0301 	bic.w	r3, r3, #1
 802c32a:	b2da      	uxtb	r2, r3
 802c32c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c32e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 802c332:	e03a      	b.n	802c3aa <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 802c334:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c336:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 802c33a:	f043 0301 	orr.w	r3, r3, #1
 802c33e:	b2da      	uxtb	r2, r3
 802c340:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c342:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 802c346:	68ba      	ldr	r2, [r7, #8]
 802c348:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c34a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 802c34c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c34e:	699b      	ldr	r3, [r3, #24]
 802c350:	2b00      	cmp	r3, #0
 802c352:	d10a      	bne.n	802c36a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 802c354:	f04f 0350 	mov.w	r3, #80	; 0x50
 802c358:	f383 8811 	msr	BASEPRI, r3
 802c35c:	f3bf 8f6f 	isb	sy
 802c360:	f3bf 8f4f 	dsb	sy
 802c364:	617b      	str	r3, [r7, #20]
}
 802c366:	bf00      	nop
 802c368:	e7fe      	b.n	802c368 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 802c36a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c36c:	699a      	ldr	r2, [r3, #24]
 802c36e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802c370:	18d1      	adds	r1, r2, r3
 802c372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802c374:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802c376:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802c378:	f7ff ff06 	bl	802c188 <prvInsertTimerInActiveList>
					break;
 802c37c:	e015      	b.n	802c3aa <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 802c37e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c380:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 802c384:	f003 0302 	and.w	r3, r3, #2
 802c388:	2b00      	cmp	r3, #0
 802c38a:	d103      	bne.n	802c394 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 802c38c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802c38e:	f000 fbdf 	bl	802cb50 <vPortFree>
 802c392:	e00a      	b.n	802c3aa <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 802c394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c396:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 802c39a:	f023 0301 	bic.w	r3, r3, #1
 802c39e:	b2da      	uxtb	r2, r3
 802c3a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c3a2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 802c3a6:	e000      	b.n	802c3aa <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 802c3a8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 802c3aa:	4b08      	ldr	r3, [pc, #32]	; (802c3cc <prvProcessReceivedCommands+0x1c0>)
 802c3ac:	681b      	ldr	r3, [r3, #0]
 802c3ae:	1d39      	adds	r1, r7, #4
 802c3b0:	2200      	movs	r2, #0
 802c3b2:	4618      	mov	r0, r3
 802c3b4:	f7fe f998 	bl	802a6e8 <xQueueReceive>
 802c3b8:	4603      	mov	r3, r0
 802c3ba:	2b00      	cmp	r3, #0
 802c3bc:	f47f af2a 	bne.w	802c214 <prvProcessReceivedCommands+0x8>
	}
}
 802c3c0:	bf00      	nop
 802c3c2:	bf00      	nop
 802c3c4:	3730      	adds	r7, #48	; 0x30
 802c3c6:	46bd      	mov	sp, r7
 802c3c8:	bd80      	pop	{r7, pc}
 802c3ca:	bf00      	nop
 802c3cc:	2000260c 	.word	0x2000260c

0802c3d0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 802c3d0:	b580      	push	{r7, lr}
 802c3d2:	b088      	sub	sp, #32
 802c3d4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 802c3d6:	e048      	b.n	802c46a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 802c3d8:	4b2d      	ldr	r3, [pc, #180]	; (802c490 <prvSwitchTimerLists+0xc0>)
 802c3da:	681b      	ldr	r3, [r3, #0]
 802c3dc:	68db      	ldr	r3, [r3, #12]
 802c3de:	681b      	ldr	r3, [r3, #0]
 802c3e0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 802c3e2:	4b2b      	ldr	r3, [pc, #172]	; (802c490 <prvSwitchTimerLists+0xc0>)
 802c3e4:	681b      	ldr	r3, [r3, #0]
 802c3e6:	68db      	ldr	r3, [r3, #12]
 802c3e8:	68db      	ldr	r3, [r3, #12]
 802c3ea:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 802c3ec:	68fb      	ldr	r3, [r7, #12]
 802c3ee:	3304      	adds	r3, #4
 802c3f0:	4618      	mov	r0, r3
 802c3f2:	f7fd fe35 	bl	802a060 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 802c3f6:	68fb      	ldr	r3, [r7, #12]
 802c3f8:	6a1b      	ldr	r3, [r3, #32]
 802c3fa:	68f8      	ldr	r0, [r7, #12]
 802c3fc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 802c3fe:	68fb      	ldr	r3, [r7, #12]
 802c400:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 802c404:	f003 0304 	and.w	r3, r3, #4
 802c408:	2b00      	cmp	r3, #0
 802c40a:	d02e      	beq.n	802c46a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 802c40c:	68fb      	ldr	r3, [r7, #12]
 802c40e:	699b      	ldr	r3, [r3, #24]
 802c410:	693a      	ldr	r2, [r7, #16]
 802c412:	4413      	add	r3, r2
 802c414:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 802c416:	68ba      	ldr	r2, [r7, #8]
 802c418:	693b      	ldr	r3, [r7, #16]
 802c41a:	429a      	cmp	r2, r3
 802c41c:	d90e      	bls.n	802c43c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 802c41e:	68fb      	ldr	r3, [r7, #12]
 802c420:	68ba      	ldr	r2, [r7, #8]
 802c422:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 802c424:	68fb      	ldr	r3, [r7, #12]
 802c426:	68fa      	ldr	r2, [r7, #12]
 802c428:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 802c42a:	4b19      	ldr	r3, [pc, #100]	; (802c490 <prvSwitchTimerLists+0xc0>)
 802c42c:	681a      	ldr	r2, [r3, #0]
 802c42e:	68fb      	ldr	r3, [r7, #12]
 802c430:	3304      	adds	r3, #4
 802c432:	4619      	mov	r1, r3
 802c434:	4610      	mov	r0, r2
 802c436:	f7fd fdda 	bl	8029fee <vListInsert>
 802c43a:	e016      	b.n	802c46a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 802c43c:	2300      	movs	r3, #0
 802c43e:	9300      	str	r3, [sp, #0]
 802c440:	2300      	movs	r3, #0
 802c442:	693a      	ldr	r2, [r7, #16]
 802c444:	2100      	movs	r1, #0
 802c446:	68f8      	ldr	r0, [r7, #12]
 802c448:	f7ff fd60 	bl	802bf0c <xTimerGenericCommand>
 802c44c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 802c44e:	687b      	ldr	r3, [r7, #4]
 802c450:	2b00      	cmp	r3, #0
 802c452:	d10a      	bne.n	802c46a <prvSwitchTimerLists+0x9a>
	__asm volatile
 802c454:	f04f 0350 	mov.w	r3, #80	; 0x50
 802c458:	f383 8811 	msr	BASEPRI, r3
 802c45c:	f3bf 8f6f 	isb	sy
 802c460:	f3bf 8f4f 	dsb	sy
 802c464:	603b      	str	r3, [r7, #0]
}
 802c466:	bf00      	nop
 802c468:	e7fe      	b.n	802c468 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 802c46a:	4b09      	ldr	r3, [pc, #36]	; (802c490 <prvSwitchTimerLists+0xc0>)
 802c46c:	681b      	ldr	r3, [r3, #0]
 802c46e:	681b      	ldr	r3, [r3, #0]
 802c470:	2b00      	cmp	r3, #0
 802c472:	d1b1      	bne.n	802c3d8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 802c474:	4b06      	ldr	r3, [pc, #24]	; (802c490 <prvSwitchTimerLists+0xc0>)
 802c476:	681b      	ldr	r3, [r3, #0]
 802c478:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 802c47a:	4b06      	ldr	r3, [pc, #24]	; (802c494 <prvSwitchTimerLists+0xc4>)
 802c47c:	681b      	ldr	r3, [r3, #0]
 802c47e:	4a04      	ldr	r2, [pc, #16]	; (802c490 <prvSwitchTimerLists+0xc0>)
 802c480:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 802c482:	4a04      	ldr	r2, [pc, #16]	; (802c494 <prvSwitchTimerLists+0xc4>)
 802c484:	697b      	ldr	r3, [r7, #20]
 802c486:	6013      	str	r3, [r2, #0]
}
 802c488:	bf00      	nop
 802c48a:	3718      	adds	r7, #24
 802c48c:	46bd      	mov	sp, r7
 802c48e:	bd80      	pop	{r7, pc}
 802c490:	20002604 	.word	0x20002604
 802c494:	20002608 	.word	0x20002608

0802c498 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 802c498:	b580      	push	{r7, lr}
 802c49a:	b082      	sub	sp, #8
 802c49c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 802c49e:	f000 f969 	bl	802c774 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 802c4a2:	4b15      	ldr	r3, [pc, #84]	; (802c4f8 <prvCheckForValidListAndQueue+0x60>)
 802c4a4:	681b      	ldr	r3, [r3, #0]
 802c4a6:	2b00      	cmp	r3, #0
 802c4a8:	d120      	bne.n	802c4ec <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 802c4aa:	4814      	ldr	r0, [pc, #80]	; (802c4fc <prvCheckForValidListAndQueue+0x64>)
 802c4ac:	f7fd fd4e 	bl	8029f4c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 802c4b0:	4813      	ldr	r0, [pc, #76]	; (802c500 <prvCheckForValidListAndQueue+0x68>)
 802c4b2:	f7fd fd4b 	bl	8029f4c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 802c4b6:	4b13      	ldr	r3, [pc, #76]	; (802c504 <prvCheckForValidListAndQueue+0x6c>)
 802c4b8:	4a10      	ldr	r2, [pc, #64]	; (802c4fc <prvCheckForValidListAndQueue+0x64>)
 802c4ba:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 802c4bc:	4b12      	ldr	r3, [pc, #72]	; (802c508 <prvCheckForValidListAndQueue+0x70>)
 802c4be:	4a10      	ldr	r2, [pc, #64]	; (802c500 <prvCheckForValidListAndQueue+0x68>)
 802c4c0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 802c4c2:	2300      	movs	r3, #0
 802c4c4:	9300      	str	r3, [sp, #0]
 802c4c6:	4b11      	ldr	r3, [pc, #68]	; (802c50c <prvCheckForValidListAndQueue+0x74>)
 802c4c8:	4a11      	ldr	r2, [pc, #68]	; (802c510 <prvCheckForValidListAndQueue+0x78>)
 802c4ca:	2110      	movs	r1, #16
 802c4cc:	200a      	movs	r0, #10
 802c4ce:	f7fd fe59 	bl	802a184 <xQueueGenericCreateStatic>
 802c4d2:	4603      	mov	r3, r0
 802c4d4:	4a08      	ldr	r2, [pc, #32]	; (802c4f8 <prvCheckForValidListAndQueue+0x60>)
 802c4d6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 802c4d8:	4b07      	ldr	r3, [pc, #28]	; (802c4f8 <prvCheckForValidListAndQueue+0x60>)
 802c4da:	681b      	ldr	r3, [r3, #0]
 802c4dc:	2b00      	cmp	r3, #0
 802c4de:	d005      	beq.n	802c4ec <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 802c4e0:	4b05      	ldr	r3, [pc, #20]	; (802c4f8 <prvCheckForValidListAndQueue+0x60>)
 802c4e2:	681b      	ldr	r3, [r3, #0]
 802c4e4:	490b      	ldr	r1, [pc, #44]	; (802c514 <prvCheckForValidListAndQueue+0x7c>)
 802c4e6:	4618      	mov	r0, r3
 802c4e8:	f7fe fc12 	bl	802ad10 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 802c4ec:	f000 f972 	bl	802c7d4 <vPortExitCritical>
}
 802c4f0:	bf00      	nop
 802c4f2:	46bd      	mov	sp, r7
 802c4f4:	bd80      	pop	{r7, pc}
 802c4f6:	bf00      	nop
 802c4f8:	2000260c 	.word	0x2000260c
 802c4fc:	200025dc 	.word	0x200025dc
 802c500:	200025f0 	.word	0x200025f0
 802c504:	20002604 	.word	0x20002604
 802c508:	20002608 	.word	0x20002608
 802c50c:	200026b8 	.word	0x200026b8
 802c510:	20002618 	.word	0x20002618
 802c514:	0802f2e4 	.word	0x0802f2e4

0802c518 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 802c518:	b480      	push	{r7}
 802c51a:	b085      	sub	sp, #20
 802c51c:	af00      	add	r7, sp, #0
 802c51e:	60f8      	str	r0, [r7, #12]
 802c520:	60b9      	str	r1, [r7, #8]
 802c522:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 802c524:	68fb      	ldr	r3, [r7, #12]
 802c526:	3b04      	subs	r3, #4
 802c528:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 802c52a:	68fb      	ldr	r3, [r7, #12]
 802c52c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 802c530:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 802c532:	68fb      	ldr	r3, [r7, #12]
 802c534:	3b04      	subs	r3, #4
 802c536:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 802c538:	68bb      	ldr	r3, [r7, #8]
 802c53a:	f023 0201 	bic.w	r2, r3, #1
 802c53e:	68fb      	ldr	r3, [r7, #12]
 802c540:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 802c542:	68fb      	ldr	r3, [r7, #12]
 802c544:	3b04      	subs	r3, #4
 802c546:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 802c548:	4a0c      	ldr	r2, [pc, #48]	; (802c57c <pxPortInitialiseStack+0x64>)
 802c54a:	68fb      	ldr	r3, [r7, #12]
 802c54c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 802c54e:	68fb      	ldr	r3, [r7, #12]
 802c550:	3b14      	subs	r3, #20
 802c552:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 802c554:	687a      	ldr	r2, [r7, #4]
 802c556:	68fb      	ldr	r3, [r7, #12]
 802c558:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 802c55a:	68fb      	ldr	r3, [r7, #12]
 802c55c:	3b04      	subs	r3, #4
 802c55e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 802c560:	68fb      	ldr	r3, [r7, #12]
 802c562:	f06f 0202 	mvn.w	r2, #2
 802c566:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 802c568:	68fb      	ldr	r3, [r7, #12]
 802c56a:	3b20      	subs	r3, #32
 802c56c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 802c56e:	68fb      	ldr	r3, [r7, #12]
}
 802c570:	4618      	mov	r0, r3
 802c572:	3714      	adds	r7, #20
 802c574:	46bd      	mov	sp, r7
 802c576:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c57a:	4770      	bx	lr
 802c57c:	0802c581 	.word	0x0802c581

0802c580 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 802c580:	b480      	push	{r7}
 802c582:	b085      	sub	sp, #20
 802c584:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 802c586:	2300      	movs	r3, #0
 802c588:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 802c58a:	4b12      	ldr	r3, [pc, #72]	; (802c5d4 <prvTaskExitError+0x54>)
 802c58c:	681b      	ldr	r3, [r3, #0]
 802c58e:	f1b3 3fff 	cmp.w	r3, #4294967295
 802c592:	d00a      	beq.n	802c5aa <prvTaskExitError+0x2a>
	__asm volatile
 802c594:	f04f 0350 	mov.w	r3, #80	; 0x50
 802c598:	f383 8811 	msr	BASEPRI, r3
 802c59c:	f3bf 8f6f 	isb	sy
 802c5a0:	f3bf 8f4f 	dsb	sy
 802c5a4:	60fb      	str	r3, [r7, #12]
}
 802c5a6:	bf00      	nop
 802c5a8:	e7fe      	b.n	802c5a8 <prvTaskExitError+0x28>
	__asm volatile
 802c5aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 802c5ae:	f383 8811 	msr	BASEPRI, r3
 802c5b2:	f3bf 8f6f 	isb	sy
 802c5b6:	f3bf 8f4f 	dsb	sy
 802c5ba:	60bb      	str	r3, [r7, #8]
}
 802c5bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 802c5be:	bf00      	nop
 802c5c0:	687b      	ldr	r3, [r7, #4]
 802c5c2:	2b00      	cmp	r3, #0
 802c5c4:	d0fc      	beq.n	802c5c0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 802c5c6:	bf00      	nop
 802c5c8:	bf00      	nop
 802c5ca:	3714      	adds	r7, #20
 802c5cc:	46bd      	mov	sp, r7
 802c5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c5d2:	4770      	bx	lr
 802c5d4:	20001440 	.word	0x20001440
	...

0802c5e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 802c5e0:	4b07      	ldr	r3, [pc, #28]	; (802c600 <pxCurrentTCBConst2>)
 802c5e2:	6819      	ldr	r1, [r3, #0]
 802c5e4:	6808      	ldr	r0, [r1, #0]
 802c5e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802c5ea:	f380 8809 	msr	PSP, r0
 802c5ee:	f3bf 8f6f 	isb	sy
 802c5f2:	f04f 0000 	mov.w	r0, #0
 802c5f6:	f380 8811 	msr	BASEPRI, r0
 802c5fa:	4770      	bx	lr
 802c5fc:	f3af 8000 	nop.w

0802c600 <pxCurrentTCBConst2>:
 802c600:	200020dc 	.word	0x200020dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 802c604:	bf00      	nop
 802c606:	bf00      	nop

0802c608 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 802c608:	4808      	ldr	r0, [pc, #32]	; (802c62c <prvPortStartFirstTask+0x24>)
 802c60a:	6800      	ldr	r0, [r0, #0]
 802c60c:	6800      	ldr	r0, [r0, #0]
 802c60e:	f380 8808 	msr	MSP, r0
 802c612:	f04f 0000 	mov.w	r0, #0
 802c616:	f380 8814 	msr	CONTROL, r0
 802c61a:	b662      	cpsie	i
 802c61c:	b661      	cpsie	f
 802c61e:	f3bf 8f4f 	dsb	sy
 802c622:	f3bf 8f6f 	isb	sy
 802c626:	df00      	svc	0
 802c628:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 802c62a:	bf00      	nop
 802c62c:	e000ed08 	.word	0xe000ed08

0802c630 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 802c630:	b580      	push	{r7, lr}
 802c632:	b086      	sub	sp, #24
 802c634:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 802c636:	4b46      	ldr	r3, [pc, #280]	; (802c750 <xPortStartScheduler+0x120>)
 802c638:	681b      	ldr	r3, [r3, #0]
 802c63a:	4a46      	ldr	r2, [pc, #280]	; (802c754 <xPortStartScheduler+0x124>)
 802c63c:	4293      	cmp	r3, r2
 802c63e:	d10a      	bne.n	802c656 <xPortStartScheduler+0x26>
	__asm volatile
 802c640:	f04f 0350 	mov.w	r3, #80	; 0x50
 802c644:	f383 8811 	msr	BASEPRI, r3
 802c648:	f3bf 8f6f 	isb	sy
 802c64c:	f3bf 8f4f 	dsb	sy
 802c650:	613b      	str	r3, [r7, #16]
}
 802c652:	bf00      	nop
 802c654:	e7fe      	b.n	802c654 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 802c656:	4b3e      	ldr	r3, [pc, #248]	; (802c750 <xPortStartScheduler+0x120>)
 802c658:	681b      	ldr	r3, [r3, #0]
 802c65a:	4a3f      	ldr	r2, [pc, #252]	; (802c758 <xPortStartScheduler+0x128>)
 802c65c:	4293      	cmp	r3, r2
 802c65e:	d10a      	bne.n	802c676 <xPortStartScheduler+0x46>
	__asm volatile
 802c660:	f04f 0350 	mov.w	r3, #80	; 0x50
 802c664:	f383 8811 	msr	BASEPRI, r3
 802c668:	f3bf 8f6f 	isb	sy
 802c66c:	f3bf 8f4f 	dsb	sy
 802c670:	60fb      	str	r3, [r7, #12]
}
 802c672:	bf00      	nop
 802c674:	e7fe      	b.n	802c674 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 802c676:	4b39      	ldr	r3, [pc, #228]	; (802c75c <xPortStartScheduler+0x12c>)
 802c678:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 802c67a:	697b      	ldr	r3, [r7, #20]
 802c67c:	781b      	ldrb	r3, [r3, #0]
 802c67e:	b2db      	uxtb	r3, r3
 802c680:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 802c682:	697b      	ldr	r3, [r7, #20]
 802c684:	22ff      	movs	r2, #255	; 0xff
 802c686:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 802c688:	697b      	ldr	r3, [r7, #20]
 802c68a:	781b      	ldrb	r3, [r3, #0]
 802c68c:	b2db      	uxtb	r3, r3
 802c68e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 802c690:	78fb      	ldrb	r3, [r7, #3]
 802c692:	b2db      	uxtb	r3, r3
 802c694:	f003 0350 	and.w	r3, r3, #80	; 0x50
 802c698:	b2da      	uxtb	r2, r3
 802c69a:	4b31      	ldr	r3, [pc, #196]	; (802c760 <xPortStartScheduler+0x130>)
 802c69c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 802c69e:	4b31      	ldr	r3, [pc, #196]	; (802c764 <xPortStartScheduler+0x134>)
 802c6a0:	2207      	movs	r2, #7
 802c6a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 802c6a4:	e009      	b.n	802c6ba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 802c6a6:	4b2f      	ldr	r3, [pc, #188]	; (802c764 <xPortStartScheduler+0x134>)
 802c6a8:	681b      	ldr	r3, [r3, #0]
 802c6aa:	3b01      	subs	r3, #1
 802c6ac:	4a2d      	ldr	r2, [pc, #180]	; (802c764 <xPortStartScheduler+0x134>)
 802c6ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 802c6b0:	78fb      	ldrb	r3, [r7, #3]
 802c6b2:	b2db      	uxtb	r3, r3
 802c6b4:	005b      	lsls	r3, r3, #1
 802c6b6:	b2db      	uxtb	r3, r3
 802c6b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 802c6ba:	78fb      	ldrb	r3, [r7, #3]
 802c6bc:	b2db      	uxtb	r3, r3
 802c6be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 802c6c2:	2b80      	cmp	r3, #128	; 0x80
 802c6c4:	d0ef      	beq.n	802c6a6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 802c6c6:	4b27      	ldr	r3, [pc, #156]	; (802c764 <xPortStartScheduler+0x134>)
 802c6c8:	681b      	ldr	r3, [r3, #0]
 802c6ca:	f1c3 0307 	rsb	r3, r3, #7
 802c6ce:	2b04      	cmp	r3, #4
 802c6d0:	d00a      	beq.n	802c6e8 <xPortStartScheduler+0xb8>
	__asm volatile
 802c6d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 802c6d6:	f383 8811 	msr	BASEPRI, r3
 802c6da:	f3bf 8f6f 	isb	sy
 802c6de:	f3bf 8f4f 	dsb	sy
 802c6e2:	60bb      	str	r3, [r7, #8]
}
 802c6e4:	bf00      	nop
 802c6e6:	e7fe      	b.n	802c6e6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 802c6e8:	4b1e      	ldr	r3, [pc, #120]	; (802c764 <xPortStartScheduler+0x134>)
 802c6ea:	681b      	ldr	r3, [r3, #0]
 802c6ec:	021b      	lsls	r3, r3, #8
 802c6ee:	4a1d      	ldr	r2, [pc, #116]	; (802c764 <xPortStartScheduler+0x134>)
 802c6f0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 802c6f2:	4b1c      	ldr	r3, [pc, #112]	; (802c764 <xPortStartScheduler+0x134>)
 802c6f4:	681b      	ldr	r3, [r3, #0]
 802c6f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 802c6fa:	4a1a      	ldr	r2, [pc, #104]	; (802c764 <xPortStartScheduler+0x134>)
 802c6fc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 802c6fe:	687b      	ldr	r3, [r7, #4]
 802c700:	b2da      	uxtb	r2, r3
 802c702:	697b      	ldr	r3, [r7, #20]
 802c704:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 802c706:	4b18      	ldr	r3, [pc, #96]	; (802c768 <xPortStartScheduler+0x138>)
 802c708:	681b      	ldr	r3, [r3, #0]
 802c70a:	4a17      	ldr	r2, [pc, #92]	; (802c768 <xPortStartScheduler+0x138>)
 802c70c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 802c710:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 802c712:	4b15      	ldr	r3, [pc, #84]	; (802c768 <xPortStartScheduler+0x138>)
 802c714:	681b      	ldr	r3, [r3, #0]
 802c716:	4a14      	ldr	r2, [pc, #80]	; (802c768 <xPortStartScheduler+0x138>)
 802c718:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 802c71c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 802c71e:	f000 f8dd 	bl	802c8dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 802c722:	4b12      	ldr	r3, [pc, #72]	; (802c76c <xPortStartScheduler+0x13c>)
 802c724:	2200      	movs	r2, #0
 802c726:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 802c728:	f000 f8fc 	bl	802c924 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 802c72c:	4b10      	ldr	r3, [pc, #64]	; (802c770 <xPortStartScheduler+0x140>)
 802c72e:	681b      	ldr	r3, [r3, #0]
 802c730:	4a0f      	ldr	r2, [pc, #60]	; (802c770 <xPortStartScheduler+0x140>)
 802c732:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 802c736:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 802c738:	f7ff ff66 	bl	802c608 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 802c73c:	f7fe ffee 	bl	802b71c <vTaskSwitchContext>
	prvTaskExitError();
 802c740:	f7ff ff1e 	bl	802c580 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 802c744:	2300      	movs	r3, #0
}
 802c746:	4618      	mov	r0, r3
 802c748:	3718      	adds	r7, #24
 802c74a:	46bd      	mov	sp, r7
 802c74c:	bd80      	pop	{r7, pc}
 802c74e:	bf00      	nop
 802c750:	e000ed00 	.word	0xe000ed00
 802c754:	410fc271 	.word	0x410fc271
 802c758:	410fc270 	.word	0x410fc270
 802c75c:	e000e400 	.word	0xe000e400
 802c760:	20002708 	.word	0x20002708
 802c764:	2000270c 	.word	0x2000270c
 802c768:	e000ed20 	.word	0xe000ed20
 802c76c:	20001440 	.word	0x20001440
 802c770:	e000ef34 	.word	0xe000ef34

0802c774 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 802c774:	b480      	push	{r7}
 802c776:	b083      	sub	sp, #12
 802c778:	af00      	add	r7, sp, #0
	__asm volatile
 802c77a:	f04f 0350 	mov.w	r3, #80	; 0x50
 802c77e:	f383 8811 	msr	BASEPRI, r3
 802c782:	f3bf 8f6f 	isb	sy
 802c786:	f3bf 8f4f 	dsb	sy
 802c78a:	607b      	str	r3, [r7, #4]
}
 802c78c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 802c78e:	4b0f      	ldr	r3, [pc, #60]	; (802c7cc <vPortEnterCritical+0x58>)
 802c790:	681b      	ldr	r3, [r3, #0]
 802c792:	3301      	adds	r3, #1
 802c794:	4a0d      	ldr	r2, [pc, #52]	; (802c7cc <vPortEnterCritical+0x58>)
 802c796:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 802c798:	4b0c      	ldr	r3, [pc, #48]	; (802c7cc <vPortEnterCritical+0x58>)
 802c79a:	681b      	ldr	r3, [r3, #0]
 802c79c:	2b01      	cmp	r3, #1
 802c79e:	d10f      	bne.n	802c7c0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 802c7a0:	4b0b      	ldr	r3, [pc, #44]	; (802c7d0 <vPortEnterCritical+0x5c>)
 802c7a2:	681b      	ldr	r3, [r3, #0]
 802c7a4:	b2db      	uxtb	r3, r3
 802c7a6:	2b00      	cmp	r3, #0
 802c7a8:	d00a      	beq.n	802c7c0 <vPortEnterCritical+0x4c>
	__asm volatile
 802c7aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 802c7ae:	f383 8811 	msr	BASEPRI, r3
 802c7b2:	f3bf 8f6f 	isb	sy
 802c7b6:	f3bf 8f4f 	dsb	sy
 802c7ba:	603b      	str	r3, [r7, #0]
}
 802c7bc:	bf00      	nop
 802c7be:	e7fe      	b.n	802c7be <vPortEnterCritical+0x4a>
	}
}
 802c7c0:	bf00      	nop
 802c7c2:	370c      	adds	r7, #12
 802c7c4:	46bd      	mov	sp, r7
 802c7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c7ca:	4770      	bx	lr
 802c7cc:	20001440 	.word	0x20001440
 802c7d0:	e000ed04 	.word	0xe000ed04

0802c7d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 802c7d4:	b480      	push	{r7}
 802c7d6:	b083      	sub	sp, #12
 802c7d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 802c7da:	4b12      	ldr	r3, [pc, #72]	; (802c824 <vPortExitCritical+0x50>)
 802c7dc:	681b      	ldr	r3, [r3, #0]
 802c7de:	2b00      	cmp	r3, #0
 802c7e0:	d10a      	bne.n	802c7f8 <vPortExitCritical+0x24>
	__asm volatile
 802c7e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 802c7e6:	f383 8811 	msr	BASEPRI, r3
 802c7ea:	f3bf 8f6f 	isb	sy
 802c7ee:	f3bf 8f4f 	dsb	sy
 802c7f2:	607b      	str	r3, [r7, #4]
}
 802c7f4:	bf00      	nop
 802c7f6:	e7fe      	b.n	802c7f6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 802c7f8:	4b0a      	ldr	r3, [pc, #40]	; (802c824 <vPortExitCritical+0x50>)
 802c7fa:	681b      	ldr	r3, [r3, #0]
 802c7fc:	3b01      	subs	r3, #1
 802c7fe:	4a09      	ldr	r2, [pc, #36]	; (802c824 <vPortExitCritical+0x50>)
 802c800:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 802c802:	4b08      	ldr	r3, [pc, #32]	; (802c824 <vPortExitCritical+0x50>)
 802c804:	681b      	ldr	r3, [r3, #0]
 802c806:	2b00      	cmp	r3, #0
 802c808:	d105      	bne.n	802c816 <vPortExitCritical+0x42>
 802c80a:	2300      	movs	r3, #0
 802c80c:	603b      	str	r3, [r7, #0]
	__asm volatile
 802c80e:	683b      	ldr	r3, [r7, #0]
 802c810:	f383 8811 	msr	BASEPRI, r3
}
 802c814:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 802c816:	bf00      	nop
 802c818:	370c      	adds	r7, #12
 802c81a:	46bd      	mov	sp, r7
 802c81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c820:	4770      	bx	lr
 802c822:	bf00      	nop
 802c824:	20001440 	.word	0x20001440
	...

0802c830 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 802c830:	f3ef 8009 	mrs	r0, PSP
 802c834:	f3bf 8f6f 	isb	sy
 802c838:	4b15      	ldr	r3, [pc, #84]	; (802c890 <pxCurrentTCBConst>)
 802c83a:	681a      	ldr	r2, [r3, #0]
 802c83c:	f01e 0f10 	tst.w	lr, #16
 802c840:	bf08      	it	eq
 802c842:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 802c846:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802c84a:	6010      	str	r0, [r2, #0]
 802c84c:	e92d 0009 	stmdb	sp!, {r0, r3}
 802c850:	f04f 0050 	mov.w	r0, #80	; 0x50
 802c854:	f380 8811 	msr	BASEPRI, r0
 802c858:	f3bf 8f4f 	dsb	sy
 802c85c:	f3bf 8f6f 	isb	sy
 802c860:	f7fe ff5c 	bl	802b71c <vTaskSwitchContext>
 802c864:	f04f 0000 	mov.w	r0, #0
 802c868:	f380 8811 	msr	BASEPRI, r0
 802c86c:	bc09      	pop	{r0, r3}
 802c86e:	6819      	ldr	r1, [r3, #0]
 802c870:	6808      	ldr	r0, [r1, #0]
 802c872:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802c876:	f01e 0f10 	tst.w	lr, #16
 802c87a:	bf08      	it	eq
 802c87c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 802c880:	f380 8809 	msr	PSP, r0
 802c884:	f3bf 8f6f 	isb	sy
 802c888:	4770      	bx	lr
 802c88a:	bf00      	nop
 802c88c:	f3af 8000 	nop.w

0802c890 <pxCurrentTCBConst>:
 802c890:	200020dc 	.word	0x200020dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 802c894:	bf00      	nop
 802c896:	bf00      	nop

0802c898 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 802c898:	b580      	push	{r7, lr}
 802c89a:	b082      	sub	sp, #8
 802c89c:	af00      	add	r7, sp, #0
	__asm volatile
 802c89e:	f04f 0350 	mov.w	r3, #80	; 0x50
 802c8a2:	f383 8811 	msr	BASEPRI, r3
 802c8a6:	f3bf 8f6f 	isb	sy
 802c8aa:	f3bf 8f4f 	dsb	sy
 802c8ae:	607b      	str	r3, [r7, #4]
}
 802c8b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 802c8b2:	f7fe fe75 	bl	802b5a0 <xTaskIncrementTick>
 802c8b6:	4603      	mov	r3, r0
 802c8b8:	2b00      	cmp	r3, #0
 802c8ba:	d003      	beq.n	802c8c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 802c8bc:	4b06      	ldr	r3, [pc, #24]	; (802c8d8 <xPortSysTickHandler+0x40>)
 802c8be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 802c8c2:	601a      	str	r2, [r3, #0]
 802c8c4:	2300      	movs	r3, #0
 802c8c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 802c8c8:	683b      	ldr	r3, [r7, #0]
 802c8ca:	f383 8811 	msr	BASEPRI, r3
}
 802c8ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 802c8d0:	bf00      	nop
 802c8d2:	3708      	adds	r7, #8
 802c8d4:	46bd      	mov	sp, r7
 802c8d6:	bd80      	pop	{r7, pc}
 802c8d8:	e000ed04 	.word	0xe000ed04

0802c8dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 802c8dc:	b480      	push	{r7}
 802c8de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 802c8e0:	4b0b      	ldr	r3, [pc, #44]	; (802c910 <vPortSetupTimerInterrupt+0x34>)
 802c8e2:	2200      	movs	r2, #0
 802c8e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 802c8e6:	4b0b      	ldr	r3, [pc, #44]	; (802c914 <vPortSetupTimerInterrupt+0x38>)
 802c8e8:	2200      	movs	r2, #0
 802c8ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 802c8ec:	4b0a      	ldr	r3, [pc, #40]	; (802c918 <vPortSetupTimerInterrupt+0x3c>)
 802c8ee:	681b      	ldr	r3, [r3, #0]
 802c8f0:	4a0a      	ldr	r2, [pc, #40]	; (802c91c <vPortSetupTimerInterrupt+0x40>)
 802c8f2:	fba2 2303 	umull	r2, r3, r2, r3
 802c8f6:	099b      	lsrs	r3, r3, #6
 802c8f8:	4a09      	ldr	r2, [pc, #36]	; (802c920 <vPortSetupTimerInterrupt+0x44>)
 802c8fa:	3b01      	subs	r3, #1
 802c8fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 802c8fe:	4b04      	ldr	r3, [pc, #16]	; (802c910 <vPortSetupTimerInterrupt+0x34>)
 802c900:	2207      	movs	r2, #7
 802c902:	601a      	str	r2, [r3, #0]
}
 802c904:	bf00      	nop
 802c906:	46bd      	mov	sp, r7
 802c908:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c90c:	4770      	bx	lr
 802c90e:	bf00      	nop
 802c910:	e000e010 	.word	0xe000e010
 802c914:	e000e018 	.word	0xe000e018
 802c918:	20000084 	.word	0x20000084
 802c91c:	10624dd3 	.word	0x10624dd3
 802c920:	e000e014 	.word	0xe000e014

0802c924 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 802c924:	f8df 000c 	ldr.w	r0, [pc, #12]	; 802c934 <vPortEnableVFP+0x10>
 802c928:	6801      	ldr	r1, [r0, #0]
 802c92a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 802c92e:	6001      	str	r1, [r0, #0]
 802c930:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 802c932:	bf00      	nop
 802c934:	e000ed88 	.word	0xe000ed88

0802c938 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 802c938:	b480      	push	{r7}
 802c93a:	b085      	sub	sp, #20
 802c93c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 802c93e:	f3ef 8305 	mrs	r3, IPSR
 802c942:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 802c944:	68fb      	ldr	r3, [r7, #12]
 802c946:	2b0f      	cmp	r3, #15
 802c948:	d914      	bls.n	802c974 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 802c94a:	4a17      	ldr	r2, [pc, #92]	; (802c9a8 <vPortValidateInterruptPriority+0x70>)
 802c94c:	68fb      	ldr	r3, [r7, #12]
 802c94e:	4413      	add	r3, r2
 802c950:	781b      	ldrb	r3, [r3, #0]
 802c952:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 802c954:	4b15      	ldr	r3, [pc, #84]	; (802c9ac <vPortValidateInterruptPriority+0x74>)
 802c956:	781b      	ldrb	r3, [r3, #0]
 802c958:	7afa      	ldrb	r2, [r7, #11]
 802c95a:	429a      	cmp	r2, r3
 802c95c:	d20a      	bcs.n	802c974 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 802c95e:	f04f 0350 	mov.w	r3, #80	; 0x50
 802c962:	f383 8811 	msr	BASEPRI, r3
 802c966:	f3bf 8f6f 	isb	sy
 802c96a:	f3bf 8f4f 	dsb	sy
 802c96e:	607b      	str	r3, [r7, #4]
}
 802c970:	bf00      	nop
 802c972:	e7fe      	b.n	802c972 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 802c974:	4b0e      	ldr	r3, [pc, #56]	; (802c9b0 <vPortValidateInterruptPriority+0x78>)
 802c976:	681b      	ldr	r3, [r3, #0]
 802c978:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 802c97c:	4b0d      	ldr	r3, [pc, #52]	; (802c9b4 <vPortValidateInterruptPriority+0x7c>)
 802c97e:	681b      	ldr	r3, [r3, #0]
 802c980:	429a      	cmp	r2, r3
 802c982:	d90a      	bls.n	802c99a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 802c984:	f04f 0350 	mov.w	r3, #80	; 0x50
 802c988:	f383 8811 	msr	BASEPRI, r3
 802c98c:	f3bf 8f6f 	isb	sy
 802c990:	f3bf 8f4f 	dsb	sy
 802c994:	603b      	str	r3, [r7, #0]
}
 802c996:	bf00      	nop
 802c998:	e7fe      	b.n	802c998 <vPortValidateInterruptPriority+0x60>
	}
 802c99a:	bf00      	nop
 802c99c:	3714      	adds	r7, #20
 802c99e:	46bd      	mov	sp, r7
 802c9a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c9a4:	4770      	bx	lr
 802c9a6:	bf00      	nop
 802c9a8:	e000e3f0 	.word	0xe000e3f0
 802c9ac:	20002708 	.word	0x20002708
 802c9b0:	e000ed0c 	.word	0xe000ed0c
 802c9b4:	2000270c 	.word	0x2000270c

0802c9b8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 802c9b8:	b580      	push	{r7, lr}
 802c9ba:	b08a      	sub	sp, #40	; 0x28
 802c9bc:	af00      	add	r7, sp, #0
 802c9be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 802c9c0:	2300      	movs	r3, #0
 802c9c2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 802c9c4:	f7fe fd1a 	bl	802b3fc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 802c9c8:	4b5b      	ldr	r3, [pc, #364]	; (802cb38 <pvPortMalloc+0x180>)
 802c9ca:	681b      	ldr	r3, [r3, #0]
 802c9cc:	2b00      	cmp	r3, #0
 802c9ce:	d101      	bne.n	802c9d4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 802c9d0:	f000 f920 	bl	802cc14 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 802c9d4:	4b59      	ldr	r3, [pc, #356]	; (802cb3c <pvPortMalloc+0x184>)
 802c9d6:	681a      	ldr	r2, [r3, #0]
 802c9d8:	687b      	ldr	r3, [r7, #4]
 802c9da:	4013      	ands	r3, r2
 802c9dc:	2b00      	cmp	r3, #0
 802c9de:	f040 8093 	bne.w	802cb08 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 802c9e2:	687b      	ldr	r3, [r7, #4]
 802c9e4:	2b00      	cmp	r3, #0
 802c9e6:	d01d      	beq.n	802ca24 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 802c9e8:	2208      	movs	r2, #8
 802c9ea:	687b      	ldr	r3, [r7, #4]
 802c9ec:	4413      	add	r3, r2
 802c9ee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 802c9f0:	687b      	ldr	r3, [r7, #4]
 802c9f2:	f003 0307 	and.w	r3, r3, #7
 802c9f6:	2b00      	cmp	r3, #0
 802c9f8:	d014      	beq.n	802ca24 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 802c9fa:	687b      	ldr	r3, [r7, #4]
 802c9fc:	f023 0307 	bic.w	r3, r3, #7
 802ca00:	3308      	adds	r3, #8
 802ca02:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 802ca04:	687b      	ldr	r3, [r7, #4]
 802ca06:	f003 0307 	and.w	r3, r3, #7
 802ca0a:	2b00      	cmp	r3, #0
 802ca0c:	d00a      	beq.n	802ca24 <pvPortMalloc+0x6c>
	__asm volatile
 802ca0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 802ca12:	f383 8811 	msr	BASEPRI, r3
 802ca16:	f3bf 8f6f 	isb	sy
 802ca1a:	f3bf 8f4f 	dsb	sy
 802ca1e:	617b      	str	r3, [r7, #20]
}
 802ca20:	bf00      	nop
 802ca22:	e7fe      	b.n	802ca22 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 802ca24:	687b      	ldr	r3, [r7, #4]
 802ca26:	2b00      	cmp	r3, #0
 802ca28:	d06e      	beq.n	802cb08 <pvPortMalloc+0x150>
 802ca2a:	4b45      	ldr	r3, [pc, #276]	; (802cb40 <pvPortMalloc+0x188>)
 802ca2c:	681b      	ldr	r3, [r3, #0]
 802ca2e:	687a      	ldr	r2, [r7, #4]
 802ca30:	429a      	cmp	r2, r3
 802ca32:	d869      	bhi.n	802cb08 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 802ca34:	4b43      	ldr	r3, [pc, #268]	; (802cb44 <pvPortMalloc+0x18c>)
 802ca36:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 802ca38:	4b42      	ldr	r3, [pc, #264]	; (802cb44 <pvPortMalloc+0x18c>)
 802ca3a:	681b      	ldr	r3, [r3, #0]
 802ca3c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 802ca3e:	e004      	b.n	802ca4a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 802ca40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802ca42:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 802ca44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802ca46:	681b      	ldr	r3, [r3, #0]
 802ca48:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 802ca4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802ca4c:	685b      	ldr	r3, [r3, #4]
 802ca4e:	687a      	ldr	r2, [r7, #4]
 802ca50:	429a      	cmp	r2, r3
 802ca52:	d903      	bls.n	802ca5c <pvPortMalloc+0xa4>
 802ca54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802ca56:	681b      	ldr	r3, [r3, #0]
 802ca58:	2b00      	cmp	r3, #0
 802ca5a:	d1f1      	bne.n	802ca40 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 802ca5c:	4b36      	ldr	r3, [pc, #216]	; (802cb38 <pvPortMalloc+0x180>)
 802ca5e:	681b      	ldr	r3, [r3, #0]
 802ca60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802ca62:	429a      	cmp	r2, r3
 802ca64:	d050      	beq.n	802cb08 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 802ca66:	6a3b      	ldr	r3, [r7, #32]
 802ca68:	681b      	ldr	r3, [r3, #0]
 802ca6a:	2208      	movs	r2, #8
 802ca6c:	4413      	add	r3, r2
 802ca6e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 802ca70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802ca72:	681a      	ldr	r2, [r3, #0]
 802ca74:	6a3b      	ldr	r3, [r7, #32]
 802ca76:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 802ca78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802ca7a:	685a      	ldr	r2, [r3, #4]
 802ca7c:	687b      	ldr	r3, [r7, #4]
 802ca7e:	1ad2      	subs	r2, r2, r3
 802ca80:	2308      	movs	r3, #8
 802ca82:	005b      	lsls	r3, r3, #1
 802ca84:	429a      	cmp	r2, r3
 802ca86:	d91f      	bls.n	802cac8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 802ca88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802ca8a:	687b      	ldr	r3, [r7, #4]
 802ca8c:	4413      	add	r3, r2
 802ca8e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 802ca90:	69bb      	ldr	r3, [r7, #24]
 802ca92:	f003 0307 	and.w	r3, r3, #7
 802ca96:	2b00      	cmp	r3, #0
 802ca98:	d00a      	beq.n	802cab0 <pvPortMalloc+0xf8>
	__asm volatile
 802ca9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 802ca9e:	f383 8811 	msr	BASEPRI, r3
 802caa2:	f3bf 8f6f 	isb	sy
 802caa6:	f3bf 8f4f 	dsb	sy
 802caaa:	613b      	str	r3, [r7, #16]
}
 802caac:	bf00      	nop
 802caae:	e7fe      	b.n	802caae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 802cab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802cab2:	685a      	ldr	r2, [r3, #4]
 802cab4:	687b      	ldr	r3, [r7, #4]
 802cab6:	1ad2      	subs	r2, r2, r3
 802cab8:	69bb      	ldr	r3, [r7, #24]
 802caba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 802cabc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802cabe:	687a      	ldr	r2, [r7, #4]
 802cac0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 802cac2:	69b8      	ldr	r0, [r7, #24]
 802cac4:	f000 f90a 	bl	802ccdc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 802cac8:	4b1d      	ldr	r3, [pc, #116]	; (802cb40 <pvPortMalloc+0x188>)
 802caca:	681a      	ldr	r2, [r3, #0]
 802cacc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802cace:	685b      	ldr	r3, [r3, #4]
 802cad0:	1ad3      	subs	r3, r2, r3
 802cad2:	4a1b      	ldr	r2, [pc, #108]	; (802cb40 <pvPortMalloc+0x188>)
 802cad4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 802cad6:	4b1a      	ldr	r3, [pc, #104]	; (802cb40 <pvPortMalloc+0x188>)
 802cad8:	681a      	ldr	r2, [r3, #0]
 802cada:	4b1b      	ldr	r3, [pc, #108]	; (802cb48 <pvPortMalloc+0x190>)
 802cadc:	681b      	ldr	r3, [r3, #0]
 802cade:	429a      	cmp	r2, r3
 802cae0:	d203      	bcs.n	802caea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 802cae2:	4b17      	ldr	r3, [pc, #92]	; (802cb40 <pvPortMalloc+0x188>)
 802cae4:	681b      	ldr	r3, [r3, #0]
 802cae6:	4a18      	ldr	r2, [pc, #96]	; (802cb48 <pvPortMalloc+0x190>)
 802cae8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 802caea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802caec:	685a      	ldr	r2, [r3, #4]
 802caee:	4b13      	ldr	r3, [pc, #76]	; (802cb3c <pvPortMalloc+0x184>)
 802caf0:	681b      	ldr	r3, [r3, #0]
 802caf2:	431a      	orrs	r2, r3
 802caf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802caf6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 802caf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802cafa:	2200      	movs	r2, #0
 802cafc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 802cafe:	4b13      	ldr	r3, [pc, #76]	; (802cb4c <pvPortMalloc+0x194>)
 802cb00:	681b      	ldr	r3, [r3, #0]
 802cb02:	3301      	adds	r3, #1
 802cb04:	4a11      	ldr	r2, [pc, #68]	; (802cb4c <pvPortMalloc+0x194>)
 802cb06:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 802cb08:	f7fe fc86 	bl	802b418 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 802cb0c:	69fb      	ldr	r3, [r7, #28]
 802cb0e:	f003 0307 	and.w	r3, r3, #7
 802cb12:	2b00      	cmp	r3, #0
 802cb14:	d00a      	beq.n	802cb2c <pvPortMalloc+0x174>
	__asm volatile
 802cb16:	f04f 0350 	mov.w	r3, #80	; 0x50
 802cb1a:	f383 8811 	msr	BASEPRI, r3
 802cb1e:	f3bf 8f6f 	isb	sy
 802cb22:	f3bf 8f4f 	dsb	sy
 802cb26:	60fb      	str	r3, [r7, #12]
}
 802cb28:	bf00      	nop
 802cb2a:	e7fe      	b.n	802cb2a <pvPortMalloc+0x172>
	return pvReturn;
 802cb2c:	69fb      	ldr	r3, [r7, #28]
}
 802cb2e:	4618      	mov	r0, r3
 802cb30:	3728      	adds	r7, #40	; 0x28
 802cb32:	46bd      	mov	sp, r7
 802cb34:	bd80      	pop	{r7, pc}
 802cb36:	bf00      	nop
 802cb38:	2001adb8 	.word	0x2001adb8
 802cb3c:	2001adcc 	.word	0x2001adcc
 802cb40:	2001adbc 	.word	0x2001adbc
 802cb44:	2001adb0 	.word	0x2001adb0
 802cb48:	2001adc0 	.word	0x2001adc0
 802cb4c:	2001adc4 	.word	0x2001adc4

0802cb50 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 802cb50:	b580      	push	{r7, lr}
 802cb52:	b086      	sub	sp, #24
 802cb54:	af00      	add	r7, sp, #0
 802cb56:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 802cb58:	687b      	ldr	r3, [r7, #4]
 802cb5a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 802cb5c:	687b      	ldr	r3, [r7, #4]
 802cb5e:	2b00      	cmp	r3, #0
 802cb60:	d04d      	beq.n	802cbfe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 802cb62:	2308      	movs	r3, #8
 802cb64:	425b      	negs	r3, r3
 802cb66:	697a      	ldr	r2, [r7, #20]
 802cb68:	4413      	add	r3, r2
 802cb6a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 802cb6c:	697b      	ldr	r3, [r7, #20]
 802cb6e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 802cb70:	693b      	ldr	r3, [r7, #16]
 802cb72:	685a      	ldr	r2, [r3, #4]
 802cb74:	4b24      	ldr	r3, [pc, #144]	; (802cc08 <vPortFree+0xb8>)
 802cb76:	681b      	ldr	r3, [r3, #0]
 802cb78:	4013      	ands	r3, r2
 802cb7a:	2b00      	cmp	r3, #0
 802cb7c:	d10a      	bne.n	802cb94 <vPortFree+0x44>
	__asm volatile
 802cb7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 802cb82:	f383 8811 	msr	BASEPRI, r3
 802cb86:	f3bf 8f6f 	isb	sy
 802cb8a:	f3bf 8f4f 	dsb	sy
 802cb8e:	60fb      	str	r3, [r7, #12]
}
 802cb90:	bf00      	nop
 802cb92:	e7fe      	b.n	802cb92 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 802cb94:	693b      	ldr	r3, [r7, #16]
 802cb96:	681b      	ldr	r3, [r3, #0]
 802cb98:	2b00      	cmp	r3, #0
 802cb9a:	d00a      	beq.n	802cbb2 <vPortFree+0x62>
	__asm volatile
 802cb9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 802cba0:	f383 8811 	msr	BASEPRI, r3
 802cba4:	f3bf 8f6f 	isb	sy
 802cba8:	f3bf 8f4f 	dsb	sy
 802cbac:	60bb      	str	r3, [r7, #8]
}
 802cbae:	bf00      	nop
 802cbb0:	e7fe      	b.n	802cbb0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 802cbb2:	693b      	ldr	r3, [r7, #16]
 802cbb4:	685a      	ldr	r2, [r3, #4]
 802cbb6:	4b14      	ldr	r3, [pc, #80]	; (802cc08 <vPortFree+0xb8>)
 802cbb8:	681b      	ldr	r3, [r3, #0]
 802cbba:	4013      	ands	r3, r2
 802cbbc:	2b00      	cmp	r3, #0
 802cbbe:	d01e      	beq.n	802cbfe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 802cbc0:	693b      	ldr	r3, [r7, #16]
 802cbc2:	681b      	ldr	r3, [r3, #0]
 802cbc4:	2b00      	cmp	r3, #0
 802cbc6:	d11a      	bne.n	802cbfe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 802cbc8:	693b      	ldr	r3, [r7, #16]
 802cbca:	685a      	ldr	r2, [r3, #4]
 802cbcc:	4b0e      	ldr	r3, [pc, #56]	; (802cc08 <vPortFree+0xb8>)
 802cbce:	681b      	ldr	r3, [r3, #0]
 802cbd0:	43db      	mvns	r3, r3
 802cbd2:	401a      	ands	r2, r3
 802cbd4:	693b      	ldr	r3, [r7, #16]
 802cbd6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 802cbd8:	f7fe fc10 	bl	802b3fc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 802cbdc:	693b      	ldr	r3, [r7, #16]
 802cbde:	685a      	ldr	r2, [r3, #4]
 802cbe0:	4b0a      	ldr	r3, [pc, #40]	; (802cc0c <vPortFree+0xbc>)
 802cbe2:	681b      	ldr	r3, [r3, #0]
 802cbe4:	4413      	add	r3, r2
 802cbe6:	4a09      	ldr	r2, [pc, #36]	; (802cc0c <vPortFree+0xbc>)
 802cbe8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 802cbea:	6938      	ldr	r0, [r7, #16]
 802cbec:	f000 f876 	bl	802ccdc <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 802cbf0:	4b07      	ldr	r3, [pc, #28]	; (802cc10 <vPortFree+0xc0>)
 802cbf2:	681b      	ldr	r3, [r3, #0]
 802cbf4:	3301      	adds	r3, #1
 802cbf6:	4a06      	ldr	r2, [pc, #24]	; (802cc10 <vPortFree+0xc0>)
 802cbf8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 802cbfa:	f7fe fc0d 	bl	802b418 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 802cbfe:	bf00      	nop
 802cc00:	3718      	adds	r7, #24
 802cc02:	46bd      	mov	sp, r7
 802cc04:	bd80      	pop	{r7, pc}
 802cc06:	bf00      	nop
 802cc08:	2001adcc 	.word	0x2001adcc
 802cc0c:	2001adbc 	.word	0x2001adbc
 802cc10:	2001adc8 	.word	0x2001adc8

0802cc14 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 802cc14:	b480      	push	{r7}
 802cc16:	b085      	sub	sp, #20
 802cc18:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 802cc1a:	4b29      	ldr	r3, [pc, #164]	; (802ccc0 <prvHeapInit+0xac>)
 802cc1c:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 802cc1e:	4b29      	ldr	r3, [pc, #164]	; (802ccc4 <prvHeapInit+0xb0>)
 802cc20:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 802cc22:	68fb      	ldr	r3, [r7, #12]
 802cc24:	f003 0307 	and.w	r3, r3, #7
 802cc28:	2b00      	cmp	r3, #0
 802cc2a:	d00c      	beq.n	802cc46 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 802cc2c:	68fb      	ldr	r3, [r7, #12]
 802cc2e:	3307      	adds	r3, #7
 802cc30:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 802cc32:	68fb      	ldr	r3, [r7, #12]
 802cc34:	f023 0307 	bic.w	r3, r3, #7
 802cc38:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 802cc3a:	68ba      	ldr	r2, [r7, #8]
 802cc3c:	68fb      	ldr	r3, [r7, #12]
 802cc3e:	1ad3      	subs	r3, r2, r3
 802cc40:	4a20      	ldr	r2, [pc, #128]	; (802ccc4 <prvHeapInit+0xb0>)
 802cc42:	4413      	add	r3, r2
 802cc44:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 802cc46:	68fb      	ldr	r3, [r7, #12]
 802cc48:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 802cc4a:	4a1f      	ldr	r2, [pc, #124]	; (802ccc8 <prvHeapInit+0xb4>)
 802cc4c:	687b      	ldr	r3, [r7, #4]
 802cc4e:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 802cc50:	4b1d      	ldr	r3, [pc, #116]	; (802ccc8 <prvHeapInit+0xb4>)
 802cc52:	2200      	movs	r2, #0
 802cc54:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 802cc56:	687b      	ldr	r3, [r7, #4]
 802cc58:	68ba      	ldr	r2, [r7, #8]
 802cc5a:	4413      	add	r3, r2
 802cc5c:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 802cc5e:	2208      	movs	r2, #8
 802cc60:	68fb      	ldr	r3, [r7, #12]
 802cc62:	1a9b      	subs	r3, r3, r2
 802cc64:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 802cc66:	68fb      	ldr	r3, [r7, #12]
 802cc68:	f023 0307 	bic.w	r3, r3, #7
 802cc6c:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 802cc6e:	68fb      	ldr	r3, [r7, #12]
 802cc70:	4a16      	ldr	r2, [pc, #88]	; (802cccc <prvHeapInit+0xb8>)
 802cc72:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 802cc74:	4b15      	ldr	r3, [pc, #84]	; (802cccc <prvHeapInit+0xb8>)
 802cc76:	681b      	ldr	r3, [r3, #0]
 802cc78:	2200      	movs	r2, #0
 802cc7a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 802cc7c:	4b13      	ldr	r3, [pc, #76]	; (802cccc <prvHeapInit+0xb8>)
 802cc7e:	681b      	ldr	r3, [r3, #0]
 802cc80:	2200      	movs	r2, #0
 802cc82:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 802cc84:	687b      	ldr	r3, [r7, #4]
 802cc86:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 802cc88:	683b      	ldr	r3, [r7, #0]
 802cc8a:	68fa      	ldr	r2, [r7, #12]
 802cc8c:	1ad2      	subs	r2, r2, r3
 802cc8e:	683b      	ldr	r3, [r7, #0]
 802cc90:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 802cc92:	4b0e      	ldr	r3, [pc, #56]	; (802cccc <prvHeapInit+0xb8>)
 802cc94:	681a      	ldr	r2, [r3, #0]
 802cc96:	683b      	ldr	r3, [r7, #0]
 802cc98:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 802cc9a:	683b      	ldr	r3, [r7, #0]
 802cc9c:	685b      	ldr	r3, [r3, #4]
 802cc9e:	4a0c      	ldr	r2, [pc, #48]	; (802ccd0 <prvHeapInit+0xbc>)
 802cca0:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 802cca2:	683b      	ldr	r3, [r7, #0]
 802cca4:	685b      	ldr	r3, [r3, #4]
 802cca6:	4a0b      	ldr	r2, [pc, #44]	; (802ccd4 <prvHeapInit+0xc0>)
 802cca8:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 802ccaa:	4b0b      	ldr	r3, [pc, #44]	; (802ccd8 <prvHeapInit+0xc4>)
 802ccac:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 802ccb0:	601a      	str	r2, [r3, #0]
}
 802ccb2:	bf00      	nop
 802ccb4:	3714      	adds	r7, #20
 802ccb6:	46bd      	mov	sp, r7
 802ccb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ccbc:	4770      	bx	lr
 802ccbe:	bf00      	nop
 802ccc0:	000186a0 	.word	0x000186a0
 802ccc4:	20002710 	.word	0x20002710
 802ccc8:	2001adb0 	.word	0x2001adb0
 802cccc:	2001adb8 	.word	0x2001adb8
 802ccd0:	2001adc0 	.word	0x2001adc0
 802ccd4:	2001adbc 	.word	0x2001adbc
 802ccd8:	2001adcc 	.word	0x2001adcc

0802ccdc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 802ccdc:	b480      	push	{r7}
 802ccde:	b085      	sub	sp, #20
 802cce0:	af00      	add	r7, sp, #0
 802cce2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 802cce4:	4b28      	ldr	r3, [pc, #160]	; (802cd88 <prvInsertBlockIntoFreeList+0xac>)
 802cce6:	60fb      	str	r3, [r7, #12]
 802cce8:	e002      	b.n	802ccf0 <prvInsertBlockIntoFreeList+0x14>
 802ccea:	68fb      	ldr	r3, [r7, #12]
 802ccec:	681b      	ldr	r3, [r3, #0]
 802ccee:	60fb      	str	r3, [r7, #12]
 802ccf0:	68fb      	ldr	r3, [r7, #12]
 802ccf2:	681b      	ldr	r3, [r3, #0]
 802ccf4:	687a      	ldr	r2, [r7, #4]
 802ccf6:	429a      	cmp	r2, r3
 802ccf8:	d8f7      	bhi.n	802ccea <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 802ccfa:	68fb      	ldr	r3, [r7, #12]
 802ccfc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 802ccfe:	68fb      	ldr	r3, [r7, #12]
 802cd00:	685b      	ldr	r3, [r3, #4]
 802cd02:	68ba      	ldr	r2, [r7, #8]
 802cd04:	4413      	add	r3, r2
 802cd06:	687a      	ldr	r2, [r7, #4]
 802cd08:	429a      	cmp	r2, r3
 802cd0a:	d108      	bne.n	802cd1e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 802cd0c:	68fb      	ldr	r3, [r7, #12]
 802cd0e:	685a      	ldr	r2, [r3, #4]
 802cd10:	687b      	ldr	r3, [r7, #4]
 802cd12:	685b      	ldr	r3, [r3, #4]
 802cd14:	441a      	add	r2, r3
 802cd16:	68fb      	ldr	r3, [r7, #12]
 802cd18:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 802cd1a:	68fb      	ldr	r3, [r7, #12]
 802cd1c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 802cd1e:	687b      	ldr	r3, [r7, #4]
 802cd20:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 802cd22:	687b      	ldr	r3, [r7, #4]
 802cd24:	685b      	ldr	r3, [r3, #4]
 802cd26:	68ba      	ldr	r2, [r7, #8]
 802cd28:	441a      	add	r2, r3
 802cd2a:	68fb      	ldr	r3, [r7, #12]
 802cd2c:	681b      	ldr	r3, [r3, #0]
 802cd2e:	429a      	cmp	r2, r3
 802cd30:	d118      	bne.n	802cd64 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 802cd32:	68fb      	ldr	r3, [r7, #12]
 802cd34:	681a      	ldr	r2, [r3, #0]
 802cd36:	4b15      	ldr	r3, [pc, #84]	; (802cd8c <prvInsertBlockIntoFreeList+0xb0>)
 802cd38:	681b      	ldr	r3, [r3, #0]
 802cd3a:	429a      	cmp	r2, r3
 802cd3c:	d00d      	beq.n	802cd5a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 802cd3e:	687b      	ldr	r3, [r7, #4]
 802cd40:	685a      	ldr	r2, [r3, #4]
 802cd42:	68fb      	ldr	r3, [r7, #12]
 802cd44:	681b      	ldr	r3, [r3, #0]
 802cd46:	685b      	ldr	r3, [r3, #4]
 802cd48:	441a      	add	r2, r3
 802cd4a:	687b      	ldr	r3, [r7, #4]
 802cd4c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 802cd4e:	68fb      	ldr	r3, [r7, #12]
 802cd50:	681b      	ldr	r3, [r3, #0]
 802cd52:	681a      	ldr	r2, [r3, #0]
 802cd54:	687b      	ldr	r3, [r7, #4]
 802cd56:	601a      	str	r2, [r3, #0]
 802cd58:	e008      	b.n	802cd6c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 802cd5a:	4b0c      	ldr	r3, [pc, #48]	; (802cd8c <prvInsertBlockIntoFreeList+0xb0>)
 802cd5c:	681a      	ldr	r2, [r3, #0]
 802cd5e:	687b      	ldr	r3, [r7, #4]
 802cd60:	601a      	str	r2, [r3, #0]
 802cd62:	e003      	b.n	802cd6c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 802cd64:	68fb      	ldr	r3, [r7, #12]
 802cd66:	681a      	ldr	r2, [r3, #0]
 802cd68:	687b      	ldr	r3, [r7, #4]
 802cd6a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 802cd6c:	68fa      	ldr	r2, [r7, #12]
 802cd6e:	687b      	ldr	r3, [r7, #4]
 802cd70:	429a      	cmp	r2, r3
 802cd72:	d002      	beq.n	802cd7a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 802cd74:	68fb      	ldr	r3, [r7, #12]
 802cd76:	687a      	ldr	r2, [r7, #4]
 802cd78:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 802cd7a:	bf00      	nop
 802cd7c:	3714      	adds	r7, #20
 802cd7e:	46bd      	mov	sp, r7
 802cd80:	f85d 7b04 	ldr.w	r7, [sp], #4
 802cd84:	4770      	bx	lr
 802cd86:	bf00      	nop
 802cd88:	2001adb0 	.word	0x2001adb0
 802cd8c:	2001adb8 	.word	0x2001adb8

0802cd90 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 802cd90:	b480      	push	{r7}
 802cd92:	b083      	sub	sp, #12
 802cd94:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 802cd96:	4b24      	ldr	r3, [pc, #144]	; (802ce28 <_DoInit+0x98>)
 802cd98:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 802cd9a:	687b      	ldr	r3, [r7, #4]
 802cd9c:	2203      	movs	r2, #3
 802cd9e:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 802cda0:	687b      	ldr	r3, [r7, #4]
 802cda2:	2203      	movs	r2, #3
 802cda4:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 802cda6:	687b      	ldr	r3, [r7, #4]
 802cda8:	4a20      	ldr	r2, [pc, #128]	; (802ce2c <_DoInit+0x9c>)
 802cdaa:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 802cdac:	687b      	ldr	r3, [r7, #4]
 802cdae:	4a20      	ldr	r2, [pc, #128]	; (802ce30 <_DoInit+0xa0>)
 802cdb0:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 802cdb2:	687b      	ldr	r3, [r7, #4]
 802cdb4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 802cdb8:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 802cdba:	687b      	ldr	r3, [r7, #4]
 802cdbc:	2200      	movs	r2, #0
 802cdbe:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 802cdc0:	687b      	ldr	r3, [r7, #4]
 802cdc2:	2200      	movs	r2, #0
 802cdc4:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 802cdc6:	687b      	ldr	r3, [r7, #4]
 802cdc8:	2200      	movs	r2, #0
 802cdca:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 802cdcc:	687b      	ldr	r3, [r7, #4]
 802cdce:	4a17      	ldr	r2, [pc, #92]	; (802ce2c <_DoInit+0x9c>)
 802cdd0:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 802cdd2:	687b      	ldr	r3, [r7, #4]
 802cdd4:	4a17      	ldr	r2, [pc, #92]	; (802ce34 <_DoInit+0xa4>)
 802cdd6:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 802cdd8:	687b      	ldr	r3, [r7, #4]
 802cdda:	2210      	movs	r2, #16
 802cddc:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 802cdde:	687b      	ldr	r3, [r7, #4]
 802cde0:	2200      	movs	r2, #0
 802cde2:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 802cde4:	687b      	ldr	r3, [r7, #4]
 802cde6:	2200      	movs	r2, #0
 802cde8:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 802cdea:	687b      	ldr	r3, [r7, #4]
 802cdec:	2200      	movs	r2, #0
 802cdee:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 802cdf0:	687b      	ldr	r3, [r7, #4]
 802cdf2:	3307      	adds	r3, #7
 802cdf4:	4a10      	ldr	r2, [pc, #64]	; (802ce38 <_DoInit+0xa8>)
 802cdf6:	6810      	ldr	r0, [r2, #0]
 802cdf8:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 802cdfa:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 802cdfe:	687b      	ldr	r3, [r7, #4]
 802ce00:	4a0e      	ldr	r2, [pc, #56]	; (802ce3c <_DoInit+0xac>)
 802ce02:	6810      	ldr	r0, [r2, #0]
 802ce04:	6018      	str	r0, [r3, #0]
 802ce06:	8891      	ldrh	r1, [r2, #4]
 802ce08:	7992      	ldrb	r2, [r2, #6]
 802ce0a:	8099      	strh	r1, [r3, #4]
 802ce0c:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 802ce0e:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 802ce12:	687b      	ldr	r3, [r7, #4]
 802ce14:	2220      	movs	r2, #32
 802ce16:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 802ce18:	f3bf 8f5f 	dmb	sy
}
 802ce1c:	bf00      	nop
 802ce1e:	370c      	adds	r7, #12
 802ce20:	46bd      	mov	sp, r7
 802ce22:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ce26:	4770      	bx	lr
 802ce28:	2001edb8 	.word	0x2001edb8
 802ce2c:	0802f2ec 	.word	0x0802f2ec
 802ce30:	2001add0 	.word	0x2001add0
 802ce34:	2001b1d0 	.word	0x2001b1d0
 802ce38:	0802f2f8 	.word	0x0802f2f8
 802ce3c:	0802f2fc 	.word	0x0802f2fc

0802ce40 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 802ce40:	b580      	push	{r7, lr}
 802ce42:	b08c      	sub	sp, #48	; 0x30
 802ce44:	af00      	add	r7, sp, #0
 802ce46:	60f8      	str	r0, [r7, #12]
 802ce48:	60b9      	str	r1, [r7, #8]
 802ce4a:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 802ce4c:	4b3e      	ldr	r3, [pc, #248]	; (802cf48 <SEGGER_RTT_ReadNoLock+0x108>)
 802ce4e:	623b      	str	r3, [r7, #32]
 802ce50:	6a3b      	ldr	r3, [r7, #32]
 802ce52:	781b      	ldrb	r3, [r3, #0]
 802ce54:	b2db      	uxtb	r3, r3
 802ce56:	2b00      	cmp	r3, #0
 802ce58:	d101      	bne.n	802ce5e <SEGGER_RTT_ReadNoLock+0x1e>
 802ce5a:	f7ff ff99 	bl	802cd90 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 802ce5e:	68fa      	ldr	r2, [r7, #12]
 802ce60:	4613      	mov	r3, r2
 802ce62:	005b      	lsls	r3, r3, #1
 802ce64:	4413      	add	r3, r2
 802ce66:	00db      	lsls	r3, r3, #3
 802ce68:	3360      	adds	r3, #96	; 0x60
 802ce6a:	4a37      	ldr	r2, [pc, #220]	; (802cf48 <SEGGER_RTT_ReadNoLock+0x108>)
 802ce6c:	4413      	add	r3, r2
 802ce6e:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 802ce70:	68bb      	ldr	r3, [r7, #8]
 802ce72:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 802ce74:	69fb      	ldr	r3, [r7, #28]
 802ce76:	691b      	ldr	r3, [r3, #16]
 802ce78:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 802ce7a:	69fb      	ldr	r3, [r7, #28]
 802ce7c:	68db      	ldr	r3, [r3, #12]
 802ce7e:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 802ce80:	2300      	movs	r3, #0
 802ce82:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 802ce84:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802ce86:	69bb      	ldr	r3, [r7, #24]
 802ce88:	429a      	cmp	r2, r3
 802ce8a:	d92b      	bls.n	802cee4 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 802ce8c:	69fb      	ldr	r3, [r7, #28]
 802ce8e:	689a      	ldr	r2, [r3, #8]
 802ce90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802ce92:	1ad3      	subs	r3, r2, r3
 802ce94:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 802ce96:	697a      	ldr	r2, [r7, #20]
 802ce98:	687b      	ldr	r3, [r7, #4]
 802ce9a:	4293      	cmp	r3, r2
 802ce9c:	bf28      	it	cs
 802ce9e:	4613      	movcs	r3, r2
 802cea0:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 802cea2:	69fb      	ldr	r3, [r7, #28]
 802cea4:	685a      	ldr	r2, [r3, #4]
 802cea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802cea8:	4413      	add	r3, r2
 802ceaa:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 802ceac:	697a      	ldr	r2, [r7, #20]
 802ceae:	6939      	ldr	r1, [r7, #16]
 802ceb0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 802ceb2:	f001 fb6f 	bl	802e594 <memcpy>
    NumBytesRead += NumBytesRem;
 802ceb6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 802ceb8:	697b      	ldr	r3, [r7, #20]
 802ceba:	4413      	add	r3, r2
 802cebc:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 802cebe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802cec0:	697b      	ldr	r3, [r7, #20]
 802cec2:	4413      	add	r3, r2
 802cec4:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 802cec6:	687a      	ldr	r2, [r7, #4]
 802cec8:	697b      	ldr	r3, [r7, #20]
 802ceca:	1ad3      	subs	r3, r2, r3
 802cecc:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 802cece:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802ced0:	697b      	ldr	r3, [r7, #20]
 802ced2:	4413      	add	r3, r2
 802ced4:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 802ced6:	69fb      	ldr	r3, [r7, #28]
 802ced8:	689b      	ldr	r3, [r3, #8]
 802ceda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802cedc:	429a      	cmp	r2, r3
 802cede:	d101      	bne.n	802cee4 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 802cee0:	2300      	movs	r3, #0
 802cee2:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 802cee4:	69ba      	ldr	r2, [r7, #24]
 802cee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802cee8:	1ad3      	subs	r3, r2, r3
 802ceea:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 802ceec:	697a      	ldr	r2, [r7, #20]
 802ceee:	687b      	ldr	r3, [r7, #4]
 802cef0:	4293      	cmp	r3, r2
 802cef2:	bf28      	it	cs
 802cef4:	4613      	movcs	r3, r2
 802cef6:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 802cef8:	697b      	ldr	r3, [r7, #20]
 802cefa:	2b00      	cmp	r3, #0
 802cefc:	d019      	beq.n	802cf32 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 802cefe:	69fb      	ldr	r3, [r7, #28]
 802cf00:	685a      	ldr	r2, [r3, #4]
 802cf02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802cf04:	4413      	add	r3, r2
 802cf06:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 802cf08:	697a      	ldr	r2, [r7, #20]
 802cf0a:	6939      	ldr	r1, [r7, #16]
 802cf0c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 802cf0e:	f001 fb41 	bl	802e594 <memcpy>
    NumBytesRead += NumBytesRem;
 802cf12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 802cf14:	697b      	ldr	r3, [r7, #20]
 802cf16:	4413      	add	r3, r2
 802cf18:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 802cf1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802cf1c:	697b      	ldr	r3, [r7, #20]
 802cf1e:	4413      	add	r3, r2
 802cf20:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 802cf22:	687a      	ldr	r2, [r7, #4]
 802cf24:	697b      	ldr	r3, [r7, #20]
 802cf26:	1ad3      	subs	r3, r2, r3
 802cf28:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 802cf2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802cf2c:	697b      	ldr	r3, [r7, #20]
 802cf2e:	4413      	add	r3, r2
 802cf30:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 802cf32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802cf34:	2b00      	cmp	r3, #0
 802cf36:	d002      	beq.n	802cf3e <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 802cf38:	69fb      	ldr	r3, [r7, #28]
 802cf3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802cf3c:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 802cf3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 802cf40:	4618      	mov	r0, r3
 802cf42:	3730      	adds	r7, #48	; 0x30
 802cf44:	46bd      	mov	sp, r7
 802cf46:	bd80      	pop	{r7, pc}
 802cf48:	2001edb8 	.word	0x2001edb8

0802cf4c <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 802cf4c:	b580      	push	{r7, lr}
 802cf4e:	b088      	sub	sp, #32
 802cf50:	af00      	add	r7, sp, #0
 802cf52:	60f8      	str	r0, [r7, #12]
 802cf54:	60b9      	str	r1, [r7, #8]
 802cf56:	607a      	str	r2, [r7, #4]
 802cf58:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 802cf5a:	4b3d      	ldr	r3, [pc, #244]	; (802d050 <SEGGER_RTT_AllocUpBuffer+0x104>)
 802cf5c:	61bb      	str	r3, [r7, #24]
 802cf5e:	69bb      	ldr	r3, [r7, #24]
 802cf60:	781b      	ldrb	r3, [r3, #0]
 802cf62:	b2db      	uxtb	r3, r3
 802cf64:	2b00      	cmp	r3, #0
 802cf66:	d101      	bne.n	802cf6c <SEGGER_RTT_AllocUpBuffer+0x20>
 802cf68:	f7ff ff12 	bl	802cd90 <_DoInit>
  SEGGER_RTT_LOCK();
 802cf6c:	f3ef 8311 	mrs	r3, BASEPRI
 802cf70:	f04f 0120 	mov.w	r1, #32
 802cf74:	f381 8811 	msr	BASEPRI, r1
 802cf78:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 802cf7a:	4b35      	ldr	r3, [pc, #212]	; (802d050 <SEGGER_RTT_AllocUpBuffer+0x104>)
 802cf7c:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 802cf7e:	2300      	movs	r3, #0
 802cf80:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 802cf82:	6939      	ldr	r1, [r7, #16]
 802cf84:	69fb      	ldr	r3, [r7, #28]
 802cf86:	1c5a      	adds	r2, r3, #1
 802cf88:	4613      	mov	r3, r2
 802cf8a:	005b      	lsls	r3, r3, #1
 802cf8c:	4413      	add	r3, r2
 802cf8e:	00db      	lsls	r3, r3, #3
 802cf90:	440b      	add	r3, r1
 802cf92:	3304      	adds	r3, #4
 802cf94:	681b      	ldr	r3, [r3, #0]
 802cf96:	2b00      	cmp	r3, #0
 802cf98:	d008      	beq.n	802cfac <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 802cf9a:	69fb      	ldr	r3, [r7, #28]
 802cf9c:	3301      	adds	r3, #1
 802cf9e:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 802cfa0:	693b      	ldr	r3, [r7, #16]
 802cfa2:	691b      	ldr	r3, [r3, #16]
 802cfa4:	69fa      	ldr	r2, [r7, #28]
 802cfa6:	429a      	cmp	r2, r3
 802cfa8:	dbeb      	blt.n	802cf82 <SEGGER_RTT_AllocUpBuffer+0x36>
 802cfaa:	e000      	b.n	802cfae <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 802cfac:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 802cfae:	693b      	ldr	r3, [r7, #16]
 802cfb0:	691b      	ldr	r3, [r3, #16]
 802cfb2:	69fa      	ldr	r2, [r7, #28]
 802cfb4:	429a      	cmp	r2, r3
 802cfb6:	da3f      	bge.n	802d038 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 802cfb8:	6939      	ldr	r1, [r7, #16]
 802cfba:	69fb      	ldr	r3, [r7, #28]
 802cfbc:	1c5a      	adds	r2, r3, #1
 802cfbe:	4613      	mov	r3, r2
 802cfc0:	005b      	lsls	r3, r3, #1
 802cfc2:	4413      	add	r3, r2
 802cfc4:	00db      	lsls	r3, r3, #3
 802cfc6:	440b      	add	r3, r1
 802cfc8:	68fa      	ldr	r2, [r7, #12]
 802cfca:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 802cfcc:	6939      	ldr	r1, [r7, #16]
 802cfce:	69fb      	ldr	r3, [r7, #28]
 802cfd0:	1c5a      	adds	r2, r3, #1
 802cfd2:	4613      	mov	r3, r2
 802cfd4:	005b      	lsls	r3, r3, #1
 802cfd6:	4413      	add	r3, r2
 802cfd8:	00db      	lsls	r3, r3, #3
 802cfda:	440b      	add	r3, r1
 802cfdc:	3304      	adds	r3, #4
 802cfde:	68ba      	ldr	r2, [r7, #8]
 802cfe0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 802cfe2:	6939      	ldr	r1, [r7, #16]
 802cfe4:	69fa      	ldr	r2, [r7, #28]
 802cfe6:	4613      	mov	r3, r2
 802cfe8:	005b      	lsls	r3, r3, #1
 802cfea:	4413      	add	r3, r2
 802cfec:	00db      	lsls	r3, r3, #3
 802cfee:	440b      	add	r3, r1
 802cff0:	3320      	adds	r3, #32
 802cff2:	687a      	ldr	r2, [r7, #4]
 802cff4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 802cff6:	6939      	ldr	r1, [r7, #16]
 802cff8:	69fa      	ldr	r2, [r7, #28]
 802cffa:	4613      	mov	r3, r2
 802cffc:	005b      	lsls	r3, r3, #1
 802cffe:	4413      	add	r3, r2
 802d000:	00db      	lsls	r3, r3, #3
 802d002:	440b      	add	r3, r1
 802d004:	3328      	adds	r3, #40	; 0x28
 802d006:	2200      	movs	r2, #0
 802d008:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 802d00a:	6939      	ldr	r1, [r7, #16]
 802d00c:	69fa      	ldr	r2, [r7, #28]
 802d00e:	4613      	mov	r3, r2
 802d010:	005b      	lsls	r3, r3, #1
 802d012:	4413      	add	r3, r2
 802d014:	00db      	lsls	r3, r3, #3
 802d016:	440b      	add	r3, r1
 802d018:	3324      	adds	r3, #36	; 0x24
 802d01a:	2200      	movs	r2, #0
 802d01c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 802d01e:	6939      	ldr	r1, [r7, #16]
 802d020:	69fa      	ldr	r2, [r7, #28]
 802d022:	4613      	mov	r3, r2
 802d024:	005b      	lsls	r3, r3, #1
 802d026:	4413      	add	r3, r2
 802d028:	00db      	lsls	r3, r3, #3
 802d02a:	440b      	add	r3, r1
 802d02c:	332c      	adds	r3, #44	; 0x2c
 802d02e:	683a      	ldr	r2, [r7, #0]
 802d030:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 802d032:	f3bf 8f5f 	dmb	sy
 802d036:	e002      	b.n	802d03e <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 802d038:	f04f 33ff 	mov.w	r3, #4294967295
 802d03c:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 802d03e:	697b      	ldr	r3, [r7, #20]
 802d040:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 802d044:	69fb      	ldr	r3, [r7, #28]
}
 802d046:	4618      	mov	r0, r3
 802d048:	3720      	adds	r7, #32
 802d04a:	46bd      	mov	sp, r7
 802d04c:	bd80      	pop	{r7, pc}
 802d04e:	bf00      	nop
 802d050:	2001edb8 	.word	0x2001edb8

0802d054 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 802d054:	b580      	push	{r7, lr}
 802d056:	b08a      	sub	sp, #40	; 0x28
 802d058:	af00      	add	r7, sp, #0
 802d05a:	60f8      	str	r0, [r7, #12]
 802d05c:	60b9      	str	r1, [r7, #8]
 802d05e:	607a      	str	r2, [r7, #4]
 802d060:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 802d062:	4b21      	ldr	r3, [pc, #132]	; (802d0e8 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 802d064:	623b      	str	r3, [r7, #32]
 802d066:	6a3b      	ldr	r3, [r7, #32]
 802d068:	781b      	ldrb	r3, [r3, #0]
 802d06a:	b2db      	uxtb	r3, r3
 802d06c:	2b00      	cmp	r3, #0
 802d06e:	d101      	bne.n	802d074 <SEGGER_RTT_ConfigDownBuffer+0x20>
 802d070:	f7ff fe8e 	bl	802cd90 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 802d074:	4b1c      	ldr	r3, [pc, #112]	; (802d0e8 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 802d076:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 802d078:	68fb      	ldr	r3, [r7, #12]
 802d07a:	2b02      	cmp	r3, #2
 802d07c:	d82c      	bhi.n	802d0d8 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 802d07e:	f3ef 8311 	mrs	r3, BASEPRI
 802d082:	f04f 0120 	mov.w	r1, #32
 802d086:	f381 8811 	msr	BASEPRI, r1
 802d08a:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 802d08c:	68fa      	ldr	r2, [r7, #12]
 802d08e:	4613      	mov	r3, r2
 802d090:	005b      	lsls	r3, r3, #1
 802d092:	4413      	add	r3, r2
 802d094:	00db      	lsls	r3, r3, #3
 802d096:	3360      	adds	r3, #96	; 0x60
 802d098:	69fa      	ldr	r2, [r7, #28]
 802d09a:	4413      	add	r3, r2
 802d09c:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 802d09e:	68fb      	ldr	r3, [r7, #12]
 802d0a0:	2b00      	cmp	r3, #0
 802d0a2:	d00e      	beq.n	802d0c2 <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 802d0a4:	697b      	ldr	r3, [r7, #20]
 802d0a6:	68ba      	ldr	r2, [r7, #8]
 802d0a8:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 802d0aa:	697b      	ldr	r3, [r7, #20]
 802d0ac:	687a      	ldr	r2, [r7, #4]
 802d0ae:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 802d0b0:	697b      	ldr	r3, [r7, #20]
 802d0b2:	683a      	ldr	r2, [r7, #0]
 802d0b4:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 802d0b6:	697b      	ldr	r3, [r7, #20]
 802d0b8:	2200      	movs	r2, #0
 802d0ba:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 802d0bc:	697b      	ldr	r3, [r7, #20]
 802d0be:	2200      	movs	r2, #0
 802d0c0:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 802d0c2:	697b      	ldr	r3, [r7, #20]
 802d0c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 802d0c6:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 802d0c8:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 802d0cc:	69bb      	ldr	r3, [r7, #24]
 802d0ce:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 802d0d2:	2300      	movs	r3, #0
 802d0d4:	627b      	str	r3, [r7, #36]	; 0x24
 802d0d6:	e002      	b.n	802d0de <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 802d0d8:	f04f 33ff 	mov.w	r3, #4294967295
 802d0dc:	627b      	str	r3, [r7, #36]	; 0x24
  }
  return r;
 802d0de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 802d0e0:	4618      	mov	r0, r3
 802d0e2:	3728      	adds	r7, #40	; 0x28
 802d0e4:	46bd      	mov	sp, r7
 802d0e6:	bd80      	pop	{r7, pc}
 802d0e8:	2001edb8 	.word	0x2001edb8

0802d0ec <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 802d0ec:	b480      	push	{r7}
 802d0ee:	b087      	sub	sp, #28
 802d0f0:	af00      	add	r7, sp, #0
 802d0f2:	60f8      	str	r0, [r7, #12]
 802d0f4:	60b9      	str	r1, [r7, #8]
 802d0f6:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 802d0f8:	2300      	movs	r3, #0
 802d0fa:	613b      	str	r3, [r7, #16]
  if (pText != NULL) {
 802d0fc:	68bb      	ldr	r3, [r7, #8]
 802d0fe:	2b00      	cmp	r3, #0
 802d100:	d00f      	beq.n	802d122 <_EncodeStr+0x36>
    while(*(pText + Len) != 0) {
 802d102:	e002      	b.n	802d10a <_EncodeStr+0x1e>
      Len++;
 802d104:	693b      	ldr	r3, [r7, #16]
 802d106:	3301      	adds	r3, #1
 802d108:	613b      	str	r3, [r7, #16]
    while(*(pText + Len) != 0) {
 802d10a:	68ba      	ldr	r2, [r7, #8]
 802d10c:	693b      	ldr	r3, [r7, #16]
 802d10e:	4413      	add	r3, r2
 802d110:	781b      	ldrb	r3, [r3, #0]
 802d112:	2b00      	cmp	r3, #0
 802d114:	d1f6      	bne.n	802d104 <_EncodeStr+0x18>
    }
    if (Len > Limit) {
 802d116:	693a      	ldr	r2, [r7, #16]
 802d118:	687b      	ldr	r3, [r7, #4]
 802d11a:	429a      	cmp	r2, r3
 802d11c:	d901      	bls.n	802d122 <_EncodeStr+0x36>
      Len = Limit;
 802d11e:	687b      	ldr	r3, [r7, #4]
 802d120:	613b      	str	r3, [r7, #16]
    }
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 802d122:	693b      	ldr	r3, [r7, #16]
 802d124:	2bfe      	cmp	r3, #254	; 0xfe
 802d126:	d806      	bhi.n	802d136 <_EncodeStr+0x4a>
    *pPayload++ = Len; 
 802d128:	68fb      	ldr	r3, [r7, #12]
 802d12a:	1c5a      	adds	r2, r3, #1
 802d12c:	60fa      	str	r2, [r7, #12]
 802d12e:	693a      	ldr	r2, [r7, #16]
 802d130:	b2d2      	uxtb	r2, r2
 802d132:	701a      	strb	r2, [r3, #0]
 802d134:	e011      	b.n	802d15a <_EncodeStr+0x6e>
  } else {
    *pPayload++ = 255;
 802d136:	68fb      	ldr	r3, [r7, #12]
 802d138:	1c5a      	adds	r2, r3, #1
 802d13a:	60fa      	str	r2, [r7, #12]
 802d13c:	22ff      	movs	r2, #255	; 0xff
 802d13e:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 802d140:	68fb      	ldr	r3, [r7, #12]
 802d142:	1c5a      	adds	r2, r3, #1
 802d144:	60fa      	str	r2, [r7, #12]
 802d146:	693a      	ldr	r2, [r7, #16]
 802d148:	b2d2      	uxtb	r2, r2
 802d14a:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 802d14c:	693b      	ldr	r3, [r7, #16]
 802d14e:	0a19      	lsrs	r1, r3, #8
 802d150:	68fb      	ldr	r3, [r7, #12]
 802d152:	1c5a      	adds	r2, r3, #1
 802d154:	60fa      	str	r2, [r7, #12]
 802d156:	b2ca      	uxtb	r2, r1
 802d158:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 802d15a:	2300      	movs	r3, #0
 802d15c:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 802d15e:	e00a      	b.n	802d176 <_EncodeStr+0x8a>
    *pPayload++ = *pText++;
 802d160:	68ba      	ldr	r2, [r7, #8]
 802d162:	1c53      	adds	r3, r2, #1
 802d164:	60bb      	str	r3, [r7, #8]
 802d166:	68fb      	ldr	r3, [r7, #12]
 802d168:	1c59      	adds	r1, r3, #1
 802d16a:	60f9      	str	r1, [r7, #12]
 802d16c:	7812      	ldrb	r2, [r2, #0]
 802d16e:	701a      	strb	r2, [r3, #0]
    n++;
 802d170:	697b      	ldr	r3, [r7, #20]
 802d172:	3301      	adds	r3, #1
 802d174:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 802d176:	697a      	ldr	r2, [r7, #20]
 802d178:	693b      	ldr	r3, [r7, #16]
 802d17a:	429a      	cmp	r2, r3
 802d17c:	d3f0      	bcc.n	802d160 <_EncodeStr+0x74>
  }
  return pPayload;
 802d17e:	68fb      	ldr	r3, [r7, #12]
}
 802d180:	4618      	mov	r0, r3
 802d182:	371c      	adds	r7, #28
 802d184:	46bd      	mov	sp, r7
 802d186:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d18a:	4770      	bx	lr

0802d18c <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 802d18c:	b480      	push	{r7}
 802d18e:	b083      	sub	sp, #12
 802d190:	af00      	add	r7, sp, #0
 802d192:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 802d194:	687b      	ldr	r3, [r7, #4]
 802d196:	3304      	adds	r3, #4
}
 802d198:	4618      	mov	r0, r3
 802d19a:	370c      	adds	r7, #12
 802d19c:	46bd      	mov	sp, r7
 802d19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d1a2:	4770      	bx	lr

0802d1a4 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 802d1a4:	b580      	push	{r7, lr}
 802d1a6:	b082      	sub	sp, #8
 802d1a8:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 802d1aa:	4b36      	ldr	r3, [pc, #216]	; (802d284 <_HandleIncomingPacket+0xe0>)
 802d1ac:	7e1b      	ldrb	r3, [r3, #24]
 802d1ae:	4618      	mov	r0, r3
 802d1b0:	1cfb      	adds	r3, r7, #3
 802d1b2:	2201      	movs	r2, #1
 802d1b4:	4619      	mov	r1, r3
 802d1b6:	f7ff fe43 	bl	802ce40 <SEGGER_RTT_ReadNoLock>
 802d1ba:	4603      	mov	r3, r0
 802d1bc:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 802d1be:	687b      	ldr	r3, [r7, #4]
 802d1c0:	2b00      	cmp	r3, #0
 802d1c2:	dd54      	ble.n	802d26e <_HandleIncomingPacket+0xca>
    switch (Cmd) {
 802d1c4:	78fb      	ldrb	r3, [r7, #3]
 802d1c6:	2b80      	cmp	r3, #128	; 0x80
 802d1c8:	d032      	beq.n	802d230 <_HandleIncomingPacket+0x8c>
 802d1ca:	2b80      	cmp	r3, #128	; 0x80
 802d1cc:	dc42      	bgt.n	802d254 <_HandleIncomingPacket+0xb0>
 802d1ce:	2b07      	cmp	r3, #7
 802d1d0:	dc16      	bgt.n	802d200 <_HandleIncomingPacket+0x5c>
 802d1d2:	2b00      	cmp	r3, #0
 802d1d4:	dd3e      	ble.n	802d254 <_HandleIncomingPacket+0xb0>
 802d1d6:	3b01      	subs	r3, #1
 802d1d8:	2b06      	cmp	r3, #6
 802d1da:	d83b      	bhi.n	802d254 <_HandleIncomingPacket+0xb0>
 802d1dc:	a201      	add	r2, pc, #4	; (adr r2, 802d1e4 <_HandleIncomingPacket+0x40>)
 802d1de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802d1e2:	bf00      	nop
 802d1e4:	0802d207 	.word	0x0802d207
 802d1e8:	0802d20d 	.word	0x0802d20d
 802d1ec:	0802d213 	.word	0x0802d213
 802d1f0:	0802d219 	.word	0x0802d219
 802d1f4:	0802d21f 	.word	0x0802d21f
 802d1f8:	0802d225 	.word	0x0802d225
 802d1fc:	0802d22b 	.word	0x0802d22b
 802d200:	2b7f      	cmp	r3, #127	; 0x7f
 802d202:	d036      	beq.n	802d272 <_HandleIncomingPacket+0xce>
 802d204:	e026      	b.n	802d254 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 802d206:	f000 fc67 	bl	802dad8 <SEGGER_SYSVIEW_Start>
      break;
 802d20a:	e037      	b.n	802d27c <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 802d20c:	f000 fd1e 	bl	802dc4c <SEGGER_SYSVIEW_Stop>
      break;
 802d210:	e034      	b.n	802d27c <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 802d212:	f000 fef7 	bl	802e004 <SEGGER_SYSVIEW_RecordSystime>
      break;
 802d216:	e031      	b.n	802d27c <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 802d218:	f000 febc 	bl	802df94 <SEGGER_SYSVIEW_SendTaskList>
      break;
 802d21c:	e02e      	b.n	802d27c <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 802d21e:	f000 fd3b 	bl	802dc98 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 802d222:	e02b      	b.n	802d27c <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 802d224:	f001 f8b0 	bl	802e388 <SEGGER_SYSVIEW_SendNumModules>
      break;
 802d228:	e028      	b.n	802d27c <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 802d22a:	f001 f88f 	bl	802e34c <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 802d22e:	e025      	b.n	802d27c <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 802d230:	4b14      	ldr	r3, [pc, #80]	; (802d284 <_HandleIncomingPacket+0xe0>)
 802d232:	7e1b      	ldrb	r3, [r3, #24]
 802d234:	4618      	mov	r0, r3
 802d236:	1cfb      	adds	r3, r7, #3
 802d238:	2201      	movs	r2, #1
 802d23a:	4619      	mov	r1, r3
 802d23c:	f7ff fe00 	bl	802ce40 <SEGGER_RTT_ReadNoLock>
 802d240:	4603      	mov	r3, r0
 802d242:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 802d244:	687b      	ldr	r3, [r7, #4]
 802d246:	2b00      	cmp	r3, #0
 802d248:	dd15      	ble.n	802d276 <_HandleIncomingPacket+0xd2>
        SEGGER_SYSVIEW_SendModule(Cmd);
 802d24a:	78fb      	ldrb	r3, [r7, #3]
 802d24c:	4618      	mov	r0, r3
 802d24e:	f000 fffd 	bl	802e24c <SEGGER_SYSVIEW_SendModule>
      }
      break;
 802d252:	e010      	b.n	802d276 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 802d254:	78fb      	ldrb	r3, [r7, #3]
 802d256:	b25b      	sxtb	r3, r3
 802d258:	2b00      	cmp	r3, #0
 802d25a:	da0e      	bge.n	802d27a <_HandleIncomingPacket+0xd6>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 802d25c:	4b09      	ldr	r3, [pc, #36]	; (802d284 <_HandleIncomingPacket+0xe0>)
 802d25e:	7e1b      	ldrb	r3, [r3, #24]
 802d260:	4618      	mov	r0, r3
 802d262:	1cfb      	adds	r3, r7, #3
 802d264:	2201      	movs	r2, #1
 802d266:	4619      	mov	r1, r3
 802d268:	f7ff fdea 	bl	802ce40 <SEGGER_RTT_ReadNoLock>
      }
      break;
 802d26c:	e005      	b.n	802d27a <_HandleIncomingPacket+0xd6>
    }
  }
 802d26e:	bf00      	nop
 802d270:	e004      	b.n	802d27c <_HandleIncomingPacket+0xd8>
      break;
 802d272:	bf00      	nop
 802d274:	e002      	b.n	802d27c <_HandleIncomingPacket+0xd8>
      break;
 802d276:	bf00      	nop
 802d278:	e000      	b.n	802d27c <_HandleIncomingPacket+0xd8>
      break;
 802d27a:	bf00      	nop
}
 802d27c:	bf00      	nop
 802d27e:	3708      	adds	r7, #8
 802d280:	46bd      	mov	sp, r7
 802d282:	bd80      	pop	{r7, pc}
 802d284:	2001b5e8 	.word	0x2001b5e8

0802d288 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 802d288:	b580      	push	{r7, lr}
 802d28a:	b08c      	sub	sp, #48	; 0x30
 802d28c:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 802d28e:	2301      	movs	r3, #1
 802d290:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 802d292:	1d3b      	adds	r3, r7, #4
 802d294:	3301      	adds	r3, #1
 802d296:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 802d298:	69fb      	ldr	r3, [r7, #28]
 802d29a:	62fb      	str	r3, [r7, #44]	; 0x2c
 802d29c:	4b31      	ldr	r3, [pc, #196]	; (802d364 <_TrySendOverflowPacket+0xdc>)
 802d29e:	695b      	ldr	r3, [r3, #20]
 802d2a0:	62bb      	str	r3, [r7, #40]	; 0x28
 802d2a2:	e00b      	b.n	802d2bc <_TrySendOverflowPacket+0x34>
 802d2a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802d2a6:	b2da      	uxtb	r2, r3
 802d2a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802d2aa:	1c59      	adds	r1, r3, #1
 802d2ac:	62f9      	str	r1, [r7, #44]	; 0x2c
 802d2ae:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802d2b2:	b2d2      	uxtb	r2, r2
 802d2b4:	701a      	strb	r2, [r3, #0]
 802d2b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802d2b8:	09db      	lsrs	r3, r3, #7
 802d2ba:	62bb      	str	r3, [r7, #40]	; 0x28
 802d2bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802d2be:	2b7f      	cmp	r3, #127	; 0x7f
 802d2c0:	d8f0      	bhi.n	802d2a4 <_TrySendOverflowPacket+0x1c>
 802d2c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802d2c4:	1c5a      	adds	r2, r3, #1
 802d2c6:	62fa      	str	r2, [r7, #44]	; 0x2c
 802d2c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802d2ca:	b2d2      	uxtb	r2, r2
 802d2cc:	701a      	strb	r2, [r3, #0]
 802d2ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802d2d0:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 802d2d2:	4b25      	ldr	r3, [pc, #148]	; (802d368 <_TrySendOverflowPacket+0xe0>)
 802d2d4:	681b      	ldr	r3, [r3, #0]
 802d2d6:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 802d2d8:	4b22      	ldr	r3, [pc, #136]	; (802d364 <_TrySendOverflowPacket+0xdc>)
 802d2da:	68db      	ldr	r3, [r3, #12]
 802d2dc:	69ba      	ldr	r2, [r7, #24]
 802d2de:	1ad3      	subs	r3, r2, r3
 802d2e0:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 802d2e2:	69fb      	ldr	r3, [r7, #28]
 802d2e4:	627b      	str	r3, [r7, #36]	; 0x24
 802d2e6:	697b      	ldr	r3, [r7, #20]
 802d2e8:	623b      	str	r3, [r7, #32]
 802d2ea:	e00b      	b.n	802d304 <_TrySendOverflowPacket+0x7c>
 802d2ec:	6a3b      	ldr	r3, [r7, #32]
 802d2ee:	b2da      	uxtb	r2, r3
 802d2f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d2f2:	1c59      	adds	r1, r3, #1
 802d2f4:	6279      	str	r1, [r7, #36]	; 0x24
 802d2f6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802d2fa:	b2d2      	uxtb	r2, r2
 802d2fc:	701a      	strb	r2, [r3, #0]
 802d2fe:	6a3b      	ldr	r3, [r7, #32]
 802d300:	09db      	lsrs	r3, r3, #7
 802d302:	623b      	str	r3, [r7, #32]
 802d304:	6a3b      	ldr	r3, [r7, #32]
 802d306:	2b7f      	cmp	r3, #127	; 0x7f
 802d308:	d8f0      	bhi.n	802d2ec <_TrySendOverflowPacket+0x64>
 802d30a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d30c:	1c5a      	adds	r2, r3, #1
 802d30e:	627a      	str	r2, [r7, #36]	; 0x24
 802d310:	6a3a      	ldr	r2, [r7, #32]
 802d312:	b2d2      	uxtb	r2, r2
 802d314:	701a      	strb	r2, [r3, #0]
 802d316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d318:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 802d31a:	4b12      	ldr	r3, [pc, #72]	; (802d364 <_TrySendOverflowPacket+0xdc>)
 802d31c:	785b      	ldrb	r3, [r3, #1]
 802d31e:	4618      	mov	r0, r3
 802d320:	1d3b      	adds	r3, r7, #4
 802d322:	69fa      	ldr	r2, [r7, #28]
 802d324:	1ad3      	subs	r3, r2, r3
 802d326:	461a      	mov	r2, r3
 802d328:	1d3b      	adds	r3, r7, #4
 802d32a:	4619      	mov	r1, r3
 802d32c:	f7d2 ff50 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 802d330:	4603      	mov	r3, r0
 802d332:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 802d334:	693b      	ldr	r3, [r7, #16]
 802d336:	2b00      	cmp	r3, #0
 802d338:	d009      	beq.n	802d34e <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 802d33a:	4a0a      	ldr	r2, [pc, #40]	; (802d364 <_TrySendOverflowPacket+0xdc>)
 802d33c:	69bb      	ldr	r3, [r7, #24]
 802d33e:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 802d340:	4b08      	ldr	r3, [pc, #32]	; (802d364 <_TrySendOverflowPacket+0xdc>)
 802d342:	781b      	ldrb	r3, [r3, #0]
 802d344:	3b01      	subs	r3, #1
 802d346:	b2da      	uxtb	r2, r3
 802d348:	4b06      	ldr	r3, [pc, #24]	; (802d364 <_TrySendOverflowPacket+0xdc>)
 802d34a:	701a      	strb	r2, [r3, #0]
 802d34c:	e004      	b.n	802d358 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 802d34e:	4b05      	ldr	r3, [pc, #20]	; (802d364 <_TrySendOverflowPacket+0xdc>)
 802d350:	695b      	ldr	r3, [r3, #20]
 802d352:	3301      	adds	r3, #1
 802d354:	4a03      	ldr	r2, [pc, #12]	; (802d364 <_TrySendOverflowPacket+0xdc>)
 802d356:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 802d358:	693b      	ldr	r3, [r7, #16]
}
 802d35a:	4618      	mov	r0, r3
 802d35c:	3730      	adds	r7, #48	; 0x30
 802d35e:	46bd      	mov	sp, r7
 802d360:	bd80      	pop	{r7, pc}
 802d362:	bf00      	nop
 802d364:	2001b5e8 	.word	0x2001b5e8
 802d368:	e0001004 	.word	0xe0001004

0802d36c <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 802d36c:	b580      	push	{r7, lr}
 802d36e:	b08a      	sub	sp, #40	; 0x28
 802d370:	af00      	add	r7, sp, #0
 802d372:	60f8      	str	r0, [r7, #12]
 802d374:	60b9      	str	r1, [r7, #8]
 802d376:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 802d378:	4b6c      	ldr	r3, [pc, #432]	; (802d52c <_SendPacket+0x1c0>)
 802d37a:	781b      	ldrb	r3, [r3, #0]
 802d37c:	2b01      	cmp	r3, #1
 802d37e:	d010      	beq.n	802d3a2 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 802d380:	4b6a      	ldr	r3, [pc, #424]	; (802d52c <_SendPacket+0x1c0>)
 802d382:	781b      	ldrb	r3, [r3, #0]
 802d384:	2b00      	cmp	r3, #0
 802d386:	f000 80a3 	beq.w	802d4d0 <_SendPacket+0x164>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 802d38a:	4b68      	ldr	r3, [pc, #416]	; (802d52c <_SendPacket+0x1c0>)
 802d38c:	781b      	ldrb	r3, [r3, #0]
 802d38e:	2b02      	cmp	r3, #2
 802d390:	d109      	bne.n	802d3a6 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 802d392:	f7ff ff79 	bl	802d288 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 802d396:	4b65      	ldr	r3, [pc, #404]	; (802d52c <_SendPacket+0x1c0>)
 802d398:	781b      	ldrb	r3, [r3, #0]
 802d39a:	2b01      	cmp	r3, #1
 802d39c:	f040 809a 	bne.w	802d4d4 <_SendPacket+0x168>
      goto SendDone;
    }
  }
Send:
 802d3a0:	e001      	b.n	802d3a6 <_SendPacket+0x3a>
    goto Send;
 802d3a2:	bf00      	nop
 802d3a4:	e000      	b.n	802d3a8 <_SendPacket+0x3c>
Send:
 802d3a6:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 802d3a8:	687b      	ldr	r3, [r7, #4]
 802d3aa:	2b1f      	cmp	r3, #31
 802d3ac:	d809      	bhi.n	802d3c2 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 802d3ae:	4b5f      	ldr	r3, [pc, #380]	; (802d52c <_SendPacket+0x1c0>)
 802d3b0:	69da      	ldr	r2, [r3, #28]
 802d3b2:	687b      	ldr	r3, [r7, #4]
 802d3b4:	fa22 f303 	lsr.w	r3, r2, r3
 802d3b8:	f003 0301 	and.w	r3, r3, #1
 802d3bc:	2b00      	cmp	r3, #0
 802d3be:	f040 808b 	bne.w	802d4d8 <_SendPacket+0x16c>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 802d3c2:	687b      	ldr	r3, [r7, #4]
 802d3c4:	2b17      	cmp	r3, #23
 802d3c6:	d807      	bhi.n	802d3d8 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 802d3c8:	68fb      	ldr	r3, [r7, #12]
 802d3ca:	3b01      	subs	r3, #1
 802d3cc:	60fb      	str	r3, [r7, #12]
 802d3ce:	687b      	ldr	r3, [r7, #4]
 802d3d0:	b2da      	uxtb	r2, r3
 802d3d2:	68fb      	ldr	r3, [r7, #12]
 802d3d4:	701a      	strb	r2, [r3, #0]
 802d3d6:	e03d      	b.n	802d454 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 802d3d8:	68ba      	ldr	r2, [r7, #8]
 802d3da:	68fb      	ldr	r3, [r7, #12]
 802d3dc:	1ad3      	subs	r3, r2, r3
 802d3de:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 802d3e0:	69fb      	ldr	r3, [r7, #28]
 802d3e2:	2b7f      	cmp	r3, #127	; 0x7f
 802d3e4:	d912      	bls.n	802d40c <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 802d3e6:	69fb      	ldr	r3, [r7, #28]
 802d3e8:	09da      	lsrs	r2, r3, #7
 802d3ea:	68fb      	ldr	r3, [r7, #12]
 802d3ec:	3b01      	subs	r3, #1
 802d3ee:	60fb      	str	r3, [r7, #12]
 802d3f0:	b2d2      	uxtb	r2, r2
 802d3f2:	68fb      	ldr	r3, [r7, #12]
 802d3f4:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 802d3f6:	69fb      	ldr	r3, [r7, #28]
 802d3f8:	b2db      	uxtb	r3, r3
 802d3fa:	68fa      	ldr	r2, [r7, #12]
 802d3fc:	3a01      	subs	r2, #1
 802d3fe:	60fa      	str	r2, [r7, #12]
 802d400:	f063 037f 	orn	r3, r3, #127	; 0x7f
 802d404:	b2da      	uxtb	r2, r3
 802d406:	68fb      	ldr	r3, [r7, #12]
 802d408:	701a      	strb	r2, [r3, #0]
 802d40a:	e006      	b.n	802d41a <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 802d40c:	68fb      	ldr	r3, [r7, #12]
 802d40e:	3b01      	subs	r3, #1
 802d410:	60fb      	str	r3, [r7, #12]
 802d412:	69fb      	ldr	r3, [r7, #28]
 802d414:	b2da      	uxtb	r2, r3
 802d416:	68fb      	ldr	r3, [r7, #12]
 802d418:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 802d41a:	687b      	ldr	r3, [r7, #4]
 802d41c:	2b7f      	cmp	r3, #127	; 0x7f
 802d41e:	d912      	bls.n	802d446 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 802d420:	687b      	ldr	r3, [r7, #4]
 802d422:	09da      	lsrs	r2, r3, #7
 802d424:	68fb      	ldr	r3, [r7, #12]
 802d426:	3b01      	subs	r3, #1
 802d428:	60fb      	str	r3, [r7, #12]
 802d42a:	b2d2      	uxtb	r2, r2
 802d42c:	68fb      	ldr	r3, [r7, #12]
 802d42e:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 802d430:	687b      	ldr	r3, [r7, #4]
 802d432:	b2db      	uxtb	r3, r3
 802d434:	68fa      	ldr	r2, [r7, #12]
 802d436:	3a01      	subs	r2, #1
 802d438:	60fa      	str	r2, [r7, #12]
 802d43a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 802d43e:	b2da      	uxtb	r2, r3
 802d440:	68fb      	ldr	r3, [r7, #12]
 802d442:	701a      	strb	r2, [r3, #0]
 802d444:	e006      	b.n	802d454 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 802d446:	68fb      	ldr	r3, [r7, #12]
 802d448:	3b01      	subs	r3, #1
 802d44a:	60fb      	str	r3, [r7, #12]
 802d44c:	687b      	ldr	r3, [r7, #4]
 802d44e:	b2da      	uxtb	r2, r3
 802d450:	68fb      	ldr	r3, [r7, #12]
 802d452:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 802d454:	4b36      	ldr	r3, [pc, #216]	; (802d530 <_SendPacket+0x1c4>)
 802d456:	681b      	ldr	r3, [r3, #0]
 802d458:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 802d45a:	4b34      	ldr	r3, [pc, #208]	; (802d52c <_SendPacket+0x1c0>)
 802d45c:	68db      	ldr	r3, [r3, #12]
 802d45e:	69ba      	ldr	r2, [r7, #24]
 802d460:	1ad3      	subs	r3, r2, r3
 802d462:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 802d464:	68bb      	ldr	r3, [r7, #8]
 802d466:	627b      	str	r3, [r7, #36]	; 0x24
 802d468:	697b      	ldr	r3, [r7, #20]
 802d46a:	623b      	str	r3, [r7, #32]
 802d46c:	e00b      	b.n	802d486 <_SendPacket+0x11a>
 802d46e:	6a3b      	ldr	r3, [r7, #32]
 802d470:	b2da      	uxtb	r2, r3
 802d472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d474:	1c59      	adds	r1, r3, #1
 802d476:	6279      	str	r1, [r7, #36]	; 0x24
 802d478:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802d47c:	b2d2      	uxtb	r2, r2
 802d47e:	701a      	strb	r2, [r3, #0]
 802d480:	6a3b      	ldr	r3, [r7, #32]
 802d482:	09db      	lsrs	r3, r3, #7
 802d484:	623b      	str	r3, [r7, #32]
 802d486:	6a3b      	ldr	r3, [r7, #32]
 802d488:	2b7f      	cmp	r3, #127	; 0x7f
 802d48a:	d8f0      	bhi.n	802d46e <_SendPacket+0x102>
 802d48c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d48e:	1c5a      	adds	r2, r3, #1
 802d490:	627a      	str	r2, [r7, #36]	; 0x24
 802d492:	6a3a      	ldr	r2, [r7, #32]
 802d494:	b2d2      	uxtb	r2, r2
 802d496:	701a      	strb	r2, [r3, #0]
 802d498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d49a:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 802d49c:	4b23      	ldr	r3, [pc, #140]	; (802d52c <_SendPacket+0x1c0>)
 802d49e:	785b      	ldrb	r3, [r3, #1]
 802d4a0:	4618      	mov	r0, r3
 802d4a2:	68ba      	ldr	r2, [r7, #8]
 802d4a4:	68fb      	ldr	r3, [r7, #12]
 802d4a6:	1ad3      	subs	r3, r2, r3
 802d4a8:	461a      	mov	r2, r3
 802d4aa:	68f9      	ldr	r1, [r7, #12]
 802d4ac:	f7d2 fe90 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 802d4b0:	4603      	mov	r3, r0
 802d4b2:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 802d4b4:	693b      	ldr	r3, [r7, #16]
 802d4b6:	2b00      	cmp	r3, #0
 802d4b8:	d003      	beq.n	802d4c2 <_SendPacket+0x156>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 802d4ba:	4a1c      	ldr	r2, [pc, #112]	; (802d52c <_SendPacket+0x1c0>)
 802d4bc:	69bb      	ldr	r3, [r7, #24]
 802d4be:	60d3      	str	r3, [r2, #12]
 802d4c0:	e00b      	b.n	802d4da <_SendPacket+0x16e>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 802d4c2:	4b1a      	ldr	r3, [pc, #104]	; (802d52c <_SendPacket+0x1c0>)
 802d4c4:	781b      	ldrb	r3, [r3, #0]
 802d4c6:	3301      	adds	r3, #1
 802d4c8:	b2da      	uxtb	r2, r3
 802d4ca:	4b18      	ldr	r3, [pc, #96]	; (802d52c <_SendPacket+0x1c0>)
 802d4cc:	701a      	strb	r2, [r3, #0]
 802d4ce:	e004      	b.n	802d4da <_SendPacket+0x16e>
    goto SendDone;
 802d4d0:	bf00      	nop
 802d4d2:	e002      	b.n	802d4da <_SendPacket+0x16e>
      goto SendDone;
 802d4d4:	bf00      	nop
 802d4d6:	e000      	b.n	802d4da <_SendPacket+0x16e>
      goto SendDone;
 802d4d8:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 802d4da:	4b14      	ldr	r3, [pc, #80]	; (802d52c <_SendPacket+0x1c0>)
 802d4dc:	7e1b      	ldrb	r3, [r3, #24]
 802d4de:	4619      	mov	r1, r3
 802d4e0:	4a14      	ldr	r2, [pc, #80]	; (802d534 <_SendPacket+0x1c8>)
 802d4e2:	460b      	mov	r3, r1
 802d4e4:	005b      	lsls	r3, r3, #1
 802d4e6:	440b      	add	r3, r1
 802d4e8:	00db      	lsls	r3, r3, #3
 802d4ea:	4413      	add	r3, r2
 802d4ec:	336c      	adds	r3, #108	; 0x6c
 802d4ee:	681a      	ldr	r2, [r3, #0]
 802d4f0:	4b0e      	ldr	r3, [pc, #56]	; (802d52c <_SendPacket+0x1c0>)
 802d4f2:	7e1b      	ldrb	r3, [r3, #24]
 802d4f4:	4618      	mov	r0, r3
 802d4f6:	490f      	ldr	r1, [pc, #60]	; (802d534 <_SendPacket+0x1c8>)
 802d4f8:	4603      	mov	r3, r0
 802d4fa:	005b      	lsls	r3, r3, #1
 802d4fc:	4403      	add	r3, r0
 802d4fe:	00db      	lsls	r3, r3, #3
 802d500:	440b      	add	r3, r1
 802d502:	3370      	adds	r3, #112	; 0x70
 802d504:	681b      	ldr	r3, [r3, #0]
 802d506:	429a      	cmp	r2, r3
 802d508:	d00b      	beq.n	802d522 <_SendPacket+0x1b6>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 802d50a:	4b08      	ldr	r3, [pc, #32]	; (802d52c <_SendPacket+0x1c0>)
 802d50c:	789b      	ldrb	r3, [r3, #2]
 802d50e:	2b00      	cmp	r3, #0
 802d510:	d107      	bne.n	802d522 <_SendPacket+0x1b6>
      _SYSVIEW_Globals.RecursionCnt = 1;
 802d512:	4b06      	ldr	r3, [pc, #24]	; (802d52c <_SendPacket+0x1c0>)
 802d514:	2201      	movs	r2, #1
 802d516:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 802d518:	f7ff fe44 	bl	802d1a4 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 802d51c:	4b03      	ldr	r3, [pc, #12]	; (802d52c <_SendPacket+0x1c0>)
 802d51e:	2200      	movs	r2, #0
 802d520:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 802d522:	bf00      	nop
 802d524:	3728      	adds	r7, #40	; 0x28
 802d526:	46bd      	mov	sp, r7
 802d528:	bd80      	pop	{r7, pc}
 802d52a:	bf00      	nop
 802d52c:	2001b5e8 	.word	0x2001b5e8
 802d530:	e0001004 	.word	0xe0001004
 802d534:	2001edb8 	.word	0x2001edb8

0802d538 <_VPrintHost>:
*  Parameters
*    s            Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static int _VPrintHost(const char* s, U32 Options, va_list* pParamList) {
 802d538:	b580      	push	{r7, lr}
 802d53a:	b0a2      	sub	sp, #136	; 0x88
 802d53c:	af00      	add	r7, sp, #0
 802d53e:	60f8      	str	r0, [r7, #12]
 802d540:	60b9      	str	r1, [r7, #8]
 802d542:	607a      	str	r2, [r7, #4]
#endif  
  //
  // Count number of arguments by counting '%' characters in string.
  // If enabled, check for non-scalar modifier flags to format string on the target.
  //
  p = s;
 802d544:	68fb      	ldr	r3, [r7, #12]
 802d546:	67fb      	str	r3, [r7, #124]	; 0x7c
  NumArguments = 0;
 802d548:	2300      	movs	r3, #0
 802d54a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  for (;;) {
    c = *p++;
 802d54e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 802d550:	1c5a      	adds	r2, r3, #1
 802d552:	67fa      	str	r2, [r7, #124]	; 0x7c
 802d554:	781b      	ldrb	r3, [r3, #0]
 802d556:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    if (c == 0) {
 802d55a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 802d55e:	2b00      	cmp	r3, #0
 802d560:	d01e      	beq.n	802d5a0 <_VPrintHost+0x68>
      break;
    }
    if (c == '%') {
 802d562:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 802d566:	2b25      	cmp	r3, #37	; 0x25
 802d568:	d1f1      	bne.n	802d54e <_VPrintHost+0x16>
      c = *p;
 802d56a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 802d56c:	781b      	ldrb	r3, [r3, #0]
 802d56e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if SEGGER_SYSVIEW_PRINTF_IMPLICIT_FORMAT == 0
      aParas[NumArguments++] = va_arg(*pParamList, int);
 802d572:	687b      	ldr	r3, [r7, #4]
 802d574:	681b      	ldr	r3, [r3, #0]
 802d576:	1d19      	adds	r1, r3, #4
 802d578:	687a      	ldr	r2, [r7, #4]
 802d57a:	6011      	str	r1, [r2, #0]
 802d57c:	6819      	ldr	r1, [r3, #0]
 802d57e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 802d582:	1c5a      	adds	r2, r3, #1
 802d584:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 802d588:	460a      	mov	r2, r1
 802d58a:	009b      	lsls	r3, r3, #2
 802d58c:	f107 0188 	add.w	r1, r7, #136	; 0x88
 802d590:	440b      	add	r3, r1
 802d592:	f843 2c74 	str.w	r2, [r3, #-116]
      if (NumArguments == SEGGER_SYSVIEW_MAX_ARGUMENTS) {
 802d596:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 802d59a:	2b10      	cmp	r3, #16
 802d59c:	d002      	beq.n	802d5a4 <_VPrintHost+0x6c>
    c = *p++;
 802d59e:	e7d6      	b.n	802d54e <_VPrintHost+0x16>
      break;
 802d5a0:	bf00      	nop
 802d5a2:	e000      	b.n	802d5a6 <_VPrintHost+0x6e>
        break;
 802d5a4:	bf00      	nop
#endif
  //
  // Send string and parameters to host
  //
  {
    RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_ARGUMENTS * SEGGER_SYSVIEW_QUANTA_U32);
 802d5a6:	f3ef 8311 	mrs	r3, BASEPRI
 802d5aa:	f04f 0120 	mov.w	r1, #32
 802d5ae:	f381 8811 	msr	BASEPRI, r1
 802d5b2:	65bb      	str	r3, [r7, #88]	; 0x58
 802d5b4:	483f      	ldr	r0, [pc, #252]	; (802d6b4 <_VPrintHost+0x17c>)
 802d5b6:	f7ff fde9 	bl	802d18c <_PreparePacket>
 802d5ba:	6578      	str	r0, [r7, #84]	; 0x54
    pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 802d5bc:	2280      	movs	r2, #128	; 0x80
 802d5be:	68f9      	ldr	r1, [r7, #12]
 802d5c0:	6d78      	ldr	r0, [r7, #84]	; 0x54
 802d5c2:	f7ff fd93 	bl	802d0ec <_EncodeStr>
 802d5c6:	67b8      	str	r0, [r7, #120]	; 0x78
    ENCODE_U32(pPayload, Options);
 802d5c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 802d5ca:	677b      	str	r3, [r7, #116]	; 0x74
 802d5cc:	68bb      	ldr	r3, [r7, #8]
 802d5ce:	673b      	str	r3, [r7, #112]	; 0x70
 802d5d0:	e00b      	b.n	802d5ea <_VPrintHost+0xb2>
 802d5d2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 802d5d4:	b2da      	uxtb	r2, r3
 802d5d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 802d5d8:	1c59      	adds	r1, r3, #1
 802d5da:	6779      	str	r1, [r7, #116]	; 0x74
 802d5dc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802d5e0:	b2d2      	uxtb	r2, r2
 802d5e2:	701a      	strb	r2, [r3, #0]
 802d5e4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 802d5e6:	09db      	lsrs	r3, r3, #7
 802d5e8:	673b      	str	r3, [r7, #112]	; 0x70
 802d5ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 802d5ec:	2b7f      	cmp	r3, #127	; 0x7f
 802d5ee:	d8f0      	bhi.n	802d5d2 <_VPrintHost+0x9a>
 802d5f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 802d5f2:	1c5a      	adds	r2, r3, #1
 802d5f4:	677a      	str	r2, [r7, #116]	; 0x74
 802d5f6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 802d5f8:	b2d2      	uxtb	r2, r2
 802d5fa:	701a      	strb	r2, [r3, #0]
 802d5fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 802d5fe:	67bb      	str	r3, [r7, #120]	; 0x78
    ENCODE_U32(pPayload, NumArguments);
 802d600:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 802d602:	66fb      	str	r3, [r7, #108]	; 0x6c
 802d604:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 802d608:	66bb      	str	r3, [r7, #104]	; 0x68
 802d60a:	e00b      	b.n	802d624 <_VPrintHost+0xec>
 802d60c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 802d60e:	b2da      	uxtb	r2, r3
 802d610:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 802d612:	1c59      	adds	r1, r3, #1
 802d614:	66f9      	str	r1, [r7, #108]	; 0x6c
 802d616:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802d61a:	b2d2      	uxtb	r2, r2
 802d61c:	701a      	strb	r2, [r3, #0]
 802d61e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 802d620:	09db      	lsrs	r3, r3, #7
 802d622:	66bb      	str	r3, [r7, #104]	; 0x68
 802d624:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 802d626:	2b7f      	cmp	r3, #127	; 0x7f
 802d628:	d8f0      	bhi.n	802d60c <_VPrintHost+0xd4>
 802d62a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 802d62c:	1c5a      	adds	r2, r3, #1
 802d62e:	66fa      	str	r2, [r7, #108]	; 0x6c
 802d630:	6eba      	ldr	r2, [r7, #104]	; 0x68
 802d632:	b2d2      	uxtb	r2, r2
 802d634:	701a      	strb	r2, [r3, #0]
 802d636:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 802d638:	67bb      	str	r3, [r7, #120]	; 0x78
    pParas = aParas;
 802d63a:	f107 0314 	add.w	r3, r7, #20
 802d63e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    while (NumArguments--) {
 802d642:	e022      	b.n	802d68a <_VPrintHost+0x152>
      ENCODE_U32(pPayload, (*pParas));
 802d644:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 802d646:	667b      	str	r3, [r7, #100]	; 0x64
 802d648:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 802d64c:	681b      	ldr	r3, [r3, #0]
 802d64e:	663b      	str	r3, [r7, #96]	; 0x60
 802d650:	e00b      	b.n	802d66a <_VPrintHost+0x132>
 802d652:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 802d654:	b2da      	uxtb	r2, r3
 802d656:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 802d658:	1c59      	adds	r1, r3, #1
 802d65a:	6679      	str	r1, [r7, #100]	; 0x64
 802d65c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802d660:	b2d2      	uxtb	r2, r2
 802d662:	701a      	strb	r2, [r3, #0]
 802d664:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 802d666:	09db      	lsrs	r3, r3, #7
 802d668:	663b      	str	r3, [r7, #96]	; 0x60
 802d66a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 802d66c:	2b7f      	cmp	r3, #127	; 0x7f
 802d66e:	d8f0      	bhi.n	802d652 <_VPrintHost+0x11a>
 802d670:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 802d672:	1c5a      	adds	r2, r3, #1
 802d674:	667a      	str	r2, [r7, #100]	; 0x64
 802d676:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 802d678:	b2d2      	uxtb	r2, r2
 802d67a:	701a      	strb	r2, [r3, #0]
 802d67c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 802d67e:	67bb      	str	r3, [r7, #120]	; 0x78
      pParas++;
 802d680:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 802d684:	3304      	adds	r3, #4
 802d686:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    while (NumArguments--) {
 802d68a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 802d68e:	1e5a      	subs	r2, r3, #1
 802d690:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 802d694:	2b00      	cmp	r3, #0
 802d696:	d1d5      	bne.n	802d644 <_VPrintHost+0x10c>
    }
    _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 802d698:	221a      	movs	r2, #26
 802d69a:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 802d69c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 802d69e:	f7ff fe65 	bl	802d36c <_SendPacket>
    RECORD_END();
 802d6a2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802d6a4:	f383 8811 	msr	BASEPRI, r3
  }
  return 0;
 802d6a8:	2300      	movs	r3, #0
}
 802d6aa:	4618      	mov	r0, r3
 802d6ac:	3788      	adds	r7, #136	; 0x88
 802d6ae:	46bd      	mov	sp, r7
 802d6b0:	bd80      	pop	{r7, pc}
 802d6b2:	bf00      	nop
 802d6b4:	2001b618 	.word	0x2001b618

0802d6b8 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 802d6b8:	b580      	push	{r7, lr}
 802d6ba:	b086      	sub	sp, #24
 802d6bc:	af02      	add	r7, sp, #8
 802d6be:	60f8      	str	r0, [r7, #12]
 802d6c0:	60b9      	str	r1, [r7, #8]
 802d6c2:	607a      	str	r2, [r7, #4]
 802d6c4:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 802d6c6:	2300      	movs	r3, #0
 802d6c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 802d6cc:	4917      	ldr	r1, [pc, #92]	; (802d72c <SEGGER_SYSVIEW_Init+0x74>)
 802d6ce:	4818      	ldr	r0, [pc, #96]	; (802d730 <SEGGER_SYSVIEW_Init+0x78>)
 802d6d0:	f7ff fc3c 	bl	802cf4c <SEGGER_RTT_AllocUpBuffer>
 802d6d4:	4603      	mov	r3, r0
 802d6d6:	b2da      	uxtb	r2, r3
 802d6d8:	4b16      	ldr	r3, [pc, #88]	; (802d734 <SEGGER_SYSVIEW_Init+0x7c>)
 802d6da:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 802d6dc:	4b15      	ldr	r3, [pc, #84]	; (802d734 <SEGGER_SYSVIEW_Init+0x7c>)
 802d6de:	785a      	ldrb	r2, [r3, #1]
 802d6e0:	4b14      	ldr	r3, [pc, #80]	; (802d734 <SEGGER_SYSVIEW_Init+0x7c>)
 802d6e2:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 802d6e4:	4b13      	ldr	r3, [pc, #76]	; (802d734 <SEGGER_SYSVIEW_Init+0x7c>)
 802d6e6:	7e1b      	ldrb	r3, [r3, #24]
 802d6e8:	4618      	mov	r0, r3
 802d6ea:	2300      	movs	r3, #0
 802d6ec:	9300      	str	r3, [sp, #0]
 802d6ee:	2308      	movs	r3, #8
 802d6f0:	4a11      	ldr	r2, [pc, #68]	; (802d738 <SEGGER_SYSVIEW_Init+0x80>)
 802d6f2:	490f      	ldr	r1, [pc, #60]	; (802d730 <SEGGER_SYSVIEW_Init+0x78>)
 802d6f4:	f7ff fcae 	bl	802d054 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 802d6f8:	4b0e      	ldr	r3, [pc, #56]	; (802d734 <SEGGER_SYSVIEW_Init+0x7c>)
 802d6fa:	2200      	movs	r2, #0
 802d6fc:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 802d6fe:	4b0f      	ldr	r3, [pc, #60]	; (802d73c <SEGGER_SYSVIEW_Init+0x84>)
 802d700:	681b      	ldr	r3, [r3, #0]
 802d702:	4a0c      	ldr	r2, [pc, #48]	; (802d734 <SEGGER_SYSVIEW_Init+0x7c>)
 802d704:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 802d706:	4a0b      	ldr	r2, [pc, #44]	; (802d734 <SEGGER_SYSVIEW_Init+0x7c>)
 802d708:	687b      	ldr	r3, [r7, #4]
 802d70a:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 802d70c:	4a09      	ldr	r2, [pc, #36]	; (802d734 <SEGGER_SYSVIEW_Init+0x7c>)
 802d70e:	68fb      	ldr	r3, [r7, #12]
 802d710:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 802d712:	4a08      	ldr	r2, [pc, #32]	; (802d734 <SEGGER_SYSVIEW_Init+0x7c>)
 802d714:	68bb      	ldr	r3, [r7, #8]
 802d716:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 802d718:	4a06      	ldr	r2, [pc, #24]	; (802d734 <SEGGER_SYSVIEW_Init+0x7c>)
 802d71a:	683b      	ldr	r3, [r7, #0]
 802d71c:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 802d71e:	4b05      	ldr	r3, [pc, #20]	; (802d734 <SEGGER_SYSVIEW_Init+0x7c>)
 802d720:	2200      	movs	r2, #0
 802d722:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 802d724:	bf00      	nop
 802d726:	3710      	adds	r7, #16
 802d728:	46bd      	mov	sp, r7
 802d72a:	bd80      	pop	{r7, pc}
 802d72c:	2001b1e0 	.word	0x2001b1e0
 802d730:	0802f304 	.word	0x0802f304
 802d734:	2001b5e8 	.word	0x2001b5e8
 802d738:	2001b5e0 	.word	0x2001b5e0
 802d73c:	e0001004 	.word	0xe0001004

0802d740 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 802d740:	b480      	push	{r7}
 802d742:	b083      	sub	sp, #12
 802d744:	af00      	add	r7, sp, #0
 802d746:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 802d748:	4a04      	ldr	r2, [pc, #16]	; (802d75c <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 802d74a:	687b      	ldr	r3, [r7, #4]
 802d74c:	6113      	str	r3, [r2, #16]
}
 802d74e:	bf00      	nop
 802d750:	370c      	adds	r7, #12
 802d752:	46bd      	mov	sp, r7
 802d754:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d758:	4770      	bx	lr
 802d75a:	bf00      	nop
 802d75c:	2001b5e8 	.word	0x2001b5e8

0802d760 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 802d760:	b580      	push	{r7, lr}
 802d762:	b084      	sub	sp, #16
 802d764:	af00      	add	r7, sp, #0
 802d766:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 802d768:	f3ef 8311 	mrs	r3, BASEPRI
 802d76c:	f04f 0120 	mov.w	r1, #32
 802d770:	f381 8811 	msr	BASEPRI, r1
 802d774:	60fb      	str	r3, [r7, #12]
 802d776:	4808      	ldr	r0, [pc, #32]	; (802d798 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 802d778:	f7ff fd08 	bl	802d18c <_PreparePacket>
 802d77c:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 802d77e:	687a      	ldr	r2, [r7, #4]
 802d780:	68b9      	ldr	r1, [r7, #8]
 802d782:	68b8      	ldr	r0, [r7, #8]
 802d784:	f7ff fdf2 	bl	802d36c <_SendPacket>
  RECORD_END();
 802d788:	68fb      	ldr	r3, [r7, #12]
 802d78a:	f383 8811 	msr	BASEPRI, r3
}
 802d78e:	bf00      	nop
 802d790:	3710      	adds	r7, #16
 802d792:	46bd      	mov	sp, r7
 802d794:	bd80      	pop	{r7, pc}
 802d796:	bf00      	nop
 802d798:	2001b618 	.word	0x2001b618

0802d79c <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 802d79c:	b580      	push	{r7, lr}
 802d79e:	b088      	sub	sp, #32
 802d7a0:	af00      	add	r7, sp, #0
 802d7a2:	6078      	str	r0, [r7, #4]
 802d7a4:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 802d7a6:	f3ef 8311 	mrs	r3, BASEPRI
 802d7aa:	f04f 0120 	mov.w	r1, #32
 802d7ae:	f381 8811 	msr	BASEPRI, r1
 802d7b2:	617b      	str	r3, [r7, #20]
 802d7b4:	4816      	ldr	r0, [pc, #88]	; (802d810 <SEGGER_SYSVIEW_RecordU32+0x74>)
 802d7b6:	f7ff fce9 	bl	802d18c <_PreparePacket>
 802d7ba:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 802d7bc:	693b      	ldr	r3, [r7, #16]
 802d7be:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 802d7c0:	68fb      	ldr	r3, [r7, #12]
 802d7c2:	61fb      	str	r3, [r7, #28]
 802d7c4:	683b      	ldr	r3, [r7, #0]
 802d7c6:	61bb      	str	r3, [r7, #24]
 802d7c8:	e00b      	b.n	802d7e2 <SEGGER_SYSVIEW_RecordU32+0x46>
 802d7ca:	69bb      	ldr	r3, [r7, #24]
 802d7cc:	b2da      	uxtb	r2, r3
 802d7ce:	69fb      	ldr	r3, [r7, #28]
 802d7d0:	1c59      	adds	r1, r3, #1
 802d7d2:	61f9      	str	r1, [r7, #28]
 802d7d4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802d7d8:	b2d2      	uxtb	r2, r2
 802d7da:	701a      	strb	r2, [r3, #0]
 802d7dc:	69bb      	ldr	r3, [r7, #24]
 802d7de:	09db      	lsrs	r3, r3, #7
 802d7e0:	61bb      	str	r3, [r7, #24]
 802d7e2:	69bb      	ldr	r3, [r7, #24]
 802d7e4:	2b7f      	cmp	r3, #127	; 0x7f
 802d7e6:	d8f0      	bhi.n	802d7ca <SEGGER_SYSVIEW_RecordU32+0x2e>
 802d7e8:	69fb      	ldr	r3, [r7, #28]
 802d7ea:	1c5a      	adds	r2, r3, #1
 802d7ec:	61fa      	str	r2, [r7, #28]
 802d7ee:	69ba      	ldr	r2, [r7, #24]
 802d7f0:	b2d2      	uxtb	r2, r2
 802d7f2:	701a      	strb	r2, [r3, #0]
 802d7f4:	69fb      	ldr	r3, [r7, #28]
 802d7f6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 802d7f8:	687a      	ldr	r2, [r7, #4]
 802d7fa:	68f9      	ldr	r1, [r7, #12]
 802d7fc:	6938      	ldr	r0, [r7, #16]
 802d7fe:	f7ff fdb5 	bl	802d36c <_SendPacket>
  RECORD_END();
 802d802:	697b      	ldr	r3, [r7, #20]
 802d804:	f383 8811 	msr	BASEPRI, r3
}
 802d808:	bf00      	nop
 802d80a:	3720      	adds	r7, #32
 802d80c:	46bd      	mov	sp, r7
 802d80e:	bd80      	pop	{r7, pc}
 802d810:	2001b618 	.word	0x2001b618

0802d814 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 802d814:	b580      	push	{r7, lr}
 802d816:	b08c      	sub	sp, #48	; 0x30
 802d818:	af00      	add	r7, sp, #0
 802d81a:	60f8      	str	r0, [r7, #12]
 802d81c:	60b9      	str	r1, [r7, #8]
 802d81e:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 802d820:	f3ef 8311 	mrs	r3, BASEPRI
 802d824:	f04f 0120 	mov.w	r1, #32
 802d828:	f381 8811 	msr	BASEPRI, r1
 802d82c:	61fb      	str	r3, [r7, #28]
 802d82e:	4825      	ldr	r0, [pc, #148]	; (802d8c4 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 802d830:	f7ff fcac 	bl	802d18c <_PreparePacket>
 802d834:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 802d836:	69bb      	ldr	r3, [r7, #24]
 802d838:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 802d83a:	697b      	ldr	r3, [r7, #20]
 802d83c:	62fb      	str	r3, [r7, #44]	; 0x2c
 802d83e:	68bb      	ldr	r3, [r7, #8]
 802d840:	62bb      	str	r3, [r7, #40]	; 0x28
 802d842:	e00b      	b.n	802d85c <SEGGER_SYSVIEW_RecordU32x2+0x48>
 802d844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802d846:	b2da      	uxtb	r2, r3
 802d848:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802d84a:	1c59      	adds	r1, r3, #1
 802d84c:	62f9      	str	r1, [r7, #44]	; 0x2c
 802d84e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802d852:	b2d2      	uxtb	r2, r2
 802d854:	701a      	strb	r2, [r3, #0]
 802d856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802d858:	09db      	lsrs	r3, r3, #7
 802d85a:	62bb      	str	r3, [r7, #40]	; 0x28
 802d85c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802d85e:	2b7f      	cmp	r3, #127	; 0x7f
 802d860:	d8f0      	bhi.n	802d844 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 802d862:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802d864:	1c5a      	adds	r2, r3, #1
 802d866:	62fa      	str	r2, [r7, #44]	; 0x2c
 802d868:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802d86a:	b2d2      	uxtb	r2, r2
 802d86c:	701a      	strb	r2, [r3, #0]
 802d86e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802d870:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 802d872:	697b      	ldr	r3, [r7, #20]
 802d874:	627b      	str	r3, [r7, #36]	; 0x24
 802d876:	687b      	ldr	r3, [r7, #4]
 802d878:	623b      	str	r3, [r7, #32]
 802d87a:	e00b      	b.n	802d894 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 802d87c:	6a3b      	ldr	r3, [r7, #32]
 802d87e:	b2da      	uxtb	r2, r3
 802d880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d882:	1c59      	adds	r1, r3, #1
 802d884:	6279      	str	r1, [r7, #36]	; 0x24
 802d886:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802d88a:	b2d2      	uxtb	r2, r2
 802d88c:	701a      	strb	r2, [r3, #0]
 802d88e:	6a3b      	ldr	r3, [r7, #32]
 802d890:	09db      	lsrs	r3, r3, #7
 802d892:	623b      	str	r3, [r7, #32]
 802d894:	6a3b      	ldr	r3, [r7, #32]
 802d896:	2b7f      	cmp	r3, #127	; 0x7f
 802d898:	d8f0      	bhi.n	802d87c <SEGGER_SYSVIEW_RecordU32x2+0x68>
 802d89a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d89c:	1c5a      	adds	r2, r3, #1
 802d89e:	627a      	str	r2, [r7, #36]	; 0x24
 802d8a0:	6a3a      	ldr	r2, [r7, #32]
 802d8a2:	b2d2      	uxtb	r2, r2
 802d8a4:	701a      	strb	r2, [r3, #0]
 802d8a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d8a8:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 802d8aa:	68fa      	ldr	r2, [r7, #12]
 802d8ac:	6979      	ldr	r1, [r7, #20]
 802d8ae:	69b8      	ldr	r0, [r7, #24]
 802d8b0:	f7ff fd5c 	bl	802d36c <_SendPacket>
  RECORD_END();
 802d8b4:	69fb      	ldr	r3, [r7, #28]
 802d8b6:	f383 8811 	msr	BASEPRI, r3
}
 802d8ba:	bf00      	nop
 802d8bc:	3730      	adds	r7, #48	; 0x30
 802d8be:	46bd      	mov	sp, r7
 802d8c0:	bd80      	pop	{r7, pc}
 802d8c2:	bf00      	nop
 802d8c4:	2001b618 	.word	0x2001b618

0802d8c8 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 802d8c8:	b580      	push	{r7, lr}
 802d8ca:	b08e      	sub	sp, #56	; 0x38
 802d8cc:	af00      	add	r7, sp, #0
 802d8ce:	60f8      	str	r0, [r7, #12]
 802d8d0:	60b9      	str	r1, [r7, #8]
 802d8d2:	607a      	str	r2, [r7, #4]
 802d8d4:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 802d8d6:	f3ef 8311 	mrs	r3, BASEPRI
 802d8da:	f04f 0120 	mov.w	r1, #32
 802d8de:	f381 8811 	msr	BASEPRI, r1
 802d8e2:	61fb      	str	r3, [r7, #28]
 802d8e4:	4832      	ldr	r0, [pc, #200]	; (802d9b0 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 802d8e6:	f7ff fc51 	bl	802d18c <_PreparePacket>
 802d8ea:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 802d8ec:	69bb      	ldr	r3, [r7, #24]
 802d8ee:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 802d8f0:	697b      	ldr	r3, [r7, #20]
 802d8f2:	637b      	str	r3, [r7, #52]	; 0x34
 802d8f4:	68bb      	ldr	r3, [r7, #8]
 802d8f6:	633b      	str	r3, [r7, #48]	; 0x30
 802d8f8:	e00b      	b.n	802d912 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 802d8fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802d8fc:	b2da      	uxtb	r2, r3
 802d8fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802d900:	1c59      	adds	r1, r3, #1
 802d902:	6379      	str	r1, [r7, #52]	; 0x34
 802d904:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802d908:	b2d2      	uxtb	r2, r2
 802d90a:	701a      	strb	r2, [r3, #0]
 802d90c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802d90e:	09db      	lsrs	r3, r3, #7
 802d910:	633b      	str	r3, [r7, #48]	; 0x30
 802d912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802d914:	2b7f      	cmp	r3, #127	; 0x7f
 802d916:	d8f0      	bhi.n	802d8fa <SEGGER_SYSVIEW_RecordU32x3+0x32>
 802d918:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802d91a:	1c5a      	adds	r2, r3, #1
 802d91c:	637a      	str	r2, [r7, #52]	; 0x34
 802d91e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 802d920:	b2d2      	uxtb	r2, r2
 802d922:	701a      	strb	r2, [r3, #0]
 802d924:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802d926:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 802d928:	697b      	ldr	r3, [r7, #20]
 802d92a:	62fb      	str	r3, [r7, #44]	; 0x2c
 802d92c:	687b      	ldr	r3, [r7, #4]
 802d92e:	62bb      	str	r3, [r7, #40]	; 0x28
 802d930:	e00b      	b.n	802d94a <SEGGER_SYSVIEW_RecordU32x3+0x82>
 802d932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802d934:	b2da      	uxtb	r2, r3
 802d936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802d938:	1c59      	adds	r1, r3, #1
 802d93a:	62f9      	str	r1, [r7, #44]	; 0x2c
 802d93c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802d940:	b2d2      	uxtb	r2, r2
 802d942:	701a      	strb	r2, [r3, #0]
 802d944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802d946:	09db      	lsrs	r3, r3, #7
 802d948:	62bb      	str	r3, [r7, #40]	; 0x28
 802d94a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802d94c:	2b7f      	cmp	r3, #127	; 0x7f
 802d94e:	d8f0      	bhi.n	802d932 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 802d950:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802d952:	1c5a      	adds	r2, r3, #1
 802d954:	62fa      	str	r2, [r7, #44]	; 0x2c
 802d956:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802d958:	b2d2      	uxtb	r2, r2
 802d95a:	701a      	strb	r2, [r3, #0]
 802d95c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802d95e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 802d960:	697b      	ldr	r3, [r7, #20]
 802d962:	627b      	str	r3, [r7, #36]	; 0x24
 802d964:	683b      	ldr	r3, [r7, #0]
 802d966:	623b      	str	r3, [r7, #32]
 802d968:	e00b      	b.n	802d982 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 802d96a:	6a3b      	ldr	r3, [r7, #32]
 802d96c:	b2da      	uxtb	r2, r3
 802d96e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d970:	1c59      	adds	r1, r3, #1
 802d972:	6279      	str	r1, [r7, #36]	; 0x24
 802d974:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802d978:	b2d2      	uxtb	r2, r2
 802d97a:	701a      	strb	r2, [r3, #0]
 802d97c:	6a3b      	ldr	r3, [r7, #32]
 802d97e:	09db      	lsrs	r3, r3, #7
 802d980:	623b      	str	r3, [r7, #32]
 802d982:	6a3b      	ldr	r3, [r7, #32]
 802d984:	2b7f      	cmp	r3, #127	; 0x7f
 802d986:	d8f0      	bhi.n	802d96a <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 802d988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d98a:	1c5a      	adds	r2, r3, #1
 802d98c:	627a      	str	r2, [r7, #36]	; 0x24
 802d98e:	6a3a      	ldr	r2, [r7, #32]
 802d990:	b2d2      	uxtb	r2, r2
 802d992:	701a      	strb	r2, [r3, #0]
 802d994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d996:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 802d998:	68fa      	ldr	r2, [r7, #12]
 802d99a:	6979      	ldr	r1, [r7, #20]
 802d99c:	69b8      	ldr	r0, [r7, #24]
 802d99e:	f7ff fce5 	bl	802d36c <_SendPacket>
  RECORD_END();
 802d9a2:	69fb      	ldr	r3, [r7, #28]
 802d9a4:	f383 8811 	msr	BASEPRI, r3
}
 802d9a8:	bf00      	nop
 802d9aa:	3738      	adds	r7, #56	; 0x38
 802d9ac:	46bd      	mov	sp, r7
 802d9ae:	bd80      	pop	{r7, pc}
 802d9b0:	2001b618 	.word	0x2001b618

0802d9b4 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 802d9b4:	b580      	push	{r7, lr}
 802d9b6:	b090      	sub	sp, #64	; 0x40
 802d9b8:	af00      	add	r7, sp, #0
 802d9ba:	60f8      	str	r0, [r7, #12]
 802d9bc:	60b9      	str	r1, [r7, #8]
 802d9be:	607a      	str	r2, [r7, #4]
 802d9c0:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 802d9c2:	f3ef 8311 	mrs	r3, BASEPRI
 802d9c6:	f04f 0120 	mov.w	r1, #32
 802d9ca:	f381 8811 	msr	BASEPRI, r1
 802d9ce:	61fb      	str	r3, [r7, #28]
 802d9d0:	4840      	ldr	r0, [pc, #256]	; (802dad4 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 802d9d2:	f7ff fbdb 	bl	802d18c <_PreparePacket>
 802d9d6:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 802d9d8:	69bb      	ldr	r3, [r7, #24]
 802d9da:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 802d9dc:	697b      	ldr	r3, [r7, #20]
 802d9de:	63fb      	str	r3, [r7, #60]	; 0x3c
 802d9e0:	68bb      	ldr	r3, [r7, #8]
 802d9e2:	63bb      	str	r3, [r7, #56]	; 0x38
 802d9e4:	e00b      	b.n	802d9fe <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 802d9e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802d9e8:	b2da      	uxtb	r2, r3
 802d9ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802d9ec:	1c59      	adds	r1, r3, #1
 802d9ee:	63f9      	str	r1, [r7, #60]	; 0x3c
 802d9f0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802d9f4:	b2d2      	uxtb	r2, r2
 802d9f6:	701a      	strb	r2, [r3, #0]
 802d9f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802d9fa:	09db      	lsrs	r3, r3, #7
 802d9fc:	63bb      	str	r3, [r7, #56]	; 0x38
 802d9fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802da00:	2b7f      	cmp	r3, #127	; 0x7f
 802da02:	d8f0      	bhi.n	802d9e6 <SEGGER_SYSVIEW_RecordU32x4+0x32>
 802da04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802da06:	1c5a      	adds	r2, r3, #1
 802da08:	63fa      	str	r2, [r7, #60]	; 0x3c
 802da0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 802da0c:	b2d2      	uxtb	r2, r2
 802da0e:	701a      	strb	r2, [r3, #0]
 802da10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802da12:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 802da14:	697b      	ldr	r3, [r7, #20]
 802da16:	637b      	str	r3, [r7, #52]	; 0x34
 802da18:	687b      	ldr	r3, [r7, #4]
 802da1a:	633b      	str	r3, [r7, #48]	; 0x30
 802da1c:	e00b      	b.n	802da36 <SEGGER_SYSVIEW_RecordU32x4+0x82>
 802da1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802da20:	b2da      	uxtb	r2, r3
 802da22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802da24:	1c59      	adds	r1, r3, #1
 802da26:	6379      	str	r1, [r7, #52]	; 0x34
 802da28:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802da2c:	b2d2      	uxtb	r2, r2
 802da2e:	701a      	strb	r2, [r3, #0]
 802da30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802da32:	09db      	lsrs	r3, r3, #7
 802da34:	633b      	str	r3, [r7, #48]	; 0x30
 802da36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802da38:	2b7f      	cmp	r3, #127	; 0x7f
 802da3a:	d8f0      	bhi.n	802da1e <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 802da3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802da3e:	1c5a      	adds	r2, r3, #1
 802da40:	637a      	str	r2, [r7, #52]	; 0x34
 802da42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 802da44:	b2d2      	uxtb	r2, r2
 802da46:	701a      	strb	r2, [r3, #0]
 802da48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802da4a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 802da4c:	697b      	ldr	r3, [r7, #20]
 802da4e:	62fb      	str	r3, [r7, #44]	; 0x2c
 802da50:	683b      	ldr	r3, [r7, #0]
 802da52:	62bb      	str	r3, [r7, #40]	; 0x28
 802da54:	e00b      	b.n	802da6e <SEGGER_SYSVIEW_RecordU32x4+0xba>
 802da56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802da58:	b2da      	uxtb	r2, r3
 802da5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802da5c:	1c59      	adds	r1, r3, #1
 802da5e:	62f9      	str	r1, [r7, #44]	; 0x2c
 802da60:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802da64:	b2d2      	uxtb	r2, r2
 802da66:	701a      	strb	r2, [r3, #0]
 802da68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802da6a:	09db      	lsrs	r3, r3, #7
 802da6c:	62bb      	str	r3, [r7, #40]	; 0x28
 802da6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802da70:	2b7f      	cmp	r3, #127	; 0x7f
 802da72:	d8f0      	bhi.n	802da56 <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 802da74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802da76:	1c5a      	adds	r2, r3, #1
 802da78:	62fa      	str	r2, [r7, #44]	; 0x2c
 802da7a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802da7c:	b2d2      	uxtb	r2, r2
 802da7e:	701a      	strb	r2, [r3, #0]
 802da80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802da82:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 802da84:	697b      	ldr	r3, [r7, #20]
 802da86:	627b      	str	r3, [r7, #36]	; 0x24
 802da88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802da8a:	623b      	str	r3, [r7, #32]
 802da8c:	e00b      	b.n	802daa6 <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 802da8e:	6a3b      	ldr	r3, [r7, #32]
 802da90:	b2da      	uxtb	r2, r3
 802da92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802da94:	1c59      	adds	r1, r3, #1
 802da96:	6279      	str	r1, [r7, #36]	; 0x24
 802da98:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802da9c:	b2d2      	uxtb	r2, r2
 802da9e:	701a      	strb	r2, [r3, #0]
 802daa0:	6a3b      	ldr	r3, [r7, #32]
 802daa2:	09db      	lsrs	r3, r3, #7
 802daa4:	623b      	str	r3, [r7, #32]
 802daa6:	6a3b      	ldr	r3, [r7, #32]
 802daa8:	2b7f      	cmp	r3, #127	; 0x7f
 802daaa:	d8f0      	bhi.n	802da8e <SEGGER_SYSVIEW_RecordU32x4+0xda>
 802daac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802daae:	1c5a      	adds	r2, r3, #1
 802dab0:	627a      	str	r2, [r7, #36]	; 0x24
 802dab2:	6a3a      	ldr	r2, [r7, #32]
 802dab4:	b2d2      	uxtb	r2, r2
 802dab6:	701a      	strb	r2, [r3, #0]
 802dab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802daba:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 802dabc:	68fa      	ldr	r2, [r7, #12]
 802dabe:	6979      	ldr	r1, [r7, #20]
 802dac0:	69b8      	ldr	r0, [r7, #24]
 802dac2:	f7ff fc53 	bl	802d36c <_SendPacket>
  RECORD_END();
 802dac6:	69fb      	ldr	r3, [r7, #28]
 802dac8:	f383 8811 	msr	BASEPRI, r3
}
 802dacc:	bf00      	nop
 802dace:	3740      	adds	r7, #64	; 0x40
 802dad0:	46bd      	mov	sp, r7
 802dad2:	bd80      	pop	{r7, pc}
 802dad4:	2001b618 	.word	0x2001b618

0802dad8 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 802dad8:	b580      	push	{r7, lr}
 802dada:	b08c      	sub	sp, #48	; 0x30
 802dadc:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 802dade:	4b58      	ldr	r3, [pc, #352]	; (802dc40 <SEGGER_SYSVIEW_Start+0x168>)
 802dae0:	2201      	movs	r2, #1
 802dae2:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 802dae4:	f3ef 8311 	mrs	r3, BASEPRI
 802dae8:	f04f 0120 	mov.w	r1, #32
 802daec:	f381 8811 	msr	BASEPRI, r1
 802daf0:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 802daf2:	4b53      	ldr	r3, [pc, #332]	; (802dc40 <SEGGER_SYSVIEW_Start+0x168>)
 802daf4:	785b      	ldrb	r3, [r3, #1]
 802daf6:	220a      	movs	r2, #10
 802daf8:	4952      	ldr	r1, [pc, #328]	; (802dc44 <SEGGER_SYSVIEW_Start+0x16c>)
 802dafa:	4618      	mov	r0, r3
 802dafc:	f7d2 fb68 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 802db00:	68fb      	ldr	r3, [r7, #12]
 802db02:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 802db06:	200a      	movs	r0, #10
 802db08:	f7ff fe2a 	bl	802d760 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 802db0c:	f3ef 8311 	mrs	r3, BASEPRI
 802db10:	f04f 0120 	mov.w	r1, #32
 802db14:	f381 8811 	msr	BASEPRI, r1
 802db18:	60bb      	str	r3, [r7, #8]
 802db1a:	484b      	ldr	r0, [pc, #300]	; (802dc48 <SEGGER_SYSVIEW_Start+0x170>)
 802db1c:	f7ff fb36 	bl	802d18c <_PreparePacket>
 802db20:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 802db22:	687b      	ldr	r3, [r7, #4]
 802db24:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 802db26:	683b      	ldr	r3, [r7, #0]
 802db28:	62fb      	str	r3, [r7, #44]	; 0x2c
 802db2a:	4b45      	ldr	r3, [pc, #276]	; (802dc40 <SEGGER_SYSVIEW_Start+0x168>)
 802db2c:	685b      	ldr	r3, [r3, #4]
 802db2e:	62bb      	str	r3, [r7, #40]	; 0x28
 802db30:	e00b      	b.n	802db4a <SEGGER_SYSVIEW_Start+0x72>
 802db32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802db34:	b2da      	uxtb	r2, r3
 802db36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802db38:	1c59      	adds	r1, r3, #1
 802db3a:	62f9      	str	r1, [r7, #44]	; 0x2c
 802db3c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802db40:	b2d2      	uxtb	r2, r2
 802db42:	701a      	strb	r2, [r3, #0]
 802db44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802db46:	09db      	lsrs	r3, r3, #7
 802db48:	62bb      	str	r3, [r7, #40]	; 0x28
 802db4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802db4c:	2b7f      	cmp	r3, #127	; 0x7f
 802db4e:	d8f0      	bhi.n	802db32 <SEGGER_SYSVIEW_Start+0x5a>
 802db50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802db52:	1c5a      	adds	r2, r3, #1
 802db54:	62fa      	str	r2, [r7, #44]	; 0x2c
 802db56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802db58:	b2d2      	uxtb	r2, r2
 802db5a:	701a      	strb	r2, [r3, #0]
 802db5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802db5e:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 802db60:	683b      	ldr	r3, [r7, #0]
 802db62:	627b      	str	r3, [r7, #36]	; 0x24
 802db64:	4b36      	ldr	r3, [pc, #216]	; (802dc40 <SEGGER_SYSVIEW_Start+0x168>)
 802db66:	689b      	ldr	r3, [r3, #8]
 802db68:	623b      	str	r3, [r7, #32]
 802db6a:	e00b      	b.n	802db84 <SEGGER_SYSVIEW_Start+0xac>
 802db6c:	6a3b      	ldr	r3, [r7, #32]
 802db6e:	b2da      	uxtb	r2, r3
 802db70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802db72:	1c59      	adds	r1, r3, #1
 802db74:	6279      	str	r1, [r7, #36]	; 0x24
 802db76:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802db7a:	b2d2      	uxtb	r2, r2
 802db7c:	701a      	strb	r2, [r3, #0]
 802db7e:	6a3b      	ldr	r3, [r7, #32]
 802db80:	09db      	lsrs	r3, r3, #7
 802db82:	623b      	str	r3, [r7, #32]
 802db84:	6a3b      	ldr	r3, [r7, #32]
 802db86:	2b7f      	cmp	r3, #127	; 0x7f
 802db88:	d8f0      	bhi.n	802db6c <SEGGER_SYSVIEW_Start+0x94>
 802db8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802db8c:	1c5a      	adds	r2, r3, #1
 802db8e:	627a      	str	r2, [r7, #36]	; 0x24
 802db90:	6a3a      	ldr	r2, [r7, #32]
 802db92:	b2d2      	uxtb	r2, r2
 802db94:	701a      	strb	r2, [r3, #0]
 802db96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802db98:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 802db9a:	683b      	ldr	r3, [r7, #0]
 802db9c:	61fb      	str	r3, [r7, #28]
 802db9e:	4b28      	ldr	r3, [pc, #160]	; (802dc40 <SEGGER_SYSVIEW_Start+0x168>)
 802dba0:	691b      	ldr	r3, [r3, #16]
 802dba2:	61bb      	str	r3, [r7, #24]
 802dba4:	e00b      	b.n	802dbbe <SEGGER_SYSVIEW_Start+0xe6>
 802dba6:	69bb      	ldr	r3, [r7, #24]
 802dba8:	b2da      	uxtb	r2, r3
 802dbaa:	69fb      	ldr	r3, [r7, #28]
 802dbac:	1c59      	adds	r1, r3, #1
 802dbae:	61f9      	str	r1, [r7, #28]
 802dbb0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802dbb4:	b2d2      	uxtb	r2, r2
 802dbb6:	701a      	strb	r2, [r3, #0]
 802dbb8:	69bb      	ldr	r3, [r7, #24]
 802dbba:	09db      	lsrs	r3, r3, #7
 802dbbc:	61bb      	str	r3, [r7, #24]
 802dbbe:	69bb      	ldr	r3, [r7, #24]
 802dbc0:	2b7f      	cmp	r3, #127	; 0x7f
 802dbc2:	d8f0      	bhi.n	802dba6 <SEGGER_SYSVIEW_Start+0xce>
 802dbc4:	69fb      	ldr	r3, [r7, #28]
 802dbc6:	1c5a      	adds	r2, r3, #1
 802dbc8:	61fa      	str	r2, [r7, #28]
 802dbca:	69ba      	ldr	r2, [r7, #24]
 802dbcc:	b2d2      	uxtb	r2, r2
 802dbce:	701a      	strb	r2, [r3, #0]
 802dbd0:	69fb      	ldr	r3, [r7, #28]
 802dbd2:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 802dbd4:	683b      	ldr	r3, [r7, #0]
 802dbd6:	617b      	str	r3, [r7, #20]
 802dbd8:	2300      	movs	r3, #0
 802dbda:	613b      	str	r3, [r7, #16]
 802dbdc:	e00b      	b.n	802dbf6 <SEGGER_SYSVIEW_Start+0x11e>
 802dbde:	693b      	ldr	r3, [r7, #16]
 802dbe0:	b2da      	uxtb	r2, r3
 802dbe2:	697b      	ldr	r3, [r7, #20]
 802dbe4:	1c59      	adds	r1, r3, #1
 802dbe6:	6179      	str	r1, [r7, #20]
 802dbe8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802dbec:	b2d2      	uxtb	r2, r2
 802dbee:	701a      	strb	r2, [r3, #0]
 802dbf0:	693b      	ldr	r3, [r7, #16]
 802dbf2:	09db      	lsrs	r3, r3, #7
 802dbf4:	613b      	str	r3, [r7, #16]
 802dbf6:	693b      	ldr	r3, [r7, #16]
 802dbf8:	2b7f      	cmp	r3, #127	; 0x7f
 802dbfa:	d8f0      	bhi.n	802dbde <SEGGER_SYSVIEW_Start+0x106>
 802dbfc:	697b      	ldr	r3, [r7, #20]
 802dbfe:	1c5a      	adds	r2, r3, #1
 802dc00:	617a      	str	r2, [r7, #20]
 802dc02:	693a      	ldr	r2, [r7, #16]
 802dc04:	b2d2      	uxtb	r2, r2
 802dc06:	701a      	strb	r2, [r3, #0]
 802dc08:	697b      	ldr	r3, [r7, #20]
 802dc0a:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 802dc0c:	2218      	movs	r2, #24
 802dc0e:	6839      	ldr	r1, [r7, #0]
 802dc10:	6878      	ldr	r0, [r7, #4]
 802dc12:	f7ff fbab 	bl	802d36c <_SendPacket>
      RECORD_END();
 802dc16:	68bb      	ldr	r3, [r7, #8]
 802dc18:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 802dc1c:	4b08      	ldr	r3, [pc, #32]	; (802dc40 <SEGGER_SYSVIEW_Start+0x168>)
 802dc1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802dc20:	2b00      	cmp	r3, #0
 802dc22:	d002      	beq.n	802dc2a <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 802dc24:	4b06      	ldr	r3, [pc, #24]	; (802dc40 <SEGGER_SYSVIEW_Start+0x168>)
 802dc26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802dc28:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 802dc2a:	f000 f9eb 	bl	802e004 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 802dc2e:	f000 f9b1 	bl	802df94 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 802dc32:	f000 fba9 	bl	802e388 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 802dc36:	bf00      	nop
 802dc38:	3730      	adds	r7, #48	; 0x30
 802dc3a:	46bd      	mov	sp, r7
 802dc3c:	bd80      	pop	{r7, pc}
 802dc3e:	bf00      	nop
 802dc40:	2001b5e8 	.word	0x2001b5e8
 802dc44:	0802f968 	.word	0x0802f968
 802dc48:	2001b618 	.word	0x2001b618

0802dc4c <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 802dc4c:	b580      	push	{r7, lr}
 802dc4e:	b082      	sub	sp, #8
 802dc50:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 802dc52:	f3ef 8311 	mrs	r3, BASEPRI
 802dc56:	f04f 0120 	mov.w	r1, #32
 802dc5a:	f381 8811 	msr	BASEPRI, r1
 802dc5e:	607b      	str	r3, [r7, #4]
 802dc60:	480b      	ldr	r0, [pc, #44]	; (802dc90 <SEGGER_SYSVIEW_Stop+0x44>)
 802dc62:	f7ff fa93 	bl	802d18c <_PreparePacket>
 802dc66:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 802dc68:	4b0a      	ldr	r3, [pc, #40]	; (802dc94 <SEGGER_SYSVIEW_Stop+0x48>)
 802dc6a:	781b      	ldrb	r3, [r3, #0]
 802dc6c:	2b00      	cmp	r3, #0
 802dc6e:	d007      	beq.n	802dc80 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 802dc70:	220b      	movs	r2, #11
 802dc72:	6839      	ldr	r1, [r7, #0]
 802dc74:	6838      	ldr	r0, [r7, #0]
 802dc76:	f7ff fb79 	bl	802d36c <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 802dc7a:	4b06      	ldr	r3, [pc, #24]	; (802dc94 <SEGGER_SYSVIEW_Stop+0x48>)
 802dc7c:	2200      	movs	r2, #0
 802dc7e:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 802dc80:	687b      	ldr	r3, [r7, #4]
 802dc82:	f383 8811 	msr	BASEPRI, r3
}
 802dc86:	bf00      	nop
 802dc88:	3708      	adds	r7, #8
 802dc8a:	46bd      	mov	sp, r7
 802dc8c:	bd80      	pop	{r7, pc}
 802dc8e:	bf00      	nop
 802dc90:	2001b618 	.word	0x2001b618
 802dc94:	2001b5e8 	.word	0x2001b5e8

0802dc98 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 802dc98:	b580      	push	{r7, lr}
 802dc9a:	b08c      	sub	sp, #48	; 0x30
 802dc9c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 802dc9e:	f3ef 8311 	mrs	r3, BASEPRI
 802dca2:	f04f 0120 	mov.w	r1, #32
 802dca6:	f381 8811 	msr	BASEPRI, r1
 802dcaa:	60fb      	str	r3, [r7, #12]
 802dcac:	4845      	ldr	r0, [pc, #276]	; (802ddc4 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 802dcae:	f7ff fa6d 	bl	802d18c <_PreparePacket>
 802dcb2:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 802dcb4:	68bb      	ldr	r3, [r7, #8]
 802dcb6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 802dcb8:	687b      	ldr	r3, [r7, #4]
 802dcba:	62fb      	str	r3, [r7, #44]	; 0x2c
 802dcbc:	4b42      	ldr	r3, [pc, #264]	; (802ddc8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 802dcbe:	685b      	ldr	r3, [r3, #4]
 802dcc0:	62bb      	str	r3, [r7, #40]	; 0x28
 802dcc2:	e00b      	b.n	802dcdc <SEGGER_SYSVIEW_GetSysDesc+0x44>
 802dcc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802dcc6:	b2da      	uxtb	r2, r3
 802dcc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802dcca:	1c59      	adds	r1, r3, #1
 802dccc:	62f9      	str	r1, [r7, #44]	; 0x2c
 802dcce:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802dcd2:	b2d2      	uxtb	r2, r2
 802dcd4:	701a      	strb	r2, [r3, #0]
 802dcd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802dcd8:	09db      	lsrs	r3, r3, #7
 802dcda:	62bb      	str	r3, [r7, #40]	; 0x28
 802dcdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802dcde:	2b7f      	cmp	r3, #127	; 0x7f
 802dce0:	d8f0      	bhi.n	802dcc4 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 802dce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802dce4:	1c5a      	adds	r2, r3, #1
 802dce6:	62fa      	str	r2, [r7, #44]	; 0x2c
 802dce8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802dcea:	b2d2      	uxtb	r2, r2
 802dcec:	701a      	strb	r2, [r3, #0]
 802dcee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802dcf0:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 802dcf2:	687b      	ldr	r3, [r7, #4]
 802dcf4:	627b      	str	r3, [r7, #36]	; 0x24
 802dcf6:	4b34      	ldr	r3, [pc, #208]	; (802ddc8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 802dcf8:	689b      	ldr	r3, [r3, #8]
 802dcfa:	623b      	str	r3, [r7, #32]
 802dcfc:	e00b      	b.n	802dd16 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 802dcfe:	6a3b      	ldr	r3, [r7, #32]
 802dd00:	b2da      	uxtb	r2, r3
 802dd02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802dd04:	1c59      	adds	r1, r3, #1
 802dd06:	6279      	str	r1, [r7, #36]	; 0x24
 802dd08:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802dd0c:	b2d2      	uxtb	r2, r2
 802dd0e:	701a      	strb	r2, [r3, #0]
 802dd10:	6a3b      	ldr	r3, [r7, #32]
 802dd12:	09db      	lsrs	r3, r3, #7
 802dd14:	623b      	str	r3, [r7, #32]
 802dd16:	6a3b      	ldr	r3, [r7, #32]
 802dd18:	2b7f      	cmp	r3, #127	; 0x7f
 802dd1a:	d8f0      	bhi.n	802dcfe <SEGGER_SYSVIEW_GetSysDesc+0x66>
 802dd1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802dd1e:	1c5a      	adds	r2, r3, #1
 802dd20:	627a      	str	r2, [r7, #36]	; 0x24
 802dd22:	6a3a      	ldr	r2, [r7, #32]
 802dd24:	b2d2      	uxtb	r2, r2
 802dd26:	701a      	strb	r2, [r3, #0]
 802dd28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802dd2a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 802dd2c:	687b      	ldr	r3, [r7, #4]
 802dd2e:	61fb      	str	r3, [r7, #28]
 802dd30:	4b25      	ldr	r3, [pc, #148]	; (802ddc8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 802dd32:	691b      	ldr	r3, [r3, #16]
 802dd34:	61bb      	str	r3, [r7, #24]
 802dd36:	e00b      	b.n	802dd50 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 802dd38:	69bb      	ldr	r3, [r7, #24]
 802dd3a:	b2da      	uxtb	r2, r3
 802dd3c:	69fb      	ldr	r3, [r7, #28]
 802dd3e:	1c59      	adds	r1, r3, #1
 802dd40:	61f9      	str	r1, [r7, #28]
 802dd42:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802dd46:	b2d2      	uxtb	r2, r2
 802dd48:	701a      	strb	r2, [r3, #0]
 802dd4a:	69bb      	ldr	r3, [r7, #24]
 802dd4c:	09db      	lsrs	r3, r3, #7
 802dd4e:	61bb      	str	r3, [r7, #24]
 802dd50:	69bb      	ldr	r3, [r7, #24]
 802dd52:	2b7f      	cmp	r3, #127	; 0x7f
 802dd54:	d8f0      	bhi.n	802dd38 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 802dd56:	69fb      	ldr	r3, [r7, #28]
 802dd58:	1c5a      	adds	r2, r3, #1
 802dd5a:	61fa      	str	r2, [r7, #28]
 802dd5c:	69ba      	ldr	r2, [r7, #24]
 802dd5e:	b2d2      	uxtb	r2, r2
 802dd60:	701a      	strb	r2, [r3, #0]
 802dd62:	69fb      	ldr	r3, [r7, #28]
 802dd64:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 802dd66:	687b      	ldr	r3, [r7, #4]
 802dd68:	617b      	str	r3, [r7, #20]
 802dd6a:	2300      	movs	r3, #0
 802dd6c:	613b      	str	r3, [r7, #16]
 802dd6e:	e00b      	b.n	802dd88 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 802dd70:	693b      	ldr	r3, [r7, #16]
 802dd72:	b2da      	uxtb	r2, r3
 802dd74:	697b      	ldr	r3, [r7, #20]
 802dd76:	1c59      	adds	r1, r3, #1
 802dd78:	6179      	str	r1, [r7, #20]
 802dd7a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802dd7e:	b2d2      	uxtb	r2, r2
 802dd80:	701a      	strb	r2, [r3, #0]
 802dd82:	693b      	ldr	r3, [r7, #16]
 802dd84:	09db      	lsrs	r3, r3, #7
 802dd86:	613b      	str	r3, [r7, #16]
 802dd88:	693b      	ldr	r3, [r7, #16]
 802dd8a:	2b7f      	cmp	r3, #127	; 0x7f
 802dd8c:	d8f0      	bhi.n	802dd70 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 802dd8e:	697b      	ldr	r3, [r7, #20]
 802dd90:	1c5a      	adds	r2, r3, #1
 802dd92:	617a      	str	r2, [r7, #20]
 802dd94:	693a      	ldr	r2, [r7, #16]
 802dd96:	b2d2      	uxtb	r2, r2
 802dd98:	701a      	strb	r2, [r3, #0]
 802dd9a:	697b      	ldr	r3, [r7, #20]
 802dd9c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 802dd9e:	2218      	movs	r2, #24
 802dda0:	6879      	ldr	r1, [r7, #4]
 802dda2:	68b8      	ldr	r0, [r7, #8]
 802dda4:	f7ff fae2 	bl	802d36c <_SendPacket>
  RECORD_END();
 802dda8:	68fb      	ldr	r3, [r7, #12]
 802ddaa:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 802ddae:	4b06      	ldr	r3, [pc, #24]	; (802ddc8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 802ddb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802ddb2:	2b00      	cmp	r3, #0
 802ddb4:	d002      	beq.n	802ddbc <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 802ddb6:	4b04      	ldr	r3, [pc, #16]	; (802ddc8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 802ddb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802ddba:	4798      	blx	r3
  }
}
 802ddbc:	bf00      	nop
 802ddbe:	3730      	adds	r7, #48	; 0x30
 802ddc0:	46bd      	mov	sp, r7
 802ddc2:	bd80      	pop	{r7, pc}
 802ddc4:	2001b618 	.word	0x2001b618
 802ddc8:	2001b5e8 	.word	0x2001b5e8

0802ddcc <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 802ddcc:	b580      	push	{r7, lr}
 802ddce:	b092      	sub	sp, #72	; 0x48
 802ddd0:	af00      	add	r7, sp, #0
 802ddd2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 802ddd4:	f3ef 8311 	mrs	r3, BASEPRI
 802ddd8:	f04f 0120 	mov.w	r1, #32
 802dddc:	f381 8811 	msr	BASEPRI, r1
 802dde0:	617b      	str	r3, [r7, #20]
 802dde2:	486a      	ldr	r0, [pc, #424]	; (802df8c <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 802dde4:	f7ff f9d2 	bl	802d18c <_PreparePacket>
 802dde8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 802ddea:	693b      	ldr	r3, [r7, #16]
 802ddec:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 802ddee:	68fb      	ldr	r3, [r7, #12]
 802ddf0:	647b      	str	r3, [r7, #68]	; 0x44
 802ddf2:	687b      	ldr	r3, [r7, #4]
 802ddf4:	681a      	ldr	r2, [r3, #0]
 802ddf6:	4b66      	ldr	r3, [pc, #408]	; (802df90 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 802ddf8:	691b      	ldr	r3, [r3, #16]
 802ddfa:	1ad3      	subs	r3, r2, r3
 802ddfc:	643b      	str	r3, [r7, #64]	; 0x40
 802ddfe:	e00b      	b.n	802de18 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 802de00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802de02:	b2da      	uxtb	r2, r3
 802de04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802de06:	1c59      	adds	r1, r3, #1
 802de08:	6479      	str	r1, [r7, #68]	; 0x44
 802de0a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802de0e:	b2d2      	uxtb	r2, r2
 802de10:	701a      	strb	r2, [r3, #0]
 802de12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802de14:	09db      	lsrs	r3, r3, #7
 802de16:	643b      	str	r3, [r7, #64]	; 0x40
 802de18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802de1a:	2b7f      	cmp	r3, #127	; 0x7f
 802de1c:	d8f0      	bhi.n	802de00 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 802de1e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802de20:	1c5a      	adds	r2, r3, #1
 802de22:	647a      	str	r2, [r7, #68]	; 0x44
 802de24:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 802de26:	b2d2      	uxtb	r2, r2
 802de28:	701a      	strb	r2, [r3, #0]
 802de2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802de2c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 802de2e:	68fb      	ldr	r3, [r7, #12]
 802de30:	63fb      	str	r3, [r7, #60]	; 0x3c
 802de32:	687b      	ldr	r3, [r7, #4]
 802de34:	689b      	ldr	r3, [r3, #8]
 802de36:	63bb      	str	r3, [r7, #56]	; 0x38
 802de38:	e00b      	b.n	802de52 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 802de3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802de3c:	b2da      	uxtb	r2, r3
 802de3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802de40:	1c59      	adds	r1, r3, #1
 802de42:	63f9      	str	r1, [r7, #60]	; 0x3c
 802de44:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802de48:	b2d2      	uxtb	r2, r2
 802de4a:	701a      	strb	r2, [r3, #0]
 802de4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802de4e:	09db      	lsrs	r3, r3, #7
 802de50:	63bb      	str	r3, [r7, #56]	; 0x38
 802de52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802de54:	2b7f      	cmp	r3, #127	; 0x7f
 802de56:	d8f0      	bhi.n	802de3a <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 802de58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802de5a:	1c5a      	adds	r2, r3, #1
 802de5c:	63fa      	str	r2, [r7, #60]	; 0x3c
 802de5e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 802de60:	b2d2      	uxtb	r2, r2
 802de62:	701a      	strb	r2, [r3, #0]
 802de64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802de66:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 802de68:	687b      	ldr	r3, [r7, #4]
 802de6a:	685b      	ldr	r3, [r3, #4]
 802de6c:	2220      	movs	r2, #32
 802de6e:	4619      	mov	r1, r3
 802de70:	68f8      	ldr	r0, [r7, #12]
 802de72:	f7ff f93b 	bl	802d0ec <_EncodeStr>
 802de76:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 802de78:	2209      	movs	r2, #9
 802de7a:	68f9      	ldr	r1, [r7, #12]
 802de7c:	6938      	ldr	r0, [r7, #16]
 802de7e:	f7ff fa75 	bl	802d36c <_SendPacket>
  //
  pPayload = pPayloadStart;
 802de82:	693b      	ldr	r3, [r7, #16]
 802de84:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 802de86:	68fb      	ldr	r3, [r7, #12]
 802de88:	637b      	str	r3, [r7, #52]	; 0x34
 802de8a:	687b      	ldr	r3, [r7, #4]
 802de8c:	681a      	ldr	r2, [r3, #0]
 802de8e:	4b40      	ldr	r3, [pc, #256]	; (802df90 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 802de90:	691b      	ldr	r3, [r3, #16]
 802de92:	1ad3      	subs	r3, r2, r3
 802de94:	633b      	str	r3, [r7, #48]	; 0x30
 802de96:	e00b      	b.n	802deb0 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 802de98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802de9a:	b2da      	uxtb	r2, r3
 802de9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802de9e:	1c59      	adds	r1, r3, #1
 802dea0:	6379      	str	r1, [r7, #52]	; 0x34
 802dea2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802dea6:	b2d2      	uxtb	r2, r2
 802dea8:	701a      	strb	r2, [r3, #0]
 802deaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802deac:	09db      	lsrs	r3, r3, #7
 802deae:	633b      	str	r3, [r7, #48]	; 0x30
 802deb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802deb2:	2b7f      	cmp	r3, #127	; 0x7f
 802deb4:	d8f0      	bhi.n	802de98 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 802deb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802deb8:	1c5a      	adds	r2, r3, #1
 802deba:	637a      	str	r2, [r7, #52]	; 0x34
 802debc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 802debe:	b2d2      	uxtb	r2, r2
 802dec0:	701a      	strb	r2, [r3, #0]
 802dec2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802dec4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 802dec6:	68fb      	ldr	r3, [r7, #12]
 802dec8:	62fb      	str	r3, [r7, #44]	; 0x2c
 802deca:	687b      	ldr	r3, [r7, #4]
 802decc:	68db      	ldr	r3, [r3, #12]
 802dece:	62bb      	str	r3, [r7, #40]	; 0x28
 802ded0:	e00b      	b.n	802deea <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 802ded2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802ded4:	b2da      	uxtb	r2, r3
 802ded6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802ded8:	1c59      	adds	r1, r3, #1
 802deda:	62f9      	str	r1, [r7, #44]	; 0x2c
 802dedc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802dee0:	b2d2      	uxtb	r2, r2
 802dee2:	701a      	strb	r2, [r3, #0]
 802dee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802dee6:	09db      	lsrs	r3, r3, #7
 802dee8:	62bb      	str	r3, [r7, #40]	; 0x28
 802deea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802deec:	2b7f      	cmp	r3, #127	; 0x7f
 802deee:	d8f0      	bhi.n	802ded2 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 802def0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802def2:	1c5a      	adds	r2, r3, #1
 802def4:	62fa      	str	r2, [r7, #44]	; 0x2c
 802def6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802def8:	b2d2      	uxtb	r2, r2
 802defa:	701a      	strb	r2, [r3, #0]
 802defc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802defe:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 802df00:	68fb      	ldr	r3, [r7, #12]
 802df02:	627b      	str	r3, [r7, #36]	; 0x24
 802df04:	687b      	ldr	r3, [r7, #4]
 802df06:	691b      	ldr	r3, [r3, #16]
 802df08:	623b      	str	r3, [r7, #32]
 802df0a:	e00b      	b.n	802df24 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 802df0c:	6a3b      	ldr	r3, [r7, #32]
 802df0e:	b2da      	uxtb	r2, r3
 802df10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802df12:	1c59      	adds	r1, r3, #1
 802df14:	6279      	str	r1, [r7, #36]	; 0x24
 802df16:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802df1a:	b2d2      	uxtb	r2, r2
 802df1c:	701a      	strb	r2, [r3, #0]
 802df1e:	6a3b      	ldr	r3, [r7, #32]
 802df20:	09db      	lsrs	r3, r3, #7
 802df22:	623b      	str	r3, [r7, #32]
 802df24:	6a3b      	ldr	r3, [r7, #32]
 802df26:	2b7f      	cmp	r3, #127	; 0x7f
 802df28:	d8f0      	bhi.n	802df0c <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 802df2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802df2c:	1c5a      	adds	r2, r3, #1
 802df2e:	627a      	str	r2, [r7, #36]	; 0x24
 802df30:	6a3a      	ldr	r2, [r7, #32]
 802df32:	b2d2      	uxtb	r2, r2
 802df34:	701a      	strb	r2, [r3, #0]
 802df36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802df38:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 802df3a:	68fb      	ldr	r3, [r7, #12]
 802df3c:	61fb      	str	r3, [r7, #28]
 802df3e:	2300      	movs	r3, #0
 802df40:	61bb      	str	r3, [r7, #24]
 802df42:	e00b      	b.n	802df5c <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 802df44:	69bb      	ldr	r3, [r7, #24]
 802df46:	b2da      	uxtb	r2, r3
 802df48:	69fb      	ldr	r3, [r7, #28]
 802df4a:	1c59      	adds	r1, r3, #1
 802df4c:	61f9      	str	r1, [r7, #28]
 802df4e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802df52:	b2d2      	uxtb	r2, r2
 802df54:	701a      	strb	r2, [r3, #0]
 802df56:	69bb      	ldr	r3, [r7, #24]
 802df58:	09db      	lsrs	r3, r3, #7
 802df5a:	61bb      	str	r3, [r7, #24]
 802df5c:	69bb      	ldr	r3, [r7, #24]
 802df5e:	2b7f      	cmp	r3, #127	; 0x7f
 802df60:	d8f0      	bhi.n	802df44 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 802df62:	69fb      	ldr	r3, [r7, #28]
 802df64:	1c5a      	adds	r2, r3, #1
 802df66:	61fa      	str	r2, [r7, #28]
 802df68:	69ba      	ldr	r2, [r7, #24]
 802df6a:	b2d2      	uxtb	r2, r2
 802df6c:	701a      	strb	r2, [r3, #0]
 802df6e:	69fb      	ldr	r3, [r7, #28]
 802df70:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 802df72:	2215      	movs	r2, #21
 802df74:	68f9      	ldr	r1, [r7, #12]
 802df76:	6938      	ldr	r0, [r7, #16]
 802df78:	f7ff f9f8 	bl	802d36c <_SendPacket>
  RECORD_END();
 802df7c:	697b      	ldr	r3, [r7, #20]
 802df7e:	f383 8811 	msr	BASEPRI, r3
}
 802df82:	bf00      	nop
 802df84:	3748      	adds	r7, #72	; 0x48
 802df86:	46bd      	mov	sp, r7
 802df88:	bd80      	pop	{r7, pc}
 802df8a:	bf00      	nop
 802df8c:	2001b618 	.word	0x2001b618
 802df90:	2001b5e8 	.word	0x2001b5e8

0802df94 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 802df94:	b580      	push	{r7, lr}
 802df96:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 802df98:	4b07      	ldr	r3, [pc, #28]	; (802dfb8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 802df9a:	6a1b      	ldr	r3, [r3, #32]
 802df9c:	2b00      	cmp	r3, #0
 802df9e:	d008      	beq.n	802dfb2 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 802dfa0:	4b05      	ldr	r3, [pc, #20]	; (802dfb8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 802dfa2:	6a1b      	ldr	r3, [r3, #32]
 802dfa4:	685b      	ldr	r3, [r3, #4]
 802dfa6:	2b00      	cmp	r3, #0
 802dfa8:	d003      	beq.n	802dfb2 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 802dfaa:	4b03      	ldr	r3, [pc, #12]	; (802dfb8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 802dfac:	6a1b      	ldr	r3, [r3, #32]
 802dfae:	685b      	ldr	r3, [r3, #4]
 802dfb0:	4798      	blx	r3
  }
}
 802dfb2:	bf00      	nop
 802dfb4:	bd80      	pop	{r7, pc}
 802dfb6:	bf00      	nop
 802dfb8:	2001b5e8 	.word	0x2001b5e8

0802dfbc <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 802dfbc:	b580      	push	{r7, lr}
 802dfbe:	b086      	sub	sp, #24
 802dfc0:	af00      	add	r7, sp, #0
 802dfc2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 802dfc4:	f3ef 8311 	mrs	r3, BASEPRI
 802dfc8:	f04f 0120 	mov.w	r1, #32
 802dfcc:	f381 8811 	msr	BASEPRI, r1
 802dfd0:	617b      	str	r3, [r7, #20]
 802dfd2:	480b      	ldr	r0, [pc, #44]	; (802e000 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 802dfd4:	f7ff f8da 	bl	802d18c <_PreparePacket>
 802dfd8:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 802dfda:	2280      	movs	r2, #128	; 0x80
 802dfdc:	6879      	ldr	r1, [r7, #4]
 802dfde:	6938      	ldr	r0, [r7, #16]
 802dfe0:	f7ff f884 	bl	802d0ec <_EncodeStr>
 802dfe4:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 802dfe6:	220e      	movs	r2, #14
 802dfe8:	68f9      	ldr	r1, [r7, #12]
 802dfea:	6938      	ldr	r0, [r7, #16]
 802dfec:	f7ff f9be 	bl	802d36c <_SendPacket>
  RECORD_END();
 802dff0:	697b      	ldr	r3, [r7, #20]
 802dff2:	f383 8811 	msr	BASEPRI, r3
}
 802dff6:	bf00      	nop
 802dff8:	3718      	adds	r7, #24
 802dffa:	46bd      	mov	sp, r7
 802dffc:	bd80      	pop	{r7, pc}
 802dffe:	bf00      	nop
 802e000:	2001b618 	.word	0x2001b618

0802e004 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 802e004:	b590      	push	{r4, r7, lr}
 802e006:	b083      	sub	sp, #12
 802e008:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 802e00a:	4b15      	ldr	r3, [pc, #84]	; (802e060 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 802e00c:	6a1b      	ldr	r3, [r3, #32]
 802e00e:	2b00      	cmp	r3, #0
 802e010:	d01a      	beq.n	802e048 <SEGGER_SYSVIEW_RecordSystime+0x44>
 802e012:	4b13      	ldr	r3, [pc, #76]	; (802e060 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 802e014:	6a1b      	ldr	r3, [r3, #32]
 802e016:	681b      	ldr	r3, [r3, #0]
 802e018:	2b00      	cmp	r3, #0
 802e01a:	d015      	beq.n	802e048 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 802e01c:	4b10      	ldr	r3, [pc, #64]	; (802e060 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 802e01e:	6a1b      	ldr	r3, [r3, #32]
 802e020:	681b      	ldr	r3, [r3, #0]
 802e022:	4798      	blx	r3
 802e024:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 802e028:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 802e02a:	e9d7 0100 	ldrd	r0, r1, [r7]
 802e02e:	f04f 0200 	mov.w	r2, #0
 802e032:	f04f 0300 	mov.w	r3, #0
 802e036:	000a      	movs	r2, r1
 802e038:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 802e03a:	4613      	mov	r3, r2
 802e03c:	461a      	mov	r2, r3
 802e03e:	4621      	mov	r1, r4
 802e040:	200d      	movs	r0, #13
 802e042:	f7ff fbe7 	bl	802d814 <SEGGER_SYSVIEW_RecordU32x2>
 802e046:	e006      	b.n	802e056 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 802e048:	4b06      	ldr	r3, [pc, #24]	; (802e064 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 802e04a:	681b      	ldr	r3, [r3, #0]
 802e04c:	4619      	mov	r1, r3
 802e04e:	200c      	movs	r0, #12
 802e050:	f7ff fba4 	bl	802d79c <SEGGER_SYSVIEW_RecordU32>
  }
}
 802e054:	bf00      	nop
 802e056:	bf00      	nop
 802e058:	370c      	adds	r7, #12
 802e05a:	46bd      	mov	sp, r7
 802e05c:	bd90      	pop	{r4, r7, pc}
 802e05e:	bf00      	nop
 802e060:	2001b5e8 	.word	0x2001b5e8
 802e064:	e0001004 	.word	0xe0001004

0802e068 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 802e068:	b580      	push	{r7, lr}
 802e06a:	b082      	sub	sp, #8
 802e06c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 802e06e:	f3ef 8311 	mrs	r3, BASEPRI
 802e072:	f04f 0120 	mov.w	r1, #32
 802e076:	f381 8811 	msr	BASEPRI, r1
 802e07a:	607b      	str	r3, [r7, #4]
 802e07c:	4807      	ldr	r0, [pc, #28]	; (802e09c <SEGGER_SYSVIEW_OnIdle+0x34>)
 802e07e:	f7ff f885 	bl	802d18c <_PreparePacket>
 802e082:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 802e084:	2211      	movs	r2, #17
 802e086:	6839      	ldr	r1, [r7, #0]
 802e088:	6838      	ldr	r0, [r7, #0]
 802e08a:	f7ff f96f 	bl	802d36c <_SendPacket>
  RECORD_END();
 802e08e:	687b      	ldr	r3, [r7, #4]
 802e090:	f383 8811 	msr	BASEPRI, r3
}
 802e094:	bf00      	nop
 802e096:	3708      	adds	r7, #8
 802e098:	46bd      	mov	sp, r7
 802e09a:	bd80      	pop	{r7, pc}
 802e09c:	2001b618 	.word	0x2001b618

0802e0a0 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 802e0a0:	b580      	push	{r7, lr}
 802e0a2:	b088      	sub	sp, #32
 802e0a4:	af00      	add	r7, sp, #0
 802e0a6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 802e0a8:	f3ef 8311 	mrs	r3, BASEPRI
 802e0ac:	f04f 0120 	mov.w	r1, #32
 802e0b0:	f381 8811 	msr	BASEPRI, r1
 802e0b4:	617b      	str	r3, [r7, #20]
 802e0b6:	4819      	ldr	r0, [pc, #100]	; (802e11c <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 802e0b8:	f7ff f868 	bl	802d18c <_PreparePacket>
 802e0bc:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 802e0be:	693b      	ldr	r3, [r7, #16]
 802e0c0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 802e0c2:	4b17      	ldr	r3, [pc, #92]	; (802e120 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 802e0c4:	691b      	ldr	r3, [r3, #16]
 802e0c6:	687a      	ldr	r2, [r7, #4]
 802e0c8:	1ad3      	subs	r3, r2, r3
 802e0ca:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 802e0cc:	68fb      	ldr	r3, [r7, #12]
 802e0ce:	61fb      	str	r3, [r7, #28]
 802e0d0:	687b      	ldr	r3, [r7, #4]
 802e0d2:	61bb      	str	r3, [r7, #24]
 802e0d4:	e00b      	b.n	802e0ee <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 802e0d6:	69bb      	ldr	r3, [r7, #24]
 802e0d8:	b2da      	uxtb	r2, r3
 802e0da:	69fb      	ldr	r3, [r7, #28]
 802e0dc:	1c59      	adds	r1, r3, #1
 802e0de:	61f9      	str	r1, [r7, #28]
 802e0e0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802e0e4:	b2d2      	uxtb	r2, r2
 802e0e6:	701a      	strb	r2, [r3, #0]
 802e0e8:	69bb      	ldr	r3, [r7, #24]
 802e0ea:	09db      	lsrs	r3, r3, #7
 802e0ec:	61bb      	str	r3, [r7, #24]
 802e0ee:	69bb      	ldr	r3, [r7, #24]
 802e0f0:	2b7f      	cmp	r3, #127	; 0x7f
 802e0f2:	d8f0      	bhi.n	802e0d6 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 802e0f4:	69fb      	ldr	r3, [r7, #28]
 802e0f6:	1c5a      	adds	r2, r3, #1
 802e0f8:	61fa      	str	r2, [r7, #28]
 802e0fa:	69ba      	ldr	r2, [r7, #24]
 802e0fc:	b2d2      	uxtb	r2, r2
 802e0fe:	701a      	strb	r2, [r3, #0]
 802e100:	69fb      	ldr	r3, [r7, #28]
 802e102:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 802e104:	2208      	movs	r2, #8
 802e106:	68f9      	ldr	r1, [r7, #12]
 802e108:	6938      	ldr	r0, [r7, #16]
 802e10a:	f7ff f92f 	bl	802d36c <_SendPacket>
  RECORD_END();
 802e10e:	697b      	ldr	r3, [r7, #20]
 802e110:	f383 8811 	msr	BASEPRI, r3
}
 802e114:	bf00      	nop
 802e116:	3720      	adds	r7, #32
 802e118:	46bd      	mov	sp, r7
 802e11a:	bd80      	pop	{r7, pc}
 802e11c:	2001b618 	.word	0x2001b618
 802e120:	2001b5e8 	.word	0x2001b5e8

0802e124 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 802e124:	b580      	push	{r7, lr}
 802e126:	b088      	sub	sp, #32
 802e128:	af00      	add	r7, sp, #0
 802e12a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 802e12c:	f3ef 8311 	mrs	r3, BASEPRI
 802e130:	f04f 0120 	mov.w	r1, #32
 802e134:	f381 8811 	msr	BASEPRI, r1
 802e138:	617b      	str	r3, [r7, #20]
 802e13a:	4819      	ldr	r0, [pc, #100]	; (802e1a0 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 802e13c:	f7ff f826 	bl	802d18c <_PreparePacket>
 802e140:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 802e142:	693b      	ldr	r3, [r7, #16]
 802e144:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 802e146:	4b17      	ldr	r3, [pc, #92]	; (802e1a4 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 802e148:	691b      	ldr	r3, [r3, #16]
 802e14a:	687a      	ldr	r2, [r7, #4]
 802e14c:	1ad3      	subs	r3, r2, r3
 802e14e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 802e150:	68fb      	ldr	r3, [r7, #12]
 802e152:	61fb      	str	r3, [r7, #28]
 802e154:	687b      	ldr	r3, [r7, #4]
 802e156:	61bb      	str	r3, [r7, #24]
 802e158:	e00b      	b.n	802e172 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 802e15a:	69bb      	ldr	r3, [r7, #24]
 802e15c:	b2da      	uxtb	r2, r3
 802e15e:	69fb      	ldr	r3, [r7, #28]
 802e160:	1c59      	adds	r1, r3, #1
 802e162:	61f9      	str	r1, [r7, #28]
 802e164:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802e168:	b2d2      	uxtb	r2, r2
 802e16a:	701a      	strb	r2, [r3, #0]
 802e16c:	69bb      	ldr	r3, [r7, #24]
 802e16e:	09db      	lsrs	r3, r3, #7
 802e170:	61bb      	str	r3, [r7, #24]
 802e172:	69bb      	ldr	r3, [r7, #24]
 802e174:	2b7f      	cmp	r3, #127	; 0x7f
 802e176:	d8f0      	bhi.n	802e15a <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 802e178:	69fb      	ldr	r3, [r7, #28]
 802e17a:	1c5a      	adds	r2, r3, #1
 802e17c:	61fa      	str	r2, [r7, #28]
 802e17e:	69ba      	ldr	r2, [r7, #24]
 802e180:	b2d2      	uxtb	r2, r2
 802e182:	701a      	strb	r2, [r3, #0]
 802e184:	69fb      	ldr	r3, [r7, #28]
 802e186:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 802e188:	2204      	movs	r2, #4
 802e18a:	68f9      	ldr	r1, [r7, #12]
 802e18c:	6938      	ldr	r0, [r7, #16]
 802e18e:	f7ff f8ed 	bl	802d36c <_SendPacket>
  RECORD_END();
 802e192:	697b      	ldr	r3, [r7, #20]
 802e194:	f383 8811 	msr	BASEPRI, r3
}
 802e198:	bf00      	nop
 802e19a:	3720      	adds	r7, #32
 802e19c:	46bd      	mov	sp, r7
 802e19e:	bd80      	pop	{r7, pc}
 802e1a0:	2001b618 	.word	0x2001b618
 802e1a4:	2001b5e8 	.word	0x2001b5e8

0802e1a8 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 802e1a8:	b580      	push	{r7, lr}
 802e1aa:	b088      	sub	sp, #32
 802e1ac:	af00      	add	r7, sp, #0
 802e1ae:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 802e1b0:	f3ef 8311 	mrs	r3, BASEPRI
 802e1b4:	f04f 0120 	mov.w	r1, #32
 802e1b8:	f381 8811 	msr	BASEPRI, r1
 802e1bc:	617b      	str	r3, [r7, #20]
 802e1be:	4819      	ldr	r0, [pc, #100]	; (802e224 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 802e1c0:	f7fe ffe4 	bl	802d18c <_PreparePacket>
 802e1c4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 802e1c6:	693b      	ldr	r3, [r7, #16]
 802e1c8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 802e1ca:	4b17      	ldr	r3, [pc, #92]	; (802e228 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 802e1cc:	691b      	ldr	r3, [r3, #16]
 802e1ce:	687a      	ldr	r2, [r7, #4]
 802e1d0:	1ad3      	subs	r3, r2, r3
 802e1d2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 802e1d4:	68fb      	ldr	r3, [r7, #12]
 802e1d6:	61fb      	str	r3, [r7, #28]
 802e1d8:	687b      	ldr	r3, [r7, #4]
 802e1da:	61bb      	str	r3, [r7, #24]
 802e1dc:	e00b      	b.n	802e1f6 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 802e1de:	69bb      	ldr	r3, [r7, #24]
 802e1e0:	b2da      	uxtb	r2, r3
 802e1e2:	69fb      	ldr	r3, [r7, #28]
 802e1e4:	1c59      	adds	r1, r3, #1
 802e1e6:	61f9      	str	r1, [r7, #28]
 802e1e8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802e1ec:	b2d2      	uxtb	r2, r2
 802e1ee:	701a      	strb	r2, [r3, #0]
 802e1f0:	69bb      	ldr	r3, [r7, #24]
 802e1f2:	09db      	lsrs	r3, r3, #7
 802e1f4:	61bb      	str	r3, [r7, #24]
 802e1f6:	69bb      	ldr	r3, [r7, #24]
 802e1f8:	2b7f      	cmp	r3, #127	; 0x7f
 802e1fa:	d8f0      	bhi.n	802e1de <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 802e1fc:	69fb      	ldr	r3, [r7, #28]
 802e1fe:	1c5a      	adds	r2, r3, #1
 802e200:	61fa      	str	r2, [r7, #28]
 802e202:	69ba      	ldr	r2, [r7, #24]
 802e204:	b2d2      	uxtb	r2, r2
 802e206:	701a      	strb	r2, [r3, #0]
 802e208:	69fb      	ldr	r3, [r7, #28]
 802e20a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 802e20c:	2206      	movs	r2, #6
 802e20e:	68f9      	ldr	r1, [r7, #12]
 802e210:	6938      	ldr	r0, [r7, #16]
 802e212:	f7ff f8ab 	bl	802d36c <_SendPacket>
  RECORD_END();
 802e216:	697b      	ldr	r3, [r7, #20]
 802e218:	f383 8811 	msr	BASEPRI, r3
}
 802e21c:	bf00      	nop
 802e21e:	3720      	adds	r7, #32
 802e220:	46bd      	mov	sp, r7
 802e222:	bd80      	pop	{r7, pc}
 802e224:	2001b618 	.word	0x2001b618
 802e228:	2001b5e8 	.word	0x2001b5e8

0802e22c <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 802e22c:	b480      	push	{r7}
 802e22e:	b083      	sub	sp, #12
 802e230:	af00      	add	r7, sp, #0
 802e232:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 802e234:	4b04      	ldr	r3, [pc, #16]	; (802e248 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 802e236:	691b      	ldr	r3, [r3, #16]
 802e238:	687a      	ldr	r2, [r7, #4]
 802e23a:	1ad3      	subs	r3, r2, r3
}
 802e23c:	4618      	mov	r0, r3
 802e23e:	370c      	adds	r7, #12
 802e240:	46bd      	mov	sp, r7
 802e242:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e246:	4770      	bx	lr
 802e248:	2001b5e8 	.word	0x2001b5e8

0802e24c <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 802e24c:	b580      	push	{r7, lr}
 802e24e:	b08c      	sub	sp, #48	; 0x30
 802e250:	af00      	add	r7, sp, #0
 802e252:	4603      	mov	r3, r0
 802e254:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 802e256:	4b3b      	ldr	r3, [pc, #236]	; (802e344 <SEGGER_SYSVIEW_SendModule+0xf8>)
 802e258:	681b      	ldr	r3, [r3, #0]
 802e25a:	2b00      	cmp	r3, #0
 802e25c:	d06d      	beq.n	802e33a <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 802e25e:	4b39      	ldr	r3, [pc, #228]	; (802e344 <SEGGER_SYSVIEW_SendModule+0xf8>)
 802e260:	681b      	ldr	r3, [r3, #0]
 802e262:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 802e264:	2300      	movs	r3, #0
 802e266:	62bb      	str	r3, [r7, #40]	; 0x28
 802e268:	e008      	b.n	802e27c <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 802e26a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802e26c:	691b      	ldr	r3, [r3, #16]
 802e26e:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 802e270:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802e272:	2b00      	cmp	r3, #0
 802e274:	d007      	beq.n	802e286 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 802e276:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802e278:	3301      	adds	r3, #1
 802e27a:	62bb      	str	r3, [r7, #40]	; 0x28
 802e27c:	79fb      	ldrb	r3, [r7, #7]
 802e27e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802e280:	429a      	cmp	r2, r3
 802e282:	d3f2      	bcc.n	802e26a <SEGGER_SYSVIEW_SendModule+0x1e>
 802e284:	e000      	b.n	802e288 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 802e286:	bf00      	nop
      }
    }
    if (pModule != 0) {
 802e288:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802e28a:	2b00      	cmp	r3, #0
 802e28c:	d055      	beq.n	802e33a <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 802e28e:	f3ef 8311 	mrs	r3, BASEPRI
 802e292:	f04f 0120 	mov.w	r1, #32
 802e296:	f381 8811 	msr	BASEPRI, r1
 802e29a:	617b      	str	r3, [r7, #20]
 802e29c:	482a      	ldr	r0, [pc, #168]	; (802e348 <SEGGER_SYSVIEW_SendModule+0xfc>)
 802e29e:	f7fe ff75 	bl	802d18c <_PreparePacket>
 802e2a2:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 802e2a4:	693b      	ldr	r3, [r7, #16]
 802e2a6:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 802e2a8:	68fb      	ldr	r3, [r7, #12]
 802e2aa:	627b      	str	r3, [r7, #36]	; 0x24
 802e2ac:	79fb      	ldrb	r3, [r7, #7]
 802e2ae:	623b      	str	r3, [r7, #32]
 802e2b0:	e00b      	b.n	802e2ca <SEGGER_SYSVIEW_SendModule+0x7e>
 802e2b2:	6a3b      	ldr	r3, [r7, #32]
 802e2b4:	b2da      	uxtb	r2, r3
 802e2b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802e2b8:	1c59      	adds	r1, r3, #1
 802e2ba:	6279      	str	r1, [r7, #36]	; 0x24
 802e2bc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802e2c0:	b2d2      	uxtb	r2, r2
 802e2c2:	701a      	strb	r2, [r3, #0]
 802e2c4:	6a3b      	ldr	r3, [r7, #32]
 802e2c6:	09db      	lsrs	r3, r3, #7
 802e2c8:	623b      	str	r3, [r7, #32]
 802e2ca:	6a3b      	ldr	r3, [r7, #32]
 802e2cc:	2b7f      	cmp	r3, #127	; 0x7f
 802e2ce:	d8f0      	bhi.n	802e2b2 <SEGGER_SYSVIEW_SendModule+0x66>
 802e2d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802e2d2:	1c5a      	adds	r2, r3, #1
 802e2d4:	627a      	str	r2, [r7, #36]	; 0x24
 802e2d6:	6a3a      	ldr	r2, [r7, #32]
 802e2d8:	b2d2      	uxtb	r2, r2
 802e2da:	701a      	strb	r2, [r3, #0]
 802e2dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802e2de:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 802e2e0:	68fb      	ldr	r3, [r7, #12]
 802e2e2:	61fb      	str	r3, [r7, #28]
 802e2e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802e2e6:	689b      	ldr	r3, [r3, #8]
 802e2e8:	61bb      	str	r3, [r7, #24]
 802e2ea:	e00b      	b.n	802e304 <SEGGER_SYSVIEW_SendModule+0xb8>
 802e2ec:	69bb      	ldr	r3, [r7, #24]
 802e2ee:	b2da      	uxtb	r2, r3
 802e2f0:	69fb      	ldr	r3, [r7, #28]
 802e2f2:	1c59      	adds	r1, r3, #1
 802e2f4:	61f9      	str	r1, [r7, #28]
 802e2f6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802e2fa:	b2d2      	uxtb	r2, r2
 802e2fc:	701a      	strb	r2, [r3, #0]
 802e2fe:	69bb      	ldr	r3, [r7, #24]
 802e300:	09db      	lsrs	r3, r3, #7
 802e302:	61bb      	str	r3, [r7, #24]
 802e304:	69bb      	ldr	r3, [r7, #24]
 802e306:	2b7f      	cmp	r3, #127	; 0x7f
 802e308:	d8f0      	bhi.n	802e2ec <SEGGER_SYSVIEW_SendModule+0xa0>
 802e30a:	69fb      	ldr	r3, [r7, #28]
 802e30c:	1c5a      	adds	r2, r3, #1
 802e30e:	61fa      	str	r2, [r7, #28]
 802e310:	69ba      	ldr	r2, [r7, #24]
 802e312:	b2d2      	uxtb	r2, r2
 802e314:	701a      	strb	r2, [r3, #0]
 802e316:	69fb      	ldr	r3, [r7, #28]
 802e318:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 802e31a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802e31c:	681b      	ldr	r3, [r3, #0]
 802e31e:	2280      	movs	r2, #128	; 0x80
 802e320:	4619      	mov	r1, r3
 802e322:	68f8      	ldr	r0, [r7, #12]
 802e324:	f7fe fee2 	bl	802d0ec <_EncodeStr>
 802e328:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 802e32a:	2216      	movs	r2, #22
 802e32c:	68f9      	ldr	r1, [r7, #12]
 802e32e:	6938      	ldr	r0, [r7, #16]
 802e330:	f7ff f81c 	bl	802d36c <_SendPacket>
      RECORD_END();
 802e334:	697b      	ldr	r3, [r7, #20]
 802e336:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 802e33a:	bf00      	nop
 802e33c:	3730      	adds	r7, #48	; 0x30
 802e33e:	46bd      	mov	sp, r7
 802e340:	bd80      	pop	{r7, pc}
 802e342:	bf00      	nop
 802e344:	2001b610 	.word	0x2001b610
 802e348:	2001b618 	.word	0x2001b618

0802e34c <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 802e34c:	b580      	push	{r7, lr}
 802e34e:	b082      	sub	sp, #8
 802e350:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 802e352:	4b0c      	ldr	r3, [pc, #48]	; (802e384 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 802e354:	681b      	ldr	r3, [r3, #0]
 802e356:	2b00      	cmp	r3, #0
 802e358:	d00f      	beq.n	802e37a <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 802e35a:	4b0a      	ldr	r3, [pc, #40]	; (802e384 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 802e35c:	681b      	ldr	r3, [r3, #0]
 802e35e:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 802e360:	687b      	ldr	r3, [r7, #4]
 802e362:	68db      	ldr	r3, [r3, #12]
 802e364:	2b00      	cmp	r3, #0
 802e366:	d002      	beq.n	802e36e <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 802e368:	687b      	ldr	r3, [r7, #4]
 802e36a:	68db      	ldr	r3, [r3, #12]
 802e36c:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 802e36e:	687b      	ldr	r3, [r7, #4]
 802e370:	691b      	ldr	r3, [r3, #16]
 802e372:	607b      	str	r3, [r7, #4]
    } while (pModule);
 802e374:	687b      	ldr	r3, [r7, #4]
 802e376:	2b00      	cmp	r3, #0
 802e378:	d1f2      	bne.n	802e360 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 802e37a:	bf00      	nop
 802e37c:	3708      	adds	r7, #8
 802e37e:	46bd      	mov	sp, r7
 802e380:	bd80      	pop	{r7, pc}
 802e382:	bf00      	nop
 802e384:	2001b610 	.word	0x2001b610

0802e388 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 802e388:	b580      	push	{r7, lr}
 802e38a:	b086      	sub	sp, #24
 802e38c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 802e38e:	f3ef 8311 	mrs	r3, BASEPRI
 802e392:	f04f 0120 	mov.w	r1, #32
 802e396:	f381 8811 	msr	BASEPRI, r1
 802e39a:	60fb      	str	r3, [r7, #12]
 802e39c:	4817      	ldr	r0, [pc, #92]	; (802e3fc <SEGGER_SYSVIEW_SendNumModules+0x74>)
 802e39e:	f7fe fef5 	bl	802d18c <_PreparePacket>
 802e3a2:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 802e3a4:	68bb      	ldr	r3, [r7, #8]
 802e3a6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 802e3a8:	687b      	ldr	r3, [r7, #4]
 802e3aa:	617b      	str	r3, [r7, #20]
 802e3ac:	4b14      	ldr	r3, [pc, #80]	; (802e400 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 802e3ae:	781b      	ldrb	r3, [r3, #0]
 802e3b0:	613b      	str	r3, [r7, #16]
 802e3b2:	e00b      	b.n	802e3cc <SEGGER_SYSVIEW_SendNumModules+0x44>
 802e3b4:	693b      	ldr	r3, [r7, #16]
 802e3b6:	b2da      	uxtb	r2, r3
 802e3b8:	697b      	ldr	r3, [r7, #20]
 802e3ba:	1c59      	adds	r1, r3, #1
 802e3bc:	6179      	str	r1, [r7, #20]
 802e3be:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802e3c2:	b2d2      	uxtb	r2, r2
 802e3c4:	701a      	strb	r2, [r3, #0]
 802e3c6:	693b      	ldr	r3, [r7, #16]
 802e3c8:	09db      	lsrs	r3, r3, #7
 802e3ca:	613b      	str	r3, [r7, #16]
 802e3cc:	693b      	ldr	r3, [r7, #16]
 802e3ce:	2b7f      	cmp	r3, #127	; 0x7f
 802e3d0:	d8f0      	bhi.n	802e3b4 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 802e3d2:	697b      	ldr	r3, [r7, #20]
 802e3d4:	1c5a      	adds	r2, r3, #1
 802e3d6:	617a      	str	r2, [r7, #20]
 802e3d8:	693a      	ldr	r2, [r7, #16]
 802e3da:	b2d2      	uxtb	r2, r2
 802e3dc:	701a      	strb	r2, [r3, #0]
 802e3de:	697b      	ldr	r3, [r7, #20]
 802e3e0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 802e3e2:	221b      	movs	r2, #27
 802e3e4:	6879      	ldr	r1, [r7, #4]
 802e3e6:	68b8      	ldr	r0, [r7, #8]
 802e3e8:	f7fe ffc0 	bl	802d36c <_SendPacket>
  RECORD_END();
 802e3ec:	68fb      	ldr	r3, [r7, #12]
 802e3ee:	f383 8811 	msr	BASEPRI, r3
}
 802e3f2:	bf00      	nop
 802e3f4:	3718      	adds	r7, #24
 802e3f6:	46bd      	mov	sp, r7
 802e3f8:	bd80      	pop	{r7, pc}
 802e3fa:	bf00      	nop
 802e3fc:	2001b618 	.word	0x2001b618
 802e400:	2001b614 	.word	0x2001b614

0802e404 <SEGGER_SYSVIEW_PrintfHost>:
*    s        - String to be formatted.
*
*  Additional information
*    All format arguments are treated as 32-bit scalar values.
*/
void SEGGER_SYSVIEW_PrintfHost(const char* s, ...) {
 802e404:	b40f      	push	{r0, r1, r2, r3}
 802e406:	b580      	push	{r7, lr}
 802e408:	b082      	sub	sp, #8
 802e40a:	af00      	add	r7, sp, #0
    va_start(ParamList, s);
    _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
    va_end(ParamList);
  }
#else
  va_start(ParamList, s);
 802e40c:	f107 0314 	add.w	r3, r7, #20
 802e410:	607b      	str	r3, [r7, #4]
  _VPrintHost(s, SEGGER_SYSVIEW_LOG, &ParamList);
 802e412:	1d3b      	adds	r3, r7, #4
 802e414:	461a      	mov	r2, r3
 802e416:	2100      	movs	r1, #0
 802e418:	6938      	ldr	r0, [r7, #16]
 802e41a:	f7ff f88d 	bl	802d538 <_VPrintHost>
  va_end(ParamList);
#endif
}
 802e41e:	bf00      	nop
 802e420:	3708      	adds	r7, #8
 802e422:	46bd      	mov	sp, r7
 802e424:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 802e428:	b004      	add	sp, #16
 802e42a:	4770      	bx	lr

0802e42c <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 802e42c:	b580      	push	{r7, lr}
 802e42e:	b08a      	sub	sp, #40	; 0x28
 802e430:	af00      	add	r7, sp, #0
 802e432:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 802e434:	f3ef 8311 	mrs	r3, BASEPRI
 802e438:	f04f 0120 	mov.w	r1, #32
 802e43c:	f381 8811 	msr	BASEPRI, r1
 802e440:	617b      	str	r3, [r7, #20]
 802e442:	4827      	ldr	r0, [pc, #156]	; (802e4e0 <SEGGER_SYSVIEW_Warn+0xb4>)
 802e444:	f7fe fea2 	bl	802d18c <_PreparePacket>
 802e448:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 802e44a:	2280      	movs	r2, #128	; 0x80
 802e44c:	6879      	ldr	r1, [r7, #4]
 802e44e:	6938      	ldr	r0, [r7, #16]
 802e450:	f7fe fe4c 	bl	802d0ec <_EncodeStr>
 802e454:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 802e456:	68fb      	ldr	r3, [r7, #12]
 802e458:	627b      	str	r3, [r7, #36]	; 0x24
 802e45a:	2301      	movs	r3, #1
 802e45c:	623b      	str	r3, [r7, #32]
 802e45e:	e00b      	b.n	802e478 <SEGGER_SYSVIEW_Warn+0x4c>
 802e460:	6a3b      	ldr	r3, [r7, #32]
 802e462:	b2da      	uxtb	r2, r3
 802e464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802e466:	1c59      	adds	r1, r3, #1
 802e468:	6279      	str	r1, [r7, #36]	; 0x24
 802e46a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802e46e:	b2d2      	uxtb	r2, r2
 802e470:	701a      	strb	r2, [r3, #0]
 802e472:	6a3b      	ldr	r3, [r7, #32]
 802e474:	09db      	lsrs	r3, r3, #7
 802e476:	623b      	str	r3, [r7, #32]
 802e478:	6a3b      	ldr	r3, [r7, #32]
 802e47a:	2b7f      	cmp	r3, #127	; 0x7f
 802e47c:	d8f0      	bhi.n	802e460 <SEGGER_SYSVIEW_Warn+0x34>
 802e47e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802e480:	1c5a      	adds	r2, r3, #1
 802e482:	627a      	str	r2, [r7, #36]	; 0x24
 802e484:	6a3a      	ldr	r2, [r7, #32]
 802e486:	b2d2      	uxtb	r2, r2
 802e488:	701a      	strb	r2, [r3, #0]
 802e48a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802e48c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 802e48e:	68fb      	ldr	r3, [r7, #12]
 802e490:	61fb      	str	r3, [r7, #28]
 802e492:	2300      	movs	r3, #0
 802e494:	61bb      	str	r3, [r7, #24]
 802e496:	e00b      	b.n	802e4b0 <SEGGER_SYSVIEW_Warn+0x84>
 802e498:	69bb      	ldr	r3, [r7, #24]
 802e49a:	b2da      	uxtb	r2, r3
 802e49c:	69fb      	ldr	r3, [r7, #28]
 802e49e:	1c59      	adds	r1, r3, #1
 802e4a0:	61f9      	str	r1, [r7, #28]
 802e4a2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 802e4a6:	b2d2      	uxtb	r2, r2
 802e4a8:	701a      	strb	r2, [r3, #0]
 802e4aa:	69bb      	ldr	r3, [r7, #24]
 802e4ac:	09db      	lsrs	r3, r3, #7
 802e4ae:	61bb      	str	r3, [r7, #24]
 802e4b0:	69bb      	ldr	r3, [r7, #24]
 802e4b2:	2b7f      	cmp	r3, #127	; 0x7f
 802e4b4:	d8f0      	bhi.n	802e498 <SEGGER_SYSVIEW_Warn+0x6c>
 802e4b6:	69fb      	ldr	r3, [r7, #28]
 802e4b8:	1c5a      	adds	r2, r3, #1
 802e4ba:	61fa      	str	r2, [r7, #28]
 802e4bc:	69ba      	ldr	r2, [r7, #24]
 802e4be:	b2d2      	uxtb	r2, r2
 802e4c0:	701a      	strb	r2, [r3, #0]
 802e4c2:	69fb      	ldr	r3, [r7, #28]
 802e4c4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 802e4c6:	221a      	movs	r2, #26
 802e4c8:	68f9      	ldr	r1, [r7, #12]
 802e4ca:	6938      	ldr	r0, [r7, #16]
 802e4cc:	f7fe ff4e 	bl	802d36c <_SendPacket>
  RECORD_END();
 802e4d0:	697b      	ldr	r3, [r7, #20]
 802e4d2:	f383 8811 	msr	BASEPRI, r3
}
 802e4d6:	bf00      	nop
 802e4d8:	3728      	adds	r7, #40	; 0x28
 802e4da:	46bd      	mov	sp, r7
 802e4dc:	bd80      	pop	{r7, pc}
 802e4de:	bf00      	nop
 802e4e0:	2001b618 	.word	0x2001b618

0802e4e4 <arm_pid_init_f32>:
 802e4e4:	edd0 6a08 	vldr	s13, [r0, #32]
 802e4e8:	edd0 7a06 	vldr	s15, [r0, #24]
 802e4ec:	ed90 7a07 	vldr	s14, [r0, #28]
 802e4f0:	edc0 6a02 	vstr	s13, [r0, #8]
 802e4f4:	ee37 7a87 	vadd.f32	s14, s15, s14
 802e4f8:	ee36 6aa6 	vadd.f32	s12, s13, s13
 802e4fc:	eef1 7a67 	vneg.f32	s15, s15
 802e500:	ee37 7a26 	vadd.f32	s14, s14, s13
 802e504:	ee77 7ac6 	vsub.f32	s15, s15, s12
 802e508:	ed80 7a00 	vstr	s14, [r0]
 802e50c:	edc0 7a01 	vstr	s15, [r0, #4]
 802e510:	b901      	cbnz	r1, 802e514 <arm_pid_init_f32+0x30>
 802e512:	4770      	bx	lr
 802e514:	2300      	movs	r3, #0
 802e516:	60c3      	str	r3, [r0, #12]
 802e518:	6103      	str	r3, [r0, #16]
 802e51a:	6143      	str	r3, [r0, #20]
 802e51c:	4770      	bx	lr
 802e51e:	bf00      	nop

0802e520 <__errno>:
 802e520:	4b01      	ldr	r3, [pc, #4]	; (802e528 <__errno+0x8>)
 802e522:	6818      	ldr	r0, [r3, #0]
 802e524:	4770      	bx	lr
 802e526:	bf00      	nop
 802e528:	20001444 	.word	0x20001444

0802e52c <__libc_init_array>:
 802e52c:	b570      	push	{r4, r5, r6, lr}
 802e52e:	4d0d      	ldr	r5, [pc, #52]	; (802e564 <__libc_init_array+0x38>)
 802e530:	4c0d      	ldr	r4, [pc, #52]	; (802e568 <__libc_init_array+0x3c>)
 802e532:	1b64      	subs	r4, r4, r5
 802e534:	10a4      	asrs	r4, r4, #2
 802e536:	2600      	movs	r6, #0
 802e538:	42a6      	cmp	r6, r4
 802e53a:	d109      	bne.n	802e550 <__libc_init_array+0x24>
 802e53c:	4d0b      	ldr	r5, [pc, #44]	; (802e56c <__libc_init_array+0x40>)
 802e53e:	4c0c      	ldr	r4, [pc, #48]	; (802e570 <__libc_init_array+0x44>)
 802e540:	f000 fe22 	bl	802f188 <_init>
 802e544:	1b64      	subs	r4, r4, r5
 802e546:	10a4      	asrs	r4, r4, #2
 802e548:	2600      	movs	r6, #0
 802e54a:	42a6      	cmp	r6, r4
 802e54c:	d105      	bne.n	802e55a <__libc_init_array+0x2e>
 802e54e:	bd70      	pop	{r4, r5, r6, pc}
 802e550:	f855 3b04 	ldr.w	r3, [r5], #4
 802e554:	4798      	blx	r3
 802e556:	3601      	adds	r6, #1
 802e558:	e7ee      	b.n	802e538 <__libc_init_array+0xc>
 802e55a:	f855 3b04 	ldr.w	r3, [r5], #4
 802e55e:	4798      	blx	r3
 802e560:	3601      	adds	r6, #1
 802e562:	e7f2      	b.n	802e54a <__libc_init_array+0x1e>
 802e564:	0802fa10 	.word	0x0802fa10
 802e568:	0802fa10 	.word	0x0802fa10
 802e56c:	0802fa10 	.word	0x0802fa10
 802e570:	0802fa14 	.word	0x0802fa14

0802e574 <__retarget_lock_acquire_recursive>:
 802e574:	4770      	bx	lr

0802e576 <__retarget_lock_release_recursive>:
 802e576:	4770      	bx	lr

0802e578 <memcmp>:
 802e578:	b530      	push	{r4, r5, lr}
 802e57a:	3901      	subs	r1, #1
 802e57c:	2400      	movs	r4, #0
 802e57e:	42a2      	cmp	r2, r4
 802e580:	d101      	bne.n	802e586 <memcmp+0xe>
 802e582:	2000      	movs	r0, #0
 802e584:	e005      	b.n	802e592 <memcmp+0x1a>
 802e586:	5d03      	ldrb	r3, [r0, r4]
 802e588:	3401      	adds	r4, #1
 802e58a:	5d0d      	ldrb	r5, [r1, r4]
 802e58c:	42ab      	cmp	r3, r5
 802e58e:	d0f6      	beq.n	802e57e <memcmp+0x6>
 802e590:	1b58      	subs	r0, r3, r5
 802e592:	bd30      	pop	{r4, r5, pc}

0802e594 <memcpy>:
 802e594:	440a      	add	r2, r1
 802e596:	4291      	cmp	r1, r2
 802e598:	f100 33ff 	add.w	r3, r0, #4294967295
 802e59c:	d100      	bne.n	802e5a0 <memcpy+0xc>
 802e59e:	4770      	bx	lr
 802e5a0:	b510      	push	{r4, lr}
 802e5a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 802e5a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 802e5aa:	4291      	cmp	r1, r2
 802e5ac:	d1f9      	bne.n	802e5a2 <memcpy+0xe>
 802e5ae:	bd10      	pop	{r4, pc}

0802e5b0 <memset>:
 802e5b0:	4402      	add	r2, r0
 802e5b2:	4603      	mov	r3, r0
 802e5b4:	4293      	cmp	r3, r2
 802e5b6:	d100      	bne.n	802e5ba <memset+0xa>
 802e5b8:	4770      	bx	lr
 802e5ba:	f803 1b01 	strb.w	r1, [r3], #1
 802e5be:	e7f9      	b.n	802e5b4 <memset+0x4>

0802e5c0 <cleanup_glue>:
 802e5c0:	b538      	push	{r3, r4, r5, lr}
 802e5c2:	460c      	mov	r4, r1
 802e5c4:	6809      	ldr	r1, [r1, #0]
 802e5c6:	4605      	mov	r5, r0
 802e5c8:	b109      	cbz	r1, 802e5ce <cleanup_glue+0xe>
 802e5ca:	f7ff fff9 	bl	802e5c0 <cleanup_glue>
 802e5ce:	4621      	mov	r1, r4
 802e5d0:	4628      	mov	r0, r5
 802e5d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802e5d6:	f000 b869 	b.w	802e6ac <_free_r>
	...

0802e5dc <_reclaim_reent>:
 802e5dc:	4b2c      	ldr	r3, [pc, #176]	; (802e690 <_reclaim_reent+0xb4>)
 802e5de:	681b      	ldr	r3, [r3, #0]
 802e5e0:	4283      	cmp	r3, r0
 802e5e2:	b570      	push	{r4, r5, r6, lr}
 802e5e4:	4604      	mov	r4, r0
 802e5e6:	d051      	beq.n	802e68c <_reclaim_reent+0xb0>
 802e5e8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 802e5ea:	b143      	cbz	r3, 802e5fe <_reclaim_reent+0x22>
 802e5ec:	68db      	ldr	r3, [r3, #12]
 802e5ee:	2b00      	cmp	r3, #0
 802e5f0:	d14a      	bne.n	802e688 <_reclaim_reent+0xac>
 802e5f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 802e5f4:	6819      	ldr	r1, [r3, #0]
 802e5f6:	b111      	cbz	r1, 802e5fe <_reclaim_reent+0x22>
 802e5f8:	4620      	mov	r0, r4
 802e5fa:	f000 f857 	bl	802e6ac <_free_r>
 802e5fe:	6961      	ldr	r1, [r4, #20]
 802e600:	b111      	cbz	r1, 802e608 <_reclaim_reent+0x2c>
 802e602:	4620      	mov	r0, r4
 802e604:	f000 f852 	bl	802e6ac <_free_r>
 802e608:	6a61      	ldr	r1, [r4, #36]	; 0x24
 802e60a:	b111      	cbz	r1, 802e612 <_reclaim_reent+0x36>
 802e60c:	4620      	mov	r0, r4
 802e60e:	f000 f84d 	bl	802e6ac <_free_r>
 802e612:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 802e614:	b111      	cbz	r1, 802e61c <_reclaim_reent+0x40>
 802e616:	4620      	mov	r0, r4
 802e618:	f000 f848 	bl	802e6ac <_free_r>
 802e61c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 802e61e:	b111      	cbz	r1, 802e626 <_reclaim_reent+0x4a>
 802e620:	4620      	mov	r0, r4
 802e622:	f000 f843 	bl	802e6ac <_free_r>
 802e626:	6c21      	ldr	r1, [r4, #64]	; 0x40
 802e628:	b111      	cbz	r1, 802e630 <_reclaim_reent+0x54>
 802e62a:	4620      	mov	r0, r4
 802e62c:	f000 f83e 	bl	802e6ac <_free_r>
 802e630:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 802e632:	b111      	cbz	r1, 802e63a <_reclaim_reent+0x5e>
 802e634:	4620      	mov	r0, r4
 802e636:	f000 f839 	bl	802e6ac <_free_r>
 802e63a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 802e63c:	b111      	cbz	r1, 802e644 <_reclaim_reent+0x68>
 802e63e:	4620      	mov	r0, r4
 802e640:	f000 f834 	bl	802e6ac <_free_r>
 802e644:	6b61      	ldr	r1, [r4, #52]	; 0x34
 802e646:	b111      	cbz	r1, 802e64e <_reclaim_reent+0x72>
 802e648:	4620      	mov	r0, r4
 802e64a:	f000 f82f 	bl	802e6ac <_free_r>
 802e64e:	69a3      	ldr	r3, [r4, #24]
 802e650:	b1e3      	cbz	r3, 802e68c <_reclaim_reent+0xb0>
 802e652:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 802e654:	4620      	mov	r0, r4
 802e656:	4798      	blx	r3
 802e658:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 802e65a:	b1b9      	cbz	r1, 802e68c <_reclaim_reent+0xb0>
 802e65c:	4620      	mov	r0, r4
 802e65e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 802e662:	f7ff bfad 	b.w	802e5c0 <cleanup_glue>
 802e666:	5949      	ldr	r1, [r1, r5]
 802e668:	b941      	cbnz	r1, 802e67c <_reclaim_reent+0xa0>
 802e66a:	3504      	adds	r5, #4
 802e66c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 802e66e:	2d80      	cmp	r5, #128	; 0x80
 802e670:	68d9      	ldr	r1, [r3, #12]
 802e672:	d1f8      	bne.n	802e666 <_reclaim_reent+0x8a>
 802e674:	4620      	mov	r0, r4
 802e676:	f000 f819 	bl	802e6ac <_free_r>
 802e67a:	e7ba      	b.n	802e5f2 <_reclaim_reent+0x16>
 802e67c:	680e      	ldr	r6, [r1, #0]
 802e67e:	4620      	mov	r0, r4
 802e680:	f000 f814 	bl	802e6ac <_free_r>
 802e684:	4631      	mov	r1, r6
 802e686:	e7ef      	b.n	802e668 <_reclaim_reent+0x8c>
 802e688:	2500      	movs	r5, #0
 802e68a:	e7ef      	b.n	802e66c <_reclaim_reent+0x90>
 802e68c:	bd70      	pop	{r4, r5, r6, pc}
 802e68e:	bf00      	nop
 802e690:	20001444 	.word	0x20001444

0802e694 <__malloc_lock>:
 802e694:	4801      	ldr	r0, [pc, #4]	; (802e69c <__malloc_lock+0x8>)
 802e696:	f7ff bf6d 	b.w	802e574 <__retarget_lock_acquire_recursive>
 802e69a:	bf00      	nop
 802e69c:	2001ee64 	.word	0x2001ee64

0802e6a0 <__malloc_unlock>:
 802e6a0:	4801      	ldr	r0, [pc, #4]	; (802e6a8 <__malloc_unlock+0x8>)
 802e6a2:	f7ff bf68 	b.w	802e576 <__retarget_lock_release_recursive>
 802e6a6:	bf00      	nop
 802e6a8:	2001ee64 	.word	0x2001ee64

0802e6ac <_free_r>:
 802e6ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 802e6ae:	2900      	cmp	r1, #0
 802e6b0:	d048      	beq.n	802e744 <_free_r+0x98>
 802e6b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802e6b6:	9001      	str	r0, [sp, #4]
 802e6b8:	2b00      	cmp	r3, #0
 802e6ba:	f1a1 0404 	sub.w	r4, r1, #4
 802e6be:	bfb8      	it	lt
 802e6c0:	18e4      	addlt	r4, r4, r3
 802e6c2:	f7ff ffe7 	bl	802e694 <__malloc_lock>
 802e6c6:	4a20      	ldr	r2, [pc, #128]	; (802e748 <_free_r+0x9c>)
 802e6c8:	9801      	ldr	r0, [sp, #4]
 802e6ca:	6813      	ldr	r3, [r2, #0]
 802e6cc:	4615      	mov	r5, r2
 802e6ce:	b933      	cbnz	r3, 802e6de <_free_r+0x32>
 802e6d0:	6063      	str	r3, [r4, #4]
 802e6d2:	6014      	str	r4, [r2, #0]
 802e6d4:	b003      	add	sp, #12
 802e6d6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 802e6da:	f7ff bfe1 	b.w	802e6a0 <__malloc_unlock>
 802e6de:	42a3      	cmp	r3, r4
 802e6e0:	d90b      	bls.n	802e6fa <_free_r+0x4e>
 802e6e2:	6821      	ldr	r1, [r4, #0]
 802e6e4:	1862      	adds	r2, r4, r1
 802e6e6:	4293      	cmp	r3, r2
 802e6e8:	bf04      	itt	eq
 802e6ea:	681a      	ldreq	r2, [r3, #0]
 802e6ec:	685b      	ldreq	r3, [r3, #4]
 802e6ee:	6063      	str	r3, [r4, #4]
 802e6f0:	bf04      	itt	eq
 802e6f2:	1852      	addeq	r2, r2, r1
 802e6f4:	6022      	streq	r2, [r4, #0]
 802e6f6:	602c      	str	r4, [r5, #0]
 802e6f8:	e7ec      	b.n	802e6d4 <_free_r+0x28>
 802e6fa:	461a      	mov	r2, r3
 802e6fc:	685b      	ldr	r3, [r3, #4]
 802e6fe:	b10b      	cbz	r3, 802e704 <_free_r+0x58>
 802e700:	42a3      	cmp	r3, r4
 802e702:	d9fa      	bls.n	802e6fa <_free_r+0x4e>
 802e704:	6811      	ldr	r1, [r2, #0]
 802e706:	1855      	adds	r5, r2, r1
 802e708:	42a5      	cmp	r5, r4
 802e70a:	d10b      	bne.n	802e724 <_free_r+0x78>
 802e70c:	6824      	ldr	r4, [r4, #0]
 802e70e:	4421      	add	r1, r4
 802e710:	1854      	adds	r4, r2, r1
 802e712:	42a3      	cmp	r3, r4
 802e714:	6011      	str	r1, [r2, #0]
 802e716:	d1dd      	bne.n	802e6d4 <_free_r+0x28>
 802e718:	681c      	ldr	r4, [r3, #0]
 802e71a:	685b      	ldr	r3, [r3, #4]
 802e71c:	6053      	str	r3, [r2, #4]
 802e71e:	4421      	add	r1, r4
 802e720:	6011      	str	r1, [r2, #0]
 802e722:	e7d7      	b.n	802e6d4 <_free_r+0x28>
 802e724:	d902      	bls.n	802e72c <_free_r+0x80>
 802e726:	230c      	movs	r3, #12
 802e728:	6003      	str	r3, [r0, #0]
 802e72a:	e7d3      	b.n	802e6d4 <_free_r+0x28>
 802e72c:	6825      	ldr	r5, [r4, #0]
 802e72e:	1961      	adds	r1, r4, r5
 802e730:	428b      	cmp	r3, r1
 802e732:	bf04      	itt	eq
 802e734:	6819      	ldreq	r1, [r3, #0]
 802e736:	685b      	ldreq	r3, [r3, #4]
 802e738:	6063      	str	r3, [r4, #4]
 802e73a:	bf04      	itt	eq
 802e73c:	1949      	addeq	r1, r1, r5
 802e73e:	6021      	streq	r1, [r4, #0]
 802e740:	6054      	str	r4, [r2, #4]
 802e742:	e7c7      	b.n	802e6d4 <_free_r+0x28>
 802e744:	b003      	add	sp, #12
 802e746:	bd30      	pop	{r4, r5, pc}
 802e748:	2001b6fc 	.word	0x2001b6fc

0802e74c <fmax>:
 802e74c:	b508      	push	{r3, lr}
 802e74e:	ed2d 8b04 	vpush	{d8-d9}
 802e752:	eeb0 8a40 	vmov.f32	s16, s0
 802e756:	eef0 8a60 	vmov.f32	s17, s1
 802e75a:	eeb0 9a41 	vmov.f32	s18, s2
 802e75e:	eef0 9a61 	vmov.f32	s19, s3
 802e762:	f000 f81b 	bl	802e79c <__fpclassifyd>
 802e766:	b168      	cbz	r0, 802e784 <fmax+0x38>
 802e768:	eeb0 0a49 	vmov.f32	s0, s18
 802e76c:	eef0 0a69 	vmov.f32	s1, s19
 802e770:	f000 f814 	bl	802e79c <__fpclassifyd>
 802e774:	b150      	cbz	r0, 802e78c <fmax+0x40>
 802e776:	ec53 2b19 	vmov	r2, r3, d9
 802e77a:	ec51 0b18 	vmov	r0, r1, d8
 802e77e:	f7d2 f9bd 	bl	8000afc <__aeabi_dcmpgt>
 802e782:	b918      	cbnz	r0, 802e78c <fmax+0x40>
 802e784:	eeb0 8a49 	vmov.f32	s16, s18
 802e788:	eef0 8a69 	vmov.f32	s17, s19
 802e78c:	eeb0 0a48 	vmov.f32	s0, s16
 802e790:	eef0 0a68 	vmov.f32	s1, s17
 802e794:	ecbd 8b04 	vpop	{d8-d9}
 802e798:	bd08      	pop	{r3, pc}
	...

0802e79c <__fpclassifyd>:
 802e79c:	ec51 0b10 	vmov	r0, r1, d0
 802e7a0:	b510      	push	{r4, lr}
 802e7a2:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 802e7a6:	460b      	mov	r3, r1
 802e7a8:	d019      	beq.n	802e7de <__fpclassifyd+0x42>
 802e7aa:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 802e7ae:	490e      	ldr	r1, [pc, #56]	; (802e7e8 <__fpclassifyd+0x4c>)
 802e7b0:	428a      	cmp	r2, r1
 802e7b2:	d90e      	bls.n	802e7d2 <__fpclassifyd+0x36>
 802e7b4:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 802e7b8:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 802e7bc:	428a      	cmp	r2, r1
 802e7be:	d908      	bls.n	802e7d2 <__fpclassifyd+0x36>
 802e7c0:	4a0a      	ldr	r2, [pc, #40]	; (802e7ec <__fpclassifyd+0x50>)
 802e7c2:	4213      	tst	r3, r2
 802e7c4:	d007      	beq.n	802e7d6 <__fpclassifyd+0x3a>
 802e7c6:	4294      	cmp	r4, r2
 802e7c8:	d107      	bne.n	802e7da <__fpclassifyd+0x3e>
 802e7ca:	fab0 f080 	clz	r0, r0
 802e7ce:	0940      	lsrs	r0, r0, #5
 802e7d0:	bd10      	pop	{r4, pc}
 802e7d2:	2004      	movs	r0, #4
 802e7d4:	e7fc      	b.n	802e7d0 <__fpclassifyd+0x34>
 802e7d6:	2003      	movs	r0, #3
 802e7d8:	e7fa      	b.n	802e7d0 <__fpclassifyd+0x34>
 802e7da:	2000      	movs	r0, #0
 802e7dc:	e7f8      	b.n	802e7d0 <__fpclassifyd+0x34>
 802e7de:	2800      	cmp	r0, #0
 802e7e0:	d1ee      	bne.n	802e7c0 <__fpclassifyd+0x24>
 802e7e2:	2002      	movs	r0, #2
 802e7e4:	e7f4      	b.n	802e7d0 <__fpclassifyd+0x34>
 802e7e6:	bf00      	nop
 802e7e8:	7fdfffff 	.word	0x7fdfffff
 802e7ec:	7ff00000 	.word	0x7ff00000

0802e7f0 <exp>:
 802e7f0:	b538      	push	{r3, r4, r5, lr}
 802e7f2:	ed2d 8b02 	vpush	{d8}
 802e7f6:	ec55 4b10 	vmov	r4, r5, d0
 802e7fa:	f000 f8c5 	bl	802e988 <__ieee754_exp>
 802e7fe:	4b22      	ldr	r3, [pc, #136]	; (802e888 <exp+0x98>)
 802e800:	eeb0 8a40 	vmov.f32	s16, s0
 802e804:	eef0 8a60 	vmov.f32	s17, s1
 802e808:	f993 3000 	ldrsb.w	r3, [r3]
 802e80c:	3301      	adds	r3, #1
 802e80e:	d012      	beq.n	802e836 <exp+0x46>
 802e810:	ec45 4b10 	vmov	d0, r4, r5
 802e814:	f000 fca2 	bl	802f15c <finite>
 802e818:	b168      	cbz	r0, 802e836 <exp+0x46>
 802e81a:	a313      	add	r3, pc, #76	; (adr r3, 802e868 <exp+0x78>)
 802e81c:	e9d3 2300 	ldrd	r2, r3, [r3]
 802e820:	4620      	mov	r0, r4
 802e822:	4629      	mov	r1, r5
 802e824:	f7d2 f96a 	bl	8000afc <__aeabi_dcmpgt>
 802e828:	b160      	cbz	r0, 802e844 <exp+0x54>
 802e82a:	f7ff fe79 	bl	802e520 <__errno>
 802e82e:	ed9f 8b10 	vldr	d8, [pc, #64]	; 802e870 <exp+0x80>
 802e832:	2322      	movs	r3, #34	; 0x22
 802e834:	6003      	str	r3, [r0, #0]
 802e836:	eeb0 0a48 	vmov.f32	s0, s16
 802e83a:	eef0 0a68 	vmov.f32	s1, s17
 802e83e:	ecbd 8b02 	vpop	{d8}
 802e842:	bd38      	pop	{r3, r4, r5, pc}
 802e844:	a30c      	add	r3, pc, #48	; (adr r3, 802e878 <exp+0x88>)
 802e846:	e9d3 2300 	ldrd	r2, r3, [r3]
 802e84a:	4620      	mov	r0, r4
 802e84c:	4629      	mov	r1, r5
 802e84e:	f7d2 f937 	bl	8000ac0 <__aeabi_dcmplt>
 802e852:	2800      	cmp	r0, #0
 802e854:	d0ef      	beq.n	802e836 <exp+0x46>
 802e856:	f7ff fe63 	bl	802e520 <__errno>
 802e85a:	2322      	movs	r3, #34	; 0x22
 802e85c:	ed9f 8b08 	vldr	d8, [pc, #32]	; 802e880 <exp+0x90>
 802e860:	6003      	str	r3, [r0, #0]
 802e862:	e7e8      	b.n	802e836 <exp+0x46>
 802e864:	f3af 8000 	nop.w
 802e868:	fefa39ef 	.word	0xfefa39ef
 802e86c:	40862e42 	.word	0x40862e42
 802e870:	00000000 	.word	0x00000000
 802e874:	7ff00000 	.word	0x7ff00000
 802e878:	d52d3051 	.word	0xd52d3051
 802e87c:	c0874910 	.word	0xc0874910
	...
 802e888:	200014a8 	.word	0x200014a8
 802e88c:	00000000 	.word	0x00000000

0802e890 <log>:
 802e890:	b538      	push	{r3, r4, r5, lr}
 802e892:	ed2d 8b02 	vpush	{d8}
 802e896:	ec55 4b10 	vmov	r4, r5, d0
 802e89a:	f000 f9f1 	bl	802ec80 <__ieee754_log>
 802e89e:	4b1e      	ldr	r3, [pc, #120]	; (802e918 <log+0x88>)
 802e8a0:	eeb0 8a40 	vmov.f32	s16, s0
 802e8a4:	eef0 8a60 	vmov.f32	s17, s1
 802e8a8:	f993 3000 	ldrsb.w	r3, [r3]
 802e8ac:	3301      	adds	r3, #1
 802e8ae:	d01a      	beq.n	802e8e6 <log+0x56>
 802e8b0:	4622      	mov	r2, r4
 802e8b2:	462b      	mov	r3, r5
 802e8b4:	4620      	mov	r0, r4
 802e8b6:	4629      	mov	r1, r5
 802e8b8:	f7d2 f92a 	bl	8000b10 <__aeabi_dcmpun>
 802e8bc:	b998      	cbnz	r0, 802e8e6 <log+0x56>
 802e8be:	2200      	movs	r2, #0
 802e8c0:	2300      	movs	r3, #0
 802e8c2:	4620      	mov	r0, r4
 802e8c4:	4629      	mov	r1, r5
 802e8c6:	f7d2 f919 	bl	8000afc <__aeabi_dcmpgt>
 802e8ca:	b960      	cbnz	r0, 802e8e6 <log+0x56>
 802e8cc:	2200      	movs	r2, #0
 802e8ce:	2300      	movs	r3, #0
 802e8d0:	4620      	mov	r0, r4
 802e8d2:	4629      	mov	r1, r5
 802e8d4:	f7d2 f8ea 	bl	8000aac <__aeabi_dcmpeq>
 802e8d8:	b160      	cbz	r0, 802e8f4 <log+0x64>
 802e8da:	f7ff fe21 	bl	802e520 <__errno>
 802e8de:	ed9f 8b0c 	vldr	d8, [pc, #48]	; 802e910 <log+0x80>
 802e8e2:	2322      	movs	r3, #34	; 0x22
 802e8e4:	6003      	str	r3, [r0, #0]
 802e8e6:	eeb0 0a48 	vmov.f32	s0, s16
 802e8ea:	eef0 0a68 	vmov.f32	s1, s17
 802e8ee:	ecbd 8b02 	vpop	{d8}
 802e8f2:	bd38      	pop	{r3, r4, r5, pc}
 802e8f4:	f7ff fe14 	bl	802e520 <__errno>
 802e8f8:	ecbd 8b02 	vpop	{d8}
 802e8fc:	2321      	movs	r3, #33	; 0x21
 802e8fe:	6003      	str	r3, [r0, #0]
 802e900:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802e904:	4805      	ldr	r0, [pc, #20]	; (802e91c <log+0x8c>)
 802e906:	f000 bc37 	b.w	802f178 <nan>
 802e90a:	bf00      	nop
 802e90c:	f3af 8000 	nop.w
 802e910:	00000000 	.word	0x00000000
 802e914:	fff00000 	.word	0xfff00000
 802e918:	200014a8 	.word	0x200014a8
 802e91c:	0802f9d4 	.word	0x0802f9d4

0802e920 <sqrt>:
 802e920:	b538      	push	{r3, r4, r5, lr}
 802e922:	ed2d 8b02 	vpush	{d8}
 802e926:	ec55 4b10 	vmov	r4, r5, d0
 802e92a:	f000 fb63 	bl	802eff4 <__ieee754_sqrt>
 802e92e:	4b15      	ldr	r3, [pc, #84]	; (802e984 <sqrt+0x64>)
 802e930:	eeb0 8a40 	vmov.f32	s16, s0
 802e934:	eef0 8a60 	vmov.f32	s17, s1
 802e938:	f993 3000 	ldrsb.w	r3, [r3]
 802e93c:	3301      	adds	r3, #1
 802e93e:	d019      	beq.n	802e974 <sqrt+0x54>
 802e940:	4622      	mov	r2, r4
 802e942:	462b      	mov	r3, r5
 802e944:	4620      	mov	r0, r4
 802e946:	4629      	mov	r1, r5
 802e948:	f7d2 f8e2 	bl	8000b10 <__aeabi_dcmpun>
 802e94c:	b990      	cbnz	r0, 802e974 <sqrt+0x54>
 802e94e:	2200      	movs	r2, #0
 802e950:	2300      	movs	r3, #0
 802e952:	4620      	mov	r0, r4
 802e954:	4629      	mov	r1, r5
 802e956:	f7d2 f8b3 	bl	8000ac0 <__aeabi_dcmplt>
 802e95a:	b158      	cbz	r0, 802e974 <sqrt+0x54>
 802e95c:	f7ff fde0 	bl	802e520 <__errno>
 802e960:	2321      	movs	r3, #33	; 0x21
 802e962:	6003      	str	r3, [r0, #0]
 802e964:	2200      	movs	r2, #0
 802e966:	2300      	movs	r3, #0
 802e968:	4610      	mov	r0, r2
 802e96a:	4619      	mov	r1, r3
 802e96c:	f7d1 ff60 	bl	8000830 <__aeabi_ddiv>
 802e970:	ec41 0b18 	vmov	d8, r0, r1
 802e974:	eeb0 0a48 	vmov.f32	s0, s16
 802e978:	eef0 0a68 	vmov.f32	s1, s17
 802e97c:	ecbd 8b02 	vpop	{d8}
 802e980:	bd38      	pop	{r3, r4, r5, pc}
 802e982:	bf00      	nop
 802e984:	200014a8 	.word	0x200014a8

0802e988 <__ieee754_exp>:
 802e988:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802e98c:	ec55 4b10 	vmov	r4, r5, d0
 802e990:	49b1      	ldr	r1, [pc, #708]	; (802ec58 <__ieee754_exp+0x2d0>)
 802e992:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 802e996:	428b      	cmp	r3, r1
 802e998:	ed2d 8b04 	vpush	{d8-d9}
 802e99c:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 802e9a0:	d937      	bls.n	802ea12 <__ieee754_exp+0x8a>
 802e9a2:	49ae      	ldr	r1, [pc, #696]	; (802ec5c <__ieee754_exp+0x2d4>)
 802e9a4:	428b      	cmp	r3, r1
 802e9a6:	d916      	bls.n	802e9d6 <__ieee754_exp+0x4e>
 802e9a8:	ee10 3a10 	vmov	r3, s0
 802e9ac:	f3c5 0213 	ubfx	r2, r5, #0, #20
 802e9b0:	4313      	orrs	r3, r2
 802e9b2:	d009      	beq.n	802e9c8 <__ieee754_exp+0x40>
 802e9b4:	ee10 2a10 	vmov	r2, s0
 802e9b8:	462b      	mov	r3, r5
 802e9ba:	4620      	mov	r0, r4
 802e9bc:	4629      	mov	r1, r5
 802e9be:	f7d1 fc57 	bl	8000270 <__adddf3>
 802e9c2:	4604      	mov	r4, r0
 802e9c4:	460d      	mov	r5, r1
 802e9c6:	e000      	b.n	802e9ca <__ieee754_exp+0x42>
 802e9c8:	bb06      	cbnz	r6, 802ea0c <__ieee754_exp+0x84>
 802e9ca:	ecbd 8b04 	vpop	{d8-d9}
 802e9ce:	ec45 4b10 	vmov	d0, r4, r5
 802e9d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802e9d6:	a38a      	add	r3, pc, #552	; (adr r3, 802ec00 <__ieee754_exp+0x278>)
 802e9d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 802e9dc:	ee10 0a10 	vmov	r0, s0
 802e9e0:	4629      	mov	r1, r5
 802e9e2:	f7d2 f88b 	bl	8000afc <__aeabi_dcmpgt>
 802e9e6:	b138      	cbz	r0, 802e9f8 <__ieee754_exp+0x70>
 802e9e8:	a387      	add	r3, pc, #540	; (adr r3, 802ec08 <__ieee754_exp+0x280>)
 802e9ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 802e9ee:	4610      	mov	r0, r2
 802e9f0:	4619      	mov	r1, r3
 802e9f2:	f7d1 fdf3 	bl	80005dc <__aeabi_dmul>
 802e9f6:	e7e4      	b.n	802e9c2 <__ieee754_exp+0x3a>
 802e9f8:	a385      	add	r3, pc, #532	; (adr r3, 802ec10 <__ieee754_exp+0x288>)
 802e9fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 802e9fe:	4620      	mov	r0, r4
 802ea00:	4629      	mov	r1, r5
 802ea02:	f7d2 f85d 	bl	8000ac0 <__aeabi_dcmplt>
 802ea06:	2800      	cmp	r0, #0
 802ea08:	f000 8087 	beq.w	802eb1a <__ieee754_exp+0x192>
 802ea0c:	2400      	movs	r4, #0
 802ea0e:	2500      	movs	r5, #0
 802ea10:	e7db      	b.n	802e9ca <__ieee754_exp+0x42>
 802ea12:	4a93      	ldr	r2, [pc, #588]	; (802ec60 <__ieee754_exp+0x2d8>)
 802ea14:	4293      	cmp	r3, r2
 802ea16:	f240 80ac 	bls.w	802eb72 <__ieee754_exp+0x1ea>
 802ea1a:	4a92      	ldr	r2, [pc, #584]	; (802ec64 <__ieee754_exp+0x2dc>)
 802ea1c:	4293      	cmp	r3, r2
 802ea1e:	d87c      	bhi.n	802eb1a <__ieee754_exp+0x192>
 802ea20:	4b91      	ldr	r3, [pc, #580]	; (802ec68 <__ieee754_exp+0x2e0>)
 802ea22:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 802ea26:	e9d3 2300 	ldrd	r2, r3, [r3]
 802ea2a:	ee10 0a10 	vmov	r0, s0
 802ea2e:	4629      	mov	r1, r5
 802ea30:	f7d1 fc1c 	bl	800026c <__aeabi_dsub>
 802ea34:	4b8d      	ldr	r3, [pc, #564]	; (802ec6c <__ieee754_exp+0x2e4>)
 802ea36:	00f7      	lsls	r7, r6, #3
 802ea38:	443b      	add	r3, r7
 802ea3a:	ed93 7b00 	vldr	d7, [r3]
 802ea3e:	f1c6 0a01 	rsb	sl, r6, #1
 802ea42:	4680      	mov	r8, r0
 802ea44:	4689      	mov	r9, r1
 802ea46:	ebaa 0a06 	sub.w	sl, sl, r6
 802ea4a:	eeb0 8a47 	vmov.f32	s16, s14
 802ea4e:	eef0 8a67 	vmov.f32	s17, s15
 802ea52:	ec53 2b18 	vmov	r2, r3, d8
 802ea56:	4640      	mov	r0, r8
 802ea58:	4649      	mov	r1, r9
 802ea5a:	f7d1 fc07 	bl	800026c <__aeabi_dsub>
 802ea5e:	4604      	mov	r4, r0
 802ea60:	460d      	mov	r5, r1
 802ea62:	4622      	mov	r2, r4
 802ea64:	462b      	mov	r3, r5
 802ea66:	4620      	mov	r0, r4
 802ea68:	4629      	mov	r1, r5
 802ea6a:	f7d1 fdb7 	bl	80005dc <__aeabi_dmul>
 802ea6e:	a36a      	add	r3, pc, #424	; (adr r3, 802ec18 <__ieee754_exp+0x290>)
 802ea70:	e9d3 2300 	ldrd	r2, r3, [r3]
 802ea74:	4606      	mov	r6, r0
 802ea76:	460f      	mov	r7, r1
 802ea78:	f7d1 fdb0 	bl	80005dc <__aeabi_dmul>
 802ea7c:	a368      	add	r3, pc, #416	; (adr r3, 802ec20 <__ieee754_exp+0x298>)
 802ea7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 802ea82:	f7d1 fbf3 	bl	800026c <__aeabi_dsub>
 802ea86:	4632      	mov	r2, r6
 802ea88:	463b      	mov	r3, r7
 802ea8a:	f7d1 fda7 	bl	80005dc <__aeabi_dmul>
 802ea8e:	a366      	add	r3, pc, #408	; (adr r3, 802ec28 <__ieee754_exp+0x2a0>)
 802ea90:	e9d3 2300 	ldrd	r2, r3, [r3]
 802ea94:	f7d1 fbec 	bl	8000270 <__adddf3>
 802ea98:	4632      	mov	r2, r6
 802ea9a:	463b      	mov	r3, r7
 802ea9c:	f7d1 fd9e 	bl	80005dc <__aeabi_dmul>
 802eaa0:	a363      	add	r3, pc, #396	; (adr r3, 802ec30 <__ieee754_exp+0x2a8>)
 802eaa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 802eaa6:	f7d1 fbe1 	bl	800026c <__aeabi_dsub>
 802eaaa:	4632      	mov	r2, r6
 802eaac:	463b      	mov	r3, r7
 802eaae:	f7d1 fd95 	bl	80005dc <__aeabi_dmul>
 802eab2:	a361      	add	r3, pc, #388	; (adr r3, 802ec38 <__ieee754_exp+0x2b0>)
 802eab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 802eab8:	f7d1 fbda 	bl	8000270 <__adddf3>
 802eabc:	4632      	mov	r2, r6
 802eabe:	463b      	mov	r3, r7
 802eac0:	f7d1 fd8c 	bl	80005dc <__aeabi_dmul>
 802eac4:	4602      	mov	r2, r0
 802eac6:	460b      	mov	r3, r1
 802eac8:	4620      	mov	r0, r4
 802eaca:	4629      	mov	r1, r5
 802eacc:	f7d1 fbce 	bl	800026c <__aeabi_dsub>
 802ead0:	4602      	mov	r2, r0
 802ead2:	460b      	mov	r3, r1
 802ead4:	4606      	mov	r6, r0
 802ead6:	460f      	mov	r7, r1
 802ead8:	4620      	mov	r0, r4
 802eada:	4629      	mov	r1, r5
 802eadc:	f7d1 fd7e 	bl	80005dc <__aeabi_dmul>
 802eae0:	ec41 0b19 	vmov	d9, r0, r1
 802eae4:	f1ba 0f00 	cmp.w	sl, #0
 802eae8:	d15d      	bne.n	802eba6 <__ieee754_exp+0x21e>
 802eaea:	2200      	movs	r2, #0
 802eaec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 802eaf0:	4630      	mov	r0, r6
 802eaf2:	4639      	mov	r1, r7
 802eaf4:	f7d1 fbba 	bl	800026c <__aeabi_dsub>
 802eaf8:	4602      	mov	r2, r0
 802eafa:	460b      	mov	r3, r1
 802eafc:	ec51 0b19 	vmov	r0, r1, d9
 802eb00:	f7d1 fe96 	bl	8000830 <__aeabi_ddiv>
 802eb04:	4622      	mov	r2, r4
 802eb06:	462b      	mov	r3, r5
 802eb08:	f7d1 fbb0 	bl	800026c <__aeabi_dsub>
 802eb0c:	4602      	mov	r2, r0
 802eb0e:	460b      	mov	r3, r1
 802eb10:	2000      	movs	r0, #0
 802eb12:	4957      	ldr	r1, [pc, #348]	; (802ec70 <__ieee754_exp+0x2e8>)
 802eb14:	f7d1 fbaa 	bl	800026c <__aeabi_dsub>
 802eb18:	e753      	b.n	802e9c2 <__ieee754_exp+0x3a>
 802eb1a:	4856      	ldr	r0, [pc, #344]	; (802ec74 <__ieee754_exp+0x2ec>)
 802eb1c:	a348      	add	r3, pc, #288	; (adr r3, 802ec40 <__ieee754_exp+0x2b8>)
 802eb1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 802eb22:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 802eb26:	4629      	mov	r1, r5
 802eb28:	4620      	mov	r0, r4
 802eb2a:	f7d1 fd57 	bl	80005dc <__aeabi_dmul>
 802eb2e:	e9d6 2300 	ldrd	r2, r3, [r6]
 802eb32:	f7d1 fb9d 	bl	8000270 <__adddf3>
 802eb36:	f7d2 f801 	bl	8000b3c <__aeabi_d2iz>
 802eb3a:	4682      	mov	sl, r0
 802eb3c:	f7d1 fce4 	bl	8000508 <__aeabi_i2d>
 802eb40:	a341      	add	r3, pc, #260	; (adr r3, 802ec48 <__ieee754_exp+0x2c0>)
 802eb42:	e9d3 2300 	ldrd	r2, r3, [r3]
 802eb46:	4606      	mov	r6, r0
 802eb48:	460f      	mov	r7, r1
 802eb4a:	f7d1 fd47 	bl	80005dc <__aeabi_dmul>
 802eb4e:	4602      	mov	r2, r0
 802eb50:	460b      	mov	r3, r1
 802eb52:	4620      	mov	r0, r4
 802eb54:	4629      	mov	r1, r5
 802eb56:	f7d1 fb89 	bl	800026c <__aeabi_dsub>
 802eb5a:	a33d      	add	r3, pc, #244	; (adr r3, 802ec50 <__ieee754_exp+0x2c8>)
 802eb5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 802eb60:	4680      	mov	r8, r0
 802eb62:	4689      	mov	r9, r1
 802eb64:	4630      	mov	r0, r6
 802eb66:	4639      	mov	r1, r7
 802eb68:	f7d1 fd38 	bl	80005dc <__aeabi_dmul>
 802eb6c:	ec41 0b18 	vmov	d8, r0, r1
 802eb70:	e76f      	b.n	802ea52 <__ieee754_exp+0xca>
 802eb72:	4a41      	ldr	r2, [pc, #260]	; (802ec78 <__ieee754_exp+0x2f0>)
 802eb74:	4293      	cmp	r3, r2
 802eb76:	d811      	bhi.n	802eb9c <__ieee754_exp+0x214>
 802eb78:	a323      	add	r3, pc, #140	; (adr r3, 802ec08 <__ieee754_exp+0x280>)
 802eb7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802eb7e:	ee10 0a10 	vmov	r0, s0
 802eb82:	4629      	mov	r1, r5
 802eb84:	f7d1 fb74 	bl	8000270 <__adddf3>
 802eb88:	4b39      	ldr	r3, [pc, #228]	; (802ec70 <__ieee754_exp+0x2e8>)
 802eb8a:	2200      	movs	r2, #0
 802eb8c:	f7d1 ffb6 	bl	8000afc <__aeabi_dcmpgt>
 802eb90:	b138      	cbz	r0, 802eba2 <__ieee754_exp+0x21a>
 802eb92:	4b37      	ldr	r3, [pc, #220]	; (802ec70 <__ieee754_exp+0x2e8>)
 802eb94:	2200      	movs	r2, #0
 802eb96:	4620      	mov	r0, r4
 802eb98:	4629      	mov	r1, r5
 802eb9a:	e710      	b.n	802e9be <__ieee754_exp+0x36>
 802eb9c:	f04f 0a00 	mov.w	sl, #0
 802eba0:	e75f      	b.n	802ea62 <__ieee754_exp+0xda>
 802eba2:	4682      	mov	sl, r0
 802eba4:	e75d      	b.n	802ea62 <__ieee754_exp+0xda>
 802eba6:	4632      	mov	r2, r6
 802eba8:	463b      	mov	r3, r7
 802ebaa:	2000      	movs	r0, #0
 802ebac:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 802ebb0:	f7d1 fb5c 	bl	800026c <__aeabi_dsub>
 802ebb4:	4602      	mov	r2, r0
 802ebb6:	460b      	mov	r3, r1
 802ebb8:	ec51 0b19 	vmov	r0, r1, d9
 802ebbc:	f7d1 fe38 	bl	8000830 <__aeabi_ddiv>
 802ebc0:	4602      	mov	r2, r0
 802ebc2:	460b      	mov	r3, r1
 802ebc4:	ec51 0b18 	vmov	r0, r1, d8
 802ebc8:	f7d1 fb50 	bl	800026c <__aeabi_dsub>
 802ebcc:	4642      	mov	r2, r8
 802ebce:	464b      	mov	r3, r9
 802ebd0:	f7d1 fb4c 	bl	800026c <__aeabi_dsub>
 802ebd4:	4602      	mov	r2, r0
 802ebd6:	460b      	mov	r3, r1
 802ebd8:	2000      	movs	r0, #0
 802ebda:	4925      	ldr	r1, [pc, #148]	; (802ec70 <__ieee754_exp+0x2e8>)
 802ebdc:	f7d1 fb46 	bl	800026c <__aeabi_dsub>
 802ebe0:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 802ebe4:	4592      	cmp	sl, r2
 802ebe6:	db02      	blt.n	802ebee <__ieee754_exp+0x266>
 802ebe8:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 802ebec:	e6e9      	b.n	802e9c2 <__ieee754_exp+0x3a>
 802ebee:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 802ebf2:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 802ebf6:	2200      	movs	r2, #0
 802ebf8:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 802ebfc:	e6f9      	b.n	802e9f2 <__ieee754_exp+0x6a>
 802ebfe:	bf00      	nop
 802ec00:	fefa39ef 	.word	0xfefa39ef
 802ec04:	40862e42 	.word	0x40862e42
 802ec08:	8800759c 	.word	0x8800759c
 802ec0c:	7e37e43c 	.word	0x7e37e43c
 802ec10:	d52d3051 	.word	0xd52d3051
 802ec14:	c0874910 	.word	0xc0874910
 802ec18:	72bea4d0 	.word	0x72bea4d0
 802ec1c:	3e663769 	.word	0x3e663769
 802ec20:	c5d26bf1 	.word	0xc5d26bf1
 802ec24:	3ebbbd41 	.word	0x3ebbbd41
 802ec28:	af25de2c 	.word	0xaf25de2c
 802ec2c:	3f11566a 	.word	0x3f11566a
 802ec30:	16bebd93 	.word	0x16bebd93
 802ec34:	3f66c16c 	.word	0x3f66c16c
 802ec38:	5555553e 	.word	0x5555553e
 802ec3c:	3fc55555 	.word	0x3fc55555
 802ec40:	652b82fe 	.word	0x652b82fe
 802ec44:	3ff71547 	.word	0x3ff71547
 802ec48:	fee00000 	.word	0xfee00000
 802ec4c:	3fe62e42 	.word	0x3fe62e42
 802ec50:	35793c76 	.word	0x35793c76
 802ec54:	3dea39ef 	.word	0x3dea39ef
 802ec58:	40862e41 	.word	0x40862e41
 802ec5c:	7fefffff 	.word	0x7fefffff
 802ec60:	3fd62e42 	.word	0x3fd62e42
 802ec64:	3ff0a2b1 	.word	0x3ff0a2b1
 802ec68:	0802f9e8 	.word	0x0802f9e8
 802ec6c:	0802f9f8 	.word	0x0802f9f8
 802ec70:	3ff00000 	.word	0x3ff00000
 802ec74:	0802f9d8 	.word	0x0802f9d8
 802ec78:	3e2fffff 	.word	0x3e2fffff
 802ec7c:	00000000 	.word	0x00000000

0802ec80 <__ieee754_log>:
 802ec80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802ec84:	ec51 0b10 	vmov	r0, r1, d0
 802ec88:	ed2d 8b04 	vpush	{d8-d9}
 802ec8c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 802ec90:	b083      	sub	sp, #12
 802ec92:	460d      	mov	r5, r1
 802ec94:	da29      	bge.n	802ecea <__ieee754_log+0x6a>
 802ec96:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 802ec9a:	4303      	orrs	r3, r0
 802ec9c:	ee10 2a10 	vmov	r2, s0
 802eca0:	d10c      	bne.n	802ecbc <__ieee754_log+0x3c>
 802eca2:	49cf      	ldr	r1, [pc, #828]	; (802efe0 <__ieee754_log+0x360>)
 802eca4:	2200      	movs	r2, #0
 802eca6:	2300      	movs	r3, #0
 802eca8:	2000      	movs	r0, #0
 802ecaa:	f7d1 fdc1 	bl	8000830 <__aeabi_ddiv>
 802ecae:	ec41 0b10 	vmov	d0, r0, r1
 802ecb2:	b003      	add	sp, #12
 802ecb4:	ecbd 8b04 	vpop	{d8-d9}
 802ecb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802ecbc:	2900      	cmp	r1, #0
 802ecbe:	da05      	bge.n	802eccc <__ieee754_log+0x4c>
 802ecc0:	460b      	mov	r3, r1
 802ecc2:	f7d1 fad3 	bl	800026c <__aeabi_dsub>
 802ecc6:	2200      	movs	r2, #0
 802ecc8:	2300      	movs	r3, #0
 802ecca:	e7ee      	b.n	802ecaa <__ieee754_log+0x2a>
 802eccc:	4bc5      	ldr	r3, [pc, #788]	; (802efe4 <__ieee754_log+0x364>)
 802ecce:	2200      	movs	r2, #0
 802ecd0:	f7d1 fc84 	bl	80005dc <__aeabi_dmul>
 802ecd4:	f06f 0335 	mvn.w	r3, #53	; 0x35
 802ecd8:	460d      	mov	r5, r1
 802ecda:	4ac3      	ldr	r2, [pc, #780]	; (802efe8 <__ieee754_log+0x368>)
 802ecdc:	4295      	cmp	r5, r2
 802ecde:	dd06      	ble.n	802ecee <__ieee754_log+0x6e>
 802ece0:	4602      	mov	r2, r0
 802ece2:	460b      	mov	r3, r1
 802ece4:	f7d1 fac4 	bl	8000270 <__adddf3>
 802ece8:	e7e1      	b.n	802ecae <__ieee754_log+0x2e>
 802ecea:	2300      	movs	r3, #0
 802ecec:	e7f5      	b.n	802ecda <__ieee754_log+0x5a>
 802ecee:	152c      	asrs	r4, r5, #20
 802ecf0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 802ecf4:	f3c5 0513 	ubfx	r5, r5, #0, #20
 802ecf8:	441c      	add	r4, r3
 802ecfa:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 802ecfe:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 802ed02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 802ed06:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 802ed0a:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 802ed0e:	ea42 0105 	orr.w	r1, r2, r5
 802ed12:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 802ed16:	2200      	movs	r2, #0
 802ed18:	4bb4      	ldr	r3, [pc, #720]	; (802efec <__ieee754_log+0x36c>)
 802ed1a:	f7d1 faa7 	bl	800026c <__aeabi_dsub>
 802ed1e:	1cab      	adds	r3, r5, #2
 802ed20:	f3c3 0313 	ubfx	r3, r3, #0, #20
 802ed24:	2b02      	cmp	r3, #2
 802ed26:	4682      	mov	sl, r0
 802ed28:	468b      	mov	fp, r1
 802ed2a:	f04f 0200 	mov.w	r2, #0
 802ed2e:	dc53      	bgt.n	802edd8 <__ieee754_log+0x158>
 802ed30:	2300      	movs	r3, #0
 802ed32:	f7d1 febb 	bl	8000aac <__aeabi_dcmpeq>
 802ed36:	b1d0      	cbz	r0, 802ed6e <__ieee754_log+0xee>
 802ed38:	2c00      	cmp	r4, #0
 802ed3a:	f000 8122 	beq.w	802ef82 <__ieee754_log+0x302>
 802ed3e:	4620      	mov	r0, r4
 802ed40:	f7d1 fbe2 	bl	8000508 <__aeabi_i2d>
 802ed44:	a390      	add	r3, pc, #576	; (adr r3, 802ef88 <__ieee754_log+0x308>)
 802ed46:	e9d3 2300 	ldrd	r2, r3, [r3]
 802ed4a:	4606      	mov	r6, r0
 802ed4c:	460f      	mov	r7, r1
 802ed4e:	f7d1 fc45 	bl	80005dc <__aeabi_dmul>
 802ed52:	a38f      	add	r3, pc, #572	; (adr r3, 802ef90 <__ieee754_log+0x310>)
 802ed54:	e9d3 2300 	ldrd	r2, r3, [r3]
 802ed58:	4604      	mov	r4, r0
 802ed5a:	460d      	mov	r5, r1
 802ed5c:	4630      	mov	r0, r6
 802ed5e:	4639      	mov	r1, r7
 802ed60:	f7d1 fc3c 	bl	80005dc <__aeabi_dmul>
 802ed64:	4602      	mov	r2, r0
 802ed66:	460b      	mov	r3, r1
 802ed68:	4620      	mov	r0, r4
 802ed6a:	4629      	mov	r1, r5
 802ed6c:	e7ba      	b.n	802ece4 <__ieee754_log+0x64>
 802ed6e:	a38a      	add	r3, pc, #552	; (adr r3, 802ef98 <__ieee754_log+0x318>)
 802ed70:	e9d3 2300 	ldrd	r2, r3, [r3]
 802ed74:	4650      	mov	r0, sl
 802ed76:	4659      	mov	r1, fp
 802ed78:	f7d1 fc30 	bl	80005dc <__aeabi_dmul>
 802ed7c:	4602      	mov	r2, r0
 802ed7e:	460b      	mov	r3, r1
 802ed80:	2000      	movs	r0, #0
 802ed82:	499b      	ldr	r1, [pc, #620]	; (802eff0 <__ieee754_log+0x370>)
 802ed84:	f7d1 fa72 	bl	800026c <__aeabi_dsub>
 802ed88:	4652      	mov	r2, sl
 802ed8a:	4606      	mov	r6, r0
 802ed8c:	460f      	mov	r7, r1
 802ed8e:	465b      	mov	r3, fp
 802ed90:	4650      	mov	r0, sl
 802ed92:	4659      	mov	r1, fp
 802ed94:	f7d1 fc22 	bl	80005dc <__aeabi_dmul>
 802ed98:	4602      	mov	r2, r0
 802ed9a:	460b      	mov	r3, r1
 802ed9c:	4630      	mov	r0, r6
 802ed9e:	4639      	mov	r1, r7
 802eda0:	f7d1 fc1c 	bl	80005dc <__aeabi_dmul>
 802eda4:	4606      	mov	r6, r0
 802eda6:	460f      	mov	r7, r1
 802eda8:	b914      	cbnz	r4, 802edb0 <__ieee754_log+0x130>
 802edaa:	4632      	mov	r2, r6
 802edac:	463b      	mov	r3, r7
 802edae:	e0a2      	b.n	802eef6 <__ieee754_log+0x276>
 802edb0:	4620      	mov	r0, r4
 802edb2:	f7d1 fba9 	bl	8000508 <__aeabi_i2d>
 802edb6:	a374      	add	r3, pc, #464	; (adr r3, 802ef88 <__ieee754_log+0x308>)
 802edb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 802edbc:	4680      	mov	r8, r0
 802edbe:	4689      	mov	r9, r1
 802edc0:	f7d1 fc0c 	bl	80005dc <__aeabi_dmul>
 802edc4:	a372      	add	r3, pc, #456	; (adr r3, 802ef90 <__ieee754_log+0x310>)
 802edc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 802edca:	4604      	mov	r4, r0
 802edcc:	460d      	mov	r5, r1
 802edce:	4640      	mov	r0, r8
 802edd0:	4649      	mov	r1, r9
 802edd2:	f7d1 fc03 	bl	80005dc <__aeabi_dmul>
 802edd6:	e0a7      	b.n	802ef28 <__ieee754_log+0x2a8>
 802edd8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 802eddc:	f7d1 fa48 	bl	8000270 <__adddf3>
 802ede0:	4602      	mov	r2, r0
 802ede2:	460b      	mov	r3, r1
 802ede4:	4650      	mov	r0, sl
 802ede6:	4659      	mov	r1, fp
 802ede8:	f7d1 fd22 	bl	8000830 <__aeabi_ddiv>
 802edec:	ec41 0b18 	vmov	d8, r0, r1
 802edf0:	4620      	mov	r0, r4
 802edf2:	f7d1 fb89 	bl	8000508 <__aeabi_i2d>
 802edf6:	ec53 2b18 	vmov	r2, r3, d8
 802edfa:	ec41 0b19 	vmov	d9, r0, r1
 802edfe:	ec51 0b18 	vmov	r0, r1, d8
 802ee02:	f7d1 fbeb 	bl	80005dc <__aeabi_dmul>
 802ee06:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 802ee0a:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 802ee0e:	9301      	str	r3, [sp, #4]
 802ee10:	4602      	mov	r2, r0
 802ee12:	460b      	mov	r3, r1
 802ee14:	4680      	mov	r8, r0
 802ee16:	4689      	mov	r9, r1
 802ee18:	f7d1 fbe0 	bl	80005dc <__aeabi_dmul>
 802ee1c:	a360      	add	r3, pc, #384	; (adr r3, 802efa0 <__ieee754_log+0x320>)
 802ee1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 802ee22:	4606      	mov	r6, r0
 802ee24:	460f      	mov	r7, r1
 802ee26:	f7d1 fbd9 	bl	80005dc <__aeabi_dmul>
 802ee2a:	a35f      	add	r3, pc, #380	; (adr r3, 802efa8 <__ieee754_log+0x328>)
 802ee2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 802ee30:	f7d1 fa1e 	bl	8000270 <__adddf3>
 802ee34:	4632      	mov	r2, r6
 802ee36:	463b      	mov	r3, r7
 802ee38:	f7d1 fbd0 	bl	80005dc <__aeabi_dmul>
 802ee3c:	a35c      	add	r3, pc, #368	; (adr r3, 802efb0 <__ieee754_log+0x330>)
 802ee3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 802ee42:	f7d1 fa15 	bl	8000270 <__adddf3>
 802ee46:	4632      	mov	r2, r6
 802ee48:	463b      	mov	r3, r7
 802ee4a:	f7d1 fbc7 	bl	80005dc <__aeabi_dmul>
 802ee4e:	a35a      	add	r3, pc, #360	; (adr r3, 802efb8 <__ieee754_log+0x338>)
 802ee50:	e9d3 2300 	ldrd	r2, r3, [r3]
 802ee54:	f7d1 fa0c 	bl	8000270 <__adddf3>
 802ee58:	4642      	mov	r2, r8
 802ee5a:	464b      	mov	r3, r9
 802ee5c:	f7d1 fbbe 	bl	80005dc <__aeabi_dmul>
 802ee60:	a357      	add	r3, pc, #348	; (adr r3, 802efc0 <__ieee754_log+0x340>)
 802ee62:	e9d3 2300 	ldrd	r2, r3, [r3]
 802ee66:	4680      	mov	r8, r0
 802ee68:	4689      	mov	r9, r1
 802ee6a:	4630      	mov	r0, r6
 802ee6c:	4639      	mov	r1, r7
 802ee6e:	f7d1 fbb5 	bl	80005dc <__aeabi_dmul>
 802ee72:	a355      	add	r3, pc, #340	; (adr r3, 802efc8 <__ieee754_log+0x348>)
 802ee74:	e9d3 2300 	ldrd	r2, r3, [r3]
 802ee78:	f7d1 f9fa 	bl	8000270 <__adddf3>
 802ee7c:	4632      	mov	r2, r6
 802ee7e:	463b      	mov	r3, r7
 802ee80:	f7d1 fbac 	bl	80005dc <__aeabi_dmul>
 802ee84:	a352      	add	r3, pc, #328	; (adr r3, 802efd0 <__ieee754_log+0x350>)
 802ee86:	e9d3 2300 	ldrd	r2, r3, [r3]
 802ee8a:	f7d1 f9f1 	bl	8000270 <__adddf3>
 802ee8e:	4632      	mov	r2, r6
 802ee90:	463b      	mov	r3, r7
 802ee92:	f7d1 fba3 	bl	80005dc <__aeabi_dmul>
 802ee96:	460b      	mov	r3, r1
 802ee98:	4602      	mov	r2, r0
 802ee9a:	4649      	mov	r1, r9
 802ee9c:	4640      	mov	r0, r8
 802ee9e:	f7d1 f9e7 	bl	8000270 <__adddf3>
 802eea2:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 802eea6:	9b01      	ldr	r3, [sp, #4]
 802eea8:	3551      	adds	r5, #81	; 0x51
 802eeaa:	431d      	orrs	r5, r3
 802eeac:	2d00      	cmp	r5, #0
 802eeae:	4680      	mov	r8, r0
 802eeb0:	4689      	mov	r9, r1
 802eeb2:	dd48      	ble.n	802ef46 <__ieee754_log+0x2c6>
 802eeb4:	4b4e      	ldr	r3, [pc, #312]	; (802eff0 <__ieee754_log+0x370>)
 802eeb6:	2200      	movs	r2, #0
 802eeb8:	4650      	mov	r0, sl
 802eeba:	4659      	mov	r1, fp
 802eebc:	f7d1 fb8e 	bl	80005dc <__aeabi_dmul>
 802eec0:	4652      	mov	r2, sl
 802eec2:	465b      	mov	r3, fp
 802eec4:	f7d1 fb8a 	bl	80005dc <__aeabi_dmul>
 802eec8:	4602      	mov	r2, r0
 802eeca:	460b      	mov	r3, r1
 802eecc:	4606      	mov	r6, r0
 802eece:	460f      	mov	r7, r1
 802eed0:	4640      	mov	r0, r8
 802eed2:	4649      	mov	r1, r9
 802eed4:	f7d1 f9cc 	bl	8000270 <__adddf3>
 802eed8:	ec53 2b18 	vmov	r2, r3, d8
 802eedc:	f7d1 fb7e 	bl	80005dc <__aeabi_dmul>
 802eee0:	4680      	mov	r8, r0
 802eee2:	4689      	mov	r9, r1
 802eee4:	b964      	cbnz	r4, 802ef00 <__ieee754_log+0x280>
 802eee6:	4602      	mov	r2, r0
 802eee8:	460b      	mov	r3, r1
 802eeea:	4630      	mov	r0, r6
 802eeec:	4639      	mov	r1, r7
 802eeee:	f7d1 f9bd 	bl	800026c <__aeabi_dsub>
 802eef2:	4602      	mov	r2, r0
 802eef4:	460b      	mov	r3, r1
 802eef6:	4650      	mov	r0, sl
 802eef8:	4659      	mov	r1, fp
 802eefa:	f7d1 f9b7 	bl	800026c <__aeabi_dsub>
 802eefe:	e6d6      	b.n	802ecae <__ieee754_log+0x2e>
 802ef00:	a321      	add	r3, pc, #132	; (adr r3, 802ef88 <__ieee754_log+0x308>)
 802ef02:	e9d3 2300 	ldrd	r2, r3, [r3]
 802ef06:	ec51 0b19 	vmov	r0, r1, d9
 802ef0a:	f7d1 fb67 	bl	80005dc <__aeabi_dmul>
 802ef0e:	a320      	add	r3, pc, #128	; (adr r3, 802ef90 <__ieee754_log+0x310>)
 802ef10:	e9d3 2300 	ldrd	r2, r3, [r3]
 802ef14:	4604      	mov	r4, r0
 802ef16:	460d      	mov	r5, r1
 802ef18:	ec51 0b19 	vmov	r0, r1, d9
 802ef1c:	f7d1 fb5e 	bl	80005dc <__aeabi_dmul>
 802ef20:	4642      	mov	r2, r8
 802ef22:	464b      	mov	r3, r9
 802ef24:	f7d1 f9a4 	bl	8000270 <__adddf3>
 802ef28:	4602      	mov	r2, r0
 802ef2a:	460b      	mov	r3, r1
 802ef2c:	4630      	mov	r0, r6
 802ef2e:	4639      	mov	r1, r7
 802ef30:	f7d1 f99c 	bl	800026c <__aeabi_dsub>
 802ef34:	4652      	mov	r2, sl
 802ef36:	465b      	mov	r3, fp
 802ef38:	f7d1 f998 	bl	800026c <__aeabi_dsub>
 802ef3c:	4602      	mov	r2, r0
 802ef3e:	460b      	mov	r3, r1
 802ef40:	4620      	mov	r0, r4
 802ef42:	4629      	mov	r1, r5
 802ef44:	e7d9      	b.n	802eefa <__ieee754_log+0x27a>
 802ef46:	4602      	mov	r2, r0
 802ef48:	460b      	mov	r3, r1
 802ef4a:	4650      	mov	r0, sl
 802ef4c:	4659      	mov	r1, fp
 802ef4e:	f7d1 f98d 	bl	800026c <__aeabi_dsub>
 802ef52:	ec53 2b18 	vmov	r2, r3, d8
 802ef56:	f7d1 fb41 	bl	80005dc <__aeabi_dmul>
 802ef5a:	4606      	mov	r6, r0
 802ef5c:	460f      	mov	r7, r1
 802ef5e:	2c00      	cmp	r4, #0
 802ef60:	f43f af23 	beq.w	802edaa <__ieee754_log+0x12a>
 802ef64:	a308      	add	r3, pc, #32	; (adr r3, 802ef88 <__ieee754_log+0x308>)
 802ef66:	e9d3 2300 	ldrd	r2, r3, [r3]
 802ef6a:	ec51 0b19 	vmov	r0, r1, d9
 802ef6e:	f7d1 fb35 	bl	80005dc <__aeabi_dmul>
 802ef72:	a307      	add	r3, pc, #28	; (adr r3, 802ef90 <__ieee754_log+0x310>)
 802ef74:	e9d3 2300 	ldrd	r2, r3, [r3]
 802ef78:	4604      	mov	r4, r0
 802ef7a:	460d      	mov	r5, r1
 802ef7c:	ec51 0b19 	vmov	r0, r1, d9
 802ef80:	e727      	b.n	802edd2 <__ieee754_log+0x152>
 802ef82:	ed9f 0b15 	vldr	d0, [pc, #84]	; 802efd8 <__ieee754_log+0x358>
 802ef86:	e694      	b.n	802ecb2 <__ieee754_log+0x32>
 802ef88:	fee00000 	.word	0xfee00000
 802ef8c:	3fe62e42 	.word	0x3fe62e42
 802ef90:	35793c76 	.word	0x35793c76
 802ef94:	3dea39ef 	.word	0x3dea39ef
 802ef98:	55555555 	.word	0x55555555
 802ef9c:	3fd55555 	.word	0x3fd55555
 802efa0:	df3e5244 	.word	0xdf3e5244
 802efa4:	3fc2f112 	.word	0x3fc2f112
 802efa8:	96cb03de 	.word	0x96cb03de
 802efac:	3fc74664 	.word	0x3fc74664
 802efb0:	94229359 	.word	0x94229359
 802efb4:	3fd24924 	.word	0x3fd24924
 802efb8:	55555593 	.word	0x55555593
 802efbc:	3fe55555 	.word	0x3fe55555
 802efc0:	d078c69f 	.word	0xd078c69f
 802efc4:	3fc39a09 	.word	0x3fc39a09
 802efc8:	1d8e78af 	.word	0x1d8e78af
 802efcc:	3fcc71c5 	.word	0x3fcc71c5
 802efd0:	9997fa04 	.word	0x9997fa04
 802efd4:	3fd99999 	.word	0x3fd99999
	...
 802efe0:	c3500000 	.word	0xc3500000
 802efe4:	43500000 	.word	0x43500000
 802efe8:	7fefffff 	.word	0x7fefffff
 802efec:	3ff00000 	.word	0x3ff00000
 802eff0:	3fe00000 	.word	0x3fe00000

0802eff4 <__ieee754_sqrt>:
 802eff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802eff8:	ec55 4b10 	vmov	r4, r5, d0
 802effc:	4e56      	ldr	r6, [pc, #344]	; (802f158 <__ieee754_sqrt+0x164>)
 802effe:	43ae      	bics	r6, r5
 802f000:	ee10 0a10 	vmov	r0, s0
 802f004:	ee10 3a10 	vmov	r3, s0
 802f008:	4629      	mov	r1, r5
 802f00a:	462a      	mov	r2, r5
 802f00c:	d110      	bne.n	802f030 <__ieee754_sqrt+0x3c>
 802f00e:	ee10 2a10 	vmov	r2, s0
 802f012:	462b      	mov	r3, r5
 802f014:	f7d1 fae2 	bl	80005dc <__aeabi_dmul>
 802f018:	4602      	mov	r2, r0
 802f01a:	460b      	mov	r3, r1
 802f01c:	4620      	mov	r0, r4
 802f01e:	4629      	mov	r1, r5
 802f020:	f7d1 f926 	bl	8000270 <__adddf3>
 802f024:	4604      	mov	r4, r0
 802f026:	460d      	mov	r5, r1
 802f028:	ec45 4b10 	vmov	d0, r4, r5
 802f02c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802f030:	2d00      	cmp	r5, #0
 802f032:	dc10      	bgt.n	802f056 <__ieee754_sqrt+0x62>
 802f034:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 802f038:	4330      	orrs	r0, r6
 802f03a:	d0f5      	beq.n	802f028 <__ieee754_sqrt+0x34>
 802f03c:	b15d      	cbz	r5, 802f056 <__ieee754_sqrt+0x62>
 802f03e:	ee10 2a10 	vmov	r2, s0
 802f042:	462b      	mov	r3, r5
 802f044:	ee10 0a10 	vmov	r0, s0
 802f048:	f7d1 f910 	bl	800026c <__aeabi_dsub>
 802f04c:	4602      	mov	r2, r0
 802f04e:	460b      	mov	r3, r1
 802f050:	f7d1 fbee 	bl	8000830 <__aeabi_ddiv>
 802f054:	e7e6      	b.n	802f024 <__ieee754_sqrt+0x30>
 802f056:	1509      	asrs	r1, r1, #20
 802f058:	d076      	beq.n	802f148 <__ieee754_sqrt+0x154>
 802f05a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 802f05e:	07ce      	lsls	r6, r1, #31
 802f060:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 802f064:	bf5e      	ittt	pl
 802f066:	0fda      	lsrpl	r2, r3, #31
 802f068:	005b      	lslpl	r3, r3, #1
 802f06a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 802f06e:	0fda      	lsrs	r2, r3, #31
 802f070:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 802f074:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 802f078:	2000      	movs	r0, #0
 802f07a:	106d      	asrs	r5, r5, #1
 802f07c:	005b      	lsls	r3, r3, #1
 802f07e:	f04f 0e16 	mov.w	lr, #22
 802f082:	4684      	mov	ip, r0
 802f084:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 802f088:	eb0c 0401 	add.w	r4, ip, r1
 802f08c:	4294      	cmp	r4, r2
 802f08e:	bfde      	ittt	le
 802f090:	1b12      	suble	r2, r2, r4
 802f092:	eb04 0c01 	addle.w	ip, r4, r1
 802f096:	1840      	addle	r0, r0, r1
 802f098:	0052      	lsls	r2, r2, #1
 802f09a:	f1be 0e01 	subs.w	lr, lr, #1
 802f09e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 802f0a2:	ea4f 0151 	mov.w	r1, r1, lsr #1
 802f0a6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 802f0aa:	d1ed      	bne.n	802f088 <__ieee754_sqrt+0x94>
 802f0ac:	4671      	mov	r1, lr
 802f0ae:	2720      	movs	r7, #32
 802f0b0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 802f0b4:	4562      	cmp	r2, ip
 802f0b6:	eb04 060e 	add.w	r6, r4, lr
 802f0ba:	dc02      	bgt.n	802f0c2 <__ieee754_sqrt+0xce>
 802f0bc:	d113      	bne.n	802f0e6 <__ieee754_sqrt+0xf2>
 802f0be:	429e      	cmp	r6, r3
 802f0c0:	d811      	bhi.n	802f0e6 <__ieee754_sqrt+0xf2>
 802f0c2:	2e00      	cmp	r6, #0
 802f0c4:	eb06 0e04 	add.w	lr, r6, r4
 802f0c8:	da43      	bge.n	802f152 <__ieee754_sqrt+0x15e>
 802f0ca:	f1be 0f00 	cmp.w	lr, #0
 802f0ce:	db40      	blt.n	802f152 <__ieee754_sqrt+0x15e>
 802f0d0:	f10c 0801 	add.w	r8, ip, #1
 802f0d4:	eba2 020c 	sub.w	r2, r2, ip
 802f0d8:	429e      	cmp	r6, r3
 802f0da:	bf88      	it	hi
 802f0dc:	f102 32ff 	addhi.w	r2, r2, #4294967295
 802f0e0:	1b9b      	subs	r3, r3, r6
 802f0e2:	4421      	add	r1, r4
 802f0e4:	46c4      	mov	ip, r8
 802f0e6:	0052      	lsls	r2, r2, #1
 802f0e8:	3f01      	subs	r7, #1
 802f0ea:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 802f0ee:	ea4f 0454 	mov.w	r4, r4, lsr #1
 802f0f2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 802f0f6:	d1dd      	bne.n	802f0b4 <__ieee754_sqrt+0xc0>
 802f0f8:	4313      	orrs	r3, r2
 802f0fa:	d006      	beq.n	802f10a <__ieee754_sqrt+0x116>
 802f0fc:	1c4c      	adds	r4, r1, #1
 802f0fe:	bf13      	iteet	ne
 802f100:	3101      	addne	r1, #1
 802f102:	3001      	addeq	r0, #1
 802f104:	4639      	moveq	r1, r7
 802f106:	f021 0101 	bicne.w	r1, r1, #1
 802f10a:	1043      	asrs	r3, r0, #1
 802f10c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 802f110:	0849      	lsrs	r1, r1, #1
 802f112:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 802f116:	07c2      	lsls	r2, r0, #31
 802f118:	bf48      	it	mi
 802f11a:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 802f11e:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 802f122:	460c      	mov	r4, r1
 802f124:	463d      	mov	r5, r7
 802f126:	e77f      	b.n	802f028 <__ieee754_sqrt+0x34>
 802f128:	0ada      	lsrs	r2, r3, #11
 802f12a:	3815      	subs	r0, #21
 802f12c:	055b      	lsls	r3, r3, #21
 802f12e:	2a00      	cmp	r2, #0
 802f130:	d0fa      	beq.n	802f128 <__ieee754_sqrt+0x134>
 802f132:	02d7      	lsls	r7, r2, #11
 802f134:	d50a      	bpl.n	802f14c <__ieee754_sqrt+0x158>
 802f136:	f1c1 0420 	rsb	r4, r1, #32
 802f13a:	fa23 f404 	lsr.w	r4, r3, r4
 802f13e:	1e4d      	subs	r5, r1, #1
 802f140:	408b      	lsls	r3, r1
 802f142:	4322      	orrs	r2, r4
 802f144:	1b41      	subs	r1, r0, r5
 802f146:	e788      	b.n	802f05a <__ieee754_sqrt+0x66>
 802f148:	4608      	mov	r0, r1
 802f14a:	e7f0      	b.n	802f12e <__ieee754_sqrt+0x13a>
 802f14c:	0052      	lsls	r2, r2, #1
 802f14e:	3101      	adds	r1, #1
 802f150:	e7ef      	b.n	802f132 <__ieee754_sqrt+0x13e>
 802f152:	46e0      	mov	r8, ip
 802f154:	e7be      	b.n	802f0d4 <__ieee754_sqrt+0xe0>
 802f156:	bf00      	nop
 802f158:	7ff00000 	.word	0x7ff00000

0802f15c <finite>:
 802f15c:	b082      	sub	sp, #8
 802f15e:	ed8d 0b00 	vstr	d0, [sp]
 802f162:	9801      	ldr	r0, [sp, #4]
 802f164:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 802f168:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 802f16c:	0fc0      	lsrs	r0, r0, #31
 802f16e:	b002      	add	sp, #8
 802f170:	4770      	bx	lr
 802f172:	0000      	movs	r0, r0
 802f174:	0000      	movs	r0, r0
	...

0802f178 <nan>:
 802f178:	ed9f 0b01 	vldr	d0, [pc, #4]	; 802f180 <nan+0x8>
 802f17c:	4770      	bx	lr
 802f17e:	bf00      	nop
 802f180:	00000000 	.word	0x00000000
 802f184:	7ff80000 	.word	0x7ff80000

0802f188 <_init>:
 802f188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802f18a:	bf00      	nop
 802f18c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802f18e:	bc08      	pop	{r3}
 802f190:	469e      	mov	lr, r3
 802f192:	4770      	bx	lr

0802f194 <_fini>:
 802f194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802f196:	bf00      	nop
 802f198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802f19a:	bc08      	pop	{r3}
 802f19c:	469e      	mov	lr, r3
 802f19e:	4770      	bx	lr
