
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Wed Nov 15 01:18:41 2023
| Design       : top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                                                                    
*******************************************************************************************************************************************************************************************************************************************************************
                                                                                                                                                       Clock   Non-clock                                                                                           
 Clock                                                                                               Period       Waveform       Type                  Loads       Loads  Sources                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                                                             20.000       {0 10}         Declared                  0           8  {sys_clk}                                                                                
   ddrphy_clkin                                                                                      10.000       {0 5}          Generated (sys_clk)    4529           0  {u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV}                                                
   ioclk0                                                                                            2.500        {0 1.25}       Generated (sys_clk)      11           0  {u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT}                                              
   ioclk1                                                                                            2.500        {0 1.25}       Generated (sys_clk)      27           1  {u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT}                                              
   ioclk2                                                                                            2.500        {0 1.25}       Generated (sys_clk)       2           0  {u_ddr3_ip/I_GTP_IOCLKBUF_2/gopclkgate/OUT}                                              
   ioclk_gate_clk                                                                                    10.000       {0 5}          Generated (sys_clk)       1           0  {u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT}                                             
   clk_10                                                                                            100.000      {0 50}         Generated (sys_clk)     237           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT0}                                                      
   clk_74                                                                                            13.333       {0 6.666}      Generated (sys_clk)     112           1  {u_pll_clk/u_pll_e3/goppll/CLKOUT2}                                                      
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred                                                       20.000       {0 10}         Generated (sys_clk)      78           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT1}                                                      
 cam_pclk                                                                                            11.900       {0 5.95}       Declared                288           0  {cam_pclk}                                                                               
 cam2_pclk                                                                                           11.900       {0 5.95}       Declared                  0           0  {cam2_pclk}                                                                              
 eth_rxc                                                                                             8.000        {0 4}          Declared                  0           1  {eth_rxc}                                                                                
   eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred  8.000        {0 4}          Generated (eth_rxc)     938           2  {eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0} 
 pixclk_in                                                                                           6.700        {0 3.35}       Declared                178           0  {pixclk_in}                                                                              
===================================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 clk_10                        asynchronous               clk_10                                    
 clk_74                        asynchronous               clk_74                                    
 cam_pclk                      asynchronous               cam_pclk                                  
 cam2_pclk                     asynchronous               cam2_pclk                                 
 pixclk_in                     asynchronous               pixclk_in                                 
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 eth_rxc                       asynchronous               eth_rxc                                   
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 cam_pclk                    84.034 MHz     157.208 MHz         11.900          6.361          5.539
 pixclk_in                  149.254 MHz     189.753 MHz          6.700          5.270          1.430
 ddrphy_clkin               100.000 MHz     130.976 MHz         10.000          7.635          2.365
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 clk_10                      10.000 MHz     196.464 MHz        100.000          5.090         94.910
 clk_74                      75.000 MHz     104.600 MHz         13.333          9.560          3.773
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                            125.000 MHz     158.529 MHz          8.000          6.308          1.692
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk               cam_pclk                     5.539       0.000              0           1060
 pixclk_in              pixclk_in                    1.430       0.000              0            676
 ddrphy_clkin           ddrphy_clkin                 2.365       0.000              0          16832
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 clk_10                 clk_10                      94.910       0.000              0           1097
 clk_74                 clk_74                       3.773       0.000              0            483
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.692       0.000              0           3303
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk               cam_pclk                     0.189       0.000              0           1060
 pixclk_in              pixclk_in                    0.196       0.000              0            676
 ddrphy_clkin           ddrphy_clkin                 0.171       0.000              0          16832
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 clk_10                 clk_10                       0.195       0.000              0           1097
 clk_74                 clk_74                       0.357       0.000              0            483
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.313       0.000              0           3303
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ddrphy_clkin           ddrphy_clkin                 3.712       0.000              0           2321
 clk_10                 clk_10                      95.955       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ddrphy_clkin           ddrphy_clkin                 0.419       0.000              0           2321
 clk_10                 clk_10                       1.871       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk                                            5.052       0.000              0            288
 pixclk_in                                           2.452       0.000              0            178
 ddrphy_clkin                                        3.100       0.000              0           4529
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 clk_10                                             49.102       0.000              0            237
 clk_74                                              5.768       0.000              0            112
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.483       0.000              0            938
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk               cam_pclk                     7.304       0.000              0           1060
 pixclk_in              pixclk_in                    2.874       0.000              0            676
 ddrphy_clkin           ddrphy_clkin                 4.474       0.000              0          16832
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 clk_10                 clk_10                      96.366       0.000              0           1097
 clk_74                 clk_74                       6.556       0.000              0            483
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     3.439       0.000              0           3303
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk               cam_pclk                     0.105       0.000              0           1060
 pixclk_in              pixclk_in                    0.109       0.000              0            676
 ddrphy_clkin           ddrphy_clkin                 0.100       0.000              0          16832
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 clk_10                 clk_10                       0.139       0.000              0           1097
 clk_74                 clk_74                       0.271       0.000              0            483
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.252       0.000              0           3303
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ddrphy_clkin           ddrphy_clkin                 5.410       0.000              0           2321
 clk_10                 clk_10                      97.034       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ddrphy_clkin           ddrphy_clkin                 0.264       0.000              0           2321
 clk_10                 clk_10                       1.339       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk                                            5.232       0.000              0            288
 pixclk_in                                           2.632       0.000              0            178
 ddrphy_clkin                                        3.480       0.000              0           4529
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 clk_10                                             49.282       0.000              0            237
 clk_74                                              5.948       0.000              0            112
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.787       0.000              0            938
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_2/vin_x[2]/opit_0_A2Q21/CLK
Endpoint    : u_2/vout_y[29]/opit_0_A2Q21/CE
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.936 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.521         ntclkbufg_2      
 CLMA_94_92/CLK                                                            r       u_2/vin_x[2]/opit_0_A2Q21/CLK

 CLMA_94_92/Q1                     tco                   0.291       5.812 r       u_2/vin_x[2]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.574       6.386         u_2/vin_x [2]    
 CLMA_90_109/Y0                    td                    0.478       6.864 r       u_2/N32_mux5_5/gateop_perm/Z
                                   net (fanout=1)        0.690       7.554         u_2/_N85011      
 CLMA_94_100/Y2                    td                    0.210       7.764 r       u_2/N32_mux6/gateop_perm/Z
                                   net (fanout=1)        0.254       8.018         u_2/_N2366       
 CLMA_94_100/Y3                    td                    0.210       8.228 r       u_2/N32_mux10/gateop_perm/Z
                                   net (fanout=15)       0.558       8.786         u_2/N32          
 CLMA_90_108/Y2                    td                    0.210       8.996 r       u_2/N125_2/gateop_perm/Z
                                   net (fanout=2)        0.583       9.579         u_2/N125         
 CLMA_90_76/CECO                   td                    0.184       9.763 r       u_2/vout_y[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.763         ntR1469          
 CLMA_90_80/CECO                   td                    0.184       9.947 r       u_2/vout_y[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.947         ntR1468          
 CLMA_90_84/CECO                   td                    0.184      10.131 r       u_2/vout_y[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.131         ntR1467          
 CLMA_90_88/CECO                   td                    0.184      10.315 r       u_2/vout_y[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.315         ntR1466          
 CLMA_90_92/CECO                   td                    0.184      10.499 r       u_2/vout_y[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.499         ntR1465          
 CLMA_90_96/CECO                   td                    0.184      10.683 r       u_2/vout_y[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.683         ntR1464          
 CLMA_90_100/CECO                  td                    0.184      10.867 r       u_2/vout_y[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.867         ntR1463          
 CLMA_90_104/CECI                                                          r       u_2/vout_y[29]/opit_0_A2Q21/CE

 Data arrival time                                                  10.867         Logic Levels: 11 
                                                                                   Logic: 2.687ns(50.262%), Route: 2.659ns(49.738%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cam_pclk (port)  
                                   net (fanout=1)        0.076      11.976         cam_pclk         
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      15.557         _N23             
 USCM_84_114/CLK_USCM              td                    0.000      15.557 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531      17.088         ntclkbufg_2      
 CLMA_90_104/CLK                                                           r       u_2/vout_y[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.729      16.406                          

 Data required time                                                 16.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.406                          
 Data arrival time                                                  10.867                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.539                          
====================================================================================================

====================================================================================================

Startpoint  : u_2/vin_x[2]/opit_0_A2Q21/CLK
Endpoint    : u_2/vout_y[31]/opit_0_A2Q21/CE
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.936 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.521         ntclkbufg_2      
 CLMA_94_92/CLK                                                            r       u_2/vin_x[2]/opit_0_A2Q21/CLK

 CLMA_94_92/Q1                     tco                   0.291       5.812 r       u_2/vin_x[2]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.574       6.386         u_2/vin_x [2]    
 CLMA_90_109/Y0                    td                    0.478       6.864 r       u_2/N32_mux5_5/gateop_perm/Z
                                   net (fanout=1)        0.690       7.554         u_2/_N85011      
 CLMA_94_100/Y2                    td                    0.210       7.764 r       u_2/N32_mux6/gateop_perm/Z
                                   net (fanout=1)        0.254       8.018         u_2/_N2366       
 CLMA_94_100/Y3                    td                    0.210       8.228 r       u_2/N32_mux10/gateop_perm/Z
                                   net (fanout=15)       0.558       8.786         u_2/N32          
 CLMA_90_108/Y2                    td                    0.210       8.996 r       u_2/N125_2/gateop_perm/Z
                                   net (fanout=2)        0.583       9.579         u_2/N125         
 CLMA_90_76/CECO                   td                    0.184       9.763 r       u_2/vout_y[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.763         ntR1469          
 CLMA_90_80/CECO                   td                    0.184       9.947 r       u_2/vout_y[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.947         ntR1468          
 CLMA_90_84/CECO                   td                    0.184      10.131 r       u_2/vout_y[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.131         ntR1467          
 CLMA_90_88/CECO                   td                    0.184      10.315 r       u_2/vout_y[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.315         ntR1466          
 CLMA_90_92/CECO                   td                    0.184      10.499 r       u_2/vout_y[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.499         ntR1465          
 CLMA_90_96/CECO                   td                    0.184      10.683 r       u_2/vout_y[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.683         ntR1464          
 CLMA_90_100/CECO                  td                    0.184      10.867 r       u_2/vout_y[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.867         ntR1463          
 CLMA_90_104/CECI                                                          r       u_2/vout_y[31]/opit_0_A2Q21/CE

 Data arrival time                                                  10.867         Logic Levels: 11 
                                                                                   Logic: 2.687ns(50.262%), Route: 2.659ns(49.738%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cam_pclk (port)  
                                   net (fanout=1)        0.076      11.976         cam_pclk         
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      15.557         _N23             
 USCM_84_114/CLK_USCM              td                    0.000      15.557 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531      17.088         ntclkbufg_2      
 CLMA_90_104/CLK                                                           r       u_2/vout_y[31]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.729      16.406                          

 Data required time                                                 16.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.406                          
 Data arrival time                                                  10.867                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.539                          
====================================================================================================

====================================================================================================

Startpoint  : u_2/vin_x[2]/opit_0_A2Q21/CLK
Endpoint    : u_2/vout_x[29]/opit_0_A2Q21/CE
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.936 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.521         ntclkbufg_2      
 CLMA_94_92/CLK                                                            r       u_2/vin_x[2]/opit_0_A2Q21/CLK

 CLMA_94_92/Q1                     tco                   0.291       5.812 r       u_2/vin_x[2]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.574       6.386         u_2/vin_x [2]    
 CLMA_90_109/Y0                    td                    0.478       6.864 r       u_2/N32_mux5_5/gateop_perm/Z
                                   net (fanout=1)        0.690       7.554         u_2/_N85011      
 CLMA_94_100/Y2                    td                    0.210       7.764 r       u_2/N32_mux6/gateop_perm/Z
                                   net (fanout=1)        0.254       8.018         u_2/_N2366       
 CLMA_94_100/Y3                    td                    0.210       8.228 r       u_2/N32_mux10/gateop_perm/Z
                                   net (fanout=15)       0.451       8.679         u_2/N32          
 CLMA_94_108/Y1                    td                    0.212       8.891 r       u_2/N108_5/gateop_perm/Z
                                   net (fanout=2)        0.598       9.489         u_2/N108         
 CLMA_90_77/CECO                   td                    0.184       9.673 r       u_2/vout_x[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.673         ntR1462          
 CLMA_90_81/CECO                   td                    0.184       9.857 r       u_2/vout_x[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.857         ntR1461          
 CLMA_90_85/CECO                   td                    0.184      10.041 r       u_2/vout_x[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.041         ntR1460          
 CLMA_90_89/CECO                   td                    0.184      10.225 r       u_2/vout_x[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.225         ntR1459          
 CLMA_90_93/CECO                   td                    0.184      10.409 r       u_2/vout_x[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.409         ntR1458          
 CLMA_90_97/CECO                   td                    0.184      10.593 r       u_2/vout_x[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.593         ntR1457          
 CLMA_90_101/CECO                  td                    0.184      10.777 r       u_2/vout_x[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.777         ntR1456          
 CLMA_90_105/CECI                                                          r       u_2/vout_x[29]/opit_0_A2Q21/CE

 Data arrival time                                                  10.777         Logic Levels: 11 
                                                                                   Logic: 2.689ns(51.161%), Route: 2.567ns(48.839%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cam_pclk (port)  
                                   net (fanout=1)        0.076      11.976         cam_pclk         
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      15.557         _N23             
 USCM_84_114/CLK_USCM              td                    0.000      15.557 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531      17.088         ntclkbufg_2      
 CLMA_90_105/CLK                                                           r       u_2/vout_x[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.729      16.406                          

 Data required time                                                 16.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.406                          
 Data arrival time                                                  10.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.629                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/L0
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.657         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.657 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531       5.188         ntclkbufg_2      
 CLMS_98_105/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q/CLK

 CLMS_98_105/Q3                    tco                   0.221       5.409 f       u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q/Q
                                   net (fanout=5)        0.088       5.497         u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt [0]
 CLMS_98_105/B0                                                            f       u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.497         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.936 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.521         ntclkbufg_2      
 CLMS_98_105/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.080       5.308                          

 Data required time                                                  5.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.308                          
 Data arrival time                                                   5.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.189                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/L0
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.657         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.657 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531       5.188         ntclkbufg_2      
 CLMS_94_105/CLK                                                           r       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_94_105/Q2                    tco                   0.224       5.412 f       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.087       5.499         u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt [0]
 CLMS_94_105/D0                                                            f       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.499         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.936 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.521         ntclkbufg_2      
 CLMS_94_105/CLK                                                           r       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.079       5.309                          

 Data required time                                                  5.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.309                          
 Data arrival time                                                   5.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.190                          
====================================================================================================

====================================================================================================

Startpoint  : u_VSDMA0/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : u_VSDMA0/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L0
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.657         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.657 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531       5.188         ntclkbufg_2      
 CLMA_78_212/CLK                                                           r       u_VSDMA0/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_78_212/Q3                    tco                   0.221       5.409 f       u_VSDMA0/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.094       5.503         u_VSDMA0/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wfull
 CLMA_78_212/B0                                                            f       u_VSDMA0/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.503         Logic Levels: 0  
                                                                                   Logic: 0.221ns(70.159%), Route: 0.094ns(29.841%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       3.936 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.521         ntclkbufg_2      
 CLMA_78_212/CLK                                                           r       u_VSDMA0/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.080       5.308                          

 Data required time                                                  5.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.308                          
 Data arrival time                                                   5.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_960_540/vin_x[6]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_960_540/vout_y[29]/opit_0_A2Q21/CE
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       5.523         ntclkbufg_4      
 CLMA_122_180/CLK                                                          r       u_video_scale_960_540/vin_x[6]/opit_0_A2Q21/CLK

 CLMA_122_180/Q0                   tco                   0.289       5.812 r       u_video_scale_960_540/vin_x[6]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.403       6.215         u_video_scale_960_540/vin_x [5]
 CLMA_126_184/Y3                   td                    0.459       6.674 r       u_video_scale_960_540/N32_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.264       6.938         u_video_scale_960_540/_N84941
 CLMA_122_184/Y3                   td                    0.210       7.148 r       u_video_scale_960_540/N32_mux7/gateop_perm/Z
                                   net (fanout=1)        0.123       7.271         u_video_scale_960_540/_N2392
 CLMS_122_185/Y3                   td                    0.210       7.481 r       u_video_scale_960_540/N32_mux11/gateop_perm/Z
                                   net (fanout=16)       0.556       8.037         u_video_scale_960_540/N32
 CLMA_114_176/Y1                   td                    0.212       8.249 r       u_video_scale_960_540/N125_2/gateop_perm/Z
                                   net (fanout=4)        0.609       8.858         u_video_scale_960_540/N125
 CLMA_114_192/CECO                 td                    0.184       9.042 r       u_video_scale_960_540/vout_y[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.042         ntR1692          
 CLMA_114_196/CECO                 td                    0.184       9.226 r       u_video_scale_960_540/vout_y[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.226         ntR1691          
 CLMA_114_200/CECO                 td                    0.184       9.410 r       u_video_scale_960_540/vout_y[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.410         ntR1690          
 CLMA_114_204/CECO                 td                    0.184       9.594 r       u_video_scale_960_540/vout_y[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.594         ntR1689          
 CLMA_114_208/CECO                 td                    0.184       9.778 r       u_video_scale_960_540/vout_y[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.778         ntR1688          
 CLMA_114_212/CECI                                                         r       u_video_scale_960_540/vout_y[29]/opit_0_A2Q21/CE

 Data arrival time                                                   9.778         Logic Levels: 9  
                                                                                   Logic: 2.300ns(54.054%), Route: 1.955ns(45.946%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.700       6.700 r                        
 AA12                                                    0.000       6.700 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.778         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       7.825 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.825         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.873 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.359         _N25             
 USCM_84_110/CLK_USCM              td                    0.000      10.359 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531      11.890         ntclkbufg_4      
 CLMA_114_212/CLK                                                          r       u_video_scale_960_540/vout_y[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297      12.187                          
 clock uncertainty                                      -0.250      11.937                          

 Setup time                                             -0.729      11.208                          

 Data required time                                                 11.208                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.208                          
 Data arrival time                                                   9.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.430                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_960_540/vin_x[6]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_960_540/vout_y[31]/opit_0_A2Q21/CE
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       5.523         ntclkbufg_4      
 CLMA_122_180/CLK                                                          r       u_video_scale_960_540/vin_x[6]/opit_0_A2Q21/CLK

 CLMA_122_180/Q0                   tco                   0.289       5.812 r       u_video_scale_960_540/vin_x[6]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.403       6.215         u_video_scale_960_540/vin_x [5]
 CLMA_126_184/Y3                   td                    0.459       6.674 r       u_video_scale_960_540/N32_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.264       6.938         u_video_scale_960_540/_N84941
 CLMA_122_184/Y3                   td                    0.210       7.148 r       u_video_scale_960_540/N32_mux7/gateop_perm/Z
                                   net (fanout=1)        0.123       7.271         u_video_scale_960_540/_N2392
 CLMS_122_185/Y3                   td                    0.210       7.481 r       u_video_scale_960_540/N32_mux11/gateop_perm/Z
                                   net (fanout=16)       0.556       8.037         u_video_scale_960_540/N32
 CLMA_114_176/Y1                   td                    0.212       8.249 r       u_video_scale_960_540/N125_2/gateop_perm/Z
                                   net (fanout=4)        0.609       8.858         u_video_scale_960_540/N125
 CLMA_114_192/CECO                 td                    0.184       9.042 r       u_video_scale_960_540/vout_y[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.042         ntR1692          
 CLMA_114_196/CECO                 td                    0.184       9.226 r       u_video_scale_960_540/vout_y[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.226         ntR1691          
 CLMA_114_200/CECO                 td                    0.184       9.410 r       u_video_scale_960_540/vout_y[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.410         ntR1690          
 CLMA_114_204/CECO                 td                    0.184       9.594 r       u_video_scale_960_540/vout_y[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.594         ntR1689          
 CLMA_114_208/CECO                 td                    0.184       9.778 r       u_video_scale_960_540/vout_y[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.778         ntR1688          
 CLMA_114_212/CECI                                                         r       u_video_scale_960_540/vout_y[31]/opit_0_A2Q21/CE

 Data arrival time                                                   9.778         Logic Levels: 9  
                                                                                   Logic: 2.300ns(54.054%), Route: 1.955ns(45.946%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.700       6.700 r                        
 AA12                                                    0.000       6.700 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.778         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       7.825 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.825         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.873 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.359         _N25             
 USCM_84_110/CLK_USCM              td                    0.000      10.359 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531      11.890         ntclkbufg_4      
 CLMA_114_212/CLK                                                          r       u_video_scale_960_540/vout_y[31]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297      12.187                          
 clock uncertainty                                      -0.250      11.937                          

 Setup time                                             -0.729      11.208                          

 Data required time                                                 11.208                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.208                          
 Data arrival time                                                   9.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.430                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_960_540/vin_x[6]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_960_540/vout_x[29]/opit_0_A2Q21/CE
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       5.523         ntclkbufg_4      
 CLMA_122_180/CLK                                                          r       u_video_scale_960_540/vin_x[6]/opit_0_A2Q21/CLK

 CLMA_122_180/Q0                   tco                   0.289       5.812 r       u_video_scale_960_540/vin_x[6]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.403       6.215         u_video_scale_960_540/vin_x [5]
 CLMA_126_184/Y3                   td                    0.459       6.674 r       u_video_scale_960_540/N32_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.264       6.938         u_video_scale_960_540/_N84941
 CLMA_122_184/Y3                   td                    0.210       7.148 r       u_video_scale_960_540/N32_mux7/gateop_perm/Z
                                   net (fanout=1)        0.123       7.271         u_video_scale_960_540/_N2392
 CLMS_122_185/Y3                   td                    0.210       7.481 r       u_video_scale_960_540/N32_mux11/gateop_perm/Z
                                   net (fanout=16)       0.447       7.928         u_video_scale_960_540/N32
 CLMS_122_177/Y3                   td                    0.210       8.138 r       u_video_scale_960_540/N108_5/gateop_perm/Z
                                   net (fanout=4)        0.412       8.550         u_video_scale_960_540/N108
 CLMS_118_169/CECO                 td                    0.184       8.734 r       u_video_scale_960_540/vout_x[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.734         ntR1535          
 CLMS_118_173/CECO                 td                    0.184       8.918 r       u_video_scale_960_540/vout_x[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.918         ntR1534          
 CLMS_118_177/CECO                 td                    0.184       9.102 r       u_video_scale_960_540/vout_x[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.102         ntR1533          
 CLMS_118_181/CECO                 td                    0.184       9.286 r       u_video_scale_960_540/vout_x[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.286         ntR1532          
 CLMS_118_185/CECO                 td                    0.184       9.470 r       u_video_scale_960_540/vout_x[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.470         ntR1531          
 CLMS_118_193/CECO                 td                    0.184       9.654 r       u_video_scale_960_540/vout_x[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.654         ntR1530          
 CLMS_118_197/CECI                                                         r       u_video_scale_960_540/vout_x[29]/opit_0_A2Q21/CE

 Data arrival time                                                   9.654         Logic Levels: 10 
                                                                                   Logic: 2.482ns(60.082%), Route: 1.649ns(39.918%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.700       6.700 r                        
 AA12                                                    0.000       6.700 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.778         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       7.825 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.825         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.873 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.359         _N25             
 USCM_84_110/CLK_USCM              td                    0.000      10.359 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531      11.890         ntclkbufg_4      
 CLMS_118_197/CLK                                                          r       u_video_scale_960_540/vout_x[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297      12.187                          
 clock uncertainty                                      -0.250      11.937                          

 Setup time                                             -0.729      11.208                          

 Data required time                                                 11.208                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.208                          
 Data arrival time                                                   9.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.554                          
====================================================================================================

====================================================================================================

Startpoint  : u_VSDMA2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : u_VSDMA2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L0
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531       5.190         ntclkbufg_4      
 CLMA_90_232/CLK                                                           r       u_VSDMA2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_90_232/Q3                    tco                   0.221       5.411 f       u_VSDMA2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.095       5.506         u_VSDMA2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wfull
 CLMA_90_232/B0                                                            f       u_VSDMA2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.506         Logic Levels: 0  
                                                                                   Logic: 0.221ns(69.937%), Route: 0.095ns(30.063%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       5.523         ntclkbufg_4      
 CLMA_90_232/CLK                                                           r       u_VSDMA2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.200       5.390                          

 Hold time                                              -0.080       5.310                          

 Data required time                                                  5.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.310                          
 Data arrival time                                                   5.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_VSDMA3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : u_VSDMA3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L0
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531       5.190         ntclkbufg_4      
 CLMA_90_200/CLK                                                           r       u_VSDMA3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_90_200/Q2                    tco                   0.224       5.414 f       u_VSDMA3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.095       5.509         u_VSDMA3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wfull
 CLMA_90_200/D0                                                            f       u_VSDMA3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.509         Logic Levels: 0  
                                                                                   Logic: 0.224ns(70.219%), Route: 0.095ns(29.781%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       5.523         ntclkbufg_4      
 CLMA_90_200/CLK                                                           r       u_VSDMA3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.200       5.390                          

 Hold time                                              -0.079       5.311                          

 Data required time                                                  5.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.311                          
 Data arrival time                                                   5.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_960_540/vout_y[1]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_960_540/vout_y[1]/opit_0_A2Q21/I00
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531       5.190         ntclkbufg_4      
 CLMA_114_180/CLK                                                          r       u_video_scale_960_540/vout_y[1]/opit_0_A2Q21/CLK

 CLMA_114_180/Q0                   tco                   0.222       5.412 f       u_video_scale_960_540/vout_y[1]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.085       5.497         u_video_scale_960_540/vout_y [0]
 CLMA_114_180/A0                                                           f       u_video_scale_960_540/vout_y[1]/opit_0_A2Q21/I00

 Data arrival time                                                   5.497         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       5.523         ntclkbufg_4      
 CLMA_114_180/CLK                                                          r       u_video_scale_960_540/vout_y[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.200       5.390                          

 Hold time                                              -0.094       5.296                          

 Data required time                                                  5.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.296                          
 Data arrival time                                                   5.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_VSDMA3/u_vsdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_VSDMA3/u_vsdma_to_axi/axi_awaddr[27]/opit_0_inv_AQ_perm/CE
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.904
  Launch Clock Delay      :  10.482
  Clock Pessimism Removal :  0.542

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.585      10.482         ntclkbufg_0      
 CLMA_110_181/CLK                                                          r       u_VSDMA3/u_vsdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_181/Q3                   tco                   0.288      10.770 r       u_VSDMA3/u_vsdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.631      11.401         u_VSDMA3/u_vsdma_to_axi/wburst_len [2]
                                   td                    0.474      11.875 f       u_VSDMA3/u_vsdma_to_axi/N22_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.875         u_VSDMA3/u_vsdma_to_axi/N22_1.co [2]
 CLMA_102_168/COUT                 td                    0.058      11.933 r       u_VSDMA3/u_vsdma_to_axi/N22_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.933         u_VSDMA3/u_vsdma_to_axi/N22_1.co [4]
                                   td                    0.058      11.991 r       u_VSDMA3/u_vsdma_to_axi/N22_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.991         u_VSDMA3/u_vsdma_to_axi/N22_1.co [6]
 CLMA_102_172/Y2                   td                    0.271      12.262 r       u_VSDMA3/u_vsdma_to_axi/N22_1.fsub_7/gateop/Y
                                   net (fanout=1)        0.399      12.661         u_VSDMA3/u_vsdma_to_axi/M_AXI_AWLEN [7]
 CLMA_98_172/COUT                  td                    0.515      13.176 r       u_VSDMA3/u_vsdma_to_axi/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.176         u_VSDMA3/u_vsdma_to_axi/N91.co [6]
 CLMA_98_176/Y0                    td                    0.269      13.445 r       u_VSDMA3/u_vsdma_to_axi/N91.eq_4/gateop/Y
                                   net (fanout=1)        0.479      13.924         u_VSDMA3/u_vsdma_to_axi/N91
 CLMS_98_193/Y3                    td                    0.210      14.134 r       u_VSDMA3/u_vsdma_to_axi/N92/gateop_perm/Z
                                   net (fanout=3)        0.568      14.702         u_VSDMA3/u_vsdma_to_axi/M_AXI_WLAST
 CLMS_102_209/Y1                   td                    0.212      14.914 r       u_VSDMA3/u_vsdma_to_axi/wburst_len_req/opit_0_L5Q_perm/Z
                                   net (fanout=7)        1.168      16.082         u_VSDMA3/u_vsdma_to_axi/N52
 CLMA_114_148/CECO                 td                    0.184      16.266 r       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[10]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      16.266         ntR1590          
 CLMA_114_152/CECO                 td                    0.184      16.450 r       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[14]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      16.450         ntR1589          
 CLMA_114_156/CECO                 td                    0.184      16.634 r       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[18]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      16.634         ntR1588          
 CLMA_114_160/CECO                 td                    0.184      16.818 r       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[22]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      16.818         ntR1587          
 CLMA_114_164/CECO                 td                    0.184      17.002 r       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[26]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000      17.002         ntR1586          
 CLMA_114_168/CECI                                                         r       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[27]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  17.002         Logic Levels: 11 
                                                                                   Logic: 3.275ns(50.230%), Route: 3.245ns(49.770%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      11.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096      12.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000      13.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      14.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      15.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.221 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.373         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000      18.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.531      19.904         ntclkbufg_0      
 CLMA_114_168/CLK                                                          r       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.542      20.446                          
 clock uncertainty                                      -0.350      20.096                          

 Setup time                                             -0.729      19.367                          

 Data required time                                                 19.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.367                          
 Data arrival time                                                  17.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_VSDMA3/u_vsdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_VSDMA3/u_vsdma_to_axi/axi_awaddr[24]/opit_0_inv_A2Q21/CE
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.904
  Launch Clock Delay      :  10.482
  Clock Pessimism Removal :  0.542

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.585      10.482         ntclkbufg_0      
 CLMA_110_181/CLK                                                          r       u_VSDMA3/u_vsdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_181/Q3                   tco                   0.288      10.770 r       u_VSDMA3/u_vsdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.631      11.401         u_VSDMA3/u_vsdma_to_axi/wburst_len [2]
                                   td                    0.474      11.875 f       u_VSDMA3/u_vsdma_to_axi/N22_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.875         u_VSDMA3/u_vsdma_to_axi/N22_1.co [2]
 CLMA_102_168/COUT                 td                    0.058      11.933 r       u_VSDMA3/u_vsdma_to_axi/N22_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.933         u_VSDMA3/u_vsdma_to_axi/N22_1.co [4]
                                   td                    0.058      11.991 r       u_VSDMA3/u_vsdma_to_axi/N22_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.991         u_VSDMA3/u_vsdma_to_axi/N22_1.co [6]
 CLMA_102_172/Y2                   td                    0.271      12.262 r       u_VSDMA3/u_vsdma_to_axi/N22_1.fsub_7/gateop/Y
                                   net (fanout=1)        0.399      12.661         u_VSDMA3/u_vsdma_to_axi/M_AXI_AWLEN [7]
 CLMA_98_172/COUT                  td                    0.515      13.176 r       u_VSDMA3/u_vsdma_to_axi/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.176         u_VSDMA3/u_vsdma_to_axi/N91.co [6]
 CLMA_98_176/Y0                    td                    0.269      13.445 r       u_VSDMA3/u_vsdma_to_axi/N91.eq_4/gateop/Y
                                   net (fanout=1)        0.479      13.924         u_VSDMA3/u_vsdma_to_axi/N91
 CLMS_98_193/Y3                    td                    0.210      14.134 r       u_VSDMA3/u_vsdma_to_axi/N92/gateop_perm/Z
                                   net (fanout=3)        0.568      14.702         u_VSDMA3/u_vsdma_to_axi/M_AXI_WLAST
 CLMS_102_209/Y1                   td                    0.212      14.914 r       u_VSDMA3/u_vsdma_to_axi/wburst_len_req/opit_0_L5Q_perm/Z
                                   net (fanout=7)        1.168      16.082         u_VSDMA3/u_vsdma_to_axi/N52
 CLMA_114_148/CECO                 td                    0.184      16.266 r       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[10]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      16.266         ntR1590          
 CLMA_114_152/CECO                 td                    0.184      16.450 r       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[14]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      16.450         ntR1589          
 CLMA_114_156/CECO                 td                    0.184      16.634 r       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[18]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      16.634         ntR1588          
 CLMA_114_160/CECO                 td                    0.184      16.818 r       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[22]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      16.818         ntR1587          
 CLMA_114_164/CECI                                                         r       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[24]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  16.818         Logic Levels: 10 
                                                                                   Logic: 3.091ns(48.785%), Route: 3.245ns(51.215%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      11.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096      12.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000      13.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      14.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      15.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.221 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.373         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000      18.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.531      19.904         ntclkbufg_0      
 CLMA_114_164/CLK                                                          r       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[24]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.542      20.446                          
 clock uncertainty                                      -0.350      20.096                          

 Setup time                                             -0.729      19.367                          

 Data required time                                                 19.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.367                          
 Data arrival time                                                  16.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_VSDMA3/u_vsdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_VSDMA3/u_vsdma_to_axi/axi_awaddr[26]/opit_0_inv_A2Q21/CE
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.904
  Launch Clock Delay      :  10.482
  Clock Pessimism Removal :  0.542

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.585      10.482         ntclkbufg_0      
 CLMA_110_181/CLK                                                          r       u_VSDMA3/u_vsdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_181/Q3                   tco                   0.288      10.770 r       u_VSDMA3/u_vsdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.631      11.401         u_VSDMA3/u_vsdma_to_axi/wburst_len [2]
                                   td                    0.474      11.875 f       u_VSDMA3/u_vsdma_to_axi/N22_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.875         u_VSDMA3/u_vsdma_to_axi/N22_1.co [2]
 CLMA_102_168/COUT                 td                    0.058      11.933 r       u_VSDMA3/u_vsdma_to_axi/N22_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.933         u_VSDMA3/u_vsdma_to_axi/N22_1.co [4]
                                   td                    0.058      11.991 r       u_VSDMA3/u_vsdma_to_axi/N22_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.991         u_VSDMA3/u_vsdma_to_axi/N22_1.co [6]
 CLMA_102_172/Y2                   td                    0.271      12.262 r       u_VSDMA3/u_vsdma_to_axi/N22_1.fsub_7/gateop/Y
                                   net (fanout=1)        0.399      12.661         u_VSDMA3/u_vsdma_to_axi/M_AXI_AWLEN [7]
 CLMA_98_172/COUT                  td                    0.515      13.176 r       u_VSDMA3/u_vsdma_to_axi/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.176         u_VSDMA3/u_vsdma_to_axi/N91.co [6]
 CLMA_98_176/Y0                    td                    0.269      13.445 r       u_VSDMA3/u_vsdma_to_axi/N91.eq_4/gateop/Y
                                   net (fanout=1)        0.479      13.924         u_VSDMA3/u_vsdma_to_axi/N91
 CLMS_98_193/Y3                    td                    0.210      14.134 r       u_VSDMA3/u_vsdma_to_axi/N92/gateop_perm/Z
                                   net (fanout=3)        0.568      14.702         u_VSDMA3/u_vsdma_to_axi/M_AXI_WLAST
 CLMS_102_209/Y1                   td                    0.212      14.914 r       u_VSDMA3/u_vsdma_to_axi/wburst_len_req/opit_0_L5Q_perm/Z
                                   net (fanout=7)        1.168      16.082         u_VSDMA3/u_vsdma_to_axi/N52
 CLMA_114_148/CECO                 td                    0.184      16.266 r       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[10]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      16.266         ntR1590          
 CLMA_114_152/CECO                 td                    0.184      16.450 r       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[14]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      16.450         ntR1589          
 CLMA_114_156/CECO                 td                    0.184      16.634 r       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[18]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      16.634         ntR1588          
 CLMA_114_160/CECO                 td                    0.184      16.818 r       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[22]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      16.818         ntR1587          
 CLMA_114_164/CECI                                                         r       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[26]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  16.818         Logic Levels: 10 
                                                                                   Logic: 3.091ns(48.785%), Route: 3.245ns(51.215%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      11.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096      12.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000      13.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      14.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      15.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.221 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.373         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000      18.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.531      19.904         ntclkbufg_0      
 CLMA_114_164/CLK                                                          r       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[26]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.542      20.446                          
 clock uncertainty                                      -0.350      20.096                          

 Setup time                                             -0.729      19.367                          

 Data required time                                                 19.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.367                          
 Data arrival time                                                  16.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[6]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.605
  Launch Clock Delay      :  10.025
  Clock Pessimism Removal :  -0.551

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.221 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.373         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.652      10.025         ntclkbufg_0      
 CLMS_18_285/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_18_285/Q0                    tco                   0.222      10.247 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.084      10.331         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position [6]
 CLMA_18_284/A0                                                            f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[6]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  10.331         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.708      10.605         ntclkbufg_0      
 CLMA_18_284/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.551      10.054                          
 clock uncertainty                                       0.200      10.254                          

 Hold time                                              -0.094      10.160                          

 Data required time                                                 10.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.160                          
 Data arrival time                                                  10.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.171                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[28]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[28]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.482
  Launch Clock Delay      :  9.904
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.221 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.373         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.531       9.904         ntclkbufg_0      
 CLMA_58_233/CLK                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[28]/opit_0_inv/CLK

 CLMA_58_233/Q1                    tco                   0.224      10.128 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[28]/opit_0_inv/Q
                                   net (fanout=1)        0.084      10.212         u_ddr3_ip/dfi_wrdata [28]
 CLMA_58_232/C0                                                            f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[28]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  10.212         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.585      10.482         ntclkbufg_0      
 CLMA_58_232/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[28]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.549       9.933                          
 clock uncertainty                                       0.200      10.133                          

 Hold time                                              -0.093      10.040                          

 Data required time                                                 10.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.040                          
 Data arrival time                                                  10.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.172                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[48]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[48]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.482
  Launch Clock Delay      :  9.904
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.221 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.373         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.531       9.904         ntclkbufg_0      
 CLMS_78_233/CLK                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[48]/opit_0_inv/CLK

 CLMS_78_233/Q0                    tco                   0.222      10.126 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[48]/opit_0_inv/Q
                                   net (fanout=1)        0.085      10.211         u_ddr3_ip/dfi_wrdata [48]
 CLMA_78_232/A0                                                            f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[48]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  10.211         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.585      10.482         ntclkbufg_0      
 CLMA_78_232/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[48]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.549       9.933                          
 clock uncertainty                                       0.200      10.133                          

 Hold time                                              -0.094      10.039                          

 Data required time                                                 10.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.039                          
 Data arrival time                                                  10.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.172                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.301
  Launch Clock Delay      :  6.780
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       6.780         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.308 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.308         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.308         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       4.427         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       4.523 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       5.582         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       5.582 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.247         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.370 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.472         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       8.721 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       8.801         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.485       9.286                          
 clock uncertainty                                      -0.150       9.136                          

 Setup time                                             -0.136       9.000                          

 Data required time                                                  9.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.000                          
 Data arrival time                                                   7.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.301
  Launch Clock Delay      :  6.780
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       6.780         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.308 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.308         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.308         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       4.427         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       4.523 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       5.582         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       5.582 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.247         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.370 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.472         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       8.721 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       8.801         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.485       9.286                          
 clock uncertainty                                      -0.150       9.136                          

 Setup time                                             -0.136       9.000                          

 Data required time                                                  9.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.000                          
 Data arrival time                                                   7.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.301
  Launch Clock Delay      :  6.780
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       6.780         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.308 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.308         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.308         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       4.427         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       4.523 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       5.582         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       5.582 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.247         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.370 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.472         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       8.721 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       8.801         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.485       9.286                          
 clock uncertainty                                      -0.150       9.136                          

 Setup time                                             -0.136       9.000                          

 Data required time                                                  9.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.000                          
 Data arrival time                                                   7.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.800
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.221 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.280         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       6.701 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.701         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.701         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       6.800         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.485       6.315                          
 clock uncertainty                                       0.000       6.315                          

 Hold time                                              -0.064       6.251                          

 Data required time                                                  6.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.251                          
 Data arrival time                                                   6.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.800
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.221 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.280         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       6.701 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.701         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.701         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       6.800         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.485       6.315                          
 clock uncertainty                                       0.000       6.315                          

 Hold time                                              -0.064       6.251                          

 Data required time                                                  6.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.251                          
 Data arrival time                                                   6.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.800
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.221 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.280         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       6.701 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.701         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.701         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       6.800         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.485       6.315                          
 clock uncertainty                                       0.000       6.315                          

 Hold time                                              -0.064       6.251                          

 Data required time                                                  6.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.251                          
 Data arrival time                                                   6.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.301
  Launch Clock Delay      :  6.780
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       6.780         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.308 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.308         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.308         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       4.427         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       4.523 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       5.582         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       5.582 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.247         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.370 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.472         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       8.721 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       8.801         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.485       9.286                          
 clock uncertainty                                      -0.150       9.136                          

 Setup time                                             -0.136       9.000                          

 Data required time                                                  9.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.000                          
 Data arrival time                                                   7.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.301
  Launch Clock Delay      :  6.780
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       6.780         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.308 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.308         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.308         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       4.427         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       4.523 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       5.582         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       5.582 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.247         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.370 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.472         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       8.721 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       8.801         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.485       9.286                          
 clock uncertainty                                      -0.150       9.136                          

 Setup time                                             -0.136       9.000                          

 Data required time                                                  9.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.000                          
 Data arrival time                                                   7.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.301
  Launch Clock Delay      :  6.780
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       6.780         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.308 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.308         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.308         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       4.427         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       4.523 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       5.582         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       5.582 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.247         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.370 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.472         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       8.721 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       8.801         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.485       9.286                          
 clock uncertainty                                      -0.150       9.136                          

 Setup time                                             -0.136       9.000                          

 Data required time                                                  9.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.000                          
 Data arrival time                                                   7.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.800
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.221 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.280         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       6.701 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.701         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.701         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       6.800         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.485       6.315                          
 clock uncertainty                                       0.000       6.315                          

 Hold time                                              -0.064       6.251                          

 Data required time                                                  6.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.251                          
 Data arrival time                                                   6.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.800
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.221 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.280         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       6.701 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.701         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.701         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       6.800         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.485       6.315                          
 clock uncertainty                                       0.000       6.315                          

 Hold time                                              -0.064       6.251                          

 Data required time                                                  6.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.251                          
 Data arrival time                                                   6.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.800
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.221 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.280         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       6.701 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.701         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.701         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       6.800         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.485       6.315                          
 clock uncertainty                                       0.000       6.315                          

 Hold time                                              -0.064       6.251                          

 Data required time                                                  6.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.251                          
 Data arrival time                                                   6.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : clk_10
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 CLMS_222_97/CLK                                                           r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_97/Q1                    tco                   0.291       5.252 r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.401       5.653         u_ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_218_93/Y0                    td                    0.320       5.973 r       u_ms72xx_ctl/ms7200_ctl/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.399       6.372         u_ms72xx_ctl/ms7200_ctl/_N76708
 CLMS_222_89/Y2                    td                    0.210       6.582 r       u_ms72xx_ctl/ms7200_ctl/N2031_4/gateop_perm/Z
                                   net (fanout=6)        0.402       6.984         u_ms72xx_ctl/ms7200_ctl/_N76729
 CLMA_226_88/Y3                    td                    0.210       7.194 r       u_ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=16)       0.133       7.327         u_ms72xx_ctl/ms7200_ctl/N261
 CLMS_226_89/Y1                    td                    0.288       7.615 r       u_ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.128       7.743         u_ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_226_88/Y2                    td                    0.286       8.029 r       u_ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.410       8.439         u_ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_226_93/Y1                    td                    0.197       8.636 f       u_ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.612       9.248         u_ms72xx_ctl/ms7200_ctl/N8
 CLMA_230_104/CE                                                           f       u_ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   9.248         Logic Levels: 6  
                                                                                   Logic: 1.802ns(42.034%), Route: 2.485ns(57.966%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758     101.927         _N29             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000     103.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531     104.617         ntclkbufg_3      
 CLMA_230_104/CLK                                                          r       u_ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.617     104.158                          

 Data required time                                                104.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.158                          
 Data arrival time                                                   9.248                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.910                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : clk_10
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 CLMS_222_97/CLK                                                           r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_97/Q1                    tco                   0.291       5.252 r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.401       5.653         u_ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_218_93/Y0                    td                    0.320       5.973 r       u_ms72xx_ctl/ms7200_ctl/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.399       6.372         u_ms72xx_ctl/ms7200_ctl/_N76708
 CLMS_222_89/Y2                    td                    0.210       6.582 r       u_ms72xx_ctl/ms7200_ctl/N2031_4/gateop_perm/Z
                                   net (fanout=6)        0.402       6.984         u_ms72xx_ctl/ms7200_ctl/_N76729
 CLMA_226_88/Y3                    td                    0.210       7.194 r       u_ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=16)       0.133       7.327         u_ms72xx_ctl/ms7200_ctl/N261
 CLMS_226_89/Y1                    td                    0.288       7.615 r       u_ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.128       7.743         u_ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_226_88/Y2                    td                    0.286       8.029 r       u_ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.410       8.439         u_ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_226_93/Y1                    td                    0.197       8.636 f       u_ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.612       9.248         u_ms72xx_ctl/ms7200_ctl/N8
 CLMA_230_104/CE                                                           f       u_ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   9.248         Logic Levels: 6  
                                                                                   Logic: 1.802ns(42.034%), Route: 2.485ns(57.966%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758     101.927         _N29             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000     103.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531     104.617         ntclkbufg_3      
 CLMA_230_104/CLK                                                          r       u_ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.617     104.158                          

 Data required time                                                104.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.158                          
 Data arrival time                                                   9.248                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.910                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/ms7200_ctl/addr[5]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_10
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 CLMS_222_97/CLK                                                           r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_97/Q1                    tco                   0.291       5.252 r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.401       5.653         u_ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_218_93/Y0                    td                    0.320       5.973 r       u_ms72xx_ctl/ms7200_ctl/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.399       6.372         u_ms72xx_ctl/ms7200_ctl/_N76708
 CLMS_222_89/Y2                    td                    0.210       6.582 r       u_ms72xx_ctl/ms7200_ctl/N2031_4/gateop_perm/Z
                                   net (fanout=6)        0.402       6.984         u_ms72xx_ctl/ms7200_ctl/_N76729
 CLMA_226_88/Y3                    td                    0.210       7.194 r       u_ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=16)       0.133       7.327         u_ms72xx_ctl/ms7200_ctl/N261
 CLMS_226_89/Y1                    td                    0.288       7.615 r       u_ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.410       8.025         u_ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_230_85/Y0                    td                    0.210       8.235 r       u_ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=13)       0.459       8.694         u_ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_88/CECO                  td                    0.184       8.878 r       u_ms72xx_ctl/ms7200_ctl/data_in[1]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       8.878         ntR1676          
 CLMA_230_92/CECO                  td                    0.184       9.062 r       u_ms72xx_ctl/ms7200_ctl/data_in[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.062         ntR1675          
 CLMA_230_96/CECI                                                          r       u_ms72xx_ctl/ms7200_ctl/addr[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.062         Logic Levels: 7  
                                                                                   Logic: 1.897ns(46.257%), Route: 2.204ns(53.743%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758     101.927         _N29             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000     103.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531     104.617         ntclkbufg_3      
 CLMA_230_96/CLK                                                           r       u_ms72xx_ctl/ms7200_ctl/addr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.729     104.046                          

 Data required time                                                104.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.046                          
 Data arrival time                                                   9.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.984                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]
Path Group  : clk_10
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531       4.617         ntclkbufg_3      
 CLMA_230_137/CLK                                                          r       u_ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMA_230_137/Q1                   tco                   0.224       4.841 f       u_ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.217       5.058         u_ms72xx_ctl/ms7210_ctl/cmd_index [1]
 DRM_234_128/ADA0[6]                                                       f       u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]

 Data arrival time                                                   5.058         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.794%), Route: 0.217ns(49.206%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 DRM_234_128/CLKA[0]                                                       r       u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Hold time                                               0.210       4.863                          

 Data required time                                                  4.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.863                          
 Data arrival time                                                   5.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]
Path Group  : clk_10
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531       4.617         ntclkbufg_3      
 CLMA_230_137/CLK                                                          r       u_ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_230_137/Q2                   tco                   0.224       4.841 f       u_ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.218       5.059         u_ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_234_128/ADA0[7]                                                       f       u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]

 Data arrival time                                                   5.059         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.679%), Route: 0.218ns(49.321%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 DRM_234_128/CLKA[0]                                                       r       u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Hold time                                               0.210       4.863                          

 Data required time                                                  4.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.863                          
 Data arrival time                                                   5.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/iic_dri_rx/receiv_data[6]/opit_0_inv/CLK
Endpoint    : u_ms72xx_ctl/iic_dri_rx/receiv_data[7]/opit_0_inv/D
Path Group  : clk_10
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531       4.617         ntclkbufg_3      
 CLMA_246_92/CLK                                                           r       u_ms72xx_ctl/iic_dri_rx/receiv_data[6]/opit_0_inv/CLK

 CLMA_246_92/Q3                    tco                   0.221       4.838 f       u_ms72xx_ctl/iic_dri_rx/receiv_data[6]/opit_0_inv/Q
                                   net (fanout=2)        0.085       4.923         u_ms72xx_ctl/iic_dri_rx/receiv_data [6]
 CLMA_246_92/AD                                                            f       u_ms72xx_ctl/iic_dri_rx/receiv_data[7]/opit_0_inv/D

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 CLMA_246_92/CLK                                                           r       u_ms72xx_ctl/iic_dri_rx/receiv_data[7]/opit_0_inv/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                               0.053       4.670                          

 Data required time                                                  4.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.670                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_vtc/x_act[0]/opit_0/CLK
Endpoint    : pattern_vg/pix_data[16]/opit_0_L5Q_perm/CE
Path Group  : clk_74
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      1.585       4.957         ntclkbufg_5      
 CLMA_182_225/CLK                                                          r       u_vtc/x_act[0]/opit_0/CLK

 CLMA_182_225/Y2                   tco                   0.375       5.332 r       u_vtc/x_act[0]/opit_0/Q
                                   net (fanout=5)        0.551       5.883         x_act[0]         
 CLMA_186_220/Y3                   td                    0.459       6.342 r       pattern_vg/N2_mux4/gateop_perm/Z
                                   net (fanout=1)        0.585       6.927         pattern_vg/_N2054
 CLMA_194_216/Y2                   td                    0.322       7.249 r       pattern_vg/N20_11/gateop_perm/Z
                                   net (fanout=1)        0.119       7.368         pattern_vg/_N83870_1
 CLMA_194_216/Y0                   td                    0.210       7.578 r       pattern_vg/N20_10/gateop_perm/Z
                                   net (fanout=16)       0.415       7.993         pattern_vg/N20   
                                   td                    0.477       8.470 f       pattern_vg/N703_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.470         pattern_vg/N703_1.co [2]
 CLMS_190_221/COUT                 td                    0.058       8.528 r       pattern_vg/N703_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.528         pattern_vg/N703_1.co [4]
 CLMS_190_225/Y1                   td                    0.498       9.026 r       pattern_vg/N703_1.fsub_5/gateop_A2/Y1
                                   net (fanout=64)       0.914       9.940         pattern_vg/char_x [6]
 CLMS_198_237/L7OUT                td                    0.365      10.305 r       pattern_vg/N95_143_muxf7/Fother
                                   net (fanout=1)        0.000      10.305         L7OUT4           
 CLMA_198_236/Y3                   td                    0.158      10.463 r       pattern_vg/N95_159_muxf8/F
                                   net (fanout=1)        0.646      11.109         pattern_vg/_N11938
 CLMA_194_220/Y6AB                 td                    0.262      11.371 r       pattern_vg/N95_256_muxf6/F
                                   net (fanout=11)       0.402      11.773         pattern_vg/N95   
 CLMS_190_225/Y3                   td                    0.197      11.970 f       pattern_vg/pix_data[23:0]_e_1/gateop_perm/Z
                                   net (fanout=17)       0.630      12.600         pattern_vg/_N76609
 CLMA_194_192/Y0                   td                    0.210      12.810 r       pattern_vg/pix_data[23:0]_e/gateop_perm/Z
                                   net (fanout=18)       0.608      13.418         pattern_vg/_N0   
 CLMA_194_217/CECO                 td                    0.184      13.602 r       pattern_vg/pix_data[22]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      13.602         ntR1424          
 CLMA_194_221/CECI                                                         r       pattern_vg/pix_data[16]/opit_0_L5Q_perm/CE

 Data arrival time                                                  13.602         Logic Levels: 11 
                                                                                   Logic: 3.775ns(43.667%), Route: 4.870ns(56.333%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 P20                                                     0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.407         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      14.454 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.454         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      14.502 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      15.260         _N29             
 PLL_158_55/CLK_OUT2               td                    0.098      15.358 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      16.417         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      16.417 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      1.531      17.948         ntclkbufg_5      
 CLMA_194_221/CLK                                                          r       pattern_vg/pix_data[16]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.306      18.254                          
 clock uncertainty                                      -0.150      18.104                          

 Setup time                                             -0.729      17.375                          

 Data required time                                                 17.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.375                          
 Data arrival time                                                  13.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.773                          
====================================================================================================

====================================================================================================

Startpoint  : u_vtc/x_act[0]/opit_0/CLK
Endpoint    : pattern_vg/pix_data[19]/opit_0_L5Q_perm/CE
Path Group  : clk_74
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      1.585       4.957         ntclkbufg_5      
 CLMA_182_225/CLK                                                          r       u_vtc/x_act[0]/opit_0/CLK

 CLMA_182_225/Y2                   tco                   0.375       5.332 r       u_vtc/x_act[0]/opit_0/Q
                                   net (fanout=5)        0.551       5.883         x_act[0]         
 CLMA_186_220/Y3                   td                    0.459       6.342 r       pattern_vg/N2_mux4/gateop_perm/Z
                                   net (fanout=1)        0.585       6.927         pattern_vg/_N2054
 CLMA_194_216/Y2                   td                    0.322       7.249 r       pattern_vg/N20_11/gateop_perm/Z
                                   net (fanout=1)        0.119       7.368         pattern_vg/_N83870_1
 CLMA_194_216/Y0                   td                    0.210       7.578 r       pattern_vg/N20_10/gateop_perm/Z
                                   net (fanout=16)       0.415       7.993         pattern_vg/N20   
                                   td                    0.477       8.470 f       pattern_vg/N703_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.470         pattern_vg/N703_1.co [2]
 CLMS_190_221/COUT                 td                    0.058       8.528 r       pattern_vg/N703_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.528         pattern_vg/N703_1.co [4]
 CLMS_190_225/Y1                   td                    0.498       9.026 r       pattern_vg/N703_1.fsub_5/gateop_A2/Y1
                                   net (fanout=64)       0.914       9.940         pattern_vg/char_x [6]
 CLMS_198_237/L7OUT                td                    0.365      10.305 r       pattern_vg/N95_143_muxf7/Fother
                                   net (fanout=1)        0.000      10.305         L7OUT4           
 CLMA_198_236/Y3                   td                    0.158      10.463 r       pattern_vg/N95_159_muxf8/F
                                   net (fanout=1)        0.646      11.109         pattern_vg/_N11938
 CLMA_194_220/Y6AB                 td                    0.262      11.371 r       pattern_vg/N95_256_muxf6/F
                                   net (fanout=11)       0.402      11.773         pattern_vg/N95   
 CLMS_190_225/Y3                   td                    0.197      11.970 f       pattern_vg/pix_data[23:0]_e_1/gateop_perm/Z
                                   net (fanout=17)       0.630      12.600         pattern_vg/_N76609
 CLMA_194_192/Y0                   td                    0.210      12.810 r       pattern_vg/pix_data[23:0]_e/gateop_perm/Z
                                   net (fanout=18)       0.608      13.418         pattern_vg/_N0   
 CLMA_194_217/CECO                 td                    0.184      13.602 r       pattern_vg/pix_data[22]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      13.602         ntR1424          
 CLMA_194_221/CECI                                                         r       pattern_vg/pix_data[19]/opit_0_L5Q_perm/CE

 Data arrival time                                                  13.602         Logic Levels: 11 
                                                                                   Logic: 3.775ns(43.667%), Route: 4.870ns(56.333%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 P20                                                     0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.407         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      14.454 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.454         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      14.502 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      15.260         _N29             
 PLL_158_55/CLK_OUT2               td                    0.098      15.358 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      16.417         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      16.417 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      1.531      17.948         ntclkbufg_5      
 CLMA_194_221/CLK                                                          r       pattern_vg/pix_data[19]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.306      18.254                          
 clock uncertainty                                      -0.150      18.104                          

 Setup time                                             -0.729      17.375                          

 Data required time                                                 17.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.375                          
 Data arrival time                                                  13.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.773                          
====================================================================================================

====================================================================================================

Startpoint  : u_vtc/x_act[0]/opit_0/CLK
Endpoint    : pattern_vg/pix_data[21]/opit_0_L5Q_perm/CE
Path Group  : clk_74
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      1.585       4.957         ntclkbufg_5      
 CLMA_182_225/CLK                                                          r       u_vtc/x_act[0]/opit_0/CLK

 CLMA_182_225/Y2                   tco                   0.375       5.332 r       u_vtc/x_act[0]/opit_0/Q
                                   net (fanout=5)        0.551       5.883         x_act[0]         
 CLMA_186_220/Y3                   td                    0.459       6.342 r       pattern_vg/N2_mux4/gateop_perm/Z
                                   net (fanout=1)        0.585       6.927         pattern_vg/_N2054
 CLMA_194_216/Y2                   td                    0.322       7.249 r       pattern_vg/N20_11/gateop_perm/Z
                                   net (fanout=1)        0.119       7.368         pattern_vg/_N83870_1
 CLMA_194_216/Y0                   td                    0.210       7.578 r       pattern_vg/N20_10/gateop_perm/Z
                                   net (fanout=16)       0.415       7.993         pattern_vg/N20   
                                   td                    0.477       8.470 f       pattern_vg/N703_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.470         pattern_vg/N703_1.co [2]
 CLMS_190_221/COUT                 td                    0.058       8.528 r       pattern_vg/N703_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.528         pattern_vg/N703_1.co [4]
 CLMS_190_225/Y1                   td                    0.498       9.026 r       pattern_vg/N703_1.fsub_5/gateop_A2/Y1
                                   net (fanout=64)       0.914       9.940         pattern_vg/char_x [6]
 CLMS_198_237/L7OUT                td                    0.365      10.305 r       pattern_vg/N95_143_muxf7/Fother
                                   net (fanout=1)        0.000      10.305         L7OUT4           
 CLMA_198_236/Y3                   td                    0.158      10.463 r       pattern_vg/N95_159_muxf8/F
                                   net (fanout=1)        0.646      11.109         pattern_vg/_N11938
 CLMA_194_220/Y6AB                 td                    0.262      11.371 r       pattern_vg/N95_256_muxf6/F
                                   net (fanout=11)       0.402      11.773         pattern_vg/N95   
 CLMS_190_225/Y3                   td                    0.197      11.970 f       pattern_vg/pix_data[23:0]_e_1/gateop_perm/Z
                                   net (fanout=17)       0.630      12.600         pattern_vg/_N76609
 CLMA_194_192/Y0                   td                    0.210      12.810 r       pattern_vg/pix_data[23:0]_e/gateop_perm/Z
                                   net (fanout=18)       0.608      13.418         pattern_vg/_N0   
 CLMA_194_217/CECO                 td                    0.184      13.602 r       pattern_vg/pix_data[22]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      13.602         ntR1424          
 CLMA_194_221/CECI                                                         r       pattern_vg/pix_data[21]/opit_0_L5Q_perm/CE

 Data arrival time                                                  13.602         Logic Levels: 11 
                                                                                   Logic: 3.775ns(43.667%), Route: 4.870ns(56.333%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 P20                                                     0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.407         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      14.454 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.454         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      14.502 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      15.260         _N29             
 PLL_158_55/CLK_OUT2               td                    0.098      15.358 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      16.417         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      16.417 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      1.531      17.948         ntclkbufg_5      
 CLMA_194_221/CLK                                                          r       pattern_vg/pix_data[21]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.306      18.254                          
 clock uncertainty                                      -0.150      18.104                          

 Setup time                                             -0.729      17.375                          

 Data required time                                                 17.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.375                          
 Data arrival time                                                  13.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.773                          
====================================================================================================

====================================================================================================

Startpoint  : u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
Endpoint    : u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/D
Path Group  : clk_74
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.084         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.084 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      1.531       4.615         ntclkbufg_5      
 CLMS_22_149/CLK                                                           r       u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK

 CLMS_22_149/Q0                    tco                   0.222       4.837 f       u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/Q
                                   net (fanout=1)        0.188       5.025         u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/rwptr1 [7]
 CLMS_22_149/AD                                                            f       u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/D

 Data arrival time                                                   5.025         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.146%), Route: 0.188ns(45.854%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      1.585       4.957         ntclkbufg_5      
 CLMS_22_149/CLK                                                           r       u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                               0.053       4.668                          

 Data required time                                                  4.668                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.668                          
 Data arrival time                                                   5.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.357                          
====================================================================================================

====================================================================================================

Startpoint  : u_vtc/h_count[8]/opit_0_A2Q21/CLK
Endpoint    : u_vtc/x_act[8]/opit_0_A2Q21/I11
Path Group  : clk_74
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.084         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.084 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      1.531       4.615         ntclkbufg_5      
 CLMA_182_220/CLK                                                          r       u_vtc/h_count[8]/opit_0_A2Q21/CLK

 CLMA_182_220/Q2                   tco                   0.224       4.839 f       u_vtc/h_count[8]/opit_0_A2Q21/Q0
                                   net (fanout=11)       0.092       4.931         u_vtc/h_count [7]
 CLMA_182_221/B1                                                           f       u_vtc/x_act[8]/opit_0_A2Q21/I11

 Data arrival time                                                   4.931         Logic Levels: 0  
                                                                                   Logic: 0.224ns(70.886%), Route: 0.092ns(29.114%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      1.585       4.957         ntclkbufg_5      
 CLMA_182_221/CLK                                                          r       u_vtc/x_act[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.313       4.644                          
 clock uncertainty                                       0.000       4.644                          

 Hold time                                              -0.106       4.538                          

 Data required time                                                  4.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.538                          
 Data arrival time                                                   4.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.393                          
====================================================================================================

====================================================================================================

Startpoint  : u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[12]
Path Group  : clk_74
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.084         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.084 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      1.531       4.615         ntclkbufg_5      
 CLMA_30_153/CLK                                                           r       u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/CLK

 CLMA_30_153/Q2                    tco                   0.228       4.843 r       u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/Q0
                                   net (fanout=10)       0.359       5.202         u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/rd_addr [10]
 DRM_26_148/ADB0[12]                                                       r       u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[12]

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.228ns(38.842%), Route: 0.359ns(61.158%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.372 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      1.585       4.957         ntclkbufg_5      
 DRM_26_148/CLKB[0]                                                        r       u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.306       4.651                          
 clock uncertainty                                       0.000       4.651                          

 Hold time                                               0.140       4.791                          

 Data required time                                                  4.791                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.791                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.411                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/CLK
Endpoint    : eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[14]/opit_0_inv_A2Q21/CE
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.873
  Launch Clock Delay      :  2.345
  Clock Pessimism Removal :  0.443

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N27             
 PLL_158_303/CLK_OUT0              td                   -3.308      -0.962 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       0.637         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.637 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.708       2.345         ntclkbufg_1      
 CLMS_218_265/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/CLK

 CLMS_218_265/Q3                   tco                   0.288       2.633 r       eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/Q
                                   net (fanout=3)        0.574       3.207         eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num [2]
                                   td                    0.474       3.681 f       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.681         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [2]
 CLMS_222_253/COUT                 td                    0.058       3.739 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.739         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [4]
                                   td                    0.058       3.797 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.797         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [6]
 CLMS_222_257/COUT                 td                    0.058       3.855 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.855         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [8]
 CLMS_222_261/Y0                   td                    0.269       4.124 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_9/gateop_A2/Y0
                                   net (fanout=3)        0.403       4.527         eth_udp_loop_inst/u_udp/u_udp_tx/N286 [9]
 CLMS_218_265/Y3                   td                    0.287       4.814 r       eth_udp_loop_inst/u_udp/u_udp_tx/N5_0[9]/gateop_perm/Z
                                   net (fanout=1)        0.562       5.376         eth_udp_loop_inst/u_udp/u_udp_tx/N307 [9]
                                   td                    0.477       5.853 f       eth_udp_loop_inst/u_udp/u_udp_tx/N308.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.853         eth_udp_loop_inst/u_udp/u_udp_tx/N308.co [10]
 CLMA_222_256/Y3                   td                    0.151       6.004 r       eth_udp_loop_inst/u_udp/u_udp_tx/N308.lt_6/gateop_A2/Y1
                                   net (fanout=9)        0.420       6.424         _N21             
 CLMS_214_261/Y3                   td                    0.210       6.634 r       eth_udp_loop_inst/u_udp/u_udp_tx/N1064_3/gateop_perm/Z
                                   net (fanout=3)        0.559       7.193         eth_udp_loop_inst/u_udp/u_udp_tx/N1064
 CLMA_218_248/CECO                 td                    0.184       7.377 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.377         ntR1421          
 CLMA_218_252/CECO                 td                    0.184       7.561 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.561         ntR1420          
 CLMA_218_256/CECO                 td                    0.184       7.745 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.745         ntR1419          
 CLMA_218_260/CECI                                                         r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[14]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   7.745         Logic Levels: 9  
                                                                                   Logic: 2.882ns(53.370%), Route: 2.518ns(46.630%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      10.079         _N27             
 PLL_158_303/CLK_OUT0              td                   -3.429       6.650 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       8.221         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       8.221 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.652       9.873         ntclkbufg_1      
 CLMA_218_260/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[14]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.443      10.316                          
 clock uncertainty                                      -0.150      10.166                          

 Setup time                                             -0.729       9.437                          

 Data required time                                                  9.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.437                          
 Data arrival time                                                   7.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/CLK
Endpoint    : eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.873
  Launch Clock Delay      :  2.345
  Clock Pessimism Removal :  0.443

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N27             
 PLL_158_303/CLK_OUT0              td                   -3.308      -0.962 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       0.637         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.637 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.708       2.345         ntclkbufg_1      
 CLMS_218_265/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/CLK

 CLMS_218_265/Q3                   tco                   0.288       2.633 r       eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/Q
                                   net (fanout=3)        0.574       3.207         eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num [2]
                                   td                    0.474       3.681 f       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.681         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [2]
 CLMS_222_253/COUT                 td                    0.058       3.739 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.739         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [4]
                                   td                    0.058       3.797 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.797         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [6]
 CLMS_222_257/COUT                 td                    0.058       3.855 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.855         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [8]
 CLMS_222_261/Y0                   td                    0.269       4.124 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_9/gateop_A2/Y0
                                   net (fanout=3)        0.403       4.527         eth_udp_loop_inst/u_udp/u_udp_tx/N286 [9]
 CLMS_218_265/Y3                   td                    0.287       4.814 r       eth_udp_loop_inst/u_udp/u_udp_tx/N5_0[9]/gateop_perm/Z
                                   net (fanout=1)        0.562       5.376         eth_udp_loop_inst/u_udp/u_udp_tx/N307 [9]
                                   td                    0.477       5.853 f       eth_udp_loop_inst/u_udp/u_udp_tx/N308.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.853         eth_udp_loop_inst/u_udp/u_udp_tx/N308.co [10]
 CLMA_222_256/Y3                   td                    0.151       6.004 r       eth_udp_loop_inst/u_udp/u_udp_tx/N308.lt_6/gateop_A2/Y1
                                   net (fanout=9)        0.420       6.424         _N21             
 CLMS_214_261/Y3                   td                    0.210       6.634 r       eth_udp_loop_inst/u_udp/u_udp_tx/N1064_3/gateop_perm/Z
                                   net (fanout=3)        0.559       7.193         eth_udp_loop_inst/u_udp/u_udp_tx/N1064
 CLMA_218_248/CECO                 td                    0.184       7.377 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.377         ntR1421          
 CLMA_218_252/CECO                 td                    0.184       7.561 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.561         ntR1420          
 CLMA_218_256/CECO                 td                    0.184       7.745 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.745         ntR1419          
 CLMA_218_260/CECI                                                         r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   7.745         Logic Levels: 9  
                                                                                   Logic: 2.882ns(53.370%), Route: 2.518ns(46.630%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      10.079         _N27             
 PLL_158_303/CLK_OUT0              td                   -3.429       6.650 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       8.221         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       8.221 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.652       9.873         ntclkbufg_1      
 CLMA_218_260/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.443      10.316                          
 clock uncertainty                                      -0.150      10.166                          

 Setup time                                             -0.729       9.437                          

 Data required time                                                  9.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.437                          
 Data arrival time                                                   7.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[31]/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_udp_loop_inst/u_arp/u_arp_rx/des_mac_t[35]/opit_0_inv_L5Q_perm/CE
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.873
  Launch Clock Delay      :  2.345
  Clock Pessimism Removal :  0.436

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N27             
 PLL_158_303/CLK_OUT0              td                   -3.308      -0.962 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       0.637         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.637 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.708       2.345         ntclkbufg_1      
 CLMA_194_281/CLK                                                          r       eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[31]/opit_0_inv_L5Q_perm/CLK

 CLMA_194_281/Q1                   tco                   0.291       2.636 r       eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[31]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.397       3.033         eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t [31]
 CLMA_194_285/Y3                   td                    0.459       3.492 r       eth_udp_loop_inst/u_arp/u_arp_rx/N447_39/gateop_perm/Z
                                   net (fanout=1)        0.440       3.932         eth_udp_loop_inst/u_arp/u_arp_rx/_N87312
 CLMA_194_277/Y2                   td                    0.286       4.218 r       eth_udp_loop_inst/u_arp/u_arp_rx/N447_59/gateop_perm/Z
                                   net (fanout=1)        0.531       4.749         eth_udp_loop_inst/u_arp/u_arp_rx/_N87332
 CLMA_194_280/Y1                   td                    0.212       4.961 r       eth_udp_loop_inst/u_arp/u_arp_rx/N447_63/gateop_perm/Z
                                   net (fanout=3)        0.500       5.461         eth_udp_loop_inst/u_arp/u_arp_rx/N447
 CLMA_202_272/Y2                   td                    0.210       5.671 r       eth_udp_loop_inst/u_arp/u_arp_rx/N289_7/gateop_perm/Z
                                   net (fanout=123)      0.608       6.279         eth_udp_loop_inst/u_arp/u_arp_rx/_N87340
 CLMA_190_276/Y3                   td                    0.210       6.489 r       eth_udp_loop_inst/u_arp/u_arp_rx/N640/gateop_perm/Z
                                   net (fanout=23)       0.423       6.912         eth_udp_loop_inst/u_arp/u_arp_rx/N640
 CLMA_182_272/CECO                 td                    0.184       7.096 r       eth_udp_loop_inst/u_arp/u_arp_rx/des_mac_t[44]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       7.096         ntR1355          
 CLMA_182_276/CECO                 td                    0.184       7.280 r       eth_udp_loop_inst/u_arp/u_arp_rx/des_mac_t[47]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       7.280         ntR1354          
 CLMA_182_280/CECO                 td                    0.184       7.464 r       eth_udp_loop_inst/u_arp/u_arp_rx/des_mac_t[46]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       7.464         ntR1353          
 CLMA_182_284/CECO                 td                    0.184       7.648 r       eth_udp_loop_inst/u_arp/u_arp_rx/des_mac_t[27]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       7.648         ntR1352          
 CLMA_182_288/CECI                                                         r       eth_udp_loop_inst/u_arp/u_arp_rx/des_mac_t[35]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.648         Logic Levels: 9  
                                                                                   Logic: 2.404ns(45.333%), Route: 2.899ns(54.667%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      10.079         _N27             
 PLL_158_303/CLK_OUT0              td                   -3.429       6.650 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       8.221         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       8.221 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.652       9.873         ntclkbufg_1      
 CLMA_182_288/CLK                                                          r       eth_udp_loop_inst/u_arp/u_arp_rx/des_mac_t[35]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.436      10.309                          
 clock uncertainty                                      -0.150      10.159                          

 Setup time                                             -0.729       9.430                          

 Data required time                                                  9.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.430                          
 Data arrival time                                                   7.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.782                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_arp/u_crc32_d8/crc_data[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_udp_loop_inst/u_arp/u_crc32_d8/crc_data[16]/opit_0_inv_L5Q_perm/L4
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.345
  Launch Clock Delay      :  1.873
  Clock Pessimism Removal :  -0.443

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.079         _N27             
 PLL_158_303/CLK_OUT0              td                   -3.429      -1.350 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       0.221         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.221 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.652       1.873         ntclkbufg_1      
 CLMA_254_272/CLK                                                          r       eth_udp_loop_inst/u_arp/u_crc32_d8/crc_data[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_254_272/Q0                   tco                   0.222       2.095 f       eth_udp_loop_inst/u_arp/u_crc32_d8/crc_data[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       2.180         eth_udp_loop_inst/u_arp/crc_data [8]
 CLMS_254_273/B4                                                           f       eth_udp_loop_inst/u_arp/u_crc32_d8/crc_data[16]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.180         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N27             
 PLL_158_303/CLK_OUT0              td                   -3.308      -0.962 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       0.637         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.637 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.708       2.345         ntclkbufg_1      
 CLMS_254_273/CLK                                                          r       eth_udp_loop_inst/u_arp/u_crc32_d8/crc_data[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.443       1.902                          
 clock uncertainty                                       0.000       1.902                          

 Hold time                                              -0.035       1.867                          

 Data required time                                                  1.867                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.867                          
 Data arrival time                                                   2.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_arp/u_arp_tx/skip_en/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : eth_udp_loop_inst/u_arp/u_arp_tx/cur_state_1/opit_0_inv_L5Q_perm/L4
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.345
  Launch Clock Delay      :  1.873
  Clock Pessimism Removal :  -0.443

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.079         _N27             
 PLL_158_303/CLK_OUT0              td                   -3.429      -1.350 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       0.221         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.221 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.652       1.873         ntclkbufg_1      
 CLMA_246_264/CLK                                                          r       eth_udp_loop_inst/u_arp/u_arp_tx/skip_en/opit_0_inv_MUX4TO1Q/CLK

 CLMA_246_264/Q0                   tco                   0.222       2.095 f       eth_udp_loop_inst/u_arp/u_arp_tx/skip_en/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=14)       0.092       2.187         eth_udp_loop_inst/u_arp/u_arp_tx/skip_en
 CLMS_246_265/B4                                                           f       eth_udp_loop_inst/u_arp/u_arp_tx/cur_state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.187         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.701%), Route: 0.092ns(29.299%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N27             
 PLL_158_303/CLK_OUT0              td                   -3.308      -0.962 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       0.637         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.637 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.708       2.345         ntclkbufg_1      
 CLMS_246_265/CLK                                                          r       eth_udp_loop_inst/u_arp/u_arp_tx/cur_state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.443       1.902                          
 clock uncertainty                                       0.000       1.902                          

 Hold time                                              -0.035       1.867                          

 Data required time                                                  1.867                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.867                          
 Data arrival time                                                   2.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.320                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[14]/opit_0_inv/D
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.345
  Launch Clock Delay      :  1.873
  Clock Pessimism Removal :  -0.443

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.079         _N27             
 PLL_158_303/CLK_OUT0              td                   -3.429      -1.350 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       0.221         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.221 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.652       1.873         ntclkbufg_1      
 CLMS_198_281/CLK                                                          r       eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_281/Q1                   tco                   0.224       2.097 f       eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.189       2.286         eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t [6]
 CLMA_198_280/AD                                                           f       eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[14]/opit_0_inv/D

 Data arrival time                                                   2.286         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.237%), Route: 0.189ns(45.763%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N27             
 PLL_158_303/CLK_OUT0              td                   -3.308      -0.962 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       0.637         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.637 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.708       2.345         ntclkbufg_1      
 CLMA_198_280/CLK                                                          r       eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[14]/opit_0_inv/CLK
 clock pessimism                                        -0.443       1.902                          
 clock uncertainty                                       0.000       1.902                          

 Hold time                                               0.053       1.955                          

 Data required time                                                  1.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.955                          
 Data arrival time                                                   2.286                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.904
  Launch Clock Delay      :  10.482
  Clock Pessimism Removal :  0.542

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.585      10.482         ntclkbufg_0      
 CLMS_66_205/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_66_205/Q1                    tco                   0.291      10.773 r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=568)      2.083      12.856         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_18_144/RSCO                  td                    0.147      13.003 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[54]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.003         ntR1087          
 CLMA_18_148/RSCO                  td                    0.147      13.150 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[61]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.150         ntR1086          
 CLMA_18_152/RSCO                  td                    0.147      13.297 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      13.297         ntR1085          
 CLMA_18_156/RSCO                  td                    0.147      13.444 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[47]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.444         ntR1084          
 CLMA_18_160/RSCO                  td                    0.147      13.591 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.591         ntR1083          
 CLMA_18_164/RSCO                  td                    0.147      13.738 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[37]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.738         ntR1082          
 CLMA_18_168/RSCO                  td                    0.147      13.885 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ddrphy_gatei/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      13.885         ntR1081          
 CLMA_18_172/RSCO                  td                    0.147      14.032 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.032         ntR1080          
 CLMA_18_176/RSCO                  td                    0.147      14.179 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.179         ntR1079          
 CLMA_18_180/RSCO                  td                    0.147      14.326 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.326         ntR1078          
 CLMA_18_184/RSCO                  td                    0.147      14.473 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.473         ntR1077          
 CLMA_18_192/RSCO                  td                    0.147      14.620 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.620         ntR1076          
 CLMA_18_196/RSCO                  td                    0.147      14.767 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[120]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      14.767         ntR1075          
 CLMA_18_200/RSCO                  td                    0.147      14.914 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[47]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.914         ntR1074          
 CLMA_18_204/RSCO                  td                    0.147      15.061 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[98]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.061         ntR1073          
 CLMA_18_208/RSCO                  td                    0.147      15.208 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      15.208         ntR1072          
 CLMA_18_212/RSCO                  td                    0.147      15.355 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[188]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.355         ntR1071          
 CLMA_18_216/RSCO                  td                    0.147      15.502 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[190]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.502         ntR1070          
 CLMA_18_220/RSCO                  td                    0.147      15.649 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[165]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.649         ntR1069          
 CLMA_18_224/RSCO                  td                    0.147      15.796 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[54]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      15.796         ntR1068          
 CLMA_18_228/RSCO                  td                    0.147      15.943 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[55]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      15.943         ntR1067          
 CLMA_18_232/RSCO                  td                    0.147      16.090 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[142]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.090         ntR1066          
 CLMA_18_236/RSCO                  td                    0.147      16.237 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[52]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      16.237         ntR1065          
 CLMA_18_240/RSCO                  td                    0.147      16.384 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      16.384         ntR1064          
 CLMA_18_244/RSCI                                                          f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  16.384         Logic Levels: 24 
                                                                                   Logic: 3.819ns(64.707%), Route: 2.083ns(35.293%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      11.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096      12.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000      13.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      14.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      15.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.221 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.373         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000      18.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.531      19.904         ntclkbufg_0      
 CLMA_18_244/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.542      20.446                          
 clock uncertainty                                      -0.350      20.096                          

 Recovery time                                           0.000      20.096                          

 Data required time                                                 20.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.096                          
 Data arrival time                                                  16.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.712                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_2/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.904
  Launch Clock Delay      :  10.482
  Clock Pessimism Removal :  0.542

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.585      10.482         ntclkbufg_0      
 CLMS_66_205/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_66_205/Q1                    tco                   0.291      10.773 r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=568)      2.083      12.856         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_18_144/RSCO                  td                    0.147      13.003 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[54]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.003         ntR1087          
 CLMA_18_148/RSCO                  td                    0.147      13.150 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[61]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.150         ntR1086          
 CLMA_18_152/RSCO                  td                    0.147      13.297 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      13.297         ntR1085          
 CLMA_18_156/RSCO                  td                    0.147      13.444 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[47]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.444         ntR1084          
 CLMA_18_160/RSCO                  td                    0.147      13.591 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.591         ntR1083          
 CLMA_18_164/RSCO                  td                    0.147      13.738 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[37]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.738         ntR1082          
 CLMA_18_168/RSCO                  td                    0.147      13.885 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ddrphy_gatei/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      13.885         ntR1081          
 CLMA_18_172/RSCO                  td                    0.147      14.032 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.032         ntR1080          
 CLMA_18_176/RSCO                  td                    0.147      14.179 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.179         ntR1079          
 CLMA_18_180/RSCO                  td                    0.147      14.326 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.326         ntR1078          
 CLMA_18_184/RSCO                  td                    0.147      14.473 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.473         ntR1077          
 CLMA_18_192/RSCO                  td                    0.147      14.620 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.620         ntR1076          
 CLMA_18_196/RSCO                  td                    0.147      14.767 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[120]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      14.767         ntR1075          
 CLMA_18_200/RSCO                  td                    0.147      14.914 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[47]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.914         ntR1074          
 CLMA_18_204/RSCO                  td                    0.147      15.061 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[98]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.061         ntR1073          
 CLMA_18_208/RSCO                  td                    0.147      15.208 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      15.208         ntR1072          
 CLMA_18_212/RSCO                  td                    0.147      15.355 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[188]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.355         ntR1071          
 CLMA_18_216/RSCO                  td                    0.147      15.502 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[190]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.502         ntR1070          
 CLMA_18_220/RSCO                  td                    0.147      15.649 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[165]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.649         ntR1069          
 CLMA_18_224/RSCO                  td                    0.147      15.796 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[54]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      15.796         ntR1068          
 CLMA_18_228/RSCO                  td                    0.147      15.943 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[55]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      15.943         ntR1067          
 CLMA_18_232/RSCO                  td                    0.147      16.090 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[142]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.090         ntR1066          
 CLMA_18_236/RSCO                  td                    0.147      16.237 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[52]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      16.237         ntR1065          
 CLMA_18_240/RSCI                                                          f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_2/opit_0_inv/RS

 Data arrival time                                                  16.237         Logic Levels: 23 
                                                                                   Logic: 3.672ns(63.805%), Route: 2.083ns(36.195%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      11.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096      12.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000      13.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      14.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      15.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.221 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.373         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000      18.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.531      19.904         ntclkbufg_0      
 CLMA_18_240/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_2/opit_0_inv/CLK
 clock pessimism                                         0.542      20.446                          
 clock uncertainty                                      -0.350      20.096                          

 Recovery time                                           0.000      20.096                          

 Data required time                                                 20.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.096                          
 Data arrival time                                                  16.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.859                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_7/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.904
  Launch Clock Delay      :  10.482
  Clock Pessimism Removal :  0.542

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.585      10.482         ntclkbufg_0      
 CLMS_66_205/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_66_205/Q1                    tco                   0.291      10.773 r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=568)      2.083      12.856         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_18_144/RSCO                  td                    0.147      13.003 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[54]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.003         ntR1087          
 CLMA_18_148/RSCO                  td                    0.147      13.150 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[61]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.150         ntR1086          
 CLMA_18_152/RSCO                  td                    0.147      13.297 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      13.297         ntR1085          
 CLMA_18_156/RSCO                  td                    0.147      13.444 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[47]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.444         ntR1084          
 CLMA_18_160/RSCO                  td                    0.147      13.591 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.591         ntR1083          
 CLMA_18_164/RSCO                  td                    0.147      13.738 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[37]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.738         ntR1082          
 CLMA_18_168/RSCO                  td                    0.147      13.885 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ddrphy_gatei/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      13.885         ntR1081          
 CLMA_18_172/RSCO                  td                    0.147      14.032 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.032         ntR1080          
 CLMA_18_176/RSCO                  td                    0.147      14.179 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.179         ntR1079          
 CLMA_18_180/RSCO                  td                    0.147      14.326 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.326         ntR1078          
 CLMA_18_184/RSCO                  td                    0.147      14.473 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.473         ntR1077          
 CLMA_18_192/RSCO                  td                    0.147      14.620 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.620         ntR1076          
 CLMA_18_196/RSCO                  td                    0.147      14.767 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[120]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      14.767         ntR1075          
 CLMA_18_200/RSCO                  td                    0.147      14.914 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[47]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.914         ntR1074          
 CLMA_18_204/RSCO                  td                    0.147      15.061 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[98]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.061         ntR1073          
 CLMA_18_208/RSCO                  td                    0.147      15.208 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      15.208         ntR1072          
 CLMA_18_212/RSCO                  td                    0.147      15.355 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[188]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.355         ntR1071          
 CLMA_18_216/RSCO                  td                    0.147      15.502 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[190]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.502         ntR1070          
 CLMA_18_220/RSCO                  td                    0.147      15.649 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[165]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.649         ntR1069          
 CLMA_18_224/RSCO                  td                    0.147      15.796 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[54]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      15.796         ntR1068          
 CLMA_18_228/RSCO                  td                    0.147      15.943 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[55]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      15.943         ntR1067          
 CLMA_18_232/RSCO                  td                    0.147      16.090 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[142]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.090         ntR1066          
 CLMA_18_236/RSCO                  td                    0.147      16.237 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[52]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      16.237         ntR1065          
 CLMA_18_240/RSCI                                                          f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_7/opit_0_inv/RS

 Data arrival time                                                  16.237         Logic Levels: 23 
                                                                                   Logic: 3.672ns(63.805%), Route: 2.083ns(36.195%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      11.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096      12.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000      13.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      14.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      15.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.221 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.373         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000      18.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.531      19.904         ntclkbufg_0      
 CLMA_18_240/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_7/opit_0_inv/CLK
 clock pessimism                                         0.542      20.446                          
 clock uncertainty                                      -0.350      20.096                          

 Recovery time                                           0.000      20.096                          

 Data required time                                                 20.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.096                          
 Data arrival time                                                  16.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.859                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[117]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.482
  Launch Clock Delay      :  9.904
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.221 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.373         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.531       9.904         ntclkbufg_0      
 CLMS_66_205/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_66_205/Q1                    tco                   0.224      10.128 f       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=568)      0.319      10.447         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_66_209/RSCO                  td                    0.105      10.552 r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[183]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.552         ntR909           
 CLMS_66_213/RSCI                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[117]/opit_0_inv/RS

 Data arrival time                                                  10.552         Logic Levels: 1  
                                                                                   Logic: 0.329ns(50.772%), Route: 0.319ns(49.228%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.585      10.482         ntclkbufg_0      
 CLMS_66_213/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[117]/opit_0_inv/CLK
 clock pessimism                                        -0.549       9.933                          
 clock uncertainty                                       0.200      10.133                          

 Removal time                                            0.000      10.133                          

 Data required time                                                 10.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.133                          
 Data arrival time                                                  10.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[181]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.482
  Launch Clock Delay      :  9.904
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.221 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.373         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.531       9.904         ntclkbufg_0      
 CLMS_66_205/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_66_205/Q1                    tco                   0.224      10.128 f       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=568)      0.319      10.447         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_66_209/RSCO                  td                    0.105      10.552 r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[183]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.552         ntR909           
 CLMS_66_213/RSCI                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[181]/opit_0_inv/RS

 Data arrival time                                                  10.552         Logic Levels: 1  
                                                                                   Logic: 0.329ns(50.772%), Route: 0.319ns(49.228%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.585      10.482         ntclkbufg_0      
 CLMS_66_213/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[181]/opit_0_inv/CLK
 clock pessimism                                        -0.549       9.933                          
 clock uncertainty                                       0.200      10.133                          

 Removal time                                            0.000      10.133                          

 Data required time                                                 10.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.133                          
 Data arrival time                                                  10.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[183]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.482
  Launch Clock Delay      :  9.904
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.221 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.373         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.531       9.904         ntclkbufg_0      
 CLMS_66_205/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_66_205/Q1                    tco                   0.224      10.128 f       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=568)      0.319      10.447         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_66_209/RSCO                  td                    0.105      10.552 r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[183]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.552         ntR909           
 CLMS_66_213/RSCI                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[183]/opit_0_inv/RS

 Data arrival time                                                  10.552         Logic Levels: 1  
                                                                                   Logic: 0.329ns(50.772%), Route: 0.319ns(49.228%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.585      10.482         ntclkbufg_0      
 CLMS_66_213/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[183]/opit_0_inv/CLK
 clock pessimism                                        -0.549       9.933                          
 clock uncertainty                                       0.200      10.133                          

 Removal time                                            0.000      10.133                          

 Data required time                                                 10.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.133                          
 Data arrival time                                                  10.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.419                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : clk_10
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 CLMA_174_136/CLK                                                          r       rstn_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMA_174_136/Q2                   tco                   0.290       5.251 r       rstn_1ms[12]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.264       5.515         rstn_1ms[11]     
 CLMS_170_137/Y2                   td                    0.487       6.002 r       N329_10/gateop_perm/Z
                                   net (fanout=1)        0.251       6.253         _N84580          
 CLMS_170_137/Y0                   td                    0.320       6.573 r       N329_13/gateop_perm/Z
                                   net (fanout=1)        0.119       6.692         _N84583          
 CLMS_170_137/Y1                   td                    0.197       6.889 f       N329_14/gateop_perm/Z
                                   net (fanout=203)      1.296       8.185         nt_rstn_out      
 CLMA_242_104/RS                                                           f       u_ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   8.185         Logic Levels: 3  
                                                                                   Logic: 1.294ns(40.136%), Route: 1.930ns(59.864%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758     101.927         _N29             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000     103.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531     104.617         ntclkbufg_3      
 CLMA_242_104/CLK                                                          r       u_ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.290     104.907                          
 clock uncertainty                                      -0.150     104.757                          

 Recovery time                                          -0.617     104.140                          

 Data required time                                                104.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.140                          
 Data arrival time                                                   8.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.955                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : clk_10
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.927         _N29             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531       4.617         ntclkbufg_3      
 CLMS_170_133/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_170_133/Q0                   tco                   0.222       4.839 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.216       5.055         rstn_1ms[0]      
 CLMS_170_137/Y1                   td                    0.198       5.253 r       N329_14/gateop_perm/Z
                                   net (fanout=203)      1.063       6.316         nt_rstn_out      
 CLMA_242_104/RS                                                           r       u_ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   6.316         Logic Levels: 1  
                                                                                   Logic: 0.420ns(24.720%), Route: 1.279ns(75.280%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 CLMA_242_104/CLK                                                          r       u_ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Removal time                                           -0.226       4.445                          

 Data required time                                                  4.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.445                          
 Data arrival time                                                   6.316                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.585      10.482         ntclkbufg_0      
 CLMA_34_192/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_34_192/Q1                    tco                   0.289      10.771 f       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=506)      1.209      11.980         u_ddr3_ip/u_ddrphy_top/calib_done
 CLMA_58_233/Y1                    td                    0.197      12.177 f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        2.213      14.390         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      14.529 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.529         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      18.432 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      18.528         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  18.528         Logic Levels: 3  
                                                                                   Logic: 4.528ns(56.276%), Route: 3.518ns(43.724%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : eth_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 CLMA_174_136/CLK                                                          r       rstn_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMA_174_136/Q2                   tco                   0.290       5.251 r       rstn_1ms[12]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.264       5.515         rstn_1ms[11]     
 CLMS_170_137/Y2                   td                    0.487       6.002 r       N329_10/gateop_perm/Z
                                   net (fanout=1)        0.251       6.253         _N84580          
 CLMS_170_137/Y0                   td                    0.320       6.573 r       N329_13/gateop_perm/Z
                                   net (fanout=1)        0.119       6.692         _N84583          
 CLMS_170_137/Y1                   td                    0.197       6.889 f       N329_14/gateop_perm/Z
                                   net (fanout=203)      3.602      10.491         nt_rstn_out      
 IOL_319_374/DO                    td                    0.139      10.630 f       eth_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.630         eth_rst_n_obuf/ntO
 IOBD_316_376/PAD                  td                    3.818      14.448 f       eth_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.123      14.571         eth_rst_n        
 B20                                                                       f       eth_rst_n (port) 

 Data arrival time                                                  14.571         Logic Levels: 5  
                                                                                   Logic: 5.251ns(54.641%), Route: 4.359ns(45.359%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : rstn_out (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.191         _N29             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 CLMA_174_136/CLK                                                          r       rstn_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMA_174_136/Q2                   tco                   0.290       5.251 r       rstn_1ms[12]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.264       5.515         rstn_1ms[11]     
 CLMS_170_137/Y2                   td                    0.487       6.002 r       N329_10/gateop_perm/Z
                                   net (fanout=1)        0.251       6.253         _N84580          
 CLMS_170_137/Y0                   td                    0.320       6.573 r       N329_13/gateop_perm/Z
                                   net (fanout=1)        0.119       6.692         _N84583          
 CLMS_170_137/Y1                   td                    0.197       6.889 f       N329_14/gateop_perm/Z
                                   net (fanout=203)      2.674       9.563         nt_rstn_out      
 IOL_327_42/DO                     td                    0.139       9.702 f       rstn_out_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.702         rstn_out_obuf/ntO
 IOBS_LR_328_41/PAD                td                    3.903      13.605 f       rstn_out_obuf/opit_0/O
                                   net (fanout=1)        0.060      13.665         rstn_out         
 R17                                                                       f       rstn_out (port)  

 Data arrival time                                                  13.665         Logic Levels: 5  
                                                                                   Logic: 5.336ns(61.305%), Route: 3.368ns(38.695%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rx_ctl (port)
Endpoint    : eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       eth_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         eth_rx_ctl       
 IOBS_TB_69_376/DIN                td                    1.047       1.110 r       eth_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         eth_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI

 Data arrival time                                                   1.110         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.324%), Route: 0.063ns(5.676%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       eth_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         eth_rxd[0]       
 IOBD_72_376/DIN                   td                    1.047       1.118 r       eth_rxd_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       1.118         eth_rxd_ibuf[0]/ntD
 IOL_75_374/DI                                                             r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         eth_rxd[1]       
 IOBS_TB_73_376/DIN                td                    1.047       1.118 r       eth_rxd_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       1.118         eth_rxd_ibuf[1]/ntD
 IOL_75_373/DI                                                             r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.052       5.950           0.898           High Pulse Width  DRM_82_128/CLKA[0]      u_VSDMA0/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 5.052       5.950           0.898           Low Pulse Width   DRM_82_128/CLKA[0]      u_VSDMA0/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 5.052       5.950           0.898           Low Pulse Width   DRM_82_128/CLKA[1]      u_VSDMA0/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.452       3.350           0.898           Low Pulse Width   DRM_82_148/CLKA[0]      u_VSDMA2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 2.452       3.350           0.898           High Pulse Width  DRM_82_148/CLKA[0]      u_VSDMA2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 2.452       3.350           0.898           Low Pulse Width   DRM_82_148/CLKA[1]      u_VSDMA2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width   CLMS_50_109/CLK         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_50_109/CLK         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_50_109/CLK         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{clk_10} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           Low Pulse Width   DRM_234_88/CLKA[0]      u_ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_234_88/CLKA[0]      u_ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_234_88/CLKB[0]      u_ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_74} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.768       6.666           0.898           High Pulse Width  DRM_178_212/CLKB[0]     pattern_vg/u0/U_ipml_sdpram_ram_32to256/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
 5.768       6.666           0.898           High Pulse Width  DRM_178_212/CLKB[1]     pattern_vg/u0/U_ipml_sdpram_ram_32to256/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB
 5.768       6.666           0.898           High Pulse Width  DRM_178_232/CLKB[0]     pattern_vg/u0/U_ipml_sdpram_ram_32to256/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm_inv/CLKB
====================================================================================================

{eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           High Pulse Width  IOL_75_374/CLK_SYS      eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           Low Pulse Width   IOL_75_374/CLK_SYS      eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           High Pulse Width  IOL_75_373/CLK_SYS      eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/SYSCLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_2/vin_x[2]/opit_0_A2Q21/CLK
Endpoint    : u_2/vout_y[29]/opit_0_A2Q21/CE
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.450 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.375         ntclkbufg_2      
 CLMA_94_92/CLK                                                            r       u_2/vin_x[2]/opit_0_A2Q21/CLK

 CLMA_94_92/Q1                     tco                   0.223       3.598 f       u_2/vin_x[2]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.388       3.986         u_2/vin_x [2]    
 CLMA_90_109/Y0                    td                    0.378       4.364 f       u_2/N32_mux5_5/gateop_perm/Z
                                   net (fanout=1)        0.449       4.813         u_2/_N85011      
 CLMA_94_100/Y2                    td                    0.162       4.975 r       u_2/N32_mux6/gateop_perm/Z
                                   net (fanout=1)        0.149       5.124         u_2/_N2366       
 CLMA_94_100/Y3                    td                    0.151       5.275 f       u_2/N32_mux10/gateop_perm/Z
                                   net (fanout=15)       0.361       5.636         u_2/N32          
 CLMA_90_108/Y2                    td                    0.162       5.798 r       u_2/N125_2/gateop_perm/Z
                                   net (fanout=2)        0.354       6.152         u_2/N125         
 CLMA_90_76/CECO                   td                    0.141       6.293 r       u_2/vout_y[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.293         ntR1469          
 CLMA_90_80/CECO                   td                    0.141       6.434 r       u_2/vout_y[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.434         ntR1468          
 CLMA_90_84/CECO                   td                    0.141       6.575 r       u_2/vout_y[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.575         ntR1467          
 CLMA_90_88/CECO                   td                    0.141       6.716 r       u_2/vout_y[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.716         ntR1466          
 CLMA_90_92/CECO                   td                    0.141       6.857 r       u_2/vout_y[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.857         ntR1465          
 CLMA_90_96/CECO                   td                    0.141       6.998 r       u_2/vout_y[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.998         ntR1464          
 CLMA_90_100/CECO                  td                    0.141       7.139 r       u_2/vout_y[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.139         ntR1463          
 CLMA_90_104/CECI                                                          r       u_2/vout_y[29]/opit_0_A2Q21/CE

 Data arrival time                                                   7.139         Logic Levels: 11 
                                                                                   Logic: 2.063ns(54.809%), Route: 1.701ns(45.191%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cam_pclk (port)  
                                   net (fanout=1)        0.076      11.976         cam_pclk         
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      14.177         _N23             
 USCM_84_114/CLK_USCM              td                    0.000      14.177 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895      15.072         ntclkbufg_2      
 CLMA_90_104/CLK                                                           r       u_2/vout_y[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.563      14.443                          

 Data required time                                                 14.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.443                          
 Data arrival time                                                   7.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.304                          
====================================================================================================

====================================================================================================

Startpoint  : u_2/vin_x[2]/opit_0_A2Q21/CLK
Endpoint    : u_2/vout_y[31]/opit_0_A2Q21/CE
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.450 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.375         ntclkbufg_2      
 CLMA_94_92/CLK                                                            r       u_2/vin_x[2]/opit_0_A2Q21/CLK

 CLMA_94_92/Q1                     tco                   0.223       3.598 f       u_2/vin_x[2]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.388       3.986         u_2/vin_x [2]    
 CLMA_90_109/Y0                    td                    0.378       4.364 f       u_2/N32_mux5_5/gateop_perm/Z
                                   net (fanout=1)        0.449       4.813         u_2/_N85011      
 CLMA_94_100/Y2                    td                    0.162       4.975 r       u_2/N32_mux6/gateop_perm/Z
                                   net (fanout=1)        0.149       5.124         u_2/_N2366       
 CLMA_94_100/Y3                    td                    0.151       5.275 f       u_2/N32_mux10/gateop_perm/Z
                                   net (fanout=15)       0.361       5.636         u_2/N32          
 CLMA_90_108/Y2                    td                    0.162       5.798 r       u_2/N125_2/gateop_perm/Z
                                   net (fanout=2)        0.354       6.152         u_2/N125         
 CLMA_90_76/CECO                   td                    0.141       6.293 r       u_2/vout_y[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.293         ntR1469          
 CLMA_90_80/CECO                   td                    0.141       6.434 r       u_2/vout_y[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.434         ntR1468          
 CLMA_90_84/CECO                   td                    0.141       6.575 r       u_2/vout_y[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.575         ntR1467          
 CLMA_90_88/CECO                   td                    0.141       6.716 r       u_2/vout_y[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.716         ntR1466          
 CLMA_90_92/CECO                   td                    0.141       6.857 r       u_2/vout_y[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.857         ntR1465          
 CLMA_90_96/CECO                   td                    0.141       6.998 r       u_2/vout_y[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.998         ntR1464          
 CLMA_90_100/CECO                  td                    0.141       7.139 r       u_2/vout_y[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.139         ntR1463          
 CLMA_90_104/CECI                                                          r       u_2/vout_y[31]/opit_0_A2Q21/CE

 Data arrival time                                                   7.139         Logic Levels: 11 
                                                                                   Logic: 2.063ns(54.809%), Route: 1.701ns(45.191%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cam_pclk (port)  
                                   net (fanout=1)        0.076      11.976         cam_pclk         
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      14.177         _N23             
 USCM_84_114/CLK_USCM              td                    0.000      14.177 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895      15.072         ntclkbufg_2      
 CLMA_90_104/CLK                                                           r       u_2/vout_y[31]/opit_0_A2Q21/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.563      14.443                          

 Data required time                                                 14.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.443                          
 Data arrival time                                                   7.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.304                          
====================================================================================================

====================================================================================================

Startpoint  : u_2/vin_x[2]/opit_0_A2Q21/CLK
Endpoint    : u_2/vout_x[29]/opit_0_A2Q21/CE
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.450 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.375         ntclkbufg_2      
 CLMA_94_92/CLK                                                            r       u_2/vin_x[2]/opit_0_A2Q21/CLK

 CLMA_94_92/Q1                     tco                   0.223       3.598 f       u_2/vin_x[2]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.388       3.986         u_2/vin_x [2]    
 CLMA_90_109/Y0                    td                    0.378       4.364 f       u_2/N32_mux5_5/gateop_perm/Z
                                   net (fanout=1)        0.449       4.813         u_2/_N85011      
 CLMA_94_100/Y2                    td                    0.162       4.975 r       u_2/N32_mux6/gateop_perm/Z
                                   net (fanout=1)        0.149       5.124         u_2/_N2366       
 CLMA_94_100/Y3                    td                    0.162       5.286 r       u_2/N32_mux10/gateop_perm/Z
                                   net (fanout=15)       0.273       5.559         u_2/N32          
 CLMA_94_108/Y1                    td                    0.151       5.710 f       u_2/N108_5/gateop_perm/Z
                                   net (fanout=2)        0.432       6.142         u_2/N108         
 CLMA_90_77/CECO                   td                    0.132       6.274 f       u_2/vout_x[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.274         ntR1462          
 CLMA_90_81/CECO                   td                    0.132       6.406 f       u_2/vout_x[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.406         ntR1461          
 CLMA_90_85/CECO                   td                    0.132       6.538 f       u_2/vout_x[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.538         ntR1460          
 CLMA_90_89/CECO                   td                    0.132       6.670 f       u_2/vout_x[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.670         ntR1459          
 CLMA_90_93/CECO                   td                    0.132       6.802 f       u_2/vout_x[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.802         ntR1458          
 CLMA_90_97/CECO                   td                    0.132       6.934 f       u_2/vout_x[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.934         ntR1457          
 CLMA_90_101/CECO                  td                    0.132       7.066 f       u_2/vout_x[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.066         ntR1456          
 CLMA_90_105/CECI                                                          f       u_2/vout_x[29]/opit_0_A2Q21/CE

 Data arrival time                                                   7.066         Logic Levels: 11 
                                                                                   Logic: 2.000ns(54.186%), Route: 1.691ns(45.814%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cam_pclk (port)  
                                   net (fanout=1)        0.076      11.976         cam_pclk         
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      14.177         _N23             
 USCM_84_114/CLK_USCM              td                    0.000      14.177 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895      15.072         ntclkbufg_2      
 CLMA_90_105/CLK                                                           r       u_2/vout_x[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.576      14.430                          

 Data required time                                                 14.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.430                          
 Data arrival time                                                   7.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/L0
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.277         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       3.172         ntclkbufg_2      
 CLMS_94_105/CLK                                                           r       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_94_105/Q2                    tco                   0.180       3.352 f       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.061       3.413         u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt [0]
 CLMS_94_105/D0                                                            f       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.413         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.450 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.375         ntclkbufg_2      
 CLMS_94_105/CLK                                                           r       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.173                          
 clock uncertainty                                       0.200       3.373                          

 Hold time                                              -0.065       3.308                          

 Data required time                                                  3.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.308                          
 Data arrival time                                                   3.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.105                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/L0
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.277         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       3.172         ntclkbufg_2      
 CLMS_98_105/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q/CLK

 CLMS_98_105/Q3                    tco                   0.178       3.350 f       u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q/Q
                                   net (fanout=5)        0.063       3.413         u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt [0]
 CLMS_98_105/B0                                                            f       u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.413         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.859%), Route: 0.063ns(26.141%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.450 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.375         ntclkbufg_2      
 CLMS_98_105/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.173                          
 clock uncertainty                                       0.200       3.373                          

 Hold time                                              -0.066       3.307                          

 Data required time                                                  3.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.307                          
 Data arrival time                                                   3.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.106                          
====================================================================================================

====================================================================================================

Startpoint  : u_VSDMA0/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : u_VSDMA0/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L0
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.277         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       3.172         ntclkbufg_2      
 CLMA_78_212/CLK                                                           r       u_VSDMA0/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_78_212/Q3                    tco                   0.178       3.350 f       u_VSDMA0/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.066       3.416         u_VSDMA0/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wfull
 CLMA_78_212/B0                                                            f       u_VSDMA0/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.416         Logic Levels: 0  
                                                                                   Logic: 0.178ns(72.951%), Route: 0.066ns(27.049%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N23             
 USCM_84_114/CLK_USCM              td                    0.000       2.450 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.375         ntclkbufg_2      
 CLMA_78_212/CLK                                                           r       u_VSDMA0/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.173                          
 clock uncertainty                                       0.200       3.373                          

 Hold time                                              -0.066       3.307                          

 Data required time                                                  3.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.307                          
 Data arrival time                                                   3.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_960_540/vin_x[6]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_960_540/vout_y[29]/opit_0_A2Q21/CE
Path Group  : pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.377         ntclkbufg_4      
 CLMA_122_180/CLK                                                          r       u_video_scale_960_540/vin_x[6]/opit_0_A2Q21/CLK

 CLMA_122_180/Q0                   tco                   0.221       3.598 f       u_video_scale_960_540/vin_x[6]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.255       3.853         u_video_scale_960_540/vin_x [5]
 CLMA_126_184/Y3                   td                    0.358       4.211 f       u_video_scale_960_540/N32_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.168       4.379         u_video_scale_960_540/_N84941
 CLMA_122_184/Y3                   td                    0.162       4.541 r       u_video_scale_960_540/N32_mux7/gateop_perm/Z
                                   net (fanout=1)        0.074       4.615         u_video_scale_960_540/_N2392
 CLMS_122_185/Y3                   td                    0.151       4.766 f       u_video_scale_960_540/N32_mux11/gateop_perm/Z
                                   net (fanout=16)       0.366       5.132         u_video_scale_960_540/N32
 CLMA_114_176/Y1                   td                    0.162       5.294 r       u_video_scale_960_540/N125_2/gateop_perm/Z
                                   net (fanout=4)        0.372       5.666         u_video_scale_960_540/N125
 CLMA_114_192/CECO                 td                    0.141       5.807 r       u_video_scale_960_540/vout_y[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.807         ntR1692          
 CLMA_114_196/CECO                 td                    0.141       5.948 r       u_video_scale_960_540/vout_y[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.948         ntR1691          
 CLMA_114_200/CECO                 td                    0.141       6.089 r       u_video_scale_960_540/vout_y[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.089         ntR1690          
 CLMA_114_204/CECO                 td                    0.141       6.230 r       u_video_scale_960_540/vout_y[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.230         ntR1689          
 CLMA_114_208/CECO                 td                    0.141       6.371 r       u_video_scale_960_540/vout_y[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.371         ntR1688          
 CLMA_114_212/CECI                                                         r       u_video_scale_960_540/vout_y[29]/opit_0_A2Q21/CE

 Data arrival time                                                   6.371         Logic Levels: 9  
                                                                                   Logic: 1.759ns(58.751%), Route: 1.235ns(41.249%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.700       6.700 r                        
 AA12                                                    0.000       6.700 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.778         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       7.513 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.513         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.551 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       8.979         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       8.979 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895       9.874         ntclkbufg_4      
 CLMA_114_212/CLK                                                          r       u_video_scale_960_540/vout_y[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.184      10.058                          
 clock uncertainty                                      -0.250       9.808                          

 Setup time                                             -0.563       9.245                          

 Data required time                                                  9.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.245                          
 Data arrival time                                                   6.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.874                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_960_540/vin_x[6]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_960_540/vout_y[31]/opit_0_A2Q21/CE
Path Group  : pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.377         ntclkbufg_4      
 CLMA_122_180/CLK                                                          r       u_video_scale_960_540/vin_x[6]/opit_0_A2Q21/CLK

 CLMA_122_180/Q0                   tco                   0.221       3.598 f       u_video_scale_960_540/vin_x[6]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.255       3.853         u_video_scale_960_540/vin_x [5]
 CLMA_126_184/Y3                   td                    0.358       4.211 f       u_video_scale_960_540/N32_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.168       4.379         u_video_scale_960_540/_N84941
 CLMA_122_184/Y3                   td                    0.162       4.541 r       u_video_scale_960_540/N32_mux7/gateop_perm/Z
                                   net (fanout=1)        0.074       4.615         u_video_scale_960_540/_N2392
 CLMS_122_185/Y3                   td                    0.151       4.766 f       u_video_scale_960_540/N32_mux11/gateop_perm/Z
                                   net (fanout=16)       0.366       5.132         u_video_scale_960_540/N32
 CLMA_114_176/Y1                   td                    0.162       5.294 r       u_video_scale_960_540/N125_2/gateop_perm/Z
                                   net (fanout=4)        0.372       5.666         u_video_scale_960_540/N125
 CLMA_114_192/CECO                 td                    0.141       5.807 r       u_video_scale_960_540/vout_y[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.807         ntR1692          
 CLMA_114_196/CECO                 td                    0.141       5.948 r       u_video_scale_960_540/vout_y[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.948         ntR1691          
 CLMA_114_200/CECO                 td                    0.141       6.089 r       u_video_scale_960_540/vout_y[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.089         ntR1690          
 CLMA_114_204/CECO                 td                    0.141       6.230 r       u_video_scale_960_540/vout_y[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.230         ntR1689          
 CLMA_114_208/CECO                 td                    0.141       6.371 r       u_video_scale_960_540/vout_y[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.371         ntR1688          
 CLMA_114_212/CECI                                                         r       u_video_scale_960_540/vout_y[31]/opit_0_A2Q21/CE

 Data arrival time                                                   6.371         Logic Levels: 9  
                                                                                   Logic: 1.759ns(58.751%), Route: 1.235ns(41.249%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.700       6.700 r                        
 AA12                                                    0.000       6.700 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.778         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       7.513 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.513         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.551 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       8.979         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       8.979 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895       9.874         ntclkbufg_4      
 CLMA_114_212/CLK                                                          r       u_video_scale_960_540/vout_y[31]/opit_0_A2Q21/CLK
 clock pessimism                                         0.184      10.058                          
 clock uncertainty                                      -0.250       9.808                          

 Setup time                                             -0.563       9.245                          

 Data required time                                                  9.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.245                          
 Data arrival time                                                   6.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.874                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_960_540/vin_x[6]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_960_540/vout_x[29]/opit_0_A2Q21/CE
Path Group  : pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.377         ntclkbufg_4      
 CLMA_122_180/CLK                                                          r       u_video_scale_960_540/vin_x[6]/opit_0_A2Q21/CLK

 CLMA_122_180/Q0                   tco                   0.221       3.598 f       u_video_scale_960_540/vin_x[6]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.255       3.853         u_video_scale_960_540/vin_x [5]
 CLMA_126_184/Y3                   td                    0.358       4.211 f       u_video_scale_960_540/N32_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.168       4.379         u_video_scale_960_540/_N84941
 CLMA_122_184/Y3                   td                    0.162       4.541 r       u_video_scale_960_540/N32_mux7/gateop_perm/Z
                                   net (fanout=1)        0.074       4.615         u_video_scale_960_540/_N2392
 CLMS_122_185/Y3                   td                    0.162       4.777 r       u_video_scale_960_540/N32_mux11/gateop_perm/Z
                                   net (fanout=16)       0.269       5.046         u_video_scale_960_540/N32
 CLMS_122_177/Y3                   td                    0.162       5.208 r       u_video_scale_960_540/N108_5/gateop_perm/Z
                                   net (fanout=4)        0.247       5.455         u_video_scale_960_540/N108
 CLMS_118_169/CECO                 td                    0.141       5.596 r       u_video_scale_960_540/vout_x[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.596         ntR1535          
 CLMS_118_173/CECO                 td                    0.141       5.737 r       u_video_scale_960_540/vout_x[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.737         ntR1534          
 CLMS_118_177/CECO                 td                    0.141       5.878 r       u_video_scale_960_540/vout_x[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.878         ntR1533          
 CLMS_118_181/CECO                 td                    0.141       6.019 r       u_video_scale_960_540/vout_x[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.019         ntR1532          
 CLMS_118_185/CECO                 td                    0.141       6.160 r       u_video_scale_960_540/vout_x[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.160         ntR1531          
 CLMS_118_193/CECO                 td                    0.141       6.301 r       u_video_scale_960_540/vout_x[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.301         ntR1530          
 CLMS_118_197/CECI                                                         r       u_video_scale_960_540/vout_x[29]/opit_0_A2Q21/CE

 Data arrival time                                                   6.301         Logic Levels: 10 
                                                                                   Logic: 1.911ns(65.356%), Route: 1.013ns(34.644%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.700       6.700 r                        
 AA12                                                    0.000       6.700 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.778         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       7.513 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.513         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.551 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       8.979         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       8.979 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895       9.874         ntclkbufg_4      
 CLMS_118_197/CLK                                                          r       u_video_scale_960_540/vout_x[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.184      10.058                          
 clock uncertainty                                      -0.250       9.808                          

 Setup time                                             -0.563       9.245                          

 Data required time                                                  9.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.245                          
 Data arrival time                                                   6.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.944                          
====================================================================================================

====================================================================================================

Startpoint  : u_VSDMA2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : u_VSDMA2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L0
Path Group  : pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895       3.174         ntclkbufg_4      
 CLMA_90_232/CLK                                                           r       u_VSDMA2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_90_232/Q3                    tco                   0.178       3.352 f       u_VSDMA2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.066       3.418         u_VSDMA2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wfull
 CLMA_90_232/B0                                                            f       u_VSDMA2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.418         Logic Levels: 0  
                                                                                   Logic: 0.178ns(72.951%), Route: 0.066ns(27.049%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.377         ntclkbufg_4      
 CLMA_90_232/CLK                                                           r       u_VSDMA2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.175                          
 clock uncertainty                                       0.200       3.375                          

 Hold time                                              -0.066       3.309                          

 Data required time                                                  3.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.309                          
 Data arrival time                                                   3.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_VSDMA3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : u_VSDMA3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L0
Path Group  : pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895       3.174         ntclkbufg_4      
 CLMA_90_200/CLK                                                           r       u_VSDMA3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_90_200/Q2                    tco                   0.180       3.354 f       u_VSDMA3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.066       3.420         u_VSDMA3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wfull
 CLMA_90_200/D0                                                            f       u_VSDMA3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.420         Logic Levels: 0  
                                                                                   Logic: 0.180ns(73.171%), Route: 0.066ns(26.829%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.377         ntclkbufg_4      
 CLMA_90_200/CLK                                                           r       u_VSDMA3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.175                          
 clock uncertainty                                       0.200       3.375                          

 Hold time                                              -0.065       3.310                          

 Data required time                                                  3.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.310                          
 Data arrival time                                                   3.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.110                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_960_540/vout_y[1]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_960_540/vout_y[1]/opit_0_A2Q21/I00
Path Group  : pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895       3.174         ntclkbufg_4      
 CLMA_114_180/CLK                                                          r       u_video_scale_960_540/vout_y[1]/opit_0_A2Q21/CLK

 CLMA_114_180/Q0                   tco                   0.179       3.353 f       u_video_scale_960_540/vout_y[1]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.059       3.412         u_video_scale_960_540/vout_y [0]
 CLMA_114_180/A0                                                           f       u_video_scale_960_540/vout_y[1]/opit_0_A2Q21/I00

 Data arrival time                                                   3.412         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.377         ntclkbufg_4      
 CLMA_114_180/CLK                                                          r       u_video_scale_960_540/vout_y[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.203       3.174                          
 clock uncertainty                                       0.200       3.374                          

 Hold time                                              -0.078       3.296                          

 Data required time                                                  3.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.296                          
 Data arrival time                                                   3.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.116                          
====================================================================================================

====================================================================================================

Startpoint  : u_VSDMA3/u_vsdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_VSDMA3/u_vsdma_to_axi/axi_awaddr[27]/opit_0_inv_AQ_perm/CE
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.104
  Launch Clock Delay      :  6.458
  Clock Pessimism Removal :  0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.925       6.458         ntclkbufg_0      
 CLMA_110_181/CLK                                                          r       u_VSDMA3/u_vsdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_181/Q3                   tco                   0.220       6.678 f       u_VSDMA3/u_vsdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.396       7.074         u_VSDMA3/u_vsdma_to_axi/wburst_len [2]
                                   td                    0.365       7.439 f       u_VSDMA3/u_vsdma_to_axi/N22_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.439         u_VSDMA3/u_vsdma_to_axi/N22_1.co [2]
 CLMA_102_168/COUT                 td                    0.044       7.483 r       u_VSDMA3/u_vsdma_to_axi/N22_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.483         u_VSDMA3/u_vsdma_to_axi/N22_1.co [4]
                                   td                    0.044       7.527 r       u_VSDMA3/u_vsdma_to_axi/N22_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.527         u_VSDMA3/u_vsdma_to_axi/N22_1.co [6]
 CLMA_102_172/Y2                   td                    0.202       7.729 f       u_VSDMA3/u_vsdma_to_axi/N22_1.fsub_7/gateop/Y
                                   net (fanout=1)        0.253       7.982         u_VSDMA3/u_vsdma_to_axi/M_AXI_AWLEN [7]
 CLMA_98_172/COUT                  td                    0.397       8.379 r       u_VSDMA3/u_vsdma_to_axi/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.379         u_VSDMA3/u_vsdma_to_axi/N91.co [6]
 CLMA_98_176/Y0                    td                    0.206       8.585 f       u_VSDMA3/u_vsdma_to_axi/N91.eq_4/gateop/Y
                                   net (fanout=1)        0.297       8.882         u_VSDMA3/u_vsdma_to_axi/N91
 CLMS_98_193/Y3                    td                    0.151       9.033 f       u_VSDMA3/u_vsdma_to_axi/N92/gateop_perm/Z
                                   net (fanout=3)        0.385       9.418         u_VSDMA3/u_vsdma_to_axi/M_AXI_WLAST
 CLMS_102_209/Y1                   td                    0.151       9.569 f       u_VSDMA3/u_vsdma_to_axi/wburst_len_req/opit_0_L5Q_perm/Z
                                   net (fanout=7)        0.810      10.379         u_VSDMA3/u_vsdma_to_axi/N52
 CLMA_114_148/CECO                 td                    0.132      10.511 f       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[10]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.511         ntR1590          
 CLMA_114_152/CECO                 td                    0.132      10.643 f       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[14]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.643         ntR1589          
 CLMA_114_156/CECO                 td                    0.132      10.775 f       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[18]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.775         ntR1588          
 CLMA_114_160/CECO                 td                    0.132      10.907 f       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[22]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.907         ntR1587          
 CLMA_114_164/CECO                 td                    0.132      11.039 f       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[26]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000      11.039         ntR1586          
 CLMA_114_168/CECI                                                         f       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[27]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  11.039         Logic Levels: 11 
                                                                                   Logic: 2.440ns(53.263%), Route: 2.141ns(46.737%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074      11.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      11.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000      11.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      12.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.926 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.209         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000      15.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.895      16.104         ntclkbufg_0      
 CLMA_114_168/CLK                                                          r       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.335      16.439                          
 clock uncertainty                                      -0.350      16.089                          

 Setup time                                             -0.576      15.513                          

 Data required time                                                 15.513                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.513                          
 Data arrival time                                                  11.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.474                          
====================================================================================================

====================================================================================================

Startpoint  : u_VSDMA3/u_vsdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_VSDMA3/u_vsdma_to_axi/axi_awaddr[24]/opit_0_inv_A2Q21/CE
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.104
  Launch Clock Delay      :  6.458
  Clock Pessimism Removal :  0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.925       6.458         ntclkbufg_0      
 CLMA_110_181/CLK                                                          r       u_VSDMA3/u_vsdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_181/Q3                   tco                   0.220       6.678 f       u_VSDMA3/u_vsdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.396       7.074         u_VSDMA3/u_vsdma_to_axi/wburst_len [2]
                                   td                    0.365       7.439 f       u_VSDMA3/u_vsdma_to_axi/N22_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.439         u_VSDMA3/u_vsdma_to_axi/N22_1.co [2]
 CLMA_102_168/COUT                 td                    0.044       7.483 r       u_VSDMA3/u_vsdma_to_axi/N22_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.483         u_VSDMA3/u_vsdma_to_axi/N22_1.co [4]
                                   td                    0.044       7.527 r       u_VSDMA3/u_vsdma_to_axi/N22_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.527         u_VSDMA3/u_vsdma_to_axi/N22_1.co [6]
 CLMA_102_172/Y2                   td                    0.202       7.729 f       u_VSDMA3/u_vsdma_to_axi/N22_1.fsub_7/gateop/Y
                                   net (fanout=1)        0.253       7.982         u_VSDMA3/u_vsdma_to_axi/M_AXI_AWLEN [7]
 CLMA_98_172/COUT                  td                    0.397       8.379 r       u_VSDMA3/u_vsdma_to_axi/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.379         u_VSDMA3/u_vsdma_to_axi/N91.co [6]
 CLMA_98_176/Y0                    td                    0.206       8.585 f       u_VSDMA3/u_vsdma_to_axi/N91.eq_4/gateop/Y
                                   net (fanout=1)        0.297       8.882         u_VSDMA3/u_vsdma_to_axi/N91
 CLMS_98_193/Y3                    td                    0.151       9.033 f       u_VSDMA3/u_vsdma_to_axi/N92/gateop_perm/Z
                                   net (fanout=3)        0.385       9.418         u_VSDMA3/u_vsdma_to_axi/M_AXI_WLAST
 CLMS_102_209/Y1                   td                    0.151       9.569 f       u_VSDMA3/u_vsdma_to_axi/wburst_len_req/opit_0_L5Q_perm/Z
                                   net (fanout=7)        0.810      10.379         u_VSDMA3/u_vsdma_to_axi/N52
 CLMA_114_148/CECO                 td                    0.132      10.511 f       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[10]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.511         ntR1590          
 CLMA_114_152/CECO                 td                    0.132      10.643 f       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[14]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.643         ntR1589          
 CLMA_114_156/CECO                 td                    0.132      10.775 f       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[18]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.775         ntR1588          
 CLMA_114_160/CECO                 td                    0.132      10.907 f       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[22]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.907         ntR1587          
 CLMA_114_164/CECI                                                         f       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[24]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  10.907         Logic Levels: 10 
                                                                                   Logic: 2.308ns(51.877%), Route: 2.141ns(48.123%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074      11.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      11.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000      11.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      12.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.926 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.209         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000      15.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.895      16.104         ntclkbufg_0      
 CLMA_114_164/CLK                                                          r       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[24]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.335      16.439                          
 clock uncertainty                                      -0.350      16.089                          

 Setup time                                             -0.576      15.513                          

 Data required time                                                 15.513                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.513                          
 Data arrival time                                                  10.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_VSDMA3/u_vsdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_VSDMA3/u_vsdma_to_axi/axi_awaddr[26]/opit_0_inv_A2Q21/CE
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.104
  Launch Clock Delay      :  6.458
  Clock Pessimism Removal :  0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.925       6.458         ntclkbufg_0      
 CLMA_110_181/CLK                                                          r       u_VSDMA3/u_vsdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_181/Q3                   tco                   0.220       6.678 f       u_VSDMA3/u_vsdma_to_axi/wburst_len[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.396       7.074         u_VSDMA3/u_vsdma_to_axi/wburst_len [2]
                                   td                    0.365       7.439 f       u_VSDMA3/u_vsdma_to_axi/N22_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.439         u_VSDMA3/u_vsdma_to_axi/N22_1.co [2]
 CLMA_102_168/COUT                 td                    0.044       7.483 r       u_VSDMA3/u_vsdma_to_axi/N22_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.483         u_VSDMA3/u_vsdma_to_axi/N22_1.co [4]
                                   td                    0.044       7.527 r       u_VSDMA3/u_vsdma_to_axi/N22_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.527         u_VSDMA3/u_vsdma_to_axi/N22_1.co [6]
 CLMA_102_172/Y2                   td                    0.202       7.729 f       u_VSDMA3/u_vsdma_to_axi/N22_1.fsub_7/gateop/Y
                                   net (fanout=1)        0.253       7.982         u_VSDMA3/u_vsdma_to_axi/M_AXI_AWLEN [7]
 CLMA_98_172/COUT                  td                    0.397       8.379 r       u_VSDMA3/u_vsdma_to_axi/N91.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.379         u_VSDMA3/u_vsdma_to_axi/N91.co [6]
 CLMA_98_176/Y0                    td                    0.206       8.585 f       u_VSDMA3/u_vsdma_to_axi/N91.eq_4/gateop/Y
                                   net (fanout=1)        0.297       8.882         u_VSDMA3/u_vsdma_to_axi/N91
 CLMS_98_193/Y3                    td                    0.151       9.033 f       u_VSDMA3/u_vsdma_to_axi/N92/gateop_perm/Z
                                   net (fanout=3)        0.385       9.418         u_VSDMA3/u_vsdma_to_axi/M_AXI_WLAST
 CLMS_102_209/Y1                   td                    0.151       9.569 f       u_VSDMA3/u_vsdma_to_axi/wburst_len_req/opit_0_L5Q_perm/Z
                                   net (fanout=7)        0.810      10.379         u_VSDMA3/u_vsdma_to_axi/N52
 CLMA_114_148/CECO                 td                    0.132      10.511 f       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[10]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.511         ntR1590          
 CLMA_114_152/CECO                 td                    0.132      10.643 f       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[14]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.643         ntR1589          
 CLMA_114_156/CECO                 td                    0.132      10.775 f       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[18]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.775         ntR1588          
 CLMA_114_160/CECO                 td                    0.132      10.907 f       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[22]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.907         ntR1587          
 CLMA_114_164/CECI                                                         f       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[26]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  10.907         Logic Levels: 10 
                                                                                   Logic: 2.308ns(51.877%), Route: 2.141ns(48.123%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074      11.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      11.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000      11.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      12.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.926 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.209         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000      15.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.895      16.104         ntclkbufg_0      
 CLMA_114_164/CLK                                                          r       u_VSDMA3/u_vsdma_to_axi/axi_awaddr[26]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.335      16.439                          
 clock uncertainty                                      -0.350      16.089                          

 Setup time                                             -0.576      15.513                          

 Data required time                                                 15.513                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.513                          
 Data arrival time                                                  10.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[28]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[28]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.458
  Launch Clock Delay      :  6.104
  Clock Pessimism Removal :  -0.339

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.926 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.209         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.895       6.104         ntclkbufg_0      
 CLMA_58_233/CLK                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[28]/opit_0_inv/CLK

 CLMA_58_233/Q1                    tco                   0.180       6.284 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[28]/opit_0_inv/Q
                                   net (fanout=1)        0.058       6.342         u_ddr3_ip/dfi_wrdata [28]
 CLMA_58_232/C0                                                            f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[28]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.342         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.925       6.458         ntclkbufg_0      
 CLMA_58_232/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[28]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.339       6.119                          
 clock uncertainty                                       0.200       6.319                          

 Hold time                                              -0.077       6.242                          

 Data required time                                                  6.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.242                          
 Data arrival time                                                   6.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[6]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.570
  Launch Clock Delay      :  6.214
  Clock Pessimism Removal :  -0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.926 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.209         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.005       6.214         ntclkbufg_0      
 CLMS_18_285/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_18_285/Q0                    tco                   0.179       6.393 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.058       6.451         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position [6]
 CLMA_18_284/A0                                                            f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[6]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.451         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     1.037       6.570         ntclkbufg_0      
 CLMA_18_284/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.341       6.229                          
 clock uncertainty                                       0.200       6.429                          

 Hold time                                              -0.078       6.351                          

 Data required time                                                  6.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.351                          
 Data arrival time                                                   6.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_VSDMA1/u_vsdma_control/VSDMA_WRITE_ENABLE.wrst_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_VSDMA1/u_vsdma_control/VSDMA_WRITE_ENABLE.wrst_cnt[2]/opit_0_inv_A2Q21/I00
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.458
  Launch Clock Delay      :  6.104
  Clock Pessimism Removal :  -0.339

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.926 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.209         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.895       6.104         ntclkbufg_0      
 CLMA_118_124/CLK                                                          r       u_VSDMA1/u_vsdma_control/VSDMA_WRITE_ENABLE.wrst_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_124/Q0                   tco                   0.179       6.283 f       u_VSDMA1/u_vsdma_control/VSDMA_WRITE_ENABLE.wrst_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.059       6.342         u_VSDMA1/u_vsdma_control/VSDMA_WRITE_ENABLE.wrst_cnt [0]
 CLMS_118_125/A0                                                           f       u_VSDMA1/u_vsdma_control/VSDMA_WRITE_ENABLE.wrst_cnt[2]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   6.342         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.925       6.458         ntclkbufg_0      
 CLMS_118_125/CLK                                                          r       u_VSDMA1/u_vsdma_control/VSDMA_WRITE_ENABLE.wrst_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.339       6.119                          
 clock uncertainty                                       0.200       6.319                          

 Hold time                                              -0.078       6.241                          

 Data required time                                                  6.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.241                          
 Data arrival time                                                   6.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.101                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.969
  Launch Clock Delay      :  4.273
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.273         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.681         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.681         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       3.810         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       3.884 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       4.487         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       4.487 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.468         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.557 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.226         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.426 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.469         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.301       6.770                          
 clock uncertainty                                      -0.150       6.620                          

 Setup time                                             -0.105       6.515                          

 Data required time                                                  6.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.515                          
 Data arrival time                                                   4.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.969
  Launch Clock Delay      :  4.273
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.273         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.681         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.681         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       3.810         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       3.884 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       4.487         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       4.487 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.468         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.557 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.226         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.426 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.469         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.301       6.770                          
 clock uncertainty                                      -0.150       6.620                          

 Setup time                                             -0.105       6.515                          

 Data required time                                                  6.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.515                          
 Data arrival time                                                   4.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.969
  Launch Clock Delay      :  4.273
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.273         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.681         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.681         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       3.810         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       3.884 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       4.487         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       4.487 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.468         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.557 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.226         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.426 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.469         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.301       6.770                          
 clock uncertainty                                      -0.150       6.620                          

 Setup time                                             -0.105       6.515                          

 Data required time                                                  6.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.515                          
 Data arrival time                                                   4.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.273
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       3.926 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       3.963         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.302 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.302         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.273         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.301       3.972                          
 clock uncertainty                                       0.000       3.972                          

 Hold time                                              -0.053       3.919                          

 Data required time                                                  3.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.919                          
 Data arrival time                                                   4.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.273
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       3.926 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       3.963         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.302 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.302         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.273         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.301       3.972                          
 clock uncertainty                                       0.000       3.972                          

 Hold time                                              -0.053       3.919                          

 Data required time                                                  3.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.919                          
 Data arrival time                                                   4.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.273
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       3.926 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       3.963         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.302 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.302         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.273         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.301       3.972                          
 clock uncertainty                                       0.000       3.972                          

 Hold time                                              -0.053       3.919                          

 Data required time                                                  3.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.919                          
 Data arrival time                                                   4.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.969
  Launch Clock Delay      :  4.273
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.273         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.681         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.681         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       3.810         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       3.884 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       4.487         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       4.487 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.468         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.557 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.226         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.426 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.469         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.301       6.770                          
 clock uncertainty                                      -0.150       6.620                          

 Setup time                                             -0.105       6.515                          

 Data required time                                                  6.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.515                          
 Data arrival time                                                   4.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.969
  Launch Clock Delay      :  4.273
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.273         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.681         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.681         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       3.810         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       3.884 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       4.487         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       4.487 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.468         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.557 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.226         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.426 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.469         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.301       6.770                          
 clock uncertainty                                      -0.150       6.620                          

 Setup time                                             -0.105       6.515                          

 Data required time                                                  6.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.515                          
 Data arrival time                                                   4.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.969
  Launch Clock Delay      :  4.273
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.273         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.681         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.681         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       3.810         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       3.884 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       4.487         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       4.487 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.468         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.557 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.226         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.426 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.469         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.301       6.770                          
 clock uncertainty                                      -0.150       6.620                          

 Setup time                                             -0.105       6.515                          

 Data required time                                                  6.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.515                          
 Data arrival time                                                   4.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.273
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       3.926 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       3.963         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.302 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.302         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.273         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.301       3.972                          
 clock uncertainty                                       0.000       3.972                          

 Hold time                                              -0.053       3.919                          

 Data required time                                                  3.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.919                          
 Data arrival time                                                   4.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.273
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       3.926 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       3.963         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.302 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.302         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.273         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.301       3.972                          
 clock uncertainty                                       0.000       3.972                          

 Hold time                                              -0.053       3.919                          

 Data required time                                                  3.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.919                          
 Data arrival time                                                   4.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.273
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       3.926 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       3.963         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.302 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.302         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.273         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.301       3.972                          
 clock uncertainty                                       0.000       3.972                          

 Hold time                                              -0.053       3.919                          

 Data required time                                                  3.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.919                          
 Data arrival time                                                   4.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : clk_10
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 CLMS_222_97/CLK                                                           r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_97/Q1                    tco                   0.223       3.316 f       u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.255       3.571         u_ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_218_93/Y0                    td                    0.264       3.835 f       u_ms72xx_ctl/ms7200_ctl/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.245       4.080         u_ms72xx_ctl/ms7200_ctl/_N76708
 CLMS_222_89/Y2                    td                    0.150       4.230 f       u_ms72xx_ctl/ms7200_ctl/N2031_4/gateop_perm/Z
                                   net (fanout=6)        0.256       4.486         u_ms72xx_ctl/ms7200_ctl/_N76729
 CLMA_226_88/Y3                    td                    0.162       4.648 r       u_ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=16)       0.082       4.730         u_ms72xx_ctl/ms7200_ctl/N261
 CLMS_226_89/Y1                    td                    0.222       4.952 r       u_ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.077       5.029         u_ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_226_88/Y2                    td                    0.227       5.256 f       u_ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.264       5.520         u_ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_226_93/Y1                    td                    0.151       5.671 f       u_ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.411       6.082         u_ms72xx_ctl/ms7200_ctl/N8
 CLMA_230_104/CE                                                           f       u_ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   6.082         Logic Levels: 6  
                                                                                   Logic: 1.399ns(46.805%), Route: 1.590ns(53.195%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463     101.310         _N29             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000     101.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895     102.886         ntclkbufg_3      
 CLMA_230_104/CLK                                                          r       u_ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.476     102.448                          

 Data required time                                                102.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.448                          
 Data arrival time                                                   6.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.366                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : clk_10
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 CLMS_222_97/CLK                                                           r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_97/Q1                    tco                   0.223       3.316 f       u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.255       3.571         u_ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_218_93/Y0                    td                    0.264       3.835 f       u_ms72xx_ctl/ms7200_ctl/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.245       4.080         u_ms72xx_ctl/ms7200_ctl/_N76708
 CLMS_222_89/Y2                    td                    0.150       4.230 f       u_ms72xx_ctl/ms7200_ctl/N2031_4/gateop_perm/Z
                                   net (fanout=6)        0.256       4.486         u_ms72xx_ctl/ms7200_ctl/_N76729
 CLMA_226_88/Y3                    td                    0.162       4.648 r       u_ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=16)       0.082       4.730         u_ms72xx_ctl/ms7200_ctl/N261
 CLMS_226_89/Y1                    td                    0.222       4.952 r       u_ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.077       5.029         u_ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_226_88/Y2                    td                    0.227       5.256 f       u_ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.264       5.520         u_ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_226_93/Y1                    td                    0.151       5.671 f       u_ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.411       6.082         u_ms72xx_ctl/ms7200_ctl/N8
 CLMA_230_104/CE                                                           f       u_ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   6.082         Logic Levels: 6  
                                                                                   Logic: 1.399ns(46.805%), Route: 1.590ns(53.195%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463     101.310         _N29             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000     101.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895     102.886         ntclkbufg_3      
 CLMA_230_104/CLK                                                          r       u_ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.476     102.448                          

 Data required time                                                102.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.448                          
 Data arrival time                                                   6.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.366                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/ms7200_ctl/addr[5]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_10
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 CLMS_222_97/CLK                                                           r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_97/Q1                    tco                   0.223       3.316 f       u_ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.255       3.571         u_ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_218_93/Y0                    td                    0.264       3.835 f       u_ms72xx_ctl/ms7200_ctl/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.245       4.080         u_ms72xx_ctl/ms7200_ctl/_N76708
 CLMS_222_89/Y2                    td                    0.150       4.230 f       u_ms72xx_ctl/ms7200_ctl/N2031_4/gateop_perm/Z
                                   net (fanout=6)        0.256       4.486         u_ms72xx_ctl/ms7200_ctl/_N76729
 CLMA_226_88/Y3                    td                    0.162       4.648 r       u_ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=16)       0.082       4.730         u_ms72xx_ctl/ms7200_ctl/N261
 CLMS_226_89/Y1                    td                    0.224       4.954 f       u_ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.261       5.215         u_ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_230_85/Y0                    td                    0.162       5.377 r       u_ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=13)       0.277       5.654         u_ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_88/CECO                  td                    0.141       5.795 r       u_ms72xx_ctl/ms7200_ctl/data_in[1]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       5.795         ntR1676          
 CLMA_230_92/CECO                  td                    0.141       5.936 r       u_ms72xx_ctl/ms7200_ctl/data_in[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.936         ntR1675          
 CLMA_230_96/CECI                                                          r       u_ms72xx_ctl/ms7200_ctl/addr[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.936         Logic Levels: 7  
                                                                                   Logic: 1.467ns(51.600%), Route: 1.376ns(48.400%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463     101.310         _N29             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000     101.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895     102.886         ntclkbufg_3      
 CLMA_230_96/CLK                                                           r       u_ms72xx_ctl/ms7200_ctl/addr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.563     102.361                          

 Data required time                                                102.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.361                          
 Data arrival time                                                   5.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]
Path Group  : clk_10
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895       2.886         ntclkbufg_3      
 CLMA_230_137/CLK                                                          r       u_ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMA_230_137/Q1                   tco                   0.184       3.070 r       u_ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.140       3.210         u_ms72xx_ctl/ms7210_ctl/cmd_index [1]
 DRM_234_128/ADA0[6]                                                       r       u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]

 Data arrival time                                                   3.210         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.790%), Route: 0.140ns(43.210%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 DRM_234_128/CLKA[0]                                                       r       u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.166       3.071                          

 Data required time                                                  3.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.071                          
 Data arrival time                                                   3.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]
Path Group  : clk_10
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895       2.886         ntclkbufg_3      
 CLMA_230_137/CLK                                                          r       u_ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_230_137/Q2                   tco                   0.183       3.069 r       u_ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.141       3.210         u_ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_234_128/ADA0[7]                                                       r       u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]

 Data arrival time                                                   3.210         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.481%), Route: 0.141ns(43.519%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 DRM_234_128/CLKA[0]                                                       r       u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.166       3.071                          

 Data required time                                                  3.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.071                          
 Data arrival time                                                   3.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[8]
Path Group  : clk_10
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895       2.886         ntclkbufg_3      
 CLMA_230_137/CLK                                                          r       u_ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_230_137/Q3                   tco                   0.182       3.068 r       u_ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.198       3.266         u_ms72xx_ctl/ms7210_ctl/cmd_index [3]
 DRM_234_128/ADA0[8]                                                       r       u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[8]

 Data arrival time                                                   3.266         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.895%), Route: 0.198ns(52.105%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 DRM_234_128/CLKA[0]                                                       r       u_ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.166       3.071                          

 Data required time                                                  3.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.071                          
 Data arrival time                                                   3.266                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_vtc/x_act[0]/opit_0/CLK
Endpoint    : pattern_vg/pix_data[3]/opit_0_L5Q_perm/CE
Path Group  : clk_74
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.174 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      0.925       3.099         ntclkbufg_5      
 CLMA_182_225/CLK                                                          r       u_vtc/x_act[0]/opit_0/CLK

 CLMA_182_225/Y2                   tco                   0.283       3.382 f       u_vtc/x_act[0]/opit_0/Q
                                   net (fanout=5)        0.356       3.738         x_act[0]         
 CLMA_186_220/Y3                   td                    0.358       4.096 f       pattern_vg/N2_mux4/gateop_perm/Z
                                   net (fanout=1)        0.367       4.463         pattern_vg/_N2054
 CLMA_194_216/Y2                   td                    0.264       4.727 f       pattern_vg/N20_11/gateop_perm/Z
                                   net (fanout=1)        0.067       4.794         pattern_vg/_N83870_1
 CLMA_194_216/Y0                   td                    0.162       4.956 r       pattern_vg/N20_10/gateop_perm/Z
                                   net (fanout=16)       0.251       5.207         pattern_vg/N20   
                                   td                    0.368       5.575 f       pattern_vg/N703_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.575         pattern_vg/N703_1.co [2]
 CLMS_190_221/COUT                 td                    0.044       5.619 r       pattern_vg/N703_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.619         pattern_vg/N703_1.co [4]
 CLMS_190_225/Y1                   td                    0.366       5.985 f       pattern_vg/N703_1.fsub_5/gateop_A2/Y1
                                   net (fanout=64)       0.594       6.579         pattern_vg/char_x [6]
 CLMS_198_237/L7OUT                td                    0.297       6.876 f       pattern_vg/N95_143_muxf7/Fother
                                   net (fanout=1)        0.000       6.876         L7OUT4           
 CLMA_198_236/Y3                   td                    0.123       6.999 f       pattern_vg/N95_159_muxf8/F
                                   net (fanout=1)        0.391       7.390         pattern_vg/_N11938
 CLMA_194_220/Y6AB                 td                    0.202       7.592 f       pattern_vg/N95_256_muxf6/F
                                   net (fanout=11)       0.256       7.848         pattern_vg/N95   
 CLMS_190_225/Y3                   td                    0.151       7.999 f       pattern_vg/pix_data[23:0]_e_1/gateop_perm/Z
                                   net (fanout=17)       0.438       8.437         pattern_vg/_N76609
 CLMA_194_192/Y0                   td                    0.150       8.587 f       pattern_vg/pix_data[23:0]_e/gateop_perm/Z
                                   net (fanout=18)       0.412       8.999         pattern_vg/_N0   
 CLMA_194_164/CECO                 td                    0.132       9.131 f       pattern_vg/pix_data[7]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       9.131         ntR1423          
 CLMA_194_168/CECI                                                         f       pattern_vg/pix_data[3]/opit_0_L5Q_perm/CE

 Data arrival time                                                   9.131         Logic Levels: 11 
                                                                                   Logic: 2.900ns(48.077%), Route: 3.132ns(51.923%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 P20                                                     0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.407         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      14.142 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.142         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      14.180 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      14.643         _N29             
 PLL_158_55/CLK_OUT2               td                    0.084      14.727 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      15.330         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      15.330 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      0.895      16.225         ntclkbufg_5      
 CLMA_194_168/CLK                                                          r       pattern_vg/pix_data[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188      16.413                          
 clock uncertainty                                      -0.150      16.263                          

 Setup time                                             -0.576      15.687                          

 Data required time                                                 15.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.687                          
 Data arrival time                                                   9.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_vtc/x_act[0]/opit_0/CLK
Endpoint    : pattern_vg/pix_data[5]/opit_0_L5Q_perm/CE
Path Group  : clk_74
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.174 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      0.925       3.099         ntclkbufg_5      
 CLMA_182_225/CLK                                                          r       u_vtc/x_act[0]/opit_0/CLK

 CLMA_182_225/Y2                   tco                   0.283       3.382 f       u_vtc/x_act[0]/opit_0/Q
                                   net (fanout=5)        0.356       3.738         x_act[0]         
 CLMA_186_220/Y3                   td                    0.358       4.096 f       pattern_vg/N2_mux4/gateop_perm/Z
                                   net (fanout=1)        0.367       4.463         pattern_vg/_N2054
 CLMA_194_216/Y2                   td                    0.264       4.727 f       pattern_vg/N20_11/gateop_perm/Z
                                   net (fanout=1)        0.067       4.794         pattern_vg/_N83870_1
 CLMA_194_216/Y0                   td                    0.162       4.956 r       pattern_vg/N20_10/gateop_perm/Z
                                   net (fanout=16)       0.251       5.207         pattern_vg/N20   
                                   td                    0.368       5.575 f       pattern_vg/N703_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.575         pattern_vg/N703_1.co [2]
 CLMS_190_221/COUT                 td                    0.044       5.619 r       pattern_vg/N703_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.619         pattern_vg/N703_1.co [4]
 CLMS_190_225/Y1                   td                    0.366       5.985 f       pattern_vg/N703_1.fsub_5/gateop_A2/Y1
                                   net (fanout=64)       0.594       6.579         pattern_vg/char_x [6]
 CLMS_198_237/L7OUT                td                    0.297       6.876 f       pattern_vg/N95_143_muxf7/Fother
                                   net (fanout=1)        0.000       6.876         L7OUT4           
 CLMA_198_236/Y3                   td                    0.123       6.999 f       pattern_vg/N95_159_muxf8/F
                                   net (fanout=1)        0.391       7.390         pattern_vg/_N11938
 CLMA_194_220/Y6AB                 td                    0.202       7.592 f       pattern_vg/N95_256_muxf6/F
                                   net (fanout=11)       0.256       7.848         pattern_vg/N95   
 CLMS_190_225/Y3                   td                    0.151       7.999 f       pattern_vg/pix_data[23:0]_e_1/gateop_perm/Z
                                   net (fanout=17)       0.438       8.437         pattern_vg/_N76609
 CLMA_194_192/Y0                   td                    0.150       8.587 f       pattern_vg/pix_data[23:0]_e/gateop_perm/Z
                                   net (fanout=18)       0.412       8.999         pattern_vg/_N0   
 CLMA_194_164/CECO                 td                    0.132       9.131 f       pattern_vg/pix_data[7]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       9.131         ntR1423          
 CLMA_194_168/CECI                                                         f       pattern_vg/pix_data[5]/opit_0_L5Q_perm/CE

 Data arrival time                                                   9.131         Logic Levels: 11 
                                                                                   Logic: 2.900ns(48.077%), Route: 3.132ns(51.923%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 P20                                                     0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.407         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      14.142 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.142         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      14.180 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      14.643         _N29             
 PLL_158_55/CLK_OUT2               td                    0.084      14.727 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      15.330         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      15.330 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      0.895      16.225         ntclkbufg_5      
 CLMA_194_168/CLK                                                          r       pattern_vg/pix_data[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188      16.413                          
 clock uncertainty                                      -0.150      16.263                          

 Setup time                                             -0.576      15.687                          

 Data required time                                                 15.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.687                          
 Data arrival time                                                   9.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_vtc/x_act[0]/opit_0/CLK
Endpoint    : pattern_vg/pix_data[16]/opit_0_L5Q_perm/CE
Path Group  : clk_74
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.174 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      0.925       3.099         ntclkbufg_5      
 CLMA_182_225/CLK                                                          r       u_vtc/x_act[0]/opit_0/CLK

 CLMA_182_225/Y2                   tco                   0.283       3.382 f       u_vtc/x_act[0]/opit_0/Q
                                   net (fanout=5)        0.356       3.738         x_act[0]         
 CLMA_186_220/Y3                   td                    0.358       4.096 f       pattern_vg/N2_mux4/gateop_perm/Z
                                   net (fanout=1)        0.367       4.463         pattern_vg/_N2054
 CLMA_194_216/Y2                   td                    0.264       4.727 f       pattern_vg/N20_11/gateop_perm/Z
                                   net (fanout=1)        0.067       4.794         pattern_vg/_N83870_1
 CLMA_194_216/Y0                   td                    0.162       4.956 r       pattern_vg/N20_10/gateop_perm/Z
                                   net (fanout=16)       0.251       5.207         pattern_vg/N20   
                                   td                    0.368       5.575 f       pattern_vg/N703_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.575         pattern_vg/N703_1.co [2]
 CLMS_190_221/COUT                 td                    0.044       5.619 r       pattern_vg/N703_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.619         pattern_vg/N703_1.co [4]
 CLMS_190_225/Y1                   td                    0.366       5.985 f       pattern_vg/N703_1.fsub_5/gateop_A2/Y1
                                   net (fanout=64)       0.594       6.579         pattern_vg/char_x [6]
 CLMS_198_237/L7OUT                td                    0.297       6.876 f       pattern_vg/N95_143_muxf7/Fother
                                   net (fanout=1)        0.000       6.876         L7OUT4           
 CLMA_198_236/Y3                   td                    0.123       6.999 f       pattern_vg/N95_159_muxf8/F
                                   net (fanout=1)        0.391       7.390         pattern_vg/_N11938
 CLMA_194_220/Y6AB                 td                    0.202       7.592 f       pattern_vg/N95_256_muxf6/F
                                   net (fanout=11)       0.256       7.848         pattern_vg/N95   
 CLMS_190_225/Y3                   td                    0.151       7.999 f       pattern_vg/pix_data[23:0]_e_1/gateop_perm/Z
                                   net (fanout=17)       0.438       8.437         pattern_vg/_N76609
 CLMA_194_192/Y0                   td                    0.150       8.587 f       pattern_vg/pix_data[23:0]_e/gateop_perm/Z
                                   net (fanout=18)       0.401       8.988         pattern_vg/_N0   
 CLMA_194_217/CECO                 td                    0.132       9.120 f       pattern_vg/pix_data[22]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.120         ntR1424          
 CLMA_194_221/CECI                                                         f       pattern_vg/pix_data[16]/opit_0_L5Q_perm/CE

 Data arrival time                                                   9.120         Logic Levels: 11 
                                                                                   Logic: 2.900ns(48.165%), Route: 3.121ns(51.835%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 P20                                                     0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.407         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      14.142 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.142         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      14.180 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      14.643         _N29             
 PLL_158_55/CLK_OUT2               td                    0.084      14.727 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      15.330         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      15.330 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      0.895      16.225         ntclkbufg_5      
 CLMA_194_221/CLK                                                          r       pattern_vg/pix_data[16]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188      16.413                          
 clock uncertainty                                      -0.150      16.263                          

 Setup time                                             -0.576      15.687                          

 Data required time                                                 15.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.687                          
 Data arrival time                                                   9.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.567                          
====================================================================================================

====================================================================================================

Startpoint  : u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
Endpoint    : u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/D
Path Group  : clk_74
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.997         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       1.997 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      0.895       2.892         ntclkbufg_5      
 CLMS_22_149/CLK                                                           r       u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK

 CLMS_22_149/Q0                    tco                   0.179       3.071 f       u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/Q
                                   net (fanout=1)        0.133       3.204         u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/rwptr1 [7]
 CLMS_22_149/AD                                                            f       u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/D

 Data arrival time                                                   3.204         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.372%), Route: 0.133ns(42.628%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.174 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      0.925       3.099         ntclkbufg_5      
 CLMS_22_149/CLK                                                           r       u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/CLK
 clock pessimism                                        -0.206       2.893                          
 clock uncertainty                                       0.000       2.893                          

 Hold time                                               0.040       2.933                          

 Data required time                                                  2.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.933                          
 Data arrival time                                                   3.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[12]
Path Group  : clk_74
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.997         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       1.997 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      0.895       2.892         ntclkbufg_5      
 CLMA_30_153/CLK                                                           r       u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/CLK

 CLMA_30_153/Q2                    tco                   0.183       3.075 r       u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/Q0
                                   net (fanout=10)       0.224       3.299         u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/rd_addr [10]
 DRM_26_148/ADB0[12]                                                       r       u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[12]

 Data arrival time                                                   3.299         Logic Levels: 0  
                                                                                   Logic: 0.183ns(44.963%), Route: 0.224ns(55.037%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.174 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      0.925       3.099         ntclkbufg_5      
 DRM_26_148/CLKB[0]                                                        r       u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.188       2.911                          
 clock uncertainty                                       0.000       2.911                          

 Hold time                                               0.107       3.018                          

 Data required time                                                  3.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.018                          
 Data arrival time                                                   3.299                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/ADDRB[12]
Path Group  : clk_74
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.997         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       1.997 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      0.895       2.892         ntclkbufg_5      
 CLMA_30_153/CLK                                                           r       u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/CLK

 CLMA_30_153/Q2                    tco                   0.183       3.075 r       u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/Q0
                                   net (fanout=10)       0.224       3.299         u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/rd_addr [10]
 DRM_26_148/ADB1[12]                                                       r       u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/ADDRB[12]

 Data arrival time                                                   3.299         Logic Levels: 0  
                                                                                   Logic: 0.183ns(44.963%), Route: 0.224ns(55.037%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.174 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=112)      0.925       3.099         ntclkbufg_5      
 DRM_26_148/CLKB[1]                                                        r       u_VSDMA0/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.188       2.911                          
 clock uncertainty                                       0.000       2.911                          

 Hold time                                               0.107       3.018                          

 Data required time                                                  3.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.018                          
 Data arrival time                                                   3.299                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.281                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/CLK
Endpoint    : eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[14]/opit_0_inv_A2Q21/CE
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.261
  Launch Clock Delay      :  1.540
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N27             
 PLL_158_303/CLK_OUT0              td                   -1.960      -0.429 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.503         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.503 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.037       1.540         ntclkbufg_1      
 CLMS_218_265/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/CLK

 CLMS_218_265/Q3                   tco                   0.220       1.760 f       eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/Q
                                   net (fanout=3)        0.388       2.148         eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num [2]
                                   td                    0.365       2.513 f       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.513         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [2]
 CLMS_222_253/COUT                 td                    0.044       2.557 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.557         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [4]
                                   td                    0.044       2.601 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.601         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [6]
 CLMS_222_257/COUT                 td                    0.044       2.645 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.645         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [8]
 CLMS_222_261/Y0                   td                    0.206       2.851 f       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_9/gateop_A2/Y0
                                   net (fanout=3)        0.257       3.108         eth_udp_loop_inst/u_udp/u_udp_tx/N286 [9]
 CLMS_218_265/Y3                   td                    0.222       3.330 f       eth_udp_loop_inst/u_udp/u_udp_tx/N5_0[9]/gateop_perm/Z
                                   net (fanout=1)        0.372       3.702         eth_udp_loop_inst/u_udp/u_udp_tx/N307 [9]
                                   td                    0.368       4.070 f       eth_udp_loop_inst/u_udp/u_udp_tx/N308.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.070         eth_udp_loop_inst/u_udp/u_udp_tx/N308.co [10]
 CLMA_222_256/Y3                   td                    0.106       4.176 f       eth_udp_loop_inst/u_udp/u_udp_tx/N308.lt_6/gateop_A2/Y1
                                   net (fanout=9)        0.271       4.447         _N21             
 CLMS_214_261/Y3                   td                    0.151       4.598 f       eth_udp_loop_inst/u_udp/u_udp_tx/N1064_3/gateop_perm/Z
                                   net (fanout=3)        0.366       4.964         eth_udp_loop_inst/u_udp/u_udp_tx/N1064
 CLMA_218_248/CECO                 td                    0.132       5.096 f       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.096         ntR1421          
 CLMA_218_252/CECO                 td                    0.132       5.228 f       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.228         ntR1420          
 CLMA_218_256/CECO                 td                    0.132       5.360 f       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.360         ntR1419          
 CLMA_218_260/CECI                                                         f       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[14]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   5.360         Logic Levels: 9  
                                                                                   Logic: 2.166ns(56.702%), Route: 1.654ns(43.298%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       9.368         _N27             
 PLL_158_303/CLK_OUT0              td                   -2.027       7.341 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       8.256         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       8.256 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.005       9.261         ntclkbufg_1      
 CLMA_218_260/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[14]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.264       9.525                          
 clock uncertainty                                      -0.150       9.375                          

 Setup time                                             -0.576       8.799                          

 Data required time                                                  8.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.799                          
 Data arrival time                                                   5.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.439                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/CLK
Endpoint    : eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.261
  Launch Clock Delay      :  1.540
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N27             
 PLL_158_303/CLK_OUT0              td                   -1.960      -0.429 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.503         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.503 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.037       1.540         ntclkbufg_1      
 CLMS_218_265/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/CLK

 CLMS_218_265/Q3                   tco                   0.220       1.760 f       eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/Q
                                   net (fanout=3)        0.388       2.148         eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num [2]
                                   td                    0.365       2.513 f       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.513         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [2]
 CLMS_222_253/COUT                 td                    0.044       2.557 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.557         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [4]
                                   td                    0.044       2.601 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.601         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [6]
 CLMS_222_257/COUT                 td                    0.044       2.645 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.645         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [8]
 CLMS_222_261/Y0                   td                    0.206       2.851 f       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_9/gateop_A2/Y0
                                   net (fanout=3)        0.257       3.108         eth_udp_loop_inst/u_udp/u_udp_tx/N286 [9]
 CLMS_218_265/Y3                   td                    0.222       3.330 f       eth_udp_loop_inst/u_udp/u_udp_tx/N5_0[9]/gateop_perm/Z
                                   net (fanout=1)        0.372       3.702         eth_udp_loop_inst/u_udp/u_udp_tx/N307 [9]
                                   td                    0.368       4.070 f       eth_udp_loop_inst/u_udp/u_udp_tx/N308.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.070         eth_udp_loop_inst/u_udp/u_udp_tx/N308.co [10]
 CLMA_222_256/Y3                   td                    0.106       4.176 f       eth_udp_loop_inst/u_udp/u_udp_tx/N308.lt_6/gateop_A2/Y1
                                   net (fanout=9)        0.271       4.447         _N21             
 CLMS_214_261/Y3                   td                    0.151       4.598 f       eth_udp_loop_inst/u_udp/u_udp_tx/N1064_3/gateop_perm/Z
                                   net (fanout=3)        0.366       4.964         eth_udp_loop_inst/u_udp/u_udp_tx/N1064
 CLMA_218_248/CECO                 td                    0.132       5.096 f       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.096         ntR1421          
 CLMA_218_252/CECO                 td                    0.132       5.228 f       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.228         ntR1420          
 CLMA_218_256/CECO                 td                    0.132       5.360 f       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.360         ntR1419          
 CLMA_218_260/CECI                                                         f       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   5.360         Logic Levels: 9  
                                                                                   Logic: 2.166ns(56.702%), Route: 1.654ns(43.298%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       9.368         _N27             
 PLL_158_303/CLK_OUT0              td                   -2.027       7.341 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       8.256         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       8.256 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.005       9.261         ntclkbufg_1      
 CLMA_218_260/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.264       9.525                          
 clock uncertainty                                      -0.150       9.375                          

 Setup time                                             -0.576       8.799                          

 Data required time                                                  8.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.799                          
 Data arrival time                                                   5.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.439                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/CLK
Endpoint    : eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[10]/opit_0_inv_A2Q21/CE
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.261
  Launch Clock Delay      :  1.540
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N27             
 PLL_158_303/CLK_OUT0              td                   -1.960      -0.429 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.503         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.503 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.037       1.540         ntclkbufg_1      
 CLMS_218_265/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/CLK

 CLMS_218_265/Q3                   tco                   0.220       1.760 f       eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/Q
                                   net (fanout=3)        0.388       2.148         eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num [2]
                                   td                    0.365       2.513 f       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.513         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [2]
 CLMS_222_253/COUT                 td                    0.044       2.557 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.557         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [4]
                                   td                    0.044       2.601 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.601         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [6]
 CLMS_222_257/COUT                 td                    0.044       2.645 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.645         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [8]
 CLMS_222_261/Y0                   td                    0.206       2.851 f       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_9/gateop_A2/Y0
                                   net (fanout=3)        0.257       3.108         eth_udp_loop_inst/u_udp/u_udp_tx/N286 [9]
 CLMS_218_265/Y3                   td                    0.222       3.330 f       eth_udp_loop_inst/u_udp/u_udp_tx/N5_0[9]/gateop_perm/Z
                                   net (fanout=1)        0.372       3.702         eth_udp_loop_inst/u_udp/u_udp_tx/N307 [9]
                                   td                    0.368       4.070 f       eth_udp_loop_inst/u_udp/u_udp_tx/N308.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.070         eth_udp_loop_inst/u_udp/u_udp_tx/N308.co [10]
 CLMA_222_256/Y3                   td                    0.106       4.176 f       eth_udp_loop_inst/u_udp/u_udp_tx/N308.lt_6/gateop_A2/Y1
                                   net (fanout=9)        0.271       4.447         _N21             
 CLMS_214_261/Y3                   td                    0.151       4.598 f       eth_udp_loop_inst/u_udp/u_udp_tx/N1064_3/gateop_perm/Z
                                   net (fanout=3)        0.366       4.964         eth_udp_loop_inst/u_udp/u_udp_tx/N1064
 CLMA_218_248/CECO                 td                    0.132       5.096 f       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.096         ntR1421          
 CLMA_218_252/CECO                 td                    0.132       5.228 f       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.228         ntR1420          
 CLMA_218_256/CECI                                                         f       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[10]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   5.228         Logic Levels: 8  
                                                                                   Logic: 2.034ns(55.152%), Route: 1.654ns(44.848%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       9.368         _N27             
 PLL_158_303/CLK_OUT0              td                   -2.027       7.341 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       8.256         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       8.256 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.005       9.261         ntclkbufg_1      
 CLMA_218_256/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.264       9.525                          
 clock uncertainty                                      -0.150       9.375                          

 Setup time                                             -0.576       8.799                          

 Data required time                                                  8.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.799                          
 Data arrival time                                                   5.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.571                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_arp/u_crc32_d8/crc_data[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_udp_loop_inst/u_arp/u_crc32_d8/crc_data[16]/opit_0_inv_L5Q_perm/L4
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.540
  Launch Clock Delay      :  1.261
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.368         _N27             
 PLL_158_303/CLK_OUT0              td                   -2.027      -0.659 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       0.256         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.256 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.005       1.261         ntclkbufg_1      
 CLMA_254_272/CLK                                                          r       eth_udp_loop_inst/u_arp/u_crc32_d8/crc_data[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_254_272/Q0                   tco                   0.179       1.440 f       eth_udp_loop_inst/u_arp/u_crc32_d8/crc_data[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.059       1.499         eth_udp_loop_inst/u_arp/crc_data [8]
 CLMS_254_273/B4                                                           f       eth_udp_loop_inst/u_arp/u_crc32_d8/crc_data[16]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.499         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N27             
 PLL_158_303/CLK_OUT0              td                   -1.960      -0.429 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.503         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.503 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.037       1.540         ntclkbufg_1      
 CLMS_254_273/CLK                                                          r       eth_udp_loop_inst/u_arp/u_crc32_d8/crc_data[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.264       1.276                          
 clock uncertainty                                       0.000       1.276                          

 Hold time                                              -0.029       1.247                          

 Data required time                                                  1.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.247                          
 Data arrival time                                                   1.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_arp/u_arp_tx/skip_en/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : eth_udp_loop_inst/u_arp/u_arp_tx/cur_state_1/opit_0_inv_L5Q_perm/L4
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.540
  Launch Clock Delay      :  1.261
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.368         _N27             
 PLL_158_303/CLK_OUT0              td                   -2.027      -0.659 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       0.256         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.256 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.005       1.261         ntclkbufg_1      
 CLMA_246_264/CLK                                                          r       eth_udp_loop_inst/u_arp/u_arp_tx/skip_en/opit_0_inv_MUX4TO1Q/CLK

 CLMA_246_264/Q0                   tco                   0.179       1.440 f       eth_udp_loop_inst/u_arp/u_arp_tx/skip_en/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=14)       0.064       1.504         eth_udp_loop_inst/u_arp/u_arp_tx/skip_en
 CLMS_246_265/B4                                                           f       eth_udp_loop_inst/u_arp/u_arp_tx/cur_state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.504         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.663%), Route: 0.064ns(26.337%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N27             
 PLL_158_303/CLK_OUT0              td                   -1.960      -0.429 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.503         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.503 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.037       1.540         ntclkbufg_1      
 CLMS_246_265/CLK                                                          r       eth_udp_loop_inst/u_arp/u_arp_tx/cur_state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.264       1.276                          
 clock uncertainty                                       0.000       1.276                          

 Hold time                                              -0.029       1.247                          

 Data required time                                                  1.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.247                          
 Data arrival time                                                   1.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[14]/opit_0_inv/D
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.540
  Launch Clock Delay      :  1.261
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.368         _N27             
 PLL_158_303/CLK_OUT0              td                   -2.027      -0.659 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       0.256         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.256 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.005       1.261         ntclkbufg_1      
 CLMS_198_281/CLK                                                          r       eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_281/Q1                   tco                   0.180       1.441 f       eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.135       1.576         eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t [6]
 CLMA_198_280/AD                                                           f       eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[14]/opit_0_inv/D

 Data arrival time                                                   1.576         Logic Levels: 0  
                                                                                   Logic: 0.180ns(57.143%), Route: 0.135ns(42.857%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N27             
 PLL_158_303/CLK_OUT0              td                   -1.960      -0.429 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.503         nt_eth_txc       
 USCM_84_108/CLK_USCM              td                    0.000       0.503 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.037       1.540         ntclkbufg_1      
 CLMA_198_280/CLK                                                          r       eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[14]/opit_0_inv/CLK
 clock pessimism                                        -0.264       1.276                          
 clock uncertainty                                       0.000       1.276                          

 Hold time                                               0.040       1.316                          

 Data required time                                                  1.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.316                          
 Data arrival time                                                   1.576                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.104
  Launch Clock Delay      :  6.458
  Clock Pessimism Removal :  0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.925       6.458         ntclkbufg_0      
 CLMS_66_205/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_66_205/Q1                    tco                   0.224       6.682 r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=568)      1.285       7.967         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_18_144/RSCO                  td                    0.113       8.080 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[54]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.080         ntR1087          
 CLMA_18_148/RSCO                  td                    0.113       8.193 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[61]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.193         ntR1086          
 CLMA_18_152/RSCO                  td                    0.113       8.306 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.306         ntR1085          
 CLMA_18_156/RSCO                  td                    0.113       8.419 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[47]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.419         ntR1084          
 CLMA_18_160/RSCO                  td                    0.113       8.532 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.532         ntR1083          
 CLMA_18_164/RSCO                  td                    0.113       8.645 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[37]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.645         ntR1082          
 CLMA_18_168/RSCO                  td                    0.113       8.758 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ddrphy_gatei/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       8.758         ntR1081          
 CLMA_18_172/RSCO                  td                    0.113       8.871 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.871         ntR1080          
 CLMA_18_176/RSCO                  td                    0.113       8.984 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.984         ntR1079          
 CLMA_18_180/RSCO                  td                    0.113       9.097 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.097         ntR1078          
 CLMA_18_184/RSCO                  td                    0.113       9.210 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.210         ntR1077          
 CLMA_18_192/RSCO                  td                    0.113       9.323 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.323         ntR1076          
 CLMA_18_196/RSCO                  td                    0.113       9.436 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[120]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.436         ntR1075          
 CLMA_18_200/RSCO                  td                    0.113       9.549 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[47]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.549         ntR1074          
 CLMA_18_204/RSCO                  td                    0.113       9.662 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[98]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.662         ntR1073          
 CLMA_18_208/RSCO                  td                    0.113       9.775 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.775         ntR1072          
 CLMA_18_212/RSCO                  td                    0.113       9.888 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[188]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.888         ntR1071          
 CLMA_18_216/RSCO                  td                    0.113      10.001 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[190]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.001         ntR1070          
 CLMA_18_220/RSCO                  td                    0.113      10.114 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[165]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.114         ntR1069          
 CLMA_18_224/RSCO                  td                    0.113      10.227 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[54]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.227         ntR1068          
 CLMA_18_228/RSCO                  td                    0.113      10.340 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[55]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.340         ntR1067          
 CLMA_18_232/RSCO                  td                    0.113      10.453 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[142]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.453         ntR1066          
 CLMA_18_236/RSCO                  td                    0.113      10.566 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[52]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.566         ntR1065          
 CLMA_18_240/RSCO                  td                    0.113      10.679 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.679         ntR1064          
 CLMA_18_244/RSCI                                                          f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.679         Logic Levels: 24 
                                                                                   Logic: 2.936ns(69.557%), Route: 1.285ns(30.443%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074      11.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      11.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000      11.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      12.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.926 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.209         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000      15.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.895      16.104         ntclkbufg_0      
 CLMA_18_244/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.335      16.439                          
 clock uncertainty                                      -0.350      16.089                          

 Recovery time                                           0.000      16.089                          

 Data required time                                                 16.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.089                          
 Data arrival time                                                  10.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.410                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_2/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.104
  Launch Clock Delay      :  6.458
  Clock Pessimism Removal :  0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.925       6.458         ntclkbufg_0      
 CLMS_66_205/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_66_205/Q1                    tco                   0.223       6.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=568)      1.473       8.154         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_18_144/RSCO                  td                    0.105       8.259 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[54]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.259         ntR1087          
 CLMA_18_148/RSCO                  td                    0.105       8.364 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[61]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.364         ntR1086          
 CLMA_18_152/RSCO                  td                    0.105       8.469 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.469         ntR1085          
 CLMA_18_156/RSCO                  td                    0.105       8.574 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[47]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.574         ntR1084          
 CLMA_18_160/RSCO                  td                    0.105       8.679 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.679         ntR1083          
 CLMA_18_164/RSCO                  td                    0.105       8.784 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[37]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.784         ntR1082          
 CLMA_18_168/RSCO                  td                    0.105       8.889 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ddrphy_gatei/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       8.889         ntR1081          
 CLMA_18_172/RSCO                  td                    0.105       8.994 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.994         ntR1080          
 CLMA_18_176/RSCO                  td                    0.105       9.099 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.099         ntR1079          
 CLMA_18_180/RSCO                  td                    0.105       9.204 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.204         ntR1078          
 CLMA_18_184/RSCO                  td                    0.105       9.309 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.309         ntR1077          
 CLMA_18_192/RSCO                  td                    0.105       9.414 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.414         ntR1076          
 CLMA_18_196/RSCO                  td                    0.105       9.519 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[120]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.519         ntR1075          
 CLMA_18_200/RSCO                  td                    0.105       9.624 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[47]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.624         ntR1074          
 CLMA_18_204/RSCO                  td                    0.105       9.729 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[98]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.729         ntR1073          
 CLMA_18_208/RSCO                  td                    0.105       9.834 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.834         ntR1072          
 CLMA_18_212/RSCO                  td                    0.105       9.939 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[188]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.939         ntR1071          
 CLMA_18_216/RSCO                  td                    0.105      10.044 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[190]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.044         ntR1070          
 CLMA_18_220/RSCO                  td                    0.105      10.149 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[165]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.149         ntR1069          
 CLMA_18_224/RSCO                  td                    0.105      10.254 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[54]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.254         ntR1068          
 CLMA_18_228/RSCO                  td                    0.105      10.359 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[55]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.359         ntR1067          
 CLMA_18_232/RSCO                  td                    0.105      10.464 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[142]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.464         ntR1066          
 CLMA_18_236/RSCO                  td                    0.105      10.569 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[52]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.569         ntR1065          
 CLMA_18_240/RSCI                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_2/opit_0_inv/RS

 Data arrival time                                                  10.569         Logic Levels: 23 
                                                                                   Logic: 2.638ns(64.169%), Route: 1.473ns(35.831%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074      11.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      11.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000      11.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      12.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.926 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.209         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000      15.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.895      16.104         ntclkbufg_0      
 CLMA_18_240/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_2/opit_0_inv/CLK
 clock pessimism                                         0.335      16.439                          
 clock uncertainty                                      -0.350      16.089                          

 Recovery time                                           0.000      16.089                          

 Data required time                                                 16.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.089                          
 Data arrival time                                                  10.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.520                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_7/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.104
  Launch Clock Delay      :  6.458
  Clock Pessimism Removal :  0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.925       6.458         ntclkbufg_0      
 CLMS_66_205/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_66_205/Q1                    tco                   0.223       6.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=568)      1.473       8.154         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_18_144/RSCO                  td                    0.105       8.259 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[54]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.259         ntR1087          
 CLMA_18_148/RSCO                  td                    0.105       8.364 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[61]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.364         ntR1086          
 CLMA_18_152/RSCO                  td                    0.105       8.469 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.469         ntR1085          
 CLMA_18_156/RSCO                  td                    0.105       8.574 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[47]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.574         ntR1084          
 CLMA_18_160/RSCO                  td                    0.105       8.679 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.679         ntR1083          
 CLMA_18_164/RSCO                  td                    0.105       8.784 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[37]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.784         ntR1082          
 CLMA_18_168/RSCO                  td                    0.105       8.889 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ddrphy_gatei/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       8.889         ntR1081          
 CLMA_18_172/RSCO                  td                    0.105       8.994 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.994         ntR1080          
 CLMA_18_176/RSCO                  td                    0.105       9.099 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.099         ntR1079          
 CLMA_18_180/RSCO                  td                    0.105       9.204 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.204         ntR1078          
 CLMA_18_184/RSCO                  td                    0.105       9.309 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.309         ntR1077          
 CLMA_18_192/RSCO                  td                    0.105       9.414 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.414         ntR1076          
 CLMA_18_196/RSCO                  td                    0.105       9.519 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[120]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.519         ntR1075          
 CLMA_18_200/RSCO                  td                    0.105       9.624 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[47]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.624         ntR1074          
 CLMA_18_204/RSCO                  td                    0.105       9.729 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[98]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.729         ntR1073          
 CLMA_18_208/RSCO                  td                    0.105       9.834 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.834         ntR1072          
 CLMA_18_212/RSCO                  td                    0.105       9.939 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[188]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.939         ntR1071          
 CLMA_18_216/RSCO                  td                    0.105      10.044 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[190]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.044         ntR1070          
 CLMA_18_220/RSCO                  td                    0.105      10.149 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[165]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.149         ntR1069          
 CLMA_18_224/RSCO                  td                    0.105      10.254 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[54]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.254         ntR1068          
 CLMA_18_228/RSCO                  td                    0.105      10.359 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[55]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.359         ntR1067          
 CLMA_18_232/RSCO                  td                    0.105      10.464 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[142]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.464         ntR1066          
 CLMA_18_236/RSCO                  td                    0.105      10.569 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[52]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.569         ntR1065          
 CLMA_18_240/RSCI                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_7/opit_0_inv/RS

 Data arrival time                                                  10.569         Logic Levels: 23 
                                                                                   Logic: 2.638ns(64.169%), Route: 1.473ns(35.831%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074      11.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      11.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000      11.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      12.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.926 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.209         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000      15.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.895      16.104         ntclkbufg_0      
 CLMA_18_240/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_7/opit_0_inv/CLK
 clock pessimism                                         0.335      16.439                          
 clock uncertainty                                      -0.350      16.089                          

 Recovery time                                           0.000      16.089                          

 Data required time                                                 16.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.089                          
 Data arrival time                                                  10.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.520                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[117]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.458
  Launch Clock Delay      :  6.104
  Clock Pessimism Removal :  -0.339

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.926 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.209         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.895       6.104         ntclkbufg_0      
 CLMS_66_205/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_66_205/Q1                    tco                   0.184       6.288 r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=568)      0.203       6.491         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_66_209/RSCO                  td                    0.092       6.583 f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[183]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.583         ntR909           
 CLMS_66_213/RSCI                                                          f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[117]/opit_0_inv/RS

 Data arrival time                                                   6.583         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.620%), Route: 0.203ns(42.380%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.925       6.458         ntclkbufg_0      
 CLMS_66_213/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[117]/opit_0_inv/CLK
 clock pessimism                                        -0.339       6.119                          
 clock uncertainty                                       0.200       6.319                          

 Removal time                                            0.000       6.319                          

 Data required time                                                  6.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.319                          
 Data arrival time                                                   6.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[181]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.458
  Launch Clock Delay      :  6.104
  Clock Pessimism Removal :  -0.339

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.926 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.209         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.895       6.104         ntclkbufg_0      
 CLMS_66_205/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_66_205/Q1                    tco                   0.184       6.288 r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=568)      0.203       6.491         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_66_209/RSCO                  td                    0.092       6.583 f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[183]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.583         ntR909           
 CLMS_66_213/RSCI                                                          f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[181]/opit_0_inv/RS

 Data arrival time                                                   6.583         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.620%), Route: 0.203ns(42.380%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.925       6.458         ntclkbufg_0      
 CLMS_66_213/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[181]/opit_0_inv/CLK
 clock pessimism                                        -0.339       6.119                          
 clock uncertainty                                       0.200       6.319                          

 Removal time                                            0.000       6.319                          

 Data required time                                                  6.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.319                          
 Data arrival time                                                   6.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[183]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.458
  Launch Clock Delay      :  6.104
  Clock Pessimism Removal :  -0.339

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.926 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.209         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.895       6.104         ntclkbufg_0      
 CLMS_66_205/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_66_205/Q1                    tco                   0.184       6.288 r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=568)      0.203       6.491         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_66_209/RSCO                  td                    0.092       6.583 f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[183]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.583         ntR909           
 CLMS_66_213/RSCI                                                          f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[183]/opit_0_inv/RS

 Data arrival time                                                   6.583         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.620%), Route: 0.203ns(42.380%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.925       6.458         ntclkbufg_0      
 CLMS_66_213/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[183]/opit_0_inv/CLK
 clock pessimism                                        -0.339       6.119                          
 clock uncertainty                                       0.200       6.319                          

 Removal time                                            0.000       6.319                          

 Data required time                                                  6.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.319                          
 Data arrival time                                                   6.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : clk_10
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 CLMA_174_136/CLK                                                          r       rstn_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMA_174_136/Q2                   tco                   0.223       3.316 f       rstn_1ms[12]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.168       3.484         rstn_1ms[11]     
 CLMS_170_137/Y2                   td                    0.381       3.865 f       N329_10/gateop_perm/Z
                                   net (fanout=1)        0.151       4.016         _N84580          
 CLMS_170_137/Y0                   td                    0.264       4.280 f       N329_13/gateop_perm/Z
                                   net (fanout=1)        0.067       4.347         _N84583          
 CLMS_170_137/Y1                   td                    0.151       4.498 f       N329_14/gateop_perm/Z
                                   net (fanout=203)      0.905       5.403         nt_rstn_out      
 CLMA_242_104/RS                                                           f       u_ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   5.403         Logic Levels: 3  
                                                                                   Logic: 1.019ns(44.113%), Route: 1.291ns(55.887%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463     101.310         _N29             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000     101.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895     102.886         ntclkbufg_3      
 CLMA_242_104/CLK                                                          r       u_ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.177     103.063                          
 clock uncertainty                                      -0.150     102.913                          

 Recovery time                                          -0.476     102.437                          

 Data required time                                                102.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.437                          
 Data arrival time                                                   5.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.034                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : clk_10
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.310         _N29             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895       2.886         ntclkbufg_3      
 CLMS_170_133/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_170_133/Q0                   tco                   0.182       3.068 r       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.137       3.205         rstn_1ms[0]      
 CLMS_170_137/Y1                   td                    0.159       3.364 r       N329_14/gateop_perm/Z
                                   net (fanout=203)      0.704       4.068         nt_rstn_out      
 CLMA_242_104/RS                                                           r       u_ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   4.068         Logic Levels: 1  
                                                                                   Logic: 0.341ns(28.849%), Route: 0.841ns(71.151%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 CLMA_242_104/CLK                                                          r       u_ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.177       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Removal time                                           -0.187       2.729                          

 Data required time                                                  2.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.729                          
 Data arrival time                                                   4.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_6/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_115/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4529)     0.925       6.458         ntclkbufg_0      
 CLMA_34_192/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_34_192/Q1                    tco                   0.223       6.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=506)      0.836       7.517         u_ddr3_ip/u_ddrphy_top/calib_done
 CLMA_58_233/Y1                    td                    0.151       7.668 f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.545       9.213         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106       9.319 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.319         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      12.548 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      12.644         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  12.644         Logic Levels: 3  
                                                                                   Logic: 3.709ns(59.958%), Route: 2.477ns(40.042%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : eth_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 CLMA_174_136/CLK                                                          r       rstn_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMA_174_136/Q2                   tco                   0.223       3.316 f       rstn_1ms[12]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.168       3.484         rstn_1ms[11]     
 CLMS_170_137/Y2                   td                    0.381       3.865 f       N329_10/gateop_perm/Z
                                   net (fanout=1)        0.151       4.016         _N84580          
 CLMS_170_137/Y0                   td                    0.264       4.280 f       N329_13/gateop_perm/Z
                                   net (fanout=1)        0.067       4.347         _N84583          
 CLMS_170_137/Y1                   td                    0.151       4.498 f       N329_14/gateop_perm/Z
                                   net (fanout=203)      2.495       6.993         nt_rstn_out      
 IOL_319_374/DO                    td                    0.106       7.099 f       eth_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.099         eth_rst_n_obuf/ntO
 IOBD_316_376/PAD                  td                    3.213      10.312 f       eth_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.123      10.435         eth_rst_n        
 B20                                                                       f       eth_rst_n (port) 

 Data arrival time                                                  10.435         Logic Levels: 5  
                                                                                   Logic: 4.338ns(59.085%), Route: 3.004ns(40.915%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : rstn_out (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.471         _N29             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 CLMA_174_136/CLK                                                          r       rstn_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMA_174_136/Q2                   tco                   0.223       3.316 f       rstn_1ms[12]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.168       3.484         rstn_1ms[11]     
 CLMS_170_137/Y2                   td                    0.381       3.865 f       N329_10/gateop_perm/Z
                                   net (fanout=1)        0.151       4.016         _N84580          
 CLMS_170_137/Y0                   td                    0.264       4.280 f       N329_13/gateop_perm/Z
                                   net (fanout=1)        0.067       4.347         _N84583          
 CLMS_170_137/Y1                   td                    0.151       4.498 f       N329_14/gateop_perm/Z
                                   net (fanout=203)      1.860       6.358         nt_rstn_out      
 IOL_327_42/DO                     td                    0.106       6.464 f       rstn_out_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.464         rstn_out_obuf/ntO
 IOBS_LR_328_41/PAD                td                    3.150       9.614 f       rstn_out_obuf/opit_0/O
                                   net (fanout=1)        0.060       9.674         rstn_out         
 R17                                                                       f       rstn_out (port)  

 Data arrival time                                                   9.674         Logic Levels: 5  
                                                                                   Logic: 4.275ns(64.960%), Route: 2.306ns(35.040%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rx_ctl (port)
Endpoint    : eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       eth_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         eth_rx_ctl       
 IOBS_TB_69_376/DIN                td                    0.735       0.798 r       eth_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         eth_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI

 Data arrival time                                                   0.798         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.105%), Route: 0.063ns(7.895%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       eth_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         eth_rxd[0]       
 IOBD_72_376/DIN                   td                    0.735       0.806 r       eth_rxd_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.806         eth_rxd_ibuf[0]/ntD
 IOL_75_374/DI                                                             r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         eth_rxd[1]       
 IOBS_TB_73_376/DIN                td                    0.735       0.806 r       eth_rxd_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       0.806         eth_rxd_ibuf[1]/ntD
 IOL_75_373/DI                                                             r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.232       5.950           0.718           High Pulse Width  DRM_82_128/CLKA[0]      u_VSDMA0/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 5.232       5.950           0.718           Low Pulse Width   DRM_82_128/CLKA[0]      u_VSDMA0/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 5.232       5.950           0.718           Low Pulse Width   DRM_82_128/CLKA[1]      u_VSDMA0/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.632       3.350           0.718           Low Pulse Width   DRM_82_148/CLKA[0]      u_VSDMA2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 2.632       3.350           0.718           High Pulse Width  DRM_82_148/CLKA[0]      u_VSDMA2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 2.632       3.350           0.718           Low Pulse Width   DRM_82_148/CLKA[1]      u_VSDMA2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           Low Pulse Width   CLMS_50_109/CLK         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_50_109/CLK         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_50_109/CLK         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{clk_10} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           Low Pulse Width   DRM_234_88/CLKA[0]      u_ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_234_88/CLKA[0]      u_ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_234_88/CLKB[0]      u_ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_74} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.948       6.666           0.718           High Pulse Width  DRM_178_212/CLKB[0]     pattern_vg/u0/U_ipml_sdpram_ram_32to256/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
 5.948       6.666           0.718           High Pulse Width  DRM_178_212/CLKB[1]     pattern_vg/u0/U_ipml_sdpram_ram_32to256/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv/CLKB
 5.948       6.666           0.718           High Pulse Width  DRM_178_232/CLKB[0]     pattern_vg/u0/U_ipml_sdpram_ram_32to256/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm_inv/CLKB
====================================================================================================

{eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.787       4.000           1.213           High Pulse Width  IOL_75_374/CLK_SYS      eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           Low Pulse Width   IOL_75_374/CLK_SYS      eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           High Pulse Width  IOL_75_373/CLK_SYS      eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/SYSCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------+
| Type       | File Name                                                           
+-----------------------------------------------------------------------------------+
| Input      | D:/desktop/chuli/sum_1/daima/jichuang/place_route/top_pnr.adf       
| Output     | D:/desktop/chuli/sum_1/daima/jichuang/report_timing/top_rtp.adf     
|            | D:/desktop/chuli/sum_1/daima/jichuang/report_timing/top.rtr         
|            | D:/desktop/chuli/sum_1/daima/jichuang/report_timing/rtr.db          
+-----------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 923 MB
Total CPU  time to report_timing completion : 0h:0m:17s
Process Total CPU  time to report_timing completion : 0h:0m:17s
Total real time to report_timing completion : 0h:0m:19s
