// Seed: 2052539569
`timescale 1ps / 1 ps
module module_0 (
    output logic id_1,
    input id_2,
    input id_3
    , id_4,
    output reg id_5
);
  type_9(
      1'b0, id_4, {1, id_3}
  ); type_10(
      1, 1, id_2, 1'b0
  );
  logic id_6;
  always @(1, posedge 1 - {id_5, id_2, !(id_6)}) id_3 <= id_5;
endmodule
