Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: vga_ctrl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_ctrl.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_ctrl"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : vga_ctrl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\name\Documents\DP2\Connect4Display\Ps2Interface.vhd" into library work
Parsing entity <Ps2Interface>.
Parsing architecture <Behavioral> of entity <ps2interface>.
Parsing VHDL file "C:\Users\name\Documents\DP2\Connect4Display\clk_wiz_0_clk_wiz.vhd" into library work
Parsing entity <clk_wiz_0_clk_wiz>.
Parsing architecture <xilinx> of entity <clk_wiz_0_clk_wiz>.
Parsing VHDL file "C:\Users\name\Documents\DP2\Connect4Display\MouseDisplay.vhd" into library work
Parsing entity <MouseDisplay>.
Parsing architecture <Behavioral> of entity <mousedisplay>.
Parsing VHDL file "C:\Users\name\Documents\DP2\Connect4Display\MouseCtl.vhd" into library work
Parsing entity <MouseCtl>.
Parsing architecture <Behavioral> of entity <mousectl>.
Parsing VHDL file "C:\Users\name\Documents\DP2\Connect4Display\GridDisplay.vhd" into library work
Parsing entity <BoardDisplay>.
Parsing architecture <Behavioral> of entity <boarddisplay>.
Parsing VHDL file "C:\Users\name\Documents\DP2\Connect4Display\clk_wiz_0.vhd" into library work
Parsing entity <clk_wiz_0>.
Parsing architecture <xilinx> of entity <clk_wiz_0>.
Parsing VHDL file "C:\Users\name\Documents\DP2\Connect4Display\vga_ctrl.vhd" into library work
Parsing entity <vga_ctrl>.
Parsing architecture <Behavioral> of entity <vga_ctrl>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <vga_ctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <clk_wiz_0> (architecture <xilinx>) from library <work>.

Elaborating entity <clk_wiz_0_clk_wiz> (architecture <xilinx>) from library <work>.

Elaborating entity <MouseCtl> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Ps2Interface> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\name\Documents\DP2\Connect4Display\Ps2Interface.vhd" Line 675. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\name\Documents\DP2\Connect4Display\MouseCtl.vhd" Line 1161. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "C:\Users\name\Documents\DP2\Connect4Display\vga_ctrl.vhd" Line 355: Assignment to inthcnt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\name\Documents\DP2\Connect4Display\vga_ctrl.vhd" Line 356: Assignment to intvcnt ignored, since the identifier is never used

Elaborating entity <MouseDisplay> (architecture <Behavioral>) from library <work>.

Elaborating entity <BoardDisplay> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\name\Documents\DP2\Connect4Display\GridDisplay.vhd" Line 163: Using initial value ('.','.','.','.','.','.','.','.','.','.','.','.') for hpoint since it is never assigned
WARNING:HDLCompiler:871 - "C:\Users\name\Documents\DP2\Connect4Display\GridDisplay.vhd" Line 164: Using initial value ('.','.','.','.','.','.','.','.','.','.','.','.') for vpoint since it is never assigned

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga_ctrl>.
    Related source file is "C:\Users\name\Documents\DP2\Connect4Display\vga_ctrl.vhd".
INFO:Xst:3210 - "C:\Users\name\Documents\DP2\Connect4Display\vga_ctrl.vhd" line 241: Output port <zpos> of the instance <Inst_MouseCtl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\name\Documents\DP2\Connect4Display\vga_ctrl.vhd" line 241: Output port <left> of the instance <Inst_MouseCtl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\name\Documents\DP2\Connect4Display\vga_ctrl.vhd" line 241: Output port <middle> of the instance <Inst_MouseCtl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\name\Documents\DP2\Connect4Display\vga_ctrl.vhd" line 241: Output port <right> of the instance <Inst_MouseCtl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\name\Documents\DP2\Connect4Display\vga_ctrl.vhd" line 241: Output port <new_event> of the instance <Inst_MouseCtl> is unconnected or connected to loadless signal.
    Found 12-bit register for signal <v_cntr_reg>.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <v_sync_reg>.
    Found 12-bit register for signal <MOUSE_X_POS_REG>.
    Found 12-bit register for signal <MOUSE_Y_POS_REG>.
    Found 4-bit register for signal <mouse_cursor_red_dly>.
    Found 4-bit register for signal <mouse_cursor_green_dly>.
    Found 4-bit register for signal <mouse_cursor_blue_dly>.
    Found 4-bit register for signal <board_display_red_dly>.
    Found 4-bit register for signal <board_display_green_dly>.
    Found 4-bit register for signal <board_display_blue_dly>.
    Found 1-bit register for signal <enable_mouse_display_dly>.
    Found 1-bit register for signal <enable_board_display_dly>.
    Found 12-bit register for signal <h_cntr_reg_dly>.
    Found 12-bit register for signal <v_cntr_reg_dly>.
    Found 1-bit register for signal <v_sync_reg_dly>.
    Found 1-bit register for signal <h_sync_reg_dly>.
    Found 4-bit register for signal <vga_red_reg>.
    Found 4-bit register for signal <vga_green_reg>.
    Found 4-bit register for signal <vga_blue_reg>.
    Found 12-bit register for signal <h_cntr_reg>.
    Found 12-bit adder for signal <h_cntr_reg[11]_GND_7_o_add_1_OUT> created at line 280.
    Found 12-bit adder for signal <v_cntr_reg[11]_GND_7_o_add_7_OUT> created at line 291.
    Found 12-bit comparator lessequal for signal <n0010> created at line 299
    Found 12-bit comparator greater for signal <h_cntr_reg[11]_GND_7_o_LessThan_13_o> created at line 299
    Found 12-bit comparator lessequal for signal <n0015> created at line 310
    Found 12-bit comparator greater for signal <v_cntr_reg[11]_GND_7_o_LessThan_15_o> created at line 310
    Found 12-bit comparator greater for signal <h_cntr_reg_dly[11]_GND_7_o_LessThan_16_o> created at line 324
    Found 12-bit comparator greater for signal <v_cntr_reg_dly[11]_GND_7_o_LessThan_17_o> created at line 324
    WARNING:Xst:2404 -  FFs/Latches <bg_red_dly<3:0>> (without init value) have a constant value of 0 in block <vga_ctrl>.
    WARNING:Xst:2404 -  FFs/Latches <bg_green_dly<3:0>> (without init value) have a constant value of 0 in block <vga_ctrl>.
    WARNING:Xst:2404 -  FFs/Latches <bg_blue_dly<3:0>> (without init value) have a constant value of 0 in block <vga_ctrl>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 114 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <vga_ctrl> synthesized.

Synthesizing Unit <clk_wiz_0>.
    Related source file is "C:\Users\name\Documents\DP2\Connect4Display\clk_wiz_0.vhd".
    Summary:
	no macro.
Unit <clk_wiz_0> synthesized.

Synthesizing Unit <clk_wiz_0_clk_wiz>.
    Related source file is "C:\Users\name\Documents\DP2\Connect4Display\clk_wiz_0_clk_wiz.vhd".
    Summary:
	no macro.
Unit <clk_wiz_0_clk_wiz> synthesized.

Synthesizing Unit <MouseCtl>.
    Related source file is "C:\Users\name\Documents\DP2\Connect4Display\MouseCtl.vhd".
        SYSCLK_FREQUENCY_HZ = 108000000
        CHECK_PERIOD_MS = 500
        TIMEOUT_PERIOD_MS = 100
INFO:Xst:3210 - "C:\Users\name\Documents\DP2\Connect4Display\MouseCtl.vhd" line 370: Output port <busy> of the instance <Inst_Ps2Interface> is unconnected or connected to loadless signal.
    Found 24-bit register for signal <timeout_cnt>.
    Found 1-bit register for signal <left>.
    Found 1-bit register for signal <middle>.
    Found 1-bit register for signal <right>.
    Found 12-bit register for signal <xpos>.
    Found 12-bit register for signal <ypos>.
    Found 12-bit register for signal <x_pos>.
    Found 12-bit register for signal <y_pos>.
    Found 12-bit register for signal <x_max>.
    Found 12-bit register for signal <y_max>.
    Found 6-bit register for signal <state>.
    Found 1-bit register for signal <haswheel>.
    Found 1-bit register for signal <x_overflow>.
    Found 1-bit register for signal <y_overflow>.
    Found 1-bit register for signal <x_sign>.
    Found 1-bit register for signal <y_sign>.
    Found 8-bit register for signal <x_inc>.
    Found 8-bit register for signal <y_inc>.
    Found 1-bit register for signal <x_new>.
    Found 1-bit register for signal <y_new>.
    Found 1-bit register for signal <new_event>.
    Found 1-bit register for signal <left_down>.
    Found 1-bit register for signal <middle_down>.
    Found 1-bit register for signal <right_down>.
    Found 1-bit register for signal <reset_timeout_cnt>.
    Found 1-bit register for signal <write_data>.
    Found 8-bit register for signal <tx_data>.
    Found 4-bit register for signal <zpos>.
    Found 26-bit register for signal <periodic_check_cnt>.
    Found 1-bit register for signal <reset_periodic_check_cnt>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 37                                             |
    | Transitions        | 108                                            |
    | Inputs             | 12                                             |
    | Outputs            | 18                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | reset                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 26-bit adder for signal <periodic_check_cnt[25]_GND_43_o_add_1_OUT> created at line 395.
    Found 24-bit adder for signal <timeout_cnt[23]_GND_43_o_add_7_OUT> created at line 411.
    Found 12-bit adder for signal <x_pos[11]_PWR_12_o_add_15_OUT> created at line 457.
    Found 12-bit adder for signal <x_pos[11]_GND_43_o_add_18_OUT> created at line 481.
    Found 12-bit adder for signal <y_pos[11]_PWR_12_o_add_28_OUT> created at line 521.
    Found 12-bit adder for signal <y_pos[11]_GND_43_o_add_31_OUT> created at line 545.
    Found 8-bit adder for signal <rx_data[7]_GND_43_o_add_120_OUT> created at line 1068.
    Found 12-bit comparator greater for signal <x_max[11]_x_pos[11]_LessThan_20_o> created at line 485
    Found 12-bit comparator greater for signal <y_max[11]_y_pos[11]_LessThan_33_o> created at line 549
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 167 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  22 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MouseCtl> synthesized.

Synthesizing Unit <Ps2Interface>.
    Related source file is "C:\Users\name\Documents\DP2\Connect4Display\Ps2Interface.vhd".
    Set property "rom_extract = yes".
    Set property "rom_style = distributed".
    Found 4-bit register for signal <clk_count>.
    Found 1-bit register for signal <ps2_clk_clean>.
    Found 1-bit register for signal <data_inter>.
    Found 4-bit register for signal <data_count>.
    Found 1-bit register for signal <ps2_data_clean>.
    Found 1-bit register for signal <ps2_clk_s>.
    Found 1-bit register for signal <ps2_data_s>.
    Found 1-bit register for signal <rx_parity>.
    Found 1-bit register for signal <tx_parity>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <ps2_clk_h>.
    Found 1-bit register for signal <ps2_data_h>.
    Found 1-bit register for signal <load_tx_data>.
    Found 1-bit register for signal <load_rx_data>.
    Found 1-bit register for signal <read_data>.
    Found 1-bit register for signal <err>.
    Found 14-bit register for signal <delay_100us_count>.
    Found 1-bit register for signal <delay_100us_done>.
    Found 11-bit register for signal <delay_20us_count>.
    Found 1-bit register for signal <delay_20us_done>.
    Found 7-bit register for signal <delay_63clk_count>.
    Found 1-bit register for signal <delay_63clk_done>.
    Found 4-bit register for signal <bit_count>.
    Found 11-bit register for signal <frame>.
    Found 8-bit register for signal <rx_data>.
    Found 1-bit register for signal <clk_inter>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 37                                             |
    | Inputs             | 9                                              |
    | Outputs            | 15                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <clk_count[3]_GND_44_o_add_1_OUT> created at line 370.
    Found 4-bit adder for signal <data_count[3]_GND_44_o_add_6_OUT> created at line 394.
    Found 14-bit adder for signal <delay_100us_count[13]_GND_44_o_add_46_OUT> created at line 701.
    Found 11-bit adder for signal <delay_20us_count[10]_GND_44_o_add_52_OUT> created at line 725.
    Found 7-bit adder for signal <delay_63clk_count[6]_GND_44_o_add_58_OUT> created at line 749.
    Found 4-bit adder for signal <bit_count[3]_GND_44_o_add_62_OUT> created at line 771.
    Found 256x1-bit Read Only RAM for signal <frame[8]_PWR_13_o_Mux_10_o>
    Found 256x1-bit Read Only RAM for signal <tx_data[7]_PWR_13_o_Mux_11_o>
    Found 1-bit tristate buffer for signal <ps2_clk> created at line 412
    Found 1-bit tristate buffer for signal <ps2_data> created at line 416
    Summary:
	inferred   2 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   2 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <Ps2Interface> synthesized.

Synthesizing Unit <MouseDisplay>.
    Related source file is "C:\Users\name\Documents\DP2\Connect4Display\MouseDisplay.vhd".
    Set property "rom_extract = yes".
    Set property "rom_style = distributed".
    Found 1-bit register for signal <enable_mouse_display>.
    Found 4-bit register for signal <red_out>.
    Found 4-bit register for signal <green_out>.
    Found 4-bit register for signal <blue_out>.
    Found 2-bit register for signal <mousepixel>.
    Found 12-bit adder for signal <xpos[11]_GND_65_o_add_6_OUT> created at line 213.
    Found 12-bit adder for signal <ypos[11]_GND_65_o_add_12_OUT> created at line 214.
    Found 12-bit subtractor for signal <x_diff.temp_diff> created at line 190.
    Found 12-bit subtractor for signal <y_diff.temp_diff> created at line 198.
    Found 12-bit adder for signal <GND_65_o_GND_65_o_sub_10_OUT<11:0>> created at line 213.
    Found 256x2-bit Read Only RAM for signal <ydiff[3]_PWR_14_o_wide_mux_4_OUT>
    Found 12-bit comparator lessequal for signal <n0007> created at line 213
    Found 12-bit comparator greater for signal <hcount[11]_GND_65_o_LessThan_11_o> created at line 213
    Found 12-bit comparator lessequal for signal <n0012> created at line 214
    Found 12-bit comparator greater for signal <vcount[11]_ypos[11]_LessThan_14_o> created at line 214
    Summary:
	inferred   1 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <MouseDisplay> synthesized.

Synthesizing Unit <BoardDisplay>.
    Related source file is "C:\Users\name\Documents\DP2\Connect4Display\GridDisplay.vhd".
    Set property "rom_extract = yes".
    Set property "rom_style = distributed".
WARNING:Xst:647 - Input <hres<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vres<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <enable_display>.
    Found 4-bit register for signal <red_out>.
    Found 4-bit register for signal <green_out>.
    Found 4-bit register for signal <blue_out>.
    Found 12-bit comparator lessequal for signal <n0016> created at line 277
    Found 12-bit comparator lessequal for signal <n0019> created at line 277
    Found 12-bit comparator lessequal for signal <n0022> created at line 278
    Found 12-bit comparator lessequal for signal <n0025> created at line 278
    WARNING:Xst:2404 -  FFs/Latches <boardpixel<0:0>> (without init value) have a constant value of 0 in block <BoardDisplay>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <BoardDisplay> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 256x1-bit single-port Read Only RAM                   : 2
 256x2-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 20
 11-bit adder                                          : 1
 12-bit adder                                          : 9
 12-bit subtractor                                     : 2
 14-bit adder                                          : 1
 24-bit adder                                          : 1
 26-bit adder                                          : 1
 4-bit adder                                           : 3
 7-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 84
 1-bit register                                        : 42
 11-bit register                                       : 2
 12-bit register                                       : 12
 14-bit register                                       : 1
 2-bit register                                        : 1
 24-bit register                                       : 1
 26-bit register                                       : 1
 4-bit register                                        : 19
 7-bit register                                        : 1
 8-bit register                                        : 4
# Comparators                                          : 16
 12-bit comparator greater                             : 8
 12-bit comparator lessequal                           : 8
# Multiplexers                                         : 39
 1-bit 2-to-1 multiplexer                              : 19
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 8
 24-bit 2-to-1 multiplexer                             : 1
 26-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# FSMs                                                 : 2
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <red_out_0> (without init value) has a constant value of 0 in block <Inst_BoardDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <red_out_1> (without init value) has a constant value of 0 in block <Inst_BoardDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <red_out_2> (without init value) has a constant value of 0 in block <Inst_BoardDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <red_out_3> (without init value) has a constant value of 0 in block <Inst_BoardDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <green_out_0> (without init value) has a constant value of 0 in block <Inst_BoardDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <green_out_1> (without init value) has a constant value of 0 in block <Inst_BoardDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <green_out_2> (without init value) has a constant value of 0 in block <Inst_BoardDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <green_out_3> (without init value) has a constant value of 0 in block <Inst_BoardDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <blue_out_0> (without init value) has a constant value of 0 in block <Inst_BoardDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <blue_out_1> (without init value) has a constant value of 0 in block <Inst_BoardDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <blue_out_2> (without init value) has a constant value of 0 in block <Inst_BoardDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <blue_out_3> (without init value) has a constant value of 0 in block <Inst_BoardDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <board_display_red_dly_0> has a constant value of 0 in block <vga_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <board_display_red_dly_1> has a constant value of 0 in block <vga_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <board_display_red_dly_2> has a constant value of 0 in block <vga_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <board_display_red_dly_3> has a constant value of 0 in block <vga_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <board_display_green_dly_0> has a constant value of 0 in block <vga_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <board_display_green_dly_1> has a constant value of 0 in block <vga_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <board_display_green_dly_2> has a constant value of 0 in block <vga_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <board_display_green_dly_3> has a constant value of 0 in block <vga_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <board_display_blue_dly_0> has a constant value of 0 in block <vga_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <board_display_blue_dly_1> has a constant value of 0 in block <vga_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <board_display_blue_dly_2> has a constant value of 0 in block <vga_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <board_display_blue_dly_3> has a constant value of 0 in block <vga_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_max_0> has a constant value of 1 in block <Inst_MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_max_1> has a constant value of 1 in block <Inst_MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_max_2> has a constant value of 1 in block <Inst_MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_max_3> has a constant value of 1 in block <Inst_MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_max_4> has a constant value of 1 in block <Inst_MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_max_5> has a constant value of 1 in block <Inst_MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_max_6> has a constant value of 1 in block <Inst_MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_max_7> has a constant value of 1 in block <Inst_MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_max_8> has a constant value of 0 in block <Inst_MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_max_9> has a constant value of 0 in block <Inst_MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_max_10> has a constant value of 1 in block <Inst_MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_max_11> has a constant value of 0 in block <Inst_MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_max_0> has a constant value of 1 in block <Inst_MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_max_1> has a constant value of 1 in block <Inst_MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_max_2> has a constant value of 1 in block <Inst_MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_max_3> has a constant value of 1 in block <Inst_MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_max_4> has a constant value of 1 in block <Inst_MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_max_5> has a constant value of 1 in block <Inst_MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_max_6> has a constant value of 1 in block <Inst_MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_max_7> has a constant value of 1 in block <Inst_MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_max_8> has a constant value of 1 in block <Inst_MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_max_9> has a constant value of 1 in block <Inst_MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_max_10> has a constant value of 0 in block <Inst_MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_max_11> has a constant value of 0 in block <Inst_MouseCtl>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <MouseCtl>.
The following registers are absorbed into counter <timeout_cnt>: 1 register on signal <timeout_cnt>.
The following registers are absorbed into counter <periodic_check_cnt>: 1 register on signal <periodic_check_cnt>.
Unit <MouseCtl> synthesized (advanced).

Synthesizing (advanced) Unit <MouseDisplay>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_ydiff[3]_PWR_14_o_wide_mux_4_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 2-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(y_diff.temp_diff,x_diff.temp_diff)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MouseDisplay> synthesized (advanced).

Synthesizing (advanced) Unit <Ps2Interface>.
The following registers are absorbed into counter <clk_count>: 1 register on signal <clk_count>.
The following registers are absorbed into counter <data_count>: 1 register on signal <data_count>.
The following registers are absorbed into counter <delay_20us_count>: 1 register on signal <delay_20us_count>.
The following registers are absorbed into counter <delay_100us_count>: 1 register on signal <delay_100us_count>.
The following registers are absorbed into counter <delay_63clk_count>: 1 register on signal <delay_63clk_count>.
The following registers are absorbed into counter <bit_count>: 1 register on signal <bit_count>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_tx_data[7]_PWR_13_o_Mux_11_o>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 1-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tx_data>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_frame[8]_PWR_13_o_Mux_10_o>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 1-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <frame<8:1>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Ps2Interface> synthesized (advanced).

Synthesizing (advanced) Unit <vga_ctrl>.
The following registers are absorbed into counter <h_cntr_reg>: 1 register on signal <h_cntr_reg>.
The following registers are absorbed into counter <v_cntr_reg>: 1 register on signal <v_cntr_reg>.
Unit <vga_ctrl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 256x1-bit single-port distributed Read Only RAM       : 2
 256x2-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 10
 12-bit adder                                          : 7
 4-bit subtractor                                      : 2
 8-bit adder                                           : 1
# Counters                                             : 10
 11-bit up counter                                     : 1
 12-bit up counter                                     : 2
 14-bit up counter                                     : 1
 24-bit up counter                                     : 1
 26-bit up counter                                     : 1
 4-bit up counter                                      : 3
 7-bit up counter                                      : 1
# Registers                                            : 271
 Flip-Flops                                            : 271
# Comparators                                          : 16
 12-bit comparator greater                             : 8
 12-bit comparator lessequal                           : 8
# Multiplexers                                         : 47
 1-bit 2-to-1 multiplexer                              : 30
 12-bit 2-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <y_max_11> has a constant value of 0 in block <MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_max_10> has a constant value of 0 in block <MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_max_9> has a constant value of 1 in block <MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_max_8> has a constant value of 1 in block <MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_max_7> has a constant value of 1 in block <MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_max_6> has a constant value of 1 in block <MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_max_5> has a constant value of 1 in block <MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_max_4> has a constant value of 1 in block <MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_max_3> has a constant value of 1 in block <MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_max_2> has a constant value of 1 in block <MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_max_1> has a constant value of 1 in block <MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_max_0> has a constant value of 1 in block <MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_max_11> has a constant value of 0 in block <MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_max_10> has a constant value of 1 in block <MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_max_9> has a constant value of 0 in block <MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_max_8> has a constant value of 0 in block <MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_max_7> has a constant value of 1 in block <MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_max_6> has a constant value of 1 in block <MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_max_5> has a constant value of 1 in block <MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_max_4> has a constant value of 1 in block <MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_max_3> has a constant value of 1 in block <MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_max_2> has a constant value of 1 in block <MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_max_1> has a constant value of 1 in block <MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_max_0> has a constant value of 1 in block <MouseCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <red_out_0> (without init value) has a constant value of 0 in block <BoardDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <red_out_1> (without init value) has a constant value of 0 in block <BoardDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <red_out_2> (without init value) has a constant value of 0 in block <BoardDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <red_out_3> (without init value) has a constant value of 0 in block <BoardDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <green_out_0> (without init value) has a constant value of 0 in block <BoardDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <green_out_1> (without init value) has a constant value of 0 in block <BoardDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <green_out_2> (without init value) has a constant value of 0 in block <BoardDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <green_out_3> (without init value) has a constant value of 0 in block <BoardDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <blue_out_0> (without init value) has a constant value of 0 in block <BoardDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <blue_out_1> (without init value) has a constant value of 0 in block <BoardDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <blue_out_2> (without init value) has a constant value of 0 in block <BoardDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <blue_out_3> (without init value) has a constant value of 0 in block <BoardDisplay>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <board_display_red_dly_0> in Unit <vga_ctrl> is equivalent to the following 11 FFs/Latches, which will be removed : <board_display_red_dly_1> <board_display_red_dly_2> <board_display_red_dly_3> <board_display_green_dly_0> <board_display_green_dly_1> <board_display_green_dly_2> <board_display_green_dly_3> <board_display_blue_dly_0> <board_display_blue_dly_1> <board_display_blue_dly_2> <board_display_blue_dly_3> 
WARNING:Xst:1293 - FF/Latch <board_display_red_dly_0> has a constant value of 0 in block <vga_ctrl>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_MouseCtl/FSM_0> on signal <state[1:6]> with user encoding.
-------------------------------------------------
 State                               | Encoding
-------------------------------------------------
 reset                               | 000000
 reset_wait_ack                      | 000001
 reset_wait_bat_completion           | 000010
 reset_wait_id                       | 000011
 reset_set_sample_rate_200           | 000100
 reset_set_sample_rate_200_wait_ack  | 000101
 reset_send_sample_rate_200          | 000110
 reset_send_sample_rate_200_wait_ack | 000111
 reset_set_sample_rate_100           | 001000
 reset_set_sample_rate_100_wait_ack  | 001001
 reset_send_sample_rate_100          | 001010
 reset_send_sample_rate_100_wait_ack | 001011
 reset_set_sample_rate_80            | 001100
 reset_set_sample_rate_80_wait_ack   | 001101
 reset_send_sample_rate_80           | 001110
 reset_send_sample_rate_80_wait_ack  | 001111
 reset_read_id                       | 010000
 reset_read_id_wait_ack              | 010001
 reset_read_id_wait_id               | 010010
 reset_set_resolution                | 010011
 reset_set_resolution_wait_ack       | 010100
 reset_send_resolution               | 010101
 reset_send_resolution_wait_ack      | 010110
 reset_set_sample_rate_40            | 010111
 reset_set_sample_rate_40_wait_ack   | 011000
 reset_send_sample_rate_40           | 011001
 reset_send_sample_rate_40_wait_ack  | 011010
 reset_enable_reporting              | 011011
 reset_enable_reporting_wait_ack     | 011100
 read_byte_1                         | 011101
 read_byte_2                         | 011110
 read_byte_3                         | 011111
 read_byte_4                         | 100000
 check_read_id                       | 100001
 check_read_id_wait_ack              | 100010
 check_read_id_wait_id               | 100011
 mark_new_event                      | 100100
-------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_MouseCtl/Inst_Ps2Interface/FSM_1> on signal <state[1:5]> with user encoding.
----------------------------------------
 State                      | Encoding
----------------------------------------
 idle                       | 00000
 rx_clk_h                   | 00001
 rx_clk_l                   | 00010
 rx_down_edge               | 00011
 rx_error_parity            | 00100
 rx_data_ready              | 00101
 tx_force_clk_l             | 00110
 tx_bring_data_down         | 00111
 tx_release_clk             | 01000
 tx_first_wait_down_edge    | 01001
 tx_clk_l                   | 01010
 tx_wait_up_edge            | 01011
 tx_clk_h                   | 01100
 tx_wait_up_edge_before_ack | 01101
 tx_wait_ack                | 01110
 tx_received_ack            | 01111
 tx_error_no_ack            | 10000
----------------------------------------
WARNING:Xst:2677 - Node <h_cntr_reg_dly_0> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <h_cntr_reg_dly_1> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <h_cntr_reg_dly_2> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <h_cntr_reg_dly_3> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <h_cntr_reg_dly_4> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <h_cntr_reg_dly_5> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <h_cntr_reg_dly_6> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <h_cntr_reg_dly_7> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <v_cntr_reg_dly_0> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <v_cntr_reg_dly_1> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <v_cntr_reg_dly_2> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <v_cntr_reg_dly_3> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <v_cntr_reg_dly_4> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <v_cntr_reg_dly_5> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <v_cntr_reg_dly_6> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <v_cntr_reg_dly_7> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <v_cntr_reg_dly_8> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <v_cntr_reg_dly_9> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <enable_board_display_dly> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <Inst_BoardDisplay/enable_display> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <Inst_MouseCtl/right> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <Inst_MouseCtl/middle> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <Inst_MouseCtl/left> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <Inst_MouseCtl/zpos_3> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <Inst_MouseCtl/zpos_2> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <Inst_MouseCtl/zpos_1> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <Inst_MouseCtl/zpos_0> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <Inst_MouseCtl/right_down> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <Inst_MouseCtl/left_down> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <Inst_MouseCtl/middle_down> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <Inst_MouseCtl/new_event> of sequential type is unconnected in block <vga_ctrl>.

Optimizing unit <vga_ctrl> ...

Optimizing unit <MouseDisplay> ...
WARNING:Xst:1293 - FF/Latch <Inst_MouseCtl/x_pos_11> has a constant value of 0 in block <vga_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_MouseCtl/y_pos_11> has a constant value of 0 in block <vga_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_MouseCtl/y_pos_10> has a constant value of 0 in block <vga_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_MouseCtl/y_pos[11]_dff_13_11> (without init value) has a constant value of 0 in block <vga_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_MouseCtl/y_pos[11]_dff_13_10> (without init value) has a constant value of 0 in block <vga_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_MouseCtl/x_pos[11]_dff_12_11> (without init value) has a constant value of 0 in block <vga_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MOUSE_X_POS_REG_11> (without init value) has a constant value of 0 in block <vga_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MOUSE_Y_POS_REG_10> (without init value) has a constant value of 0 in block <vga_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MOUSE_Y_POS_REG_11> (without init value) has a constant value of 0 in block <vga_ctrl>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <mouse_cursor_green_dly_0> in Unit <vga_ctrl> is equivalent to the following 11 FFs/Latches, which will be removed : <mouse_cursor_green_dly_1> <mouse_cursor_green_dly_2> <mouse_cursor_green_dly_3> <mouse_cursor_red_dly_0> <mouse_cursor_red_dly_1> <mouse_cursor_red_dly_2> <mouse_cursor_red_dly_3> <mouse_cursor_blue_dly_0> <mouse_cursor_blue_dly_1> <mouse_cursor_blue_dly_2> <mouse_cursor_blue_dly_3> 
INFO:Xst:2261 - The FF/Latch <Inst_MouseDisplay/blue_out_3> in Unit <vga_ctrl> is equivalent to the following 11 FFs/Latches, which will be removed : <Inst_MouseDisplay/blue_out_2> <Inst_MouseDisplay/blue_out_1> <Inst_MouseDisplay/blue_out_0> <Inst_MouseDisplay/green_out_3> <Inst_MouseDisplay/green_out_2> <Inst_MouseDisplay/green_out_1> <Inst_MouseDisplay/green_out_0> <Inst_MouseDisplay/red_out_3> <Inst_MouseDisplay/red_out_2> <Inst_MouseDisplay/red_out_1> <Inst_MouseDisplay/red_out_0> 
INFO:Xst:2261 - The FF/Latch <vga_red_reg_0> in Unit <vga_ctrl> is equivalent to the following 11 FFs/Latches, which will be removed : <vga_red_reg_1> <vga_red_reg_2> <vga_red_reg_3> <vga_green_reg_0> <vga_green_reg_1> <vga_green_reg_2> <vga_green_reg_3> <vga_blue_reg_0> <vga_blue_reg_1> <vga_blue_reg_2> <vga_blue_reg_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_ctrl, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 279
 Flip-Flops                                            : 279

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga_ctrl.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 854
#      GND                         : 1
#      INV                         : 20
#      LUT1                        : 113
#      LUT2                        : 47
#      LUT3                        : 74
#      LUT4                        : 94
#      LUT5                        : 37
#      LUT6                        : 108
#      MUXCY                       : 181
#      MUXF7                       : 7
#      MUXF8                       : 2
#      VCC                         : 1
#      XORCY                       : 169
# FlipFlops/Latches                : 279
#      FD                          : 72
#      FDE                         : 68
#      FDR                         : 62
#      FDRE                        : 77
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 17
#      IBUF                        : 1
#      IOBUF                       : 2
#      OBUF                        : 14
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             279  out of  126800     0%  
 Number of Slice LUTs:                  493  out of  63400     0%  
    Number used as Logic:               493  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    557
   Number with an unused Flip Flop:     278  out of    557    49%  
   Number with an unused LUT:            64  out of    557    11%  
   Number of fully used LUT-FF pairs:   215  out of    557    38%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    210     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------+------------------------+-------+
Clock Signal                        | Clock buffer(FF name)  | Load  |
------------------------------------+------------------------+-------+
clk_wiz_0_inst/U0/clk_out1_clk_wiz_0| BUFG                   | 279   |
------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.431ns (Maximum Frequency: 291.443MHz)
   Minimum input arrival time before clock: 1.407ns
   Maximum output required time after clock: 0.691ns
   Maximum combinational path delay: 0.001ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_wiz_0_inst/U0/clk_out1_clk_wiz_0'
  Clock period: 3.431ns (frequency: 291.443MHz)
  Total number of paths / destination ports: 9419 / 561
-------------------------------------------------------------------------
Delay:               3.431ns (Levels of Logic = 15)
  Source:            MOUSE_X_POS_REG_0 (FF)
  Destination:       Inst_MouseDisplay/enable_mouse_display (FF)
  Source Clock:      clk_wiz_0_inst/U0/clk_out1_clk_wiz_0 rising
  Destination Clock: clk_wiz_0_inst/U0/clk_out1_clk_wiz_0 rising

  Data Path: MOUSE_X_POS_REG_0 to Inst_MouseDisplay/enable_mouse_display
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.361   0.302  MOUSE_X_POS_REG_0 (MOUSE_X_POS_REG_0)
     INV:I->O              1   0.113   0.000  Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_lut<0>_INV_0 (Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<0> (Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<1> (Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<2> (Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<3> (Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<4> (Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<5> (Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<6> (Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<7> (Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<8> (Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<9> (Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<9>)
     XORCY:CI->O           2   0.370   0.561  Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_xor<10> (Inst_MouseDisplay/xpos[11]_GND_65_o_add_6_OUT<10>)
     LUT4:I0->O            1   0.097   0.000  Inst_MouseDisplay/Mcompar_xpos[11]_hcount[11]_LessThan_8_o_lut<5> (Inst_MouseDisplay/Mcompar_xpos[11]_hcount[11]_LessThan_8_o_lut<5>)
     MUXCY:S->O            1   0.583   0.379  Inst_MouseDisplay/Mcompar_xpos[11]_hcount[11]_LessThan_8_o_cy<5> (Inst_MouseDisplay/xpos[11]_hcount[11]_LessThan_8_o)
     LUT5:I3->O            1   0.097   0.000  Inst_MouseDisplay/xpos[11]_mousepixel[1]_AND_41_o1 (Inst_MouseDisplay/xpos[11]_mousepixel[1]_AND_41_o)
     FD:D                      0.008          Inst_MouseDisplay/enable_mouse_display
    ----------------------------------------
    Total                      3.431ns (2.189ns logic, 1.242ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_wiz_0_inst/U0/clk_out1_clk_wiz_0'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              1.407ns (Levels of Logic = 3)
  Source:            PS2_CLK (PAD)
  Destination:       Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean (FF)
  Destination Clock: clk_wiz_0_inst/U0/clk_out1_clk_wiz_0 rising

  Data Path: PS2_CLK to Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           3   0.001   0.693  PS2_CLK_IOBUF (N24)
     LUT6:I1->O            1   0.097   0.511  Inst_MouseCtl/Inst_Ps2Interface/_n0199_inv1 (Inst_MouseCtl/Inst_Ps2Interface/_n0199_inv)
     LUT3:I0->O            1   0.097   0.000  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_rstpot (Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_rstpot)
     FD:D                      0.008          Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean
    ----------------------------------------
    Total                      1.407ns (0.203ns logic, 1.204ns route)
                                       (14.4% logic, 85.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_wiz_0_inst/U0/clk_out1_clk_wiz_0'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.691ns (Levels of Logic = 1)
  Source:            vga_red_reg_0 (FF)
  Destination:       VGA_RED_O<3> (PAD)
  Source Clock:      clk_wiz_0_inst/U0/clk_out1_clk_wiz_0 rising

  Data Path: vga_red_reg_0 to VGA_RED_O<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.361   0.330  vga_red_reg_0 (vga_red_reg_0)
     OBUF:I->O                 0.000          VGA_RED_O_3_OBUF (VGA_RED_O<3>)
    ----------------------------------------
    Total                      0.691ns (0.361ns logic, 0.330ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.001ns (Levels of Logic = 1)
  Source:            CLK_I (PAD)
  Destination:       clk_wiz_0_inst/U0/mmcm_adv_inst:CLKIN1 (PAD)

  Data Path: CLK_I to clk_wiz_0_inst/U0/mmcm_adv_inst:CLKIN1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             0   0.001   0.000  CLK_I_IBUF (CLK_I_IBUF)
    MMCME2_ADV:CLKIN1          0.000          clk_wiz_0_inst/U0/mmcm_adv_inst
    ----------------------------------------
    Total                      0.001ns (0.001ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
clk_wiz_0_inst/U0/clk_out1_clk_wiz_0|    3.431|         |         |         |
------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 32.24 secs
 
--> 

Total memory usage is 502292 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  135 (   0 filtered)
Number of infos    :   13 (   0 filtered)

