#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed May 22 09:28:35 2019
# Process ID: 8884
# Current directory: C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1
# Command line: vivado.exe -log design_tictactoe_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_tictactoe_wrapper.tcl -notrace
# Log file: C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/design_tictactoe_wrapper.vdi
# Journal file: C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_tictactoe_wrapper.tcl -notrace
Command: open_checkpoint C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/design_tictactoe_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 209.770 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_tictactoe_i/PmodGPIO_0/Pmod_out_pin10_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Ardi/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-1792-Ardi/dcp_3/design_tictactoe_PmodGPIO_0_0.edf:8400]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_tictactoe_i/PmodGPIO_0/Pmod_out_pin1_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Ardi/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-1792-Ardi/dcp_3/design_tictactoe_PmodGPIO_0_0.edf:8417]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_tictactoe_i/PmodGPIO_0/Pmod_out_pin2_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Ardi/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-1792-Ardi/dcp_3/design_tictactoe_PmodGPIO_0_0.edf:8434]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_tictactoe_i/PmodGPIO_0/Pmod_out_pin3_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Ardi/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-1792-Ardi/dcp_3/design_tictactoe_PmodGPIO_0_0.edf:8451]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_tictactoe_i/PmodGPIO_0/Pmod_out_pin4_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Ardi/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-1792-Ardi/dcp_3/design_tictactoe_PmodGPIO_0_0.edf:8468]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_tictactoe_i/PmodGPIO_0/Pmod_out_pin7_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Ardi/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-1792-Ardi/dcp_3/design_tictactoe_PmodGPIO_0_0.edf:8485]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_tictactoe_i/PmodGPIO_0/Pmod_out_pin8_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Ardi/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-1792-Ardi/dcp_3/design_tictactoe_PmodGPIO_0_0.edf:8502]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_tictactoe_i/PmodGPIO_0/Pmod_out_pin9_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Ardi/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-1792-Ardi/dcp_3/design_tictactoe_PmodGPIO_0_0.edf:8519]
Parsing XDC File [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-8884-Ardi/dcp/design_tictactoe_wrapper_board.xdc]
Finished Parsing XDC File [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-8884-Ardi/dcp/design_tictactoe_wrapper_board.xdc]
Parsing XDC File [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-8884-Ardi/dcp/design_tictactoe_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-8884-Ardi/dcp/design_tictactoe_wrapper_early.xdc]
Parsing XDC File [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-8884-Ardi/dcp/design_tictactoe_wrapper.xdc]
Finished Parsing XDC File [C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/.Xil/Vivado-8884-Ardi/dcp/design_tictactoe_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.270 . Memory (MB): peak = 502.949 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.271 . Memory (MB): peak = 502.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 26 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1756540
open_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 502.949 ; gain = 293.180
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.616 . Memory (MB): peak = 512.777 ; gain = 9.828
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1f43b2693

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e774b1f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.363 . Memory (MB): peak = 989.449 ; gain = 0.004

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 282 cells.
Phase 2 Constant propagation | Checksum: b424023e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.782 . Memory (MB): peak = 989.449 ; gain = 0.004

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 454 unconnected nets.
INFO: [Opt 31-11] Eliminated 288 unconnected cells.
Phase 3 Sweep | Checksum: 1a5f72914

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 989.449 ; gain = 0.004

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 16ef699c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 989.449 ; gain = 0.004

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 989.449 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16ef699c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 989.449 ; gain = 0.004

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16ef699c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 989.449 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 989.449 ; gain = 486.500
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 989.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/design_tictactoe_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/design_tictactoe_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 989.449 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 989.449 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dfdc48fc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1020.309 ; gain = 30.859

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 2117a4233

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1020.309 ; gain = 30.859

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 2117a4233

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1020.309 ; gain = 30.859
Phase 1 Placer Initialization | Checksum: 2117a4233

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1020.309 ; gain = 30.859

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 16cf829ce

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.309 ; gain = 30.859

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16cf829ce

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.309 ; gain = 30.859

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14f8c207e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.309 ; gain = 30.859

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a4298af1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.309 ; gain = 30.859

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a4298af1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.309 ; gain = 30.859

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1020a6b18

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.309 ; gain = 30.859

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1858c3e87

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1020.309 ; gain = 30.859

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dfabeb92

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1020.309 ; gain = 30.859

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dfabeb92

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1020.309 ; gain = 30.859
Phase 3 Detail Placement | Checksum: dfabeb92

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1020.309 ; gain = 30.859

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.396. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17faa3de5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1020.309 ; gain = 30.859
Phase 4.1 Post Commit Optimization | Checksum: 17faa3de5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1020.309 ; gain = 30.859

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17faa3de5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1020.309 ; gain = 30.859

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17faa3de5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1020.309 ; gain = 30.859

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: a66af2a9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1020.309 ; gain = 30.859
Phase 4 Post Placement Optimization and Clean-Up | Checksum: a66af2a9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1020.309 ; gain = 30.859
Ending Placer Task | Checksum: 31c67c69

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1020.309 ; gain = 30.859
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1020.309 ; gain = 30.859
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.276 . Memory (MB): peak = 1020.309 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/design_tictactoe_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1020.309 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1020.309 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1020.309 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 142ebef1 ConstDB: 0 ShapeSum: 1d97bd78 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1496e0cb0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1090.504 ; gain = 70.195

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1496e0cb0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1090.504 ; gain = 70.195

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1496e0cb0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1090.504 ; gain = 70.195

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1496e0cb0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1090.504 ; gain = 70.195
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1897cf9fb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1090.504 ; gain = 70.195
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.482  | TNS=0.000  | WHS=-0.146 | THS=-27.359|

Phase 2 Router Initialization | Checksum: 26e939def

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1090.504 ; gain = 70.195

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b1262ee9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1090.504 ; gain = 70.195

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 175
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1f0e4c2ac

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1090.504 ; gain = 70.195
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.595  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 229d7f4c4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1090.504 ; gain = 70.195
Phase 4 Rip-up And Reroute | Checksum: 229d7f4c4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1090.504 ; gain = 70.195

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 23cac9811

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1090.504 ; gain = 70.195
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.608  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 23cac9811

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1090.504 ; gain = 70.195

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23cac9811

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1090.504 ; gain = 70.195
Phase 5 Delay and Skew Optimization | Checksum: 23cac9811

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1090.504 ; gain = 70.195

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1eb7c1ea6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1090.504 ; gain = 70.195
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.608  | TNS=0.000  | WHS=0.060  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2657b0b3b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1090.504 ; gain = 70.195
Phase 6 Post Hold Fix | Checksum: 2657b0b3b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1090.504 ; gain = 70.195

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.695946 %
  Global Horizontal Routing Utilization  = 1.06227 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2155b0c59

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1090.504 ; gain = 70.195

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2155b0c59

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1090.504 ; gain = 70.195

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18937ad6f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1090.504 ; gain = 70.195

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.608  | TNS=0.000  | WHS=0.060  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18937ad6f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1090.504 ; gain = 70.195
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1090.504 ; gain = 70.195

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1090.504 ; gain = 70.195
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.339 . Memory (MB): peak = 1090.504 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/design_tictactoe_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/design_tictactoe_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Ardi/Vivado/Project/TicTacToe/TicTacToe.runs/impl_1/design_tictactoe_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file design_tictactoe_wrapper_power_routed.rpt -pb design_tictactoe_wrapper_power_summary_routed.pb -rpx design_tictactoe_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May 22 09:29:39 2019...
