-- RESET_RELEASE.vhd

-- Generated using ACDS version 22.2 94

library IEEE;
library altera_s10_user_rst_clkgate_1932;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity RESET_RELEASE is
	port (
		ninit_done : out std_logic   -- ninit_done.ninit_done
	);
end entity RESET_RELEASE;

architecture rtl of RESET_RELEASE is
	component altera_s10_user_rst_clkgate_cmp is
		port (
			ninit_done : out std_logic   -- ninit_done
		);
	end component altera_s10_user_rst_clkgate_cmp;

	for s10_user_rst_clkgate_0 : altera_s10_user_rst_clkgate_cmp
		use entity altera_s10_user_rst_clkgate_1932.altera_s10_user_rst_clkgate;
begin

	s10_user_rst_clkgate_0 : component altera_s10_user_rst_clkgate_cmp
		port map (
			ninit_done => ninit_done  -- ninit_done.ninit_done
		);

end architecture rtl; -- of RESET_RELEASE
