\hypertarget{struct_u_s_a_r_t___type_def}{}\section{U\+S\+A\+R\+T\+\_\+\+Type\+Def Struct Reference}
\label{struct_u_s_a_r_t___type_def}\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}


Universal Synchronous Asynchronous Receiver Transmitter.  




{\ttfamily \#include $<$stm32f401xc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb}{B\+RR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0}{C\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586}{C\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1}{C\+R3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_a5dd0cb6c861eaf26470f56f451c1edbf}{G\+T\+PR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Universal Synchronous Asynchronous Receiver Transmitter. 

Definition at line 517 of file stm32f401xc.\+h.



\subsection{Field Documentation}
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!B\+RR@{B\+RR}}
\index{B\+RR@{B\+RR}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+RR}{BRR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t B\+RR}\hypertarget{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb}{}\label{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb}
U\+S\+A\+RT Baud rate register, Address offset\+: 0x08 

Definition at line 521 of file stm32f401xc.\+h.

\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R1}{CR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R1}\hypertarget{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0}{}\label{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0}
U\+S\+A\+RT Control register 1, Address offset\+: 0x0C 

Definition at line 522 of file stm32f401xc.\+h.

\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R2}{CR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R2}\hypertarget{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586}{}\label{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586}
U\+S\+A\+RT Control register 2, Address offset\+: 0x10 

Definition at line 523 of file stm32f401xc.\+h.

\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!C\+R3@{C\+R3}}
\index{C\+R3@{C\+R3}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R3}{CR3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R3}\hypertarget{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1}{}\label{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1}
U\+S\+A\+RT Control register 3, Address offset\+: 0x14 

Definition at line 524 of file stm32f401xc.\+h.

\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{DR}{DR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t DR}\hypertarget{struct_u_s_a_r_t___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{}\label{struct_u_s_a_r_t___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}
U\+S\+A\+RT Data register, Address offset\+: 0x04 

Definition at line 520 of file stm32f401xc.\+h.

\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!G\+T\+PR@{G\+T\+PR}}
\index{G\+T\+PR@{G\+T\+PR}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{G\+T\+PR}{GTPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+T\+PR}\hypertarget{struct_u_s_a_r_t___type_def_a5dd0cb6c861eaf26470f56f451c1edbf}{}\label{struct_u_s_a_r_t___type_def_a5dd0cb6c861eaf26470f56f451c1edbf}
U\+S\+A\+RT Guard time and prescaler register, Address offset\+: 0x18 

Definition at line 525 of file stm32f401xc.\+h.

\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t SR}\hypertarget{struct_u_s_a_r_t___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{}\label{struct_u_s_a_r_t___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}
U\+S\+A\+RT Status register, Address offset\+: 0x00 

Definition at line 519 of file stm32f401xc.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f401xc_8h}{stm32f401xc.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f401xe_8h}{stm32f401xe.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f405xx_8h}{stm32f405xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410cx_8h}{stm32f410cx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410rx_8h}{stm32f410rx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410tx_8h}{stm32f410tx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f411xe_8h}{stm32f411xe.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f415xx_8h}{stm32f415xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f417xx_8h}{stm32f417xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f427xx_8h}{stm32f427xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f437xx_8h}{stm32f437xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}\end{DoxyCompactItemize}
