<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2016.04.18.12:03:53"
 outputDirectory="D:/gbt_fpga/tags/gbt_fpga_4_0/gbt_bank/altera_a10/mgt/atx_pll/mgt_atxpll/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10AX115S3F45E2SG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PLL_REFCLK0_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PLL_REFCLK0_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PLL_REFCLK0_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="mcgb_rst" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="mcgb_rst" direction="input" role="mcgb_rst" width="1" />
  </interface>
  <interface name="pll_cal_busy" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pll_cal_busy" direction="output" role="pll_cal_busy" width="1" />
  </interface>
  <interface name="pll_locked" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pll_locked" direction="output" role="pll_locked" width="1" />
  </interface>
  <interface name="pll_powerdown" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pll_powerdown" direction="input" role="pll_powerdown" width="1" />
  </interface>
  <interface name="pll_refclk0" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="pll_refclk0" direction="input" role="clk" width="1" />
  </interface>
  <interface name="tx_bonding_clocks" kind="hssi_bonded_clock" start="1">
   <property name="clockRate" value="0" />
   <property name="serializationFactor" value="0" />
   <port name="tx_bonding_clocks" direction="output" role="clk" width="6" />
  </interface>
  <interface name="tx_serial_clk" kind="hssi_serial_clock" start="1">
   <property name="clockRate" value="0" />
   <port name="tx_serial_clk" direction="output" role="clk" width="1" />
  </interface>
 </perimeter>
 <entity kind="mgt_atxpll" version="1.0" name="mgt_atxpll">
  <parameter name="AUTO_PLL_REFCLK0_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_PLL_REFCLK0_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1460973833" />
  <parameter name="AUTO_DEVICE" value="10AX115S3F45E2SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_PLL_REFCLK0_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\atx_pll\mgt_atxpll\altera_xcvr_atx_pll_a10_151\synth\mgt_atxpll_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\atx_pll\mgt_atxpll\synth\mgt_atxpll.vhd"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\atx_pll\mgt_atxpll\altera_xcvr_atx_pll_a10_151\synth\mgt_atxpll_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\atx_pll\mgt_atxpll\synth\mgt_atxpll.vhd"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/gbt_fpga/tags/gbt_fpga_4_0/gbt_bank/altera_a10/mgt/atx_pll/mgt_atxpll.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/altera/15.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_atx_pll_vi/tcl/altera_xcvr_atx_pll_a10_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="mgt_atxpll">"Generating: mgt_atxpll"</message>
   <message level="Info" culprit="mgt_atxpll">"Generating: altera_xcvr_atx_pll_a10"</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./altera_xcvr_atx_pll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_atx_pll_a10.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv</message>
  </messages>
 </entity>
 <entity
   kind="altera_xcvr_atx_pll_a10"
   version="15.1"
   name="altera_xcvr_atx_pll_a10">
  <parameter name="enable_atx_to_fpll_cascade_out" value="0" />
  <parameter name="hssi_pma_cgb_master_input_select" value="lcpll_top" />
  <parameter name="refclk_cnt" value="1" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="hssi_pma_lc_refclk_select_mux_powerdown_mode" value="powerup" />
  <parameter name="manual_list" value="" />
  <parameter name="output_clock_frequency" value="2400.0 MHz" />
  <parameter name="prot_mode" value="Basic" />
  <parameter name="enable_analog_resets" value="0" />
  <parameter name="device_revision" value="20nm5" />
  <parameter name="atx_pll_primary_use" value="hssi_x1" />
  <parameter name="atx_pll_tank_band" value="lc_band5" />
  <parameter name="fb_select_fnl" value="iqtxrxclk_fb" />
  <parameter name="enable_16G_path" value="0" />
  <parameter name="set_l_cascade_counter" value="4" />
  <parameter name="refclk_index" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch4_src"
     value="scratch4_src_lvpecl" />
  <parameter name="atx_pll_lf_cbig_size" value="lf_cbig_setting4" />
  <parameter
     name="rcfg_param_labels"
     value="rcfg_debug,Enable dynamic reconfiguration,Enable Altera Debug Master Endpoint,Separate reconfig_waitrequest from the status of AVMM arbitration with PreSICE,Enable avmm_busy port,Enable capability registers,Set user-defined IP identifier,Enable control and status registers,enable_pld_atx_cal_busy_port,Support mode,Protocol mode,Bandwidth,Number of PLL reference clocks,Selected reference clock source,Primary PLL clock output buffer,Enable PLL GX clock output port,Enable PLL GT clock output port,Enable PCIe clock output port,Enable cascade clock output port,Enable ATX to FPLL cascade clock output port,Enable calibration status ports for HIP,Enable PCIe hard IP calibration,PLL output frequency,Enable fractional mode,PLL integer reference clock frequency,PLL reference clock frequency,PLL fractional reference clock frequency,Configure counters manually,Multiply factor (M-Counter),Divide factor (N-Counter),Divide factor (L-Counter),Divide factor (L-Cascade Counter),predivide factor (L-Cascade Predivider),Fractional multiply factor (K),Include Master Clock Generation Block,Clock division factor,Enable x6/xN non-bonded high-speed clock output port,Enable PCIe clock switch interface,Number of auxiliary MCGB clock input ports.,Enable bonding clock output ports,Enable feedback compensation bonding,PMA interface width,enable_pld_mcgb_cal_busy_port" />
  <parameter name="atx_pll_initial_settings" value="true" />
  <parameter name="l_cascade_predivider" value="1" />
  <parameter
     name="auto_list"
     value="240.000000 {m 20.0 effective_m 20.0 n 1 l 4 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0}" />
  <parameter name="atx_pll_is_cascaded_pll" value="false" />
  <parameter name="hssi_refclk_divider_iostandard" value="lvpecl" />
  <parameter name="atx_pll_dsm_fractional_division" value="1" />
  <parameter name="enable_16G_buffer_fnl" value="false" />
  <parameter name="atx_pll_tank_voltage_fine" value="vreg_setting5" />
  <parameter name="enable_hip_cal_done_port" value="0" />
  <parameter name="enable_debug_ports_parameters" value="0" />
  <parameter name="device" value="10AX115S3F45E2SG" />
  <parameter name="atx_pll_dsm_ecn_test_en" value="false" />
  <parameter name="atx_pll_device_variant" value="device1" />
  <parameter name="hssi_pma_cgb_master_datarate" value="4800000000 bps" />
  <parameter name="ref_clk_div" value="1" />
  <parameter name="set_l_cascade_predivider" value="1" />
  <parameter name="atx_pll_f_min_tank_2" value="11400000000 Hz" />
  <parameter name="atx_pll_f_min_tank_1" value="8800000000 Hz" />
  <parameter name="set_output_clock_frequency" value="2400.0" />
  <parameter name="atx_pll_f_min_tank_0" value="6500000000 Hz" />
  <parameter name="atx_pll_pm_speed_grade" value="e3" />
  <parameter name="mcgb_aux_clkin_cnt" value="0" />
  <parameter name="atx_pll_tank_voltage_coarse" value="vreg_setting_coarse0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk2_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="device_family" value="Arria 10" />
  <parameter name="base_device" value="NIGHTFURY5" />
  <parameter name="atx_pll_cp_compensation_enable" value="true" />
  <parameter name="atx_pll_power_mode" value="low_power" />
  <parameter name="feedback_clock_frequency_fnl" value="240.0" />
  <parameter name="atx_pll_dprio_mcgb_vreg_boost_step_size" value="0" />
  <parameter name="generate_add_hdl_instance_example" value="0" />
  <parameter name="output_clock_datarate" value="4800.0" />
  <parameter name="enable_pll_reconfig" value="0" />
  <parameter name="atx_pll_f_max_pfd_fractional" value="0 hz" />
  <parameter name="atx_pll_dprio_mcgb_vreg_boost_expected_voltage" value="0" />
  <parameter name="set_capability_reg_enable" value="0" />
  <parameter name="atx_pll_dsm_fractional_value_ready" value="pll_k_ready" />
  <parameter name="atx_pll_regulator_bypass" value="reg_enable" />
  <parameter
     name="atx_pll_xcpvco_xchgpmplf_cp_current_boost"
     value="normal_setting" />
  <parameter name="k_counter" value="1" />
  <parameter name="rcfg_multi_enable" value="0" />
  <parameter name="atx_pll_cp_current_setting" value="cp_current_setting23" />
  <parameter name="mapped_hip_cal_done_port" value="0" />
  <parameter name="set_csr_soft_logic_enable" value="0" />
  <parameter name="atx_pll_output_clock_frequency" value="2400000000 Hz" />
  <parameter name="atx_pll_f_max_ref" value="800000000 Hz" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_refclk_src"
     value="src_lvpecl" />
  <parameter name="message_level" value="error" />
  <parameter name="dsm_out_sel" value="pll_dsm_disable" />
  <parameter name="hssi_refclk_divider_sup_mode" value="user_mode" />
  <parameter name="hssi_refclk_divider_clkbuf_sel" value="high_vcm" />
  <parameter name="enable_fb_comp_bonding_fnl" value="1" />
  <parameter name="atx_pll_analog_mode" value="user_custom" />
  <parameter name="hssi_refclk_divider_enable_lvpecl" value="lvpecl_enable" />
  <parameter name="atx_pll_dprio_vreg_boost_step_size" value="0" />
  <parameter name="bw_sel" value="medium" />
  <parameter
     name="rcfg_params"
     value="rcfg_debug,enable_pll_reconfig,rcfg_jtag_enable,rcfg_separate_avmm_busy,rcfg_enable_avmm_busy_port,set_capability_reg_enable,set_user_identifier,set_csr_soft_logic_enable,enable_pld_atx_cal_busy_port,support_mode,prot_mode,bw_sel,refclk_cnt,refclk_index,primary_pll_buffer,enable_8G_path,enable_16G_path,enable_pcie_clk,enable_cascade_out,enable_atx_to_fpll_cascade_out,enable_hip_cal_done_port,set_hip_cal_en,set_output_clock_frequency,enable_fractional,set_auto_reference_clock_frequency,set_manual_reference_clock_frequency,set_fref_clock_frequency,select_manual_config,set_m_counter,set_ref_clk_div,set_l_counter,set_l_cascade_counter,set_l_cascade_predivider,set_k_counter,enable_mcgb,mcgb_div,enable_hfreq_clk,enable_mcgb_pcie_clksw,mcgb_aux_clkin_cnt,enable_bonding_clks,enable_fb_comp_bonding,pma_width,enable_pld_mcgb_cal_busy_port" />
  <parameter name="atx_pll_dprio_clk_vreg_boost_step_size" value="0" />
  <parameter name="atx_pll_cp_testmode" value="cp_normal" />
  <parameter name="rcfg_param_vals1" value="" />
  <parameter name="atx_pll_dprio_lc_vreg_boost_expected_voltage" value="0" />
  <parameter name="rcfg_param_vals2" value="" />
  <parameter name="atx_pll_dprio_vreg1_boost_step_size" value="0" />
  <parameter name="atx_pll_f_min_vco" value="7200000000 Hz" />
  <parameter name="test_mode" value="0" />
  <parameter name="hssi_refclk_divider_vcm_pup" value="pup_off" />
  <parameter name="atx_pll_underrange_voltage" value="under_setting4" />
  <parameter name="atx_pll_output_regulator_supply" value="vreg1v_setting3" />
  <parameter name="vco_freq" value="9600.0 MHz" />
  <parameter name="atx_pll_f_max_lcnt_fpll_cascading" value="1200000000" />
  <parameter name="atx_pll_powerdown_mode" value="powerup" />
  <parameter name="set_manual_reference_clock_frequency" value="100.0" />
  <parameter name="atx_pll_l_counter" value="4" />
  <parameter name="set_fref_clock_frequency" value="100.0" />
  <parameter name="atx_pll_l_counter_scratch" value="1" />
  <parameter name="rcfg_profile_cnt" value="2" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk4_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="atx_pll_power_rail_et" value="900" />
  <parameter name="dbg_embedded_debug_enable" value="0" />
  <parameter name="atx_pll_cal_status" value="cal_in_progress" />
  <parameter name="is_protocol_PCIe" value="0" />
  <parameter name="enable_8G_path" value="1" />
  <parameter name="atx_pll_dprio_mcgb_vreg_boost_scratch" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch3_src"
     value="scratch3_src_lvpecl" />
  <parameter name="atx_pll_cgb_div" value="1" />
  <parameter name="prot_mode_fnl" value="basic_tx" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch1_src"
     value="scratch1_power_down" />
  <parameter name="atx_pll_hclk_divide" value="1" />
  <parameter name="enable_hfreq_clk" value="0" />
  <parameter name="atx_pll_silicon_rev" value="20nm5" />
  <parameter name="atx_pll_clk_high_perf_voltage" value="0" />
  <parameter name="atx_pll_dsm_out_sel" value="pll_dsm_disable" />
  <parameter name="atx_pll_dprio_clk_vreg_boost_scratch" value="0" />
  <parameter name="atx_pll_iqclk_mux_sel" value="iqtxrxclk0" />
  <parameter
     name="hssi_pma_cgb_master_tx_ucontrol_reset_pcie"
     value="pcscorehip_controls_mcgb" />
  <parameter name="enable_pld_atx_cal_busy_port" value="1" />
  <parameter name="rcfg_separate_avmm_busy" value="0" />
  <parameter name="set_l_counter" value="4" />
  <parameter name="hssi_pma_cgb_master_op_mode" value="enabled" />
  <parameter name="atx_pll_top_or_bottom" value="tb_unknown" />
  <parameter name="atx_pll_f_min_pfd" value="61440000 Hz" />
  <parameter name="hssi_refclk_divider_clk_divider" value="div2_off" />
  <parameter name="m_counter" value="20" />
  <parameter name="atx_pll_ref_clk_div" value="1" />
  <parameter name="enable_pld_mcgb_cal_busy_port" value="0" />
  <parameter name="rcfg_param_vals0" value="" />
  <parameter name="atx_pll_enable_lc_calibration" value="true" />
  <parameter name="atx_pll_pfd_pulse_width" value="pulse_width_setting0" />
  <parameter name="atx_pll_expected_lc_boost_voltage" value="0" />
  <parameter name="rcfg_sv_file_enable" value="0" />
  <parameter name="primary_pll_buffer" value="GX clock output buffer" />
  <parameter name="set_altera_xcvr_atx_pll_a10_calibration_en" value="1" />
  <parameter name="rcfg_h_file_enable" value="0" />
  <parameter name="rcfg_txt_file_enable" value="0" />
  <parameter name="calibration_en" value="enable" />
  <parameter name="enable_mcgb" value="1" />
  <parameter name="atx_pll_calibration_mode" value="cal_off" />
  <parameter
     name="gui_parameter_values"
     value="1,4,20,1,select_vco_output,1,2400.0 MHz,9600.0 MHz,4800.0 Mbps" />
  <parameter name="atx_pll_dprio_lc_vreg_boost_scratch" value="0" />
  <parameter name="atx_pll_reference_clock_frequency" value="240000000 Hz" />
  <parameter name="iqclk_mux_sel" value="iqtxrxclk0" />
  <parameter name="set_m_counter" value="50" />
  <parameter name="pma_speedgrade" value="e3" />
  <parameter name="enable_fractional" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch2_src"
     value="scratch2_src_lvpecl" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk1_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="atx_pll_clk_low_power_voltage" value="0" />
  <parameter name="atx_pll_vccdreg_clk" value="vreg_clk5" />
  <parameter name="hssi_refclk_divider_optimal" value="true" />
  <parameter name="generate_docs" value="1" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_iqclk_sel"
     value="power_down" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch2_src"
     value="scratch2_power_down" />
  <parameter
     name="hssi_pma_cgb_master_cgb_enable_iqtxrxclk"
     value="enable_iqtxrxclk" />
  <parameter name="pma_width" value="20" />
  <parameter name="atx_pll_clk_mid_power_voltage" value="0" />
  <parameter name="reference_clock_frequency_fnl" value="240.000000 MHz" />
  <parameter name="enable_cascade_out" value="0" />
  <parameter name="atx_pll_lc_atb" value="atb_selectdisable" />
  <parameter name="enable_mcgb_debug_ports_parameters" value="0" />
  <parameter name="datarate" value="4800.0 Mbps" />
  <parameter name="mapped_primary_pll_buffer" value="GX clock output buffer" />
  <parameter name="hip_cal_en" value="disable" />
  <parameter name="atx_pll_cp_lf_order" value="lf_3rd_order" />
  <parameter name="atx_pll_min_fractional_percentage" value="0" />
  <parameter name="enable_hip_options" value="0" />
  <parameter name="mcgb_in_clk_freq" value="2400.0" />
  <parameter name="effective_m_counter" value="20" />
  <parameter name="mapped_output_clock_frequency" value="2400.0 MHz" />
  <parameter name="atx_pll_bandwidth_range_low" value="0 hz" />
  <parameter name="atx_pll_f_max_vco" value="14400000000 Hz" />
  <parameter name="atx_pll_f_min_ref" value="61440000 Hz" />
  <parameter name="atx_pll_enable_lc_vreg_calibration" value="true" />
  <parameter name="atx_pll_bandwidth_range_high" value="0 hz" />
  <parameter name="check_output_ports_pll" value="0" />
  <parameter name="hssi_pma_cgb_master_silicon_rev" value="20nm5" />
  <parameter name="dsm_mode" value="dsm_mode_integer" />
  <parameter name="atx_pll_overrange_voltage" value="over_setting0" />
  <parameter name="hssi_pma_cgb_master_prot_mode" value="basic_tx" />
  <parameter name="atx_pll_dprio_lc_vreg1_boost_scratch" value="0" />
  <parameter name="atx_pll_cascadeclk_test" value="cascadetest_off" />
  <parameter name="hssi_pma_lc_refclk_select_mux_refclk_select" value="ref_iqclk0" />
  <parameter name="enable_advanced_avmm_options" value="0" />
  <parameter name="rcfg_file_prefix" value="altera_xcvr_atx_pll_a10" />
  <parameter name="set_hip_cal_en" value="0" />
  <parameter name="enable_mcgb_pcie_clksw" value="0" />
  <parameter name="mcgb_enable_iqtxrxclk" value="enable_iqtxrxclk" />
  <parameter name="check_output_ports_mcgb" value="0" />
  <parameter name="enable_advanced_options" value="0" />
  <parameter name="atx_pll_bonding" value="pll_bonding" />
  <parameter name="atx_pll_dprio_lc_vreg1_boost_expected_voltage" value="0" />
  <parameter name="atx_pll_enable_hclk" value="hclk_disabled" />
  <parameter name="silicon_rev" value="false" />
  <parameter name="hssi_pma_cgb_master_x1_div_m_sel" value="divbypass" />
  <parameter name="atx_pll_lc_mode" value="lccmu_normal" />
  <parameter name="atx_pll_sup_mode" value="user_mode" />
  <parameter name="set_auto_reference_clock_frequency" value="240.0" />
  <parameter name="atx_pll_lc_to_fpll_l_counter_scratch" value="1" />
  <parameter name="atx_pll_vco_freq" value="9600000000 Hz" />
  <parameter name="atx_pll_l_counter_enable" value="true" />
  <parameter name="enable_bonding_clks" value="1" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk3_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="mcgb_div" value="1" />
  <parameter name="mcgb_div_fnl" value="1" />
  <parameter name="hssi_pma_cgb_master_cgb_power_down" value="normal_cgb" />
  <parameter name="atx_pll_d2a_voltage" value="d2a_setting_4" />
  <parameter name="atx_pll_side" value="side_unknown" />
  <parameter name="hssi_refclk_divider_powerdown_mode" value="powerup" />
  <parameter name="primary_use" value="hssi_x1" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch1_src"
     value="scratch1_src_lvpecl" />
  <parameter name="dbg_ctrl_soft_logic_enable" value="0" />
  <parameter name="atx_pll_bw_sel" value="medium" />
  <parameter name="set_ref_clk_div" value="1" />
  <parameter name="atx_pll_pfd_delay_compensation" value="normal_delay" />
  <parameter name="set_user_identifier" value="0" />
  <parameter name="hssi_pma_cgb_master_ser_mode" value="twenty_bit" />
  <parameter name="atx_pll_f_max_pfd" value="600000000 Hz" />
  <parameter name="mcgb_out_datarate" value="4800.0" />
  <parameter name="atx_pll_dsm_ecn_bypass" value="false" />
  <parameter name="set_k_counter" value="1" />
  <parameter name="rcfg_profile_select" value="1" />
  <parameter name="atx_pll_bonding_mode" value="pll_bonding" />
  <parameter name="l_cascade_counter" value="1" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch3_src"
     value="scratch3_power_down" />
  <parameter name="hssi_refclk_divider_sel_pldclk" value="iqclk_sel_lvpecl" />
  <parameter name="atx_pll_f_max_x1" value="8700000000 Hz" />
  <parameter name="atx_pll_max_fractional_percentage" value="100" />
  <parameter
     name="hssi_refclk_divider_core_clk_lvpecl"
     value="core_clk_lvpecl_off" />
  <parameter name="atx_pll_pma_width" value="20" />
  <parameter name="atx_pll_tank_sel" value="lctank1" />
  <parameter name="rcfg_mif_file_enable" value="0" />
  <parameter name="enable_manual_configuration" value="1" />
  <parameter name="l_counter" value="4" />
  <parameter name="enable_8G_buffer_fnl" value="true" />
  <parameter name="atx_pll_fb_select" value="iqtxrxclk_fb" />
  <parameter name="hssi_refclk_divider_term_tristate" value="tristate_off" />
  <parameter name="enable_pcie_clk" value="0" />
  <parameter name="dbg_capability_reg_enable" value="0" />
  <parameter name="hssi_pma_cgb_master_vccdreg_output" value="vccdreg_nominal" />
  <parameter name="hssi_pma_lc_refclk_select_mux_silicon_rev" value="20nm5" />
  <parameter name="atx_pll_lf_ripplecap" value="lf_ripple_cap_0" />
  <parameter name="enable_atx_fpll_cascade_options" value="0" />
  <parameter name="dbg_stat_soft_logic_enable" value="0" />
  <parameter name="atx_pll_cp_lf_3rd_pole_freq" value="lf_3rd_pole_setting1" />
  <parameter name="atx_pll_f_max_tank_2" value="14400000000 Hz" />
  <parameter name="atx_pll_f_max_tank_1" value="11400000000 Hz" />
  <parameter name="atx_pll_f_max_tank_0" value="8800000000 Hz" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="hssi_pma_cgb_master_observe_cgb_clocks" value="observe_nothing" />
  <parameter
     name="pll_setting"
     value="refclk {240.000000 MHz} m_cnt 20.0 n_cnt 1 l_cnt 4 k_cnt 1 l_cascade 1 l_cascade_predivider 1 fractional_value_ready pll_k_not_ready dsm_out_sel pll_dsm_disable outclk {2400.0 MHz}" />
  <parameter name="lc_refclk_select" value="0" />
  <parameter name="rcfg_debug" value="0" />
  <parameter name="atx_pll_vccdreg_fb" value="vreg_fb8" />
  <parameter name="atx_pll_prot_mode" value="basic_tx" />
  <parameter name="atx_pll_n_counter_scratch" value="1" />
  <parameter name="atx_pll_vco_bypass_enable" value="false" />
  <parameter name="atx_pll_datarate" value="4800000000 bps" />
  <parameter name="atx_pll_dsm_mode" value="dsm_mode_integer" />
  <parameter name="enable_fb_comp_bonding" value="1" />
  <parameter name="atx_pll_lc_to_fpll_l_counter" value="lcounter_setting0" />
  <parameter name="hssi_pma_cgb_master_input_select_gen3" value="unused" />
  <parameter
     name="gui_parameter_list"
     value="K counter (valid in fractional mode),L counter (valid in non-cascade mode),M counter,N counter,L cascade predivider/VCO divider(valid in cascade mode) ,L cascade counter (valid in cascade mode),PLL output frequency,vco_freq,datarate" />
  <parameter name="atx_pll_fpll_refclk_selection" value="select_vco_output" />
  <parameter name="atx_pll_m_counter" value="20" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk0_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="atx_pll_dprio_clk_vreg_boost_expected_voltage" value="0" />
  <parameter name="select_manual_config" value="false" />
  <parameter name="rcfg_jtag_enable" value="0" />
  <parameter name="atx_pll_vccdreg_fw" value="vreg_fw5" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch0_src"
     value="scratch0_src_lvpecl" />
  <parameter name="atx_pll_f_max_vco_fractional" value="0 hz" />
  <parameter name="rcfg_enable_avmm_busy_port" value="0" />
  <parameter name="dbg_user_identifier" value="0" />
  <parameter name="atx_pll_lf_resistance" value="lf_setting1" />
  <parameter name="hssi_refclk_divider_silicon_rev" value="20nm5" />
  <parameter name="support_mode" value="user_mode" />
  <generatedFiles>
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\atx_pll\mgt_atxpll\altera_xcvr_atx_pll_a10_151\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\atx_pll\mgt_atxpll\altera_xcvr_atx_pll_a10_151\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\atx_pll\mgt_atxpll\altera_xcvr_atx_pll_a10_151\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\atx_pll\mgt_atxpll\altera_xcvr_atx_pll_a10_151\synth\alt_xcvr_native_avmm_nf.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\atx_pll\mgt_atxpll\altera_xcvr_atx_pll_a10_151\synth\altera_xcvr_atx_pll_a10.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\atx_pll\mgt_atxpll\altera_xcvr_atx_pll_a10_151\synth\a10_xcvr_atx_pll.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\atx_pll\mgt_atxpll\altera_xcvr_atx_pll_a10_151\synth\alt_xcvr_pll_embedded_debug.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\atx_pll\mgt_atxpll\altera_xcvr_atx_pll_a10_151\synth\alt_xcvr_pll_avmm_csr.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\atx_pll\mgt_atxpll\altera_xcvr_atx_pll_a10_151\synth\plain_files.txt"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\atx_pll\mgt_atxpll\altera_xcvr_atx_pll_a10_151\synth\docs\altera_xcvr_atx_pll_a10_parameters.csv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\atx_pll\mgt_atxpll\altera_xcvr_atx_pll_a10_151\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\atx_pll\mgt_atxpll\altera_xcvr_atx_pll_a10_151\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\atx_pll\mgt_atxpll\altera_xcvr_atx_pll_a10_151\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\atx_pll\mgt_atxpll\altera_xcvr_atx_pll_a10_151\synth\alt_xcvr_native_avmm_nf.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\atx_pll\mgt_atxpll\altera_xcvr_atx_pll_a10_151\synth\altera_xcvr_atx_pll_a10.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\atx_pll\mgt_atxpll\altera_xcvr_atx_pll_a10_151\synth\a10_xcvr_atx_pll.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\atx_pll\mgt_atxpll\altera_xcvr_atx_pll_a10_151\synth\alt_xcvr_pll_embedded_debug.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\atx_pll\mgt_atxpll\altera_xcvr_atx_pll_a10_151\synth\alt_xcvr_pll_avmm_csr.sv"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\atx_pll\mgt_atxpll\altera_xcvr_atx_pll_a10_151\synth\plain_files.txt"
       attributes="" />
   <file
       path="D:\gbt_fpga\tags\gbt_fpga_4_0\gbt_bank\altera_a10\mgt\atx_pll\mgt_atxpll\altera_xcvr_atx_pll_a10_151\synth\docs\altera_xcvr_atx_pll_a10_parameters.csv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/altera/15.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_atx_pll_vi/tcl/altera_xcvr_atx_pll_a10_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mgt_atxpll" as="xcvr_atx_pll_a10_0" />
  <messages>
   <message level="Info" culprit="mgt_atxpll">"Generating: altera_xcvr_atx_pll_a10"</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./altera_xcvr_atx_pll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_atx_pll_a10.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="xcvr_atx_pll_a10_0">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv</message>
  </messages>
 </entity>
</deploy>
