# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../../uhd/fpga/usrp3/lib/control" --include "../../../../../../../../../../matlab-rfnoc" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/general" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/axi" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/control" -d "UHD_FPGA_DIR=/home/user/rfdev//uhd/fpga/usrp3/top/../.." -d "WORKING_DIR="/home/user/rfdev/blocks/rfnoc-adaptive_filter/rfnoc/fpga/rfnoc_block_adaptive_filter"" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_demux4.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_demux8.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_demux.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_fifo32_to_fifo64.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_fifo64_to_fifo32.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_fifo32_to_fifo16.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_fifo16_to_fifo32.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_fifo_bram.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_fifo_cascade.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_fifo_flop2.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_fifo_flop.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_fifo_short.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_fifo.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_filter_mux4.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_loopback.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_mux4.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_mux8.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_mux_select.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_mux.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axi_packet_gate.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/fifo64_to_axi4lite.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/shortfifo.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axis_fifo_monitor.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/fifo/axis_strm_monitor.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/sim/fifo/axi_fifo_2clk_sim.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axi_chdr_header_trigger.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axi_chdr_test_pattern.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axi_defs.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axi_dma_fifo.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axi_dma_master.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axi_embed_tlast.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axi_extract_tlast.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axi_fast_extract_tlast.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axi_embed_tlast_tkeep.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axi_extract_tlast_tkeep.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axi_fast_fifo.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axi_to_strobed.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axis_data_swap.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axi_dummy.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/strobed_to_axi.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axi_add_preamble.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axi_strip_preamble.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/crc_xnor.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axis_packet_flush.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axis_shift_register.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axis_upsizer.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axis_downsizer.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axis_width_conv.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axis_split.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axis_packetize.v" \

sv xil_defaultlib  --include "../../../../../../../../../../uhd/fpga/usrp3/lib/control" --include "../../../../../../../../../../matlab-rfnoc" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/general" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/axi" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/control" -d "UHD_FPGA_DIR=/home/user/rfdev//uhd/fpga/usrp3/top/../.." -d "WORKING_DIR="/home/user/rfdev/blocks/rfnoc-adaptive_filter/rfnoc/fpga/rfnoc_block_adaptive_filter"" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi/axis_pkt_throttle.sv" \

verilog xil_defaultlib  --include "../../../../../../../../../../uhd/fpga/usrp3/lib/control" --include "../../../../../../../../../../matlab-rfnoc" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/general" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/axi" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/control" -d "UHD_FPGA_DIR=/home/user/rfdev//uhd/fpga/usrp3/top/../.." -d "WORKING_DIR="/home/user/rfdev/blocks/rfnoc-adaptive_filter/rfnoc/fpga/rfnoc_block_adaptive_filter"" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/ad5662_auto_spi.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/arb_qualify_master.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/axi_crossbar.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/axi_crossbar_regport.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/axi_fifo_header.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/axi_forwarding_cam.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/axi_setting_reg.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/axi_slave_mux.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/axi_test_vfifo.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/bin2gray.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/binary_encoder.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/clock_div.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/db_control.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/fe_control.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/filter_bad_sid.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/gearbox_2x1.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/gpio_atr_io.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/gpio_atr.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/gray2bin.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/por_gen.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/priority_encoder_one_hot.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/priority_encoder.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/ram_2port.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/reset_sync.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/s7_icap_wb.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/serial_to_settings.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/setting_reg.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/settings_bus_mux.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/settings_bus_timed_2clk.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/simple_i2c_core.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/simple_spi_core.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/simple_spi_core_64bit.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/synchronizer_impl.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/synchronizer.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/pulse_synchronizer.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/user_settings.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/axil_regport_master.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/axil_to_ni_regport.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/regport_resp_mux.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/regport_to_xbar_settingsbus.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/regport_to_settingsbus.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/pulse_stretch.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/pulse_stretch_min.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/mdio_master.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/map/cam_priority_encoder.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/map/cam_bram.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/map/cam_srl.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/map/cam.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/map/kv_map.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/map/axis_muxed_kv_map.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/axil_ctrlport_master.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/handshake.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/ctrlport_to_regport.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/glitch_free_mux.v" \

sv xil_defaultlib  --include "../../../../../../../../../../uhd/fpga/usrp3/lib/control" --include "../../../../../../../../../../matlab-rfnoc" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/general" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/axi" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/control" -d "UHD_FPGA_DIR=/home/user/rfdev//uhd/fpga/usrp3/top/../.." -d "WORKING_DIR="/home/user/rfdev/blocks/rfnoc-adaptive_filter/rfnoc/fpga/rfnoc_block_adaptive_filter"" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/control/regport_if.sv" \

verilog xil_defaultlib  --include "../../../../../../../../../../uhd/fpga/usrp3/lib/control" --include "../../../../../../../../../../matlab-rfnoc" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/general" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/axi" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/control" -d "UHD_FPGA_DIR=/home/user/rfdev//uhd/fpga/usrp3/top/../.." -d "WORKING_DIR="/home/user/rfdev/blocks/rfnoc-adaptive_filter/rfnoc/fpga/rfnoc_block_adaptive_filter"" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/timing/time_compare.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/timing/timekeeper_legacy.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/timing/pps_generator.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/timing/pps_synchronizer.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/timing/pulse_generator.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/packet_proc/chdr_chunker.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/packet_proc/chdr_dechunker.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/packet_proc/cvita_dest_lookup.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/packet_proc/ip_hdr_checksum.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/packet_proc/arm_deframer.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/acc.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/add2_and_clip_reg.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/add2_and_clip.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/add2_and_round_reg.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/add2_and_round.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/add2_reg.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/add2.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/add_then_mac.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/cic_decim.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/cic_dec_shifter.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/cic_interp.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/cic_int_shifter.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/cic_strober.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/clip_reg.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/clip.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/cordic_stage.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/cordic_z24.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/ddc_chain.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/duc_chain.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/hb47_int.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/hb_dec.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/hb_interp.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/mult_add_clip.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/round_reg.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/round_sd.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/round.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/rx_dcoffset.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/rx_frontend.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/sign_extend.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/small_hb_dec.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/small_hb_int.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/srl.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/tx_frontend.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/dsp/variable_delay_line.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/chdr_fifo_large.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/axi_bit_reduce.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/null_source.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/split_stream.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/split_stream_fifo.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/conj.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/delay_fifo.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/delay_type2.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/delay_type3.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/delay_type4.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/complex_to_magsq.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/phase_accum.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/complex_invert.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/periodic_framer.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/moving_sum.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/counter.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/ram_to_fifo.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/const.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/const_sreg.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/cmul.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/cadd.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/keep_one_in_n.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/vector_iir.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/addsub.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/axi_pipe.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/multiply.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/mult.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/mult_add.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/mult_rc.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/mult_add_rc.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/fft_shift.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/axi_pipe_join.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/axi_pipe_mac.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/axi_round_and_clip_complex.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/axi_round_complex.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/axi_clip_complex.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/axi_join.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/axi_sync.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/split_complex.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/axi_round_and_clip.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/join_complex.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/axi_round.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/axi_clip.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/axi_clip_unsigned.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/axi_serializer.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/axi_deserializer.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/axi_packer.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/complex_to_mag_approx.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/file_source.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/fosphor/delay.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/fosphor/fifo_srl.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/fosphor/rng.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_avg.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_binmap.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_core.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_eoseq.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_histo_mem.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_line_mem.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_logpwr.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_maxhold.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_packetizer.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_rise_decay.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/fosphor/f15_wf_agg.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/fosphor/axi_logpwr.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/cvita_hdr_parser.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/cvita_hdr_encoder.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/cvita_hdr_decoder.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/cvita_hdr_modify.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/axi_async_stream.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/axi_rate_change.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/axi_tag_time.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/axi_drop_partial_packet.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/ddc.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/duc.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/cic_decimate.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/cic_interpolate.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/sine_tone.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/axi_fir_filter.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/fir_filter_slice.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/axi_fir_filter_dec.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/dds_freq_tune.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/dds_freq_tune_duc.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/dds_timed.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/dds_wrapper.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/datapath_gatekeeper.v" \

sv xil_defaultlib  --include "../../../../../../../../../../uhd/fpga/usrp3/lib/control" --include "../../../../../../../../../../matlab-rfnoc" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/general" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/axi" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/control" -d "UHD_FPGA_DIR=/home/user/rfdev//uhd/fpga/usrp3/top/../.." -d "WORKING_DIR="/home/user/rfdev/blocks/rfnoc-adaptive_filter/rfnoc/fpga/rfnoc_block_adaptive_filter"" \
"../../../../../../../../../../matlab-rfnoc/matlab-test.sv" \
"../../../../../../../../../../matlab-rfnoc/MatLabDatHandler.sv" \
"../../../../../../../../../../matlab-rfnoc/rand.sv" \
"../../../../../../../../../../matlab-rfnoc/rfnoc.sv" \

verilog xil_defaultlib  --include "../../../../../../../../../../uhd/fpga/usrp3/lib/control" --include "../../../../../../../../../../matlab-rfnoc" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/general" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/axi" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/control" -d "UHD_FPGA_DIR=/home/user/rfdev//uhd/fpga/usrp3/top/../.." -d "WORKING_DIR="/home/user/rfdev/blocks/rfnoc-adaptive_filter/rfnoc/fpga/rfnoc_block_adaptive_filter"" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/axis_ctrl_endpoint.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/axis_ctrl_master.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/axis_ctrl_slave.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/chdr_compute_tkeep.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/chdr_to_chdr_data.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/chdr_to_axis_pyld_ctxt.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/chdr_to_axis_data.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/axis_pyld_ctxt_to_chdr.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/axis_data_to_chdr.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/chdr_ingress_fifo.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/chdr_mgmt_pkt_handler.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/chdr_data_swapper.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/chdr_stream_endpoint.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/chdr_stream_input.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/chdr_stream_output.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/chdr_to_axis_ctrl.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/ctrlport_endpoint.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/backend_iface.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/core/rfnoc_core_kernel.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/utils/chdr_trim_payload.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/utils/chdr_pad_packet.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/utils/chdr_resize.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/utils/chdr_convert_up.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/utils/chdr_convert_down.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/utils/context_handler_sync.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/utils/context_builder.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/utils/context_parser.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_timer.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_combiner.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_decoder.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_decoder_param.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_window.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_splitter.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_resp_combine.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_clk_cross.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_reg_rw.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_reg_ro.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_to_settings_bus.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/utils/noc_shell_generic_ctrlport_pyld_chdr.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/utils/timekeeper.v" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/utils/ctrlport_terminator.v" \

sv xil_defaultlib  --include "../../../../../../../../../../uhd/fpga/usrp3/lib/control" --include "../../../../../../../../../../matlab-rfnoc" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/general" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/axi" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/control" -d "UHD_FPGA_DIR=/home/user/rfdev//uhd/fpga/usrp3/top/../.." -d "WORKING_DIR="/home/user/rfdev/blocks/rfnoc-adaptive_filter/rfnoc/fpga/rfnoc_block_adaptive_filter"" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/rfnoc/utils/chdr_strip_header.sv" \

verilog xil_defaultlib  --include "../../../../../../../../../../uhd/fpga/usrp3/lib/control" --include "../../../../../../../../../../matlab-rfnoc" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/general" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/axi" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/control" -d "UHD_FPGA_DIR=/home/user/rfdev//uhd/fpga/usrp3/top/../.." -d "WORKING_DIR="/home/user/rfdev/blocks/rfnoc-adaptive_filter/rfnoc/fpga/rfnoc_block_adaptive_filter"" \
"../../../../../rfnoc_block_adaptive_filter.v" \
"../../../../../noc_shell_adaptive_filter.v" \
"../../../../../../../../hls-srcs/nlms/nlms_module_mul_64s_16s_80_3_1.v" \
"../../../../../../../../hls-srcs/nlms/nlms_module.v" \
"../../../../../../../../hls-srcs/nlms/nlms_module_udiv_65s_64ns_64_69_1.v" \
"../../../../../../../../hls-srcs/nlms/nlms_module_mul_95ns_81s_175_3_1.v" \
"../../../../../../../../hls-srcs/nlms/nlms_module_mul_mul_16s_16s_32_4_1.v" \
"../../../../../../../../hls-srcs/nlms/nlms_module_regslice_both.v" \
"../../../../../../../../hls-srcs/nlms/nlms_module_mac_muladd_16s_16s_32s_32_4_1.v" \
"../../../../../../../../hls-srcs/nlms/nlms_module_filter_fix.v" \
"../../../../../../../../hls-srcs/nlms/nlms_module_mul_63ns_32ns_95_3_1.v" \
"../../../../../../../../hls-srcs/nlms/nlms_module_add_175s_175ns_175_2_1.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap_udiv_65s_64ns_64_69_1.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap_mul_63ns_32ns_95_3_1.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap_mac_muladd_16s_16s_32ns_32_4_1.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap_regslice_both.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap_add_175s_175ns_175_2_1.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap_mul_64s_16s_80_3_1.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap_mul_95ns_81s_175_3_1.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap_lms_aux_reg_M_real_V.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap_mul_95ns_80s_175_3_1.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap_mac_muladd_16s_16s_32s_32_4_1.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap_mul_64s_16s_79_3_1.v" \
"../../../../../../../../hls-srcs/nlms/1tap/nlms_module_1tap_mul_mul_16s_16s_32_4_1.v" \
"../../../../../../../../hls-srcs/nlms/nlms_module_mul_64s_16s_79_3_1.v" \
"../../../../../../../../hls-srcs/nlms/3tap/nlms_module_3tap_mul_63ns_32ns_95_3_1.v" \
"../../../../../../../../hls-srcs/nlms/3tap/nlms_module_3tap_mac_muladd_16s_16s_32s_32_4_1.v" \
"../../../../../../../../hls-srcs/nlms/3tap/nlms_module_3tap_add_175s_175ns_175_2_1.v" \
"../../../../../../../../hls-srcs/nlms/3tap/nlms_module_3tap_udiv_65s_64ns_64_69_1.v" \
"../../../../../../../../hls-srcs/nlms/3tap/nlms_module_3tap_regslice_both.v" \
"../../../../../../../../hls-srcs/nlms/3tap/nlms_module_3tap_mul_mul_16s_16s_32_4_1.v" \
"../../../../../../../../hls-srcs/nlms/3tap/nlms_module_3tap_mul_95ns_81s_175_3_1.v" \
"../../../../../../../../hls-srcs/nlms/3tap/nlms_module_3tap_mul_64s_16s_80_3_1.v" \
"../../../../../../../../hls-srcs/nlms/3tap/nlms_module_3tap.v" \
"../../../../../../../../hls-srcs/nlms/3tap/nlms_module_3tap_mul_95ns_80s_175_3_1.v" \
"../../../../../../../../hls-srcs/nlms/3tap/nlms_module_3tap_mac_muladd_16s_16s_32ns_32_4_1.v" \
"../../../../../../../../hls-srcs/nlms/3tap/nlms_module_3tap_mul_64s_16s_79_3_1.v" \
"../../../../../../../../hls-srcs/nlms/nlms_module_mul_95ns_80s_175_3_1.v" \
"../../../../../../../../hls-srcs/lms/lms_module_regslice_both.v" \
"../../../../../../../../hls-srcs/lms/lms_module_mul_64s_16s_80_3_1.v" \
"../../../../../../../../hls-srcs/lms/lms_module_add_113s_113s_113_2_1.v" \
"../../../../../../../../hls-srcs/lms/lms_module_mul_80s_32ns_112_3_1.v" \
"../../../../../../../../hls-srcs/lms/lms_module.v" \
"../../../../../../../../hls-srcs/lms/lms_module_mul_64s_16s_79_3_1.v" \
"../../../../../../../../hls-srcs/lms/1tap/lms_module_1tap_mul_80s_32ns_112_3_1.v" \
"../../../../../../../../hls-srcs/lms/1tap/lms_module_1tap_regslice_both.v" \
"../../../../../../../../hls-srcs/lms/1tap/lms_module_1tap_mul_64s_16s_79_3_1.v" \
"../../../../../../../../hls-srcs/lms/1tap/lms_module_1tap.v" \
"../../../../../../../../hls-srcs/lms/1tap/lms_module_1tap_add_113s_113s_113_2_1.v" \
"../../../../../../../../hls-srcs/lms/1tap/lms_module_1tap_mul_81s_32ns_112_3_1.v" \
"../../../../../../../../hls-srcs/lms/1tap/lms_module_1tap_mul_64s_16s_80_3_1.v" \
"../../../../../../../../hls-srcs/lms/3tap/lms_module_3tap_mul_64s_16s_79_3_1.v" \
"../../../../../../../../hls-srcs/lms/3tap/lms_module_3tap_add_113s_113s_113_2_1.v" \
"../../../../../../../../hls-srcs/lms/3tap/lms_module_3tap_mul_81s_32ns_112_3_1.v" \
"../../../../../../../../hls-srcs/lms/3tap/lms_module_3tap_mul_80s_32ns_112_3_1.v" \
"../../../../../../../../hls-srcs/lms/3tap/lms_module_3tap.v" \
"../../../../../../../../hls-srcs/lms/3tap/lms_module_3tap_mul_64s_16s_80_3_1.v" \
"../../../../../../../../hls-srcs/lms/3tap/lms_module_3tap_regslice_both.v" \
"../../../../../../../../hls-srcs/lms/lms_module_mul_81s_32ns_112_3_1.v" \

sv xil_defaultlib  --include "../../../../../../../../../../uhd/fpga/usrp3/lib/control" --include "../../../../../../../../../../matlab-rfnoc" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/general" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/axi" --include "../../../../../../../../../../uhd/fpga/usrp3/sim/control" -d "UHD_FPGA_DIR=/home/user/rfdev//uhd/fpga/usrp3/top/../.." -d "WORKING_DIR="/home/user/rfdev/blocks/rfnoc-adaptive_filter/rfnoc/fpga/rfnoc_block_adaptive_filter"" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi4s_sv/AxiStreamIf.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc/PkgAxiStreamBfm.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc/PkgChdrData.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc/PkgChdrUtils.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc/PkgAxisCtrlBfm.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc/PkgChdrBfm.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc/PkgChdrIfaceBfm.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc/PkgCtrlIfaceBfm.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc/PkgRfnocBlockCtrlBfm.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc/PkgRfnocItemUtils.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc/PkgTestExec.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc/sim_clock_gen.sv" \
"../../../../../rfnoc_block_adaptive_filter_tb.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi4lite_sv/PkgAxiLite.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/lib/axi4lite_sv/AxiLiteIf.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc/PkgAxiLiteBfm.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/rfnoc/PkgEthernet.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/packages/PkgMath.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/packages/PkgComplex.sv" \
"../../../../../../../../../../uhd/fpga/usrp3/sim/packages/PkgRandom.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
