Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.1 (win64) Build 3557992 Fri Jun  3 09:58:00 MDT 2022
| Date         : Tue Aug  2 13:12:42 2022
| Host         : Minsung3080 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    196.502        0.000                      0                   53        0.265        0.000                      0                   53        1.100        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_diff_clock_clk_p             {0.000 2.500}        5.000           200.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 100.000}      200.000         5.000           
  clkfbout_design_1_clk_wiz_0_0  {0.000 12.500}       25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_diff_clock_clk_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0      196.502        0.000                      0                   53        0.265        0.000                      0                   53       13.360        0.000                       0                    29  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   23.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_design_1_clk_wiz_0_0                                 
(none)                         clkfbout_design_1_clk_wiz_0_0                                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clock_clk_p
  To Clock:  sys_diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_diff_clock_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      196.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.502ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/clock_divider_0/inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.694ns (23.780%)  route 2.224ns (76.220%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 198.433 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.394ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.556    -1.157    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y129         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.379    -0.778 r  design_1_i/clock_divider_0/inst/counter_reg[7]/Q
                         net (fo=3, routed)           0.674    -0.103    design_1_i/clock_divider_0/inst/counter_reg[7]
    SLICE_X1Y130         LUT6 (Prop_lut6_I1_O)        0.105     0.002 f  design_1_i/clock_divider_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.224     0.225    design_1_i/clock_divider_0/inst/counter[0]_i_6_n_0
    SLICE_X1Y131         LUT6 (Prop_lut6_I2_O)        0.105     0.330 f  design_1_i/clock_divider_0/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.310     0.640    design_1_i/clock_divider_0/inst/counter[0]_i_3_n_0
    SLICE_X1Y132         LUT5 (Prop_lut5_I0_O)        0.105     0.745 r  design_1_i/clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=26, routed)          1.017     1.762    design_1_i/clock_divider_0/inst/clear
    SLICE_X0Y128         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    R3                                                0.000   200.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   200.850 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   201.854    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   195.455 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   196.907    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   196.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.449   198.433    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y128         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[0]/C
                         clock pessimism              0.383   198.816    
                         clock uncertainty           -0.200   198.616    
    SLICE_X0Y128         FDRE (Setup_fdre_C_R)       -0.352   198.264    design_1_i/clock_divider_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        198.264    
                         arrival time                          -1.762    
  -------------------------------------------------------------------
                         slack                                196.502    

Slack (MET) :             196.502ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/clock_divider_0/inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.694ns (23.780%)  route 2.224ns (76.220%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 198.433 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.394ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.556    -1.157    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y129         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.379    -0.778 r  design_1_i/clock_divider_0/inst/counter_reg[7]/Q
                         net (fo=3, routed)           0.674    -0.103    design_1_i/clock_divider_0/inst/counter_reg[7]
    SLICE_X1Y130         LUT6 (Prop_lut6_I1_O)        0.105     0.002 f  design_1_i/clock_divider_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.224     0.225    design_1_i/clock_divider_0/inst/counter[0]_i_6_n_0
    SLICE_X1Y131         LUT6 (Prop_lut6_I2_O)        0.105     0.330 f  design_1_i/clock_divider_0/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.310     0.640    design_1_i/clock_divider_0/inst/counter[0]_i_3_n_0
    SLICE_X1Y132         LUT5 (Prop_lut5_I0_O)        0.105     0.745 r  design_1_i/clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=26, routed)          1.017     1.762    design_1_i/clock_divider_0/inst/clear
    SLICE_X0Y128         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    R3                                                0.000   200.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   200.850 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   201.854    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   195.455 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   196.907    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   196.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.449   198.433    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y128         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[1]/C
                         clock pessimism              0.383   198.816    
                         clock uncertainty           -0.200   198.616    
    SLICE_X0Y128         FDRE (Setup_fdre_C_R)       -0.352   198.264    design_1_i/clock_divider_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        198.264    
                         arrival time                          -1.762    
  -------------------------------------------------------------------
                         slack                                196.502    

Slack (MET) :             196.502ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/clock_divider_0/inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.694ns (23.780%)  route 2.224ns (76.220%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 198.433 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.394ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.556    -1.157    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y129         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.379    -0.778 r  design_1_i/clock_divider_0/inst/counter_reg[7]/Q
                         net (fo=3, routed)           0.674    -0.103    design_1_i/clock_divider_0/inst/counter_reg[7]
    SLICE_X1Y130         LUT6 (Prop_lut6_I1_O)        0.105     0.002 f  design_1_i/clock_divider_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.224     0.225    design_1_i/clock_divider_0/inst/counter[0]_i_6_n_0
    SLICE_X1Y131         LUT6 (Prop_lut6_I2_O)        0.105     0.330 f  design_1_i/clock_divider_0/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.310     0.640    design_1_i/clock_divider_0/inst/counter[0]_i_3_n_0
    SLICE_X1Y132         LUT5 (Prop_lut5_I0_O)        0.105     0.745 r  design_1_i/clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=26, routed)          1.017     1.762    design_1_i/clock_divider_0/inst/clear
    SLICE_X0Y128         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    R3                                                0.000   200.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   200.850 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   201.854    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   195.455 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   196.907    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   196.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.449   198.433    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y128         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[2]/C
                         clock pessimism              0.383   198.816    
                         clock uncertainty           -0.200   198.616    
    SLICE_X0Y128         FDRE (Setup_fdre_C_R)       -0.352   198.264    design_1_i/clock_divider_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        198.264    
                         arrival time                          -1.762    
  -------------------------------------------------------------------
                         slack                                196.502    

Slack (MET) :             196.502ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/clock_divider_0/inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.694ns (23.780%)  route 2.224ns (76.220%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 198.433 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.394ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.556    -1.157    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y129         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.379    -0.778 r  design_1_i/clock_divider_0/inst/counter_reg[7]/Q
                         net (fo=3, routed)           0.674    -0.103    design_1_i/clock_divider_0/inst/counter_reg[7]
    SLICE_X1Y130         LUT6 (Prop_lut6_I1_O)        0.105     0.002 f  design_1_i/clock_divider_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.224     0.225    design_1_i/clock_divider_0/inst/counter[0]_i_6_n_0
    SLICE_X1Y131         LUT6 (Prop_lut6_I2_O)        0.105     0.330 f  design_1_i/clock_divider_0/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.310     0.640    design_1_i/clock_divider_0/inst/counter[0]_i_3_n_0
    SLICE_X1Y132         LUT5 (Prop_lut5_I0_O)        0.105     0.745 r  design_1_i/clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=26, routed)          1.017     1.762    design_1_i/clock_divider_0/inst/clear
    SLICE_X0Y128         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    R3                                                0.000   200.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   200.850 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   201.854    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   195.455 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   196.907    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   196.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.449   198.433    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y128         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[3]/C
                         clock pessimism              0.383   198.816    
                         clock uncertainty           -0.200   198.616    
    SLICE_X0Y128         FDRE (Setup_fdre_C_R)       -0.352   198.264    design_1_i/clock_divider_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        198.264    
                         arrival time                          -1.762    
  -------------------------------------------------------------------
                         slack                                196.502    

Slack (MET) :             196.503ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/clock_divider_0/inst/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.694ns (23.737%)  route 2.230ns (76.263%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 198.439 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.394ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.556    -1.157    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y129         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.379    -0.778 r  design_1_i/clock_divider_0/inst/counter_reg[7]/Q
                         net (fo=3, routed)           0.674    -0.103    design_1_i/clock_divider_0/inst/counter_reg[7]
    SLICE_X1Y130         LUT6 (Prop_lut6_I1_O)        0.105     0.002 f  design_1_i/clock_divider_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.224     0.225    design_1_i/clock_divider_0/inst/counter[0]_i_6_n_0
    SLICE_X1Y131         LUT6 (Prop_lut6_I2_O)        0.105     0.330 f  design_1_i/clock_divider_0/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.310     0.640    design_1_i/clock_divider_0/inst/counter[0]_i_3_n_0
    SLICE_X1Y132         LUT5 (Prop_lut5_I0_O)        0.105     0.745 r  design_1_i/clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=26, routed)          1.022     1.767    design_1_i/clock_divider_0/inst/clear
    SLICE_X0Y134         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    R3                                                0.000   200.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   200.850 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   201.854    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   195.455 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   196.907    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   196.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.455   198.439    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y134         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[24]/C
                         clock pessimism              0.383   198.822    
                         clock uncertainty           -0.200   198.622    
    SLICE_X0Y134         FDRE (Setup_fdre_C_R)       -0.352   198.270    design_1_i/clock_divider_0/inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.270    
                         arrival time                          -1.767    
  -------------------------------------------------------------------
                         slack                                196.503    

Slack (MET) :             196.503ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/clock_divider_0/inst/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.694ns (23.737%)  route 2.230ns (76.263%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 198.439 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.394ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.556    -1.157    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y129         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.379    -0.778 r  design_1_i/clock_divider_0/inst/counter_reg[7]/Q
                         net (fo=3, routed)           0.674    -0.103    design_1_i/clock_divider_0/inst/counter_reg[7]
    SLICE_X1Y130         LUT6 (Prop_lut6_I1_O)        0.105     0.002 f  design_1_i/clock_divider_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.224     0.225    design_1_i/clock_divider_0/inst/counter[0]_i_6_n_0
    SLICE_X1Y131         LUT6 (Prop_lut6_I2_O)        0.105     0.330 f  design_1_i/clock_divider_0/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.310     0.640    design_1_i/clock_divider_0/inst/counter[0]_i_3_n_0
    SLICE_X1Y132         LUT5 (Prop_lut5_I0_O)        0.105     0.745 r  design_1_i/clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=26, routed)          1.022     1.767    design_1_i/clock_divider_0/inst/clear
    SLICE_X0Y134         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    R3                                                0.000   200.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   200.850 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   201.854    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   195.455 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   196.907    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   196.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.455   198.439    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y134         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[25]/C
                         clock pessimism              0.383   198.822    
                         clock uncertainty           -0.200   198.622    
    SLICE_X0Y134         FDRE (Setup_fdre_C_R)       -0.352   198.270    design_1_i/clock_divider_0/inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.270    
                         arrival time                          -1.767    
  -------------------------------------------------------------------
                         slack                                196.503    

Slack (MET) :             196.611ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/clock_divider_0/inst/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 0.694ns (24.651%)  route 2.121ns (75.349%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 198.439 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.394ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.556    -1.157    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y129         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.379    -0.778 r  design_1_i/clock_divider_0/inst/counter_reg[7]/Q
                         net (fo=3, routed)           0.674    -0.103    design_1_i/clock_divider_0/inst/counter_reg[7]
    SLICE_X1Y130         LUT6 (Prop_lut6_I1_O)        0.105     0.002 f  design_1_i/clock_divider_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.224     0.225    design_1_i/clock_divider_0/inst/counter[0]_i_6_n_0
    SLICE_X1Y131         LUT6 (Prop_lut6_I2_O)        0.105     0.330 f  design_1_i/clock_divider_0/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.310     0.640    design_1_i/clock_divider_0/inst/counter[0]_i_3_n_0
    SLICE_X1Y132         LUT5 (Prop_lut5_I0_O)        0.105     0.745 r  design_1_i/clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=26, routed)          0.914     1.659    design_1_i/clock_divider_0/inst/clear
    SLICE_X0Y133         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    R3                                                0.000   200.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   200.850 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   201.854    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   195.455 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   196.907    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   196.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.455   198.439    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y133         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[20]/C
                         clock pessimism              0.383   198.822    
                         clock uncertainty           -0.200   198.622    
    SLICE_X0Y133         FDRE (Setup_fdre_C_R)       -0.352   198.270    design_1_i/clock_divider_0/inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                        198.270    
                         arrival time                          -1.659    
  -------------------------------------------------------------------
                         slack                                196.611    

Slack (MET) :             196.611ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/clock_divider_0/inst/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 0.694ns (24.651%)  route 2.121ns (75.349%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 198.439 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.394ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.556    -1.157    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y129         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.379    -0.778 r  design_1_i/clock_divider_0/inst/counter_reg[7]/Q
                         net (fo=3, routed)           0.674    -0.103    design_1_i/clock_divider_0/inst/counter_reg[7]
    SLICE_X1Y130         LUT6 (Prop_lut6_I1_O)        0.105     0.002 f  design_1_i/clock_divider_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.224     0.225    design_1_i/clock_divider_0/inst/counter[0]_i_6_n_0
    SLICE_X1Y131         LUT6 (Prop_lut6_I2_O)        0.105     0.330 f  design_1_i/clock_divider_0/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.310     0.640    design_1_i/clock_divider_0/inst/counter[0]_i_3_n_0
    SLICE_X1Y132         LUT5 (Prop_lut5_I0_O)        0.105     0.745 r  design_1_i/clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=26, routed)          0.914     1.659    design_1_i/clock_divider_0/inst/clear
    SLICE_X0Y133         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    R3                                                0.000   200.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   200.850 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   201.854    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   195.455 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   196.907    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   196.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.455   198.439    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y133         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[21]/C
                         clock pessimism              0.383   198.822    
                         clock uncertainty           -0.200   198.622    
    SLICE_X0Y133         FDRE (Setup_fdre_C_R)       -0.352   198.270    design_1_i/clock_divider_0/inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.270    
                         arrival time                          -1.659    
  -------------------------------------------------------------------
                         slack                                196.611    

Slack (MET) :             196.611ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/clock_divider_0/inst/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 0.694ns (24.651%)  route 2.121ns (75.349%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 198.439 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.394ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.556    -1.157    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y129         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.379    -0.778 r  design_1_i/clock_divider_0/inst/counter_reg[7]/Q
                         net (fo=3, routed)           0.674    -0.103    design_1_i/clock_divider_0/inst/counter_reg[7]
    SLICE_X1Y130         LUT6 (Prop_lut6_I1_O)        0.105     0.002 f  design_1_i/clock_divider_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.224     0.225    design_1_i/clock_divider_0/inst/counter[0]_i_6_n_0
    SLICE_X1Y131         LUT6 (Prop_lut6_I2_O)        0.105     0.330 f  design_1_i/clock_divider_0/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.310     0.640    design_1_i/clock_divider_0/inst/counter[0]_i_3_n_0
    SLICE_X1Y132         LUT5 (Prop_lut5_I0_O)        0.105     0.745 r  design_1_i/clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=26, routed)          0.914     1.659    design_1_i/clock_divider_0/inst/clear
    SLICE_X0Y133         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    R3                                                0.000   200.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   200.850 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   201.854    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   195.455 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   196.907    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   196.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.455   198.439    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y133         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[22]/C
                         clock pessimism              0.383   198.822    
                         clock uncertainty           -0.200   198.622    
    SLICE_X0Y133         FDRE (Setup_fdre_C_R)       -0.352   198.270    design_1_i/clock_divider_0/inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                        198.270    
                         arrival time                          -1.659    
  -------------------------------------------------------------------
                         slack                                196.611    

Slack (MET) :             196.611ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/clock_divider_0/inst/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 0.694ns (24.651%)  route 2.121ns (75.349%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 198.439 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.394ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.556    -1.157    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y129         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.379    -0.778 r  design_1_i/clock_divider_0/inst/counter_reg[7]/Q
                         net (fo=3, routed)           0.674    -0.103    design_1_i/clock_divider_0/inst/counter_reg[7]
    SLICE_X1Y130         LUT6 (Prop_lut6_I1_O)        0.105     0.002 f  design_1_i/clock_divider_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.224     0.225    design_1_i/clock_divider_0/inst/counter[0]_i_6_n_0
    SLICE_X1Y131         LUT6 (Prop_lut6_I2_O)        0.105     0.330 f  design_1_i/clock_divider_0/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.310     0.640    design_1_i/clock_divider_0/inst/counter[0]_i_3_n_0
    SLICE_X1Y132         LUT5 (Prop_lut5_I0_O)        0.105     0.745 r  design_1_i/clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=26, routed)          0.914     1.659    design_1_i/clock_divider_0/inst/clear
    SLICE_X0Y133         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    R3                                                0.000   200.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   200.850 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   201.854    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399   195.455 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   196.907    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   196.984 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.455   198.439    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y133         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[23]/C
                         clock pessimism              0.383   198.822    
                         clock uncertainty           -0.200   198.622    
    SLICE_X0Y133         FDRE (Setup_fdre_C_R)       -0.352   198.270    design_1_i/clock_divider_0/inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.270    
                         arrival time                          -1.659    
  -------------------------------------------------------------------
                         slack                                196.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/clock_divider_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.645    -0.512    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y128         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  design_1_i/clock_divider_0/inst/counter_reg[2]/Q
                         net (fo=1, routed)           0.118    -0.253    design_1_i/clock_divider_0/inst/counter_reg_n_0_[2]
    SLICE_X0Y128         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.142 r  design_1_i/clock_divider_0/inst/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.142    design_1_i/clock_divider_0/inst/counter_reg[0]_i_2_n_5
    SLICE_X0Y128         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.917    -0.907    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y128         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[2]/C
                         clock pessimism              0.395    -0.512    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.105    -0.407    design_1_i/clock_divider_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/inst/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/clock_divider_0/inst/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.650    -0.507    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y133         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/clock_divider_0/inst/counter_reg[22]/Q
                         net (fo=2, routed)           0.129    -0.236    design_1_i/clock_divider_0/inst/counter_reg[22]
    SLICE_X0Y133         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.125 r  design_1_i/clock_divider_0/inst/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.125    design_1_i/clock_divider_0/inst/counter_reg[20]_i_1_n_5
    SLICE_X0Y133         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.922    -0.902    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y133         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[22]/C
                         clock pessimism              0.395    -0.507    
    SLICE_X0Y133         FDRE (Hold_fdre_C_D)         0.105    -0.402    design_1_i/clock_divider_0/inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/clock_divider_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.646    -0.511    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y129         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  design_1_i/clock_divider_0/inst/counter_reg[6]/Q
                         net (fo=3, routed)           0.129    -0.240    design_1_i/clock_divider_0/inst/counter_reg[6]
    SLICE_X0Y129         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.129 r  design_1_i/clock_divider_0/inst/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.129    design_1_i/clock_divider_0/inst/counter_reg[4]_i_1_n_5
    SLICE_X0Y129         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.918    -0.906    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y129         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[6]/C
                         clock pessimism              0.395    -0.511    
    SLICE_X0Y129         FDRE (Hold_fdre_C_D)         0.105    -0.406    design_1_i/clock_divider_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/clock_divider_0/inst/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.252ns (64.523%)  route 0.139ns (35.477%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.648    -0.509    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y131         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  design_1_i/clock_divider_0/inst/counter_reg[14]/Q
                         net (fo=3, routed)           0.139    -0.229    design_1_i/clock_divider_0/inst/counter_reg[14]
    SLICE_X0Y131         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.118 r  design_1_i/clock_divider_0/inst/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.118    design_1_i/clock_divider_0/inst/counter_reg[12]_i_1_n_5
    SLICE_X0Y131         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.920    -0.904    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y131         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[14]/C
                         clock pessimism              0.395    -0.509    
    SLICE_X0Y131         FDRE (Hold_fdre_C_D)         0.105    -0.404    design_1_i/clock_divider_0/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/clock_divider_0/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.252ns (64.523%)  route 0.139ns (35.477%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.647    -0.510    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y130         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  design_1_i/clock_divider_0/inst/counter_reg[10]/Q
                         net (fo=3, routed)           0.139    -0.230    design_1_i/clock_divider_0/inst/counter_reg[10]
    SLICE_X0Y130         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.119 r  design_1_i/clock_divider_0/inst/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.119    design_1_i/clock_divider_0/inst/counter_reg[8]_i_1_n_5
    SLICE_X0Y130         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.919    -0.905    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y130         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[10]/C
                         clock pessimism              0.395    -0.510    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.105    -0.405    design_1_i/clock_divider_0/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/inst/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/clock_divider_0/inst/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.252ns (64.440%)  route 0.139ns (35.560%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.649    -0.508    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y132         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  design_1_i/clock_divider_0/inst/counter_reg[18]/Q
                         net (fo=3, routed)           0.139    -0.228    design_1_i/clock_divider_0/inst/counter_reg[18]
    SLICE_X0Y132         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.117 r  design_1_i/clock_divider_0/inst/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.117    design_1_i/clock_divider_0/inst/counter_reg[16]_i_1_n_5
    SLICE_X0Y132         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.921    -0.903    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y132         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[18]/C
                         clock pessimism              0.395    -0.508    
    SLICE_X0Y132         FDRE (Hold_fdre_C_D)         0.105    -0.403    design_1_i/clock_divider_0/inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/inst/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/clock_divider_0/inst/clk_1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.517%)  route 0.205ns (52.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.649    -0.508    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y132         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.141    -0.367 f  design_1_i/clock_divider_0/inst/counter_reg[18]/Q
                         net (fo=3, routed)           0.205    -0.161    design_1_i/clock_divider_0/inst/counter_reg[18]
    SLICE_X1Y131         LUT6 (Prop_lut6_I2_O)        0.045    -0.116 r  design_1_i/clock_divider_0/inst/clk_1Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.116    design_1_i/clock_divider_0/inst/p_0_in
    SLICE_X1Y131         FDRE                                         r  design_1_i/clock_divider_0/inst/clk_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.920    -0.904    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X1Y131         FDRE                                         r  design_1_i/clock_divider_0/inst/clk_1Hz_reg/C
                         clock pessimism              0.409    -0.495    
    SLICE_X1Y131         FDRE (Hold_fdre_C_D)         0.091    -0.404    design_1_i/clock_divider_0/inst/clk_1Hz_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/clock_divider_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.285ns (70.779%)  route 0.118ns (29.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.645    -0.512    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y128         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  design_1_i/clock_divider_0/inst/counter_reg[2]/Q
                         net (fo=1, routed)           0.118    -0.253    design_1_i/clock_divider_0/inst/counter_reg_n_0_[2]
    SLICE_X0Y128         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.109 r  design_1_i/clock_divider_0/inst/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.109    design_1_i/clock_divider_0/inst/counter_reg[0]_i_2_n_4
    SLICE_X0Y128         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.917    -0.907    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y128         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[3]/C
                         clock pessimism              0.395    -0.512    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.105    -0.407    design_1_i/clock_divider_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/inst/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/clock_divider_0/inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.285ns (68.800%)  route 0.129ns (31.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.650    -0.507    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y133         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/clock_divider_0/inst/counter_reg[22]/Q
                         net (fo=2, routed)           0.129    -0.236    design_1_i/clock_divider_0/inst/counter_reg[22]
    SLICE_X0Y133         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.092 r  design_1_i/clock_divider_0/inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.092    design_1_i/clock_divider_0/inst/counter_reg[20]_i_1_n_4
    SLICE_X0Y133         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.922    -0.902    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y133         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[23]/C
                         clock pessimism              0.395    -0.507    
    SLICE_X0Y133         FDRE (Hold_fdre_C_D)         0.105    -0.402    design_1_i/clock_divider_0/inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/clock_divider_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.285ns (68.800%)  route 0.129ns (31.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.646    -0.511    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y129         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  design_1_i/clock_divider_0/inst/counter_reg[6]/Q
                         net (fo=3, routed)           0.129    -0.240    design_1_i/clock_divider_0/inst/counter_reg[6]
    SLICE_X0Y129         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.096 r  design_1_i/clock_divider_0/inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.096    design_1_i/clock_divider_0/inst/counter_reg[4]_i_1_n_4
    SLICE_X0Y129         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.918    -0.906    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X0Y129         FDRE                                         r  design_1_i/clock_divider_0/inst/counter_reg[7]/C
                         clock pessimism              0.395    -0.511    
    SLICE_X0Y129         FDRE (Hold_fdre_C_D)         0.105    -0.406    design_1_i/clock_divider_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         200.000     198.408    BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y131     design_1_i/clock_divider_0/inst/clk_1Hz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y128     design_1_i/clock_divider_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y130     design_1_i/clock_divider_0/inst/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y130     design_1_i/clock_divider_0/inst/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y131     design_1_i/clock_divider_0/inst/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y131     design_1_i/clock_divider_0/inst/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y131     design_1_i/clock_divider_0/inst/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y131     design_1_i/clock_divider_0/inst/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y131     design_1_i/clock_divider_0/inst/clk_1Hz_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y131     design_1_i/clock_divider_0/inst/clk_1Hz_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y128     design_1_i/clock_divider_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y128     design_1_i/clock_divider_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y130     design_1_i/clock_divider_0/inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y130     design_1_i/clock_divider_0/inst/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y130     design_1_i/clock_divider_0/inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y130     design_1_i/clock_divider_0/inst/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y131     design_1_i/clock_divider_0/inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y131     design_1_i/clock_divider_0/inst/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y131     design_1_i/clock_divider_0/inst/clk_1Hz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y131     design_1_i/clock_divider_0/inst/clk_1Hz_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y128     design_1_i/clock_divider_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y128     design_1_i/clock_divider_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y130     design_1_i/clock_divider_0/inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y130     design_1_i/clock_divider_0/inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y130     design_1_i/clock_divider_0/inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y130     design_1_i/clock_divider_0/inst/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y131     design_1_i/clock_divider_0/inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y131     design_1_i/clock_divider_0/inst/counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         25.000      23.408     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clock_divider_0/inst/clk_1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            LCD_DB4_LS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.931ns  (logic 3.673ns (74.490%)  route 1.258ns (25.510%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.394ns
    Phase Error              (PE):    0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.558    -1.155    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X1Y131         FDRE                                         r  design_1_i/clock_divider_0/inst/clk_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.379    -0.776 r  design_1_i/clock_divider_0/inst/clk_1Hz_reg/Q
                         net (fo=1, routed)           1.258     0.482    LCD_DB4_LS_OBUF
    L25                  OBUF (Prop_obuf_I_O)         3.294     3.777 r  LCD_DB4_LS_OBUF_inst/O
                         net (fo=0)                   0.000     3.777    LCD_DB4_LS
    L25                                                               r  LCD_DB4_LS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clock_divider_0/inst/clk_1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            LCD_DB4_LS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.666ns  (logic 1.390ns (83.439%)  route 0.276ns (16.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.394ns
    Phase Error              (PE):    0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.648    -0.509    design_1_i/clock_divider_0/inst/clk_in
    SLICE_X1Y131         FDRE                                         r  design_1_i/clock_divider_0/inst/clk_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  design_1_i/clock_divider_0/inst/clk_1Hz_reg/Q
                         net (fo=1, routed)           0.276    -0.092    LCD_DB4_LS_OBUF
    L25                  OBUF (Prop_obuf_I_O)         1.249     1.158 r  LCD_DB4_LS_OBUF_inst/O
                         net (fo=0)                   0.000     1.158    LCD_DB4_LS
    L25                                                               r  LCD_DB4_LS (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    R3                                                0.000    12.500 f  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421    12.921 f  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480    13.401    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332    10.069 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579    10.648    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.677 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.872    11.548    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.927ns  (logic 0.077ns (2.630%)  route 2.850ns (97.370%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.399    -4.545 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.452    -3.093    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.016 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.398    -1.618    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





