{
  "design": {
    "design_info": {
      "boundary_crc": "0x40FC13A18FD7BC65",
      "device": "xc7a100tcsg324-1",
      "name": "catnipsoc_top",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "soc_interconnect": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": "",
          "auto_us_cc_df": ""
        },
        "m00_couplers": {
          "auto_ds": ""
        },
        "m01_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m02_couplers": {},
        "m03_couplers": {
          "auto_ds": ""
        },
        "m04_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m05_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m06_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        }
      },
      "spi_flash_controller": "",
      "mig_7series_0": "",
      "util_vector_logic_0": "",
      "negate_reset": "",
      "system_reset": "",
      "basic_clocking": "",
      "ground_0": "",
      "axi_uart16550_0": "",
      "axi_bram_ctrl_0": "",
      "bootrom": "",
      "mii_to_rmii_0": "",
      "axi_ethernetlite_0": "",
      "mig_interconnect": {
        "s00_couplers": {
          "s00_data_fifo": "",
          "auto_cc": ""
        }
      },
      "axi_intc_0": "",
      "negate_eth_int": "",
      "axi_gpio_0": "",
      "intr_concat_0": "",
      "MangoMIPS32_0": ""
    },
    "interface_ports": {
      "ddr2_sdram": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "usb_uart": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "qspi_flash": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "eth_rmii": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:rmii_rtl:1.0"
      },
      "eth_mdio_mdc": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "led_16bits": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "dip_switches_16bits": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      }
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "catnipsoc_top_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "eth_refclk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/basic_clocking_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "-22.5",
            "value_src": "ip_prop"
          }
        }
      },
      "eth_intn": {
        "type": "intr",
        "direction": "I",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "LEVEL_LOW"
          }
        }
      }
    },
    "components": {
      "soc_interconnect": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "catnipsoc_top_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "7"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "STRATEGY": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "catnipsoc_top_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "7"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "2"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "catnipsoc_top_auto_pc_4",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              },
              "auto_us_cc_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "catnipsoc_top_auto_us_cc_df_0",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "128"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_auto_us_cc_df": {
                "interface_ports": [
                  "auto_pc/M_AXI",
                  "auto_us_cc_df/S_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_us_cc_df_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_cc_df/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_us_cc_df/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_us_cc_df/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk",
                  "auto_us_cc_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn",
                  "auto_us_cc_df/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "catnipsoc_top_auto_ds_0",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "catnipsoc_top_auto_ds_1",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "catnipsoc_top_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "m01_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "catnipsoc_top_auto_ds_2",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                }
              }
            },
            "interface_nets": {
              "m03_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "catnipsoc_top_auto_ds_3",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "catnipsoc_top_auto_pc_1",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m04_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "catnipsoc_top_auto_ds_4",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "catnipsoc_top_auto_pc_2",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m05_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "catnipsoc_top_auto_ds_5",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "catnipsoc_top_auto_pc_3",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m06_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_pc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_soc_interconnect": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_soc_interconnect": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "soc_interconnect_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_soc_interconnect": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_soc_interconnect": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_soc_interconnect": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_soc_interconnect": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_soc_interconnect": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "soc_interconnect_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK"
            ]
          },
          "soc_interconnect_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          }
        }
      },
      "spi_flash_controller": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "catnipsoc_top_axi_quad_spi_0_0",
        "parameters": {
          "C_SPI_MEMORY": {
            "value": "3"
          },
          "C_SPI_MODE": {
            "value": "1"
          },
          "C_TYPE_OF_AXI4_INTERFACE": {
            "value": "1"
          },
          "C_XIP_MODE": {
            "value": "1"
          },
          "QSPI_BOARD_INTERFACE": {
            "value": "qspi_flash"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "catnipsoc_top_mig_7series_0_0",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "ddr2_sdram"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "catnipsoc_top_util_vector_logic_0_1",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "negate_reset": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "catnipsoc_top_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "system_reset": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "catnipsoc_top_proc_sys_reset_0_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "basic_clocking": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "catnipsoc_top_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "151.636"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "151.636"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_JITTER": {
            "value": "151.636"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_JITTER": {
            "value": "114.829"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT4_USED": {
            "value": "true"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_JITTER": {
            "value": "151.636"
          },
          "CLKOUT5_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT5_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT5_REQUESTED_PHASE": {
            "value": "-22.500"
          },
          "CLKOUT5_USED": {
            "value": "true"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_JITTER": {
            "value": "145.943"
          },
          "CLKOUT6_PHASE_ERROR": {
            "value": "94.994"
          },
          "CLKOUT6_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT6_REQUESTED_PHASE": {
            "value": "-22.5"
          },
          "CLKOUT6_USED": {
            "value": "false"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_slowest"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_cpu"
          },
          "CLK_OUT3_PORT": {
            "value": "clk_periph"
          },
          "CLK_OUT4_PORT": {
            "value": "clk_mig"
          },
          "CLK_OUT5_PORT": {
            "value": "clk_ethref"
          },
          "CLK_OUT6_PORT": {
            "value": "clk_ethref"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "20.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "20"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "20"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "5"
          },
          "MMCM_CLKOUT4_DIVIDE": {
            "value": "20"
          },
          "MMCM_CLKOUT4_PHASE": {
            "value": "-22.500"
          },
          "MMCM_CLKOUT5_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT5_PHASE": {
            "value": "-21.429"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "5"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "ground_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "catnipsoc_top_const_1_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "axi_uart16550_0": {
        "vlnv": "xilinx.com:ip:axi_uart16550:2.0",
        "xci_name": "catnipsoc_top_axi_uart16550_1_0",
        "parameters": {
          "UART_BOARD_INTERFACE": {
            "value": "usb_uart"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "catnipsoc_top_axi_bram_ctrl_0_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "bootrom": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "catnipsoc_top_blk_mem_gen_0_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../../../Cattery-Bootloader/cattery_bootloader.coe"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Read_Width_A": {
            "value": "32"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "8192"
          },
          "Write_Width_A": {
            "value": "32"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "mii_to_rmii_0": {
        "vlnv": "xilinx.com:ip:mii_to_rmii:2.0",
        "xci_name": "catnipsoc_top_mii_to_rmii_0_0",
        "parameters": {
          "RMII_BOARD_INTERFACE": {
            "value": "eth_rmii"
          }
        }
      },
      "axi_ethernetlite_0": {
        "vlnv": "xilinx.com:ip:axi_ethernetlite:3.0",
        "xci_name": "catnipsoc_top_axi_ethernetlite_0_0",
        "parameters": {
          "MDIO_BOARD_INTERFACE": {
            "value": "eth_mdio_mdc"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "mig_interconnect": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "catnipsoc_top_axi_interconnect_0_2",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "2"
          },
          "STRATEGY": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "catnipsoc_top_s00_data_fifo_0"
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "catnipsoc_top_auto_cc_0"
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_s00_data_fifo": {
                "interface_ports": [
                  "s00_data_fifo/S_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_data_fifo/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "mig_interconnect_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_mig_interconnect": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "mig_interconnect_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "mig_interconnect_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_intc_0": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "catnipsoc_top_axi_intc_0_0",
        "parameters": {
          "C_IRQ_CONNECTION": {
            "value": "1"
          },
          "C_PROCESSOR_CLK_FREQ_MHZ": {
            "value": "50.0"
          },
          "C_S_AXI_ACLK_FREQ_MHZ": {
            "value": "50.0"
          }
        }
      },
      "negate_eth_int": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "catnipsoc_top_negate_reset_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "catnipsoc_top_axi_gpio_0_0",
        "parameters": {
          "GPIO2_BOARD_INTERFACE": {
            "value": "dip_switches_16bits"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "led_16bits"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "intr_concat_0": {
        "vlnv": "xilinx.com:module_ref:intr_concat:1.0",
        "xci_name": "catnipsoc_top_intr_concat_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "intr_concat",
          "boundary_crc": "0x0"
        },
        "ports": {
          "intr": {
            "type": "intr",
            "direction": "O",
            "left": "5",
            "right": "0",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              }
            }
          },
          "intr0": {
            "direction": "I",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              },
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "intr1": {
            "direction": "I",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              },
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "intr2": {
            "direction": "I"
          },
          "intr3": {
            "direction": "I"
          },
          "intr4": {
            "direction": "I"
          },
          "intr5": {
            "direction": "I"
          }
        }
      },
      "MangoMIPS32_0": {
        "vlnv": "xilinx.com:user:MangoMIPS32:1.1.3",
        "xci_name": "catnipsoc_top_MangoMIPS32_0_0"
      }
    },
    "interface_nets": {
      "mig_7series_0_DDR2": {
        "interface_ports": [
          "ddr2_sdram",
          "mig_7series_0/DDR2"
        ]
      },
      "soc_interconnect_M04_AXI": {
        "interface_ports": [
          "axi_ethernetlite_0/S_AXI",
          "soc_interconnect/M04_AXI"
        ]
      },
      "axi_uart16550_1_UART": {
        "interface_ports": [
          "usb_uart",
          "axi_uart16550_0/UART"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "bootrom/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "mii_to_rmii_0_RMII_PHY_M": {
        "interface_ports": [
          "eth_rmii",
          "mii_to_rmii_0/RMII_PHY_M"
        ]
      },
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "led_16bits",
          "axi_gpio_0/GPIO"
        ]
      },
      "soc_interconnect_M00_AXI": {
        "interface_ports": [
          "spi_flash_controller/AXI_FULL",
          "soc_interconnect/M00_AXI"
        ]
      },
      "axi_ethernetlite_0_MII": {
        "interface_ports": [
          "axi_ethernetlite_0/MII",
          "mii_to_rmii_0/MII"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "mig_7series_0/S_AXI",
          "mig_interconnect/M00_AXI"
        ]
      },
      "soc_interconnect_M06_AXI": {
        "interface_ports": [
          "axi_gpio_0/S_AXI",
          "soc_interconnect/M06_AXI"
        ]
      },
      "soc_interconnect_M05_AXI": {
        "interface_ports": [
          "soc_interconnect/M05_AXI",
          "axi_intc_0/s_axi"
        ]
      },
      "soc_interconnect_M02_AXI": {
        "interface_ports": [
          "soc_interconnect/M02_AXI",
          "mig_interconnect/S00_AXI"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "soc_interconnect/S00_AXI",
          "MangoMIPS32_0/m_axi"
        ]
      },
      "axi_ethernetlite_0_MDIO": {
        "interface_ports": [
          "eth_mdio_mdc",
          "axi_ethernetlite_0/MDIO"
        ]
      },
      "soc_interconnect_M01_AXI": {
        "interface_ports": [
          "soc_interconnect/M01_AXI",
          "axi_uart16550_0/S_AXI"
        ]
      },
      "spi_flash_controller_SPI_0": {
        "interface_ports": [
          "qspi_flash",
          "spi_flash_controller/SPI_0"
        ]
      },
      "axi_gpio_0_GPIO2": {
        "interface_ports": [
          "dip_switches_16bits",
          "axi_gpio_0/GPIO2"
        ]
      },
      "soc_interconnect_M03_AXI": {
        "interface_ports": [
          "axi_bram_ctrl_0/S_AXI",
          "soc_interconnect/M03_AXI"
        ]
      }
    },
    "nets": {
      "clk_wiz_0_clk_cpu": {
        "ports": [
          "basic_clocking/clk_cpu",
          "soc_interconnect/S00_ACLK",
          "MangoMIPS32_0/cpu_clk"
        ]
      },
      "negate_reset_Res": {
        "ports": [
          "negate_reset/Res",
          "soc_interconnect/S00_ARESETN",
          "MangoMIPS32_0/cpu_rstn"
        ]
      },
      "clk_wiz_0_clk_periph": {
        "ports": [
          "basic_clocking/clk_periph",
          "soc_interconnect/ACLK",
          "soc_interconnect/M00_ACLK",
          "soc_interconnect/M01_ACLK",
          "spi_flash_controller/s_axi_aclk",
          "spi_flash_controller/s_axi4_aclk",
          "axi_uart16550_0/s_axi_aclk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "soc_interconnect/M03_ACLK",
          "mii_to_rmii_0/ref_clk",
          "axi_ethernetlite_0/s_axi_aclk",
          "soc_interconnect/M04_ACLK",
          "soc_interconnect/M02_ACLK",
          "mig_interconnect/ACLK",
          "mig_interconnect/S00_ACLK",
          "axi_intc_0/s_axi_aclk",
          "soc_interconnect/M05_ACLK",
          "soc_interconnect/M06_ACLK",
          "axi_gpio_0/s_axi_aclk",
          "spi_flash_controller/ext_spi_clk"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "basic_clocking/resetn",
          "system_reset/ext_reset_in"
        ]
      },
      "M02_ACLK_1": {
        "ports": [
          "mig_7series_0/ui_clk",
          "mig_interconnect/M00_ACLK"
        ]
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/ui_clk_sync_rst",
          "util_vector_logic_0/Op1"
        ]
      },
      "proc_sys_reset_0_mb_reset": {
        "ports": [
          "system_reset/mb_reset",
          "negate_reset/Op1"
        ]
      },
      "clk_wiz_0_clk_slowest": {
        "ports": [
          "basic_clocking/clk_slowest",
          "system_reset/slowest_sync_clk"
        ]
      },
      "constant_0_dout": {
        "ports": [
          "ground_0/dout",
          "axi_uart16550_0/freeze",
          "system_reset/mb_debug_sys_rst",
          "intr_concat_0/intr2",
          "intr_concat_0/intr3",
          "intr_concat_0/intr4",
          "intr_concat_0/intr5"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "basic_clocking/locked",
          "system_reset/dcm_locked",
          "mig_7series_0/sys_rst"
        ]
      },
      "mig_7series_0_init_calib_complete": {
        "ports": [
          "mig_7series_0/init_calib_complete",
          "system_reset/aux_reset_in"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "basic_clocking/clk_in1"
        ]
      },
      "ARESETN_1": {
        "ports": [
          "system_reset/interconnect_aresetn",
          "soc_interconnect/ARESETN",
          "mig_interconnect/ARESETN",
          "mig_interconnect/S00_ARESETN"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "system_reset/peripheral_aresetn",
          "soc_interconnect/M01_ARESETN",
          "soc_interconnect/M00_ARESETN",
          "spi_flash_controller/s_axi_aresetn",
          "spi_flash_controller/s_axi4_aresetn",
          "mig_7series_0/aresetn",
          "axi_uart16550_0/s_axi_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "soc_interconnect/M03_ARESETN",
          "mii_to_rmii_0/rst_n",
          "axi_ethernetlite_0/s_axi_aresetn",
          "soc_interconnect/M04_ARESETN",
          "soc_interconnect/M02_ARESETN",
          "axi_intc_0/s_axi_aresetn",
          "soc_interconnect/M05_ARESETN",
          "soc_interconnect/M06_ARESETN",
          "axi_gpio_0/s_axi_aresetn"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "mig_interconnect/M00_ARESETN"
        ]
      },
      "clocking_unit_clk_ethref": {
        "ports": [
          "basic_clocking/clk_ethref",
          "eth_refclk"
        ]
      },
      "clocking_unit_clk_mig": {
        "ports": [
          "basic_clocking/clk_mig",
          "mig_7series_0/sys_clk_i"
        ]
      },
      "eth_intn_1": {
        "ports": [
          "eth_intn",
          "negate_eth_int/Op1"
        ]
      },
      "negate_reset1_Res": {
        "ports": [
          "negate_eth_int/Res",
          "axi_intc_0/intr"
        ]
      },
      "intr_concat_0_intr": {
        "ports": [
          "intr_concat_0/intr",
          "MangoMIPS32_0/intr"
        ]
      },
      "axi_uart16550_0_ip2intc_irpt": {
        "ports": [
          "axi_uart16550_0/ip2intc_irpt",
          "intr_concat_0/intr0"
        ]
      },
      "axi_intc_0_irq": {
        "ports": [
          "axi_intc_0/irq",
          "intr_concat_0/intr1"
        ]
      }
    },
    "addressing": {
      "/MangoMIPS32_0": {
        "address_spaces": {
          "m_axi": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x1FC00000",
                "range": "64K"
              },
              "SEG_axi_ethernetlite_0_Reg": {
                "address_block": "/axi_ethernetlite_0/S_AXI/Reg",
                "offset": "0x10E00000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x10600000",
                "range": "64K"
              },
              "SEG_axi_intc_0_Reg": {
                "address_block": "/axi_intc_0/S_AXI/Reg",
                "offset": "0x10200000",
                "range": "64K"
              },
              "SEG_axi_uart16550_1_Reg": {
                "address_block": "/axi_uart16550_0/S_AXI/Reg",
                "offset": "0x10400000",
                "range": "64K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x00000000",
                "range": "128M"
              },
              "SEG_spi_flash_controller_MEM0": {
                "address_block": "/spi_flash_controller/aximm/MEM0",
                "offset": "0x1D000000",
                "range": "16M"
              }
            }
          }
        }
      }
    }
  }
}