<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>PMSWINC_EL0</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">PMSWINC_EL0, Performance Monitors Software Increment register</h1><p>The PMSWINC_EL0 characteristics are:</p><h2>Purpose</h2><p>Increments a counter that is configured to count the Software increment event, event <span class="hexnumber">0x00</span>. For more information, see <span class="xref">'SW_INCR'</span>.</p><h2>Configuration</h2><p>AArch64 System register PMSWINC_EL0 bits [31:0] are architecturally mapped to AArch32 System register <a href="AArch32-pmswinc.html">PMSWINC[31:0]</a>.</p><p>AArch64 System register PMSWINC_EL0 bits [31:0] are architecturally mapped to External register <a href="pmu.pmswinc_el0.html">PMU.PMSWINC_EL0[31:0]</a> <ins>when FEAT_PMUv3_EXT32 is implemented and FEAT_PMUv3p9 is not implemented.</ins><del>.</del></p><p>This register is present only when FEAT_PMUv3 is implemented. Otherwise, direct accesses to PMSWINC_EL0 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2><p>PMSWINC_EL0 is a 64-bit register.</p><h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_31">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-63_31">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P30</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P29</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P28</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P27</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P26</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P25</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P24</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P23</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P22</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P21</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P20</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P19</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P18</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P17</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P16</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P15</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P14</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P13</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P12</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P11</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P10</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P9</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P8</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P7</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P6</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P5</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P4</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P2</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P0</a></td></tr></tbody></table><h4 id="fieldset_0-63_31">Bits [63:31]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-30_0">P&lt;<ins>m</ins><del>n</del>>, bit [<ins>m</ins><del>n</del>], for <ins>m</ins><del>n</del> = 30 to 0</h4><div class="field"><p><del>If N is less than 31, then bits [30:N] are WI. When EL2 is implemented and enabled in the current Security state, in EL1 and EL0, N is the value in </del><a href="AArch64-mdcr_el2.html"><del>MDCR_EL2</del></a><del>.HPMN. Otherwise, N is the value in </del><a href="AArch64-pmcr_el0.html"><del>PMCR_EL0</del></a><del>.N.</del></p><p><ins>Software</ins><del>Event</del> <ins>increment.</ins><del>counter software increment bit for</del><a href="AArch64-pmevcntrn_el0.html"><del>PMEVCNTR&lt;n>_EL0</del></a><del>.</del></p><table class="valuetable"><tr><th>P&lt;<ins>m</ins><del>n</del>></th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><ins>Write</ins><del>No action. The write to this bit</del> is ignored.</p></td></tr><tr><td class="bitfield">0b1</td><td><p><ins>Increment</ins><del>If</del> <a href="AArch64-pmevcntrn_el0.html">PMEVCNTR&lt;<ins>m</ins><del>n</del>>_EL0</a><del>is enabled and configured to count the software increment event</del>, <ins>if</ins><del>increments</del> <del> by 1. If </del><a href="AArch64-pmevcntrn_el0.html"><del>PMEVCNTR&lt;n>_EL0</del></a><a href="AArch64-pmevcntrn_el0.html">PMEVCNTR&lt;<ins>m</ins><del>n</del>>_EL0</a> is <del>disabled, or not </del>configured to count <del>the </del>software increment <ins>events.</ins><del>event, the write to this bit is ignored.</del></p></td></tr></table><p><ins>Accessing this field has the following behavior:</ins></p><ul><li><ins>This field ignores writes if any of the following are true:</ins><ul><li><ins>All of the following are true:</ins><ul><li><span class="xref"><ins>FEAT_PMUv3p9</ins></span><ins> is implemented.
</ins></li><li><ins>Accessed at EL0.
</ins></li><li><a href="AArch64-pmuserenr_el0.html"><ins>PMUSERENR_EL0</ins></a><ins>.{UEN,SW} == {1,0}.
</ins></li><li><a href="AArch64-pmuacr_el1.html"><ins>PMUACR_EL1</ins></a><ins>.P&lt;m> == 0.
</ins></li></ul></li><li><ins>All of the following are true:</ins><ul><li><ins>EL2 is implemented and enabled in the current Security state.
</ins></li><li><ins>m >= UInt(</ins><a href="AArch64-mdcr_el2.html"><ins>MDCR_EL2</ins></a><ins>.HPMN).
</ins></li><li><ins>Accessed at EL0 or EL1.
</ins></li></ul></li><li><ins>m >= UInt(</ins><a href="AArch64-pmcr_el0.html"><ins>PMCR_EL0</ins></a><ins>.N).
</ins></li></ul></li><li><ins>Otherwise access to this field is write-only.
</ins></li></ul></div><div class="access_mechanisms"><h2>Accessing PMSWINC_EL0</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MSR PMSWINC_EL0, &lt;Xt></h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b011</td><td>0b1001</td><td>0b1100</td><td>0b100</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif PMUSERENR_EL0.&lt;SW,EN> == '00' then
        if EL2Enabled() &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() &amp;&amp; HCR_EL2.&lt;E2H,TGE> != '11' &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGWTR_EL2.PMSWINC_EL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMSWINC_EL0 = X[t, 64];
elsif PSTATE.EL == EL1 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGWTR_EL2.PMSWINC_EL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMSWINC_EL0 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMSWINC_EL0 = X[t, 64];
elsif PSTATE.EL == EL3 then
    PMSWINC_EL0 = X[t, 64];
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>16</ins><del>30</del>/<ins>12</ins><del>09</del>/2022 <ins>22</ins><del>15</del>:<ins>55</ins><del>58</del>; <ins>a71c0798221932a050ebb65b2030edfa84b9500f</ins><del>21c5a6dd0fdaf10a712e2f2d6fffbdbd66d4d96f</del></p><p class="copyconf">Copyright Â© 2010-2022 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>