Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e6590b9e358047b4a3d2d99c339d3324 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC32
Compiling module xil_defaultlib.HILO64
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SZExtender
Compiling module xil_defaultlib.IncFour
Compiling module xil_defaultlib.ScaledAdder
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.SYSCALL_EMU
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_behav
