
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000318                       # Number of seconds simulated (Second)
simTicks                                    318418000                       # Number of ticks simulated (Tick)
finalTick                                  1314832000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      2.16                       # Real time elapsed on the host (Second)
hostTickRate                                147593171                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681156                       # Number of bytes of host memory used (Byte)
simInsts                                      2265963                       # Number of instructions simulated (Count)
simOps                                        2544228                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1050250                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1179216                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                           636836                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          634234                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      244                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         626997                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    133                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                17106                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             24872                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  99                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              617518                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.015350                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.085294                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    472854     76.57%     76.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     26103      4.23%     80.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     10811      1.75%     82.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      1139      0.18%     82.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     23656      3.83%     86.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     39358      6.37%     92.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     27318      4.42%     97.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      9699      1.57%     98.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      6580      1.07%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                617518                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     100      0.05%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                  97444     44.78%     44.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     44.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  12627      5.80%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     50.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                 18860      8.67%     59.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                 87729     40.31%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    723      0.33%     99.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   133      0.06%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          460      0.07%      0.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         99732     15.91%     15.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           31      0.00%     15.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            15      0.00%     15.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     15.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     15.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     15.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     15.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     15.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     15.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     15.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     15.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       261254     41.67%     57.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         9952      1.59%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        62971     10.04%     69.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult        78545     12.53%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        97947     15.62%     97.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        16090      2.57%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         626997                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.984550                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              217616                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.347077                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   879653                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  143663                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          129342                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  1209608                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                  507932                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses          495280                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      130779                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                      713374                       # Number of vector alu accesses (Count)
system.cpu.numInsts                            626463                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                         97615                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       534                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 177                       # Number of nop insts executed (Count)
system.cpu.numRefs                             113677                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           6042                       # Number of branches executed (Count)
system.cpu.numStoreInsts                        16062                       # Number of stores executed (Count)
system.cpu.numRate                           0.983712                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             167                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           19318                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                      608222                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                        617402                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.047045                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.047045                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.955068                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.955068                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                     318021                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                    169006                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                    1131931                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                       12297                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                      12354                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                    996687                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      144                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads          98038                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         16452                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         6928                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          203                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    7909                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              6410                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               452                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 4974                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  204                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    4698                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.944511                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     382                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 10                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             615                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              599                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           81                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           15634                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             145                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               759                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       614880                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.004305                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.292914                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          491731     79.97%     79.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1417      0.23%     80.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           32408      5.27%     85.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           12421      2.02%     87.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            9362      1.52%     89.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           13554      2.20%     91.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            6240      1.01%     92.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           10603      1.72%     93.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           37144      6.04%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       614880                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted               608347                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                 617527                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      110159                       # Number of memory references committed (Count)
system.cpu.commit.loads                         94364                       # Number of loads committed (Count)
system.cpu.commit.amos                             72                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          72                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       5242                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions           492797                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                      264880                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   186                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           72      0.01%      0.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu        95964     15.54%     15.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           29      0.00%     15.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            9      0.00%     15.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     15.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     15.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     15.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     15.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     15.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     15.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     15.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     15.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       260288     42.15%     57.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu         9875      1.60%     59.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     59.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     59.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        62731     10.16%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult        78400     12.70%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        94364     15.28%     97.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        15795      2.56%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       617527                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         37144                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         105330                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            105330                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        105330                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           105330                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         7185                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            7185                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         7185                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           7185                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    553197498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    553197498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    553197498                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    553197498                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       112515                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        112515                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       112515                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       112515                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.063858                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.063858                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.063858                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.063858                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 76993.388727                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 76993.388727                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 76993.388727                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 76993.388727                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         4344                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           90                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           55                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      78.981818                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           90                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         1737                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              1737                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         2112                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          2112                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         2112                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         2112                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         5073                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         5073                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         5073                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         5073                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    395184000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    395184000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    395184000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    395184000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.045087                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.045087                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.045087                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.045087                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 77899.467771                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 77899.467771                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 77899.467771                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 77899.467771                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   5076                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data        89658                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           89658                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         7134                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          7134                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    548921000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    548921000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data        96792                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total        96792                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.073704                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.073704                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 76944.350995                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 76944.350995                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         2077                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         2077                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         5057                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         5057                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    393368000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    393368000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.052246                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.052246                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 77786.830136                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 77786.830136                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       188000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       188000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        94000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        94000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       186000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       186000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        93000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        93000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data        15672                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          15672                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           51                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           51                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      4276498                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      4276498                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data        15723                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total        15723                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.003244                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.003244                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 83852.901961                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 83852.901961                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           35                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           35                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           16                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           16                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      1816000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      1816000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001018                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001018                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data       113500                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total       113500                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1314832000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               167101                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               6100                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              27.393607                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          100                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          915                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses             455424                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses            455424                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1314832000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                    20462                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                514743                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     55974                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 25485                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    854                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 4612                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    76                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 639031                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   266                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles              46671                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                         636767                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        7909                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               5096                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        567038                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1854                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  387                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2484                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                     41882                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   250                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             617518                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.048107                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.662711                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   531532     86.08%     86.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      487      0.08%     86.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     3957      0.64%     86.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      410      0.07%     86.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      443      0.07%     86.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      507      0.08%     87.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     3847      0.62%     87.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      475      0.08%     87.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    75860     12.28%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               617518                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.012419                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.999892                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst          41607                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total             41607                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst         41607                       # number of overall hits (Count)
system.cpu.icache.overallHits::total            41607                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          275                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             275                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          275                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            275                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     21381499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     21381499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     21381499                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     21381499                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst        41882                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total         41882                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst        41882                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total        41882                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.006566                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.006566                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.006566                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.006566                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 77750.905455                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 77750.905455                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 77750.905455                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 77750.905455                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          353                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     117.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          220                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               220                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           55                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            55                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           55                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           55                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          220                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          220                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          220                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          220                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     17667499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     17667499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     17667499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     17667499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.005253                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.005253                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.005253                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.005253                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 80306.813636                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 80306.813636                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 80306.813636                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 80306.813636                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    220                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst        41607                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total           41607                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          275                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           275                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     21381499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     21381499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst        41882                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total        41882                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.006566                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.006566                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 77750.905455                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 77750.905455                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           55                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           55                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          220                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          220                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     17667499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     17667499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.005253                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.005253                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 80306.813636                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 80306.813636                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1314832000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               135325                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                476                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             284.296218                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           81                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           79                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           80                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             167748                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            167748                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1314832000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       854                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     426065                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     7682                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 634655                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   53                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    98038                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   16452                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   244                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      4571                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1496                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             11                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            191                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          654                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  845                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                   625264                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                  624622                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                    567222                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    688301                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.980821                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.824090                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         120                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    3675                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  11                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    667                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  452                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     47                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              94364                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             14.377231                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            42.411890                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  87365     92.58%     92.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   10      0.01%     92.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    4      0.00%     92.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    6      0.01%     92.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    2      0.00%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.00%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    2      0.00%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    2      0.00%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    1      0.00%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 14      0.01%     92.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 63      0.07%     92.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 65      0.07%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1560      1.65%     94.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               4292      4.55%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 83      0.09%     99.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                161      0.17%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                291      0.31%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 21      0.02%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 79      0.08%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                132      0.14%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 32      0.03%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  3      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  2      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 12      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  5      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  8      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  5      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              142      0.15%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              720                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                94364                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1314832000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1314832000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1314832000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1314832000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1314832000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    854                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    33370                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  449109                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           8643                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     67012                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 58530                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 636851                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   215                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  45478                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1843                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    357                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              626909                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     2052640                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   324536                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                   710294                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                608727                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    18204                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      28                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   7                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    164011                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          1209753                       # The number of ROB reads (Count)
system.cpu.rob.writes                         1268938                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   608222                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     617402                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     25                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        26                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    25                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     1                       # number of overall hits (Count)
system.l2.overallHits::total                       26                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  195                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 5073                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    5268                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 195                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                5073                       # number of overall misses (Count)
system.l2.overallMisses::total                   5268                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        16981000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       387598500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          404579500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       16981000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      387598500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         404579500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                220                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data               5074                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  5294                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               220                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data              5074                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 5294                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.886364                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.999803                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.995089                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.886364                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.999803                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.995089                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 87082.051282                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 76404.198699                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    76799.449506                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 87082.051282                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 76404.198699                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   76799.449506                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  978                       # number of writebacks (Count)
system.l2.writebacks::total                       978                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              195                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             5073                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                5268                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             195                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            5073                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               5268                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     15041000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    336868500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      351909500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     15041000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    336868500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     351909500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.886364                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.999803                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.995089                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.886364                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.999803                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.995089                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 77133.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 66404.198699                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 66801.347760                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 77133.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 66404.198699                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 66801.347760                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           5492                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           32                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             32                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data            1                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               1                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            1                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            1                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        19000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        19000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst              25                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 25                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           195                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              195                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     16981000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     16981000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          220                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            220                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.886364                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.886364                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 87082.051282                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 87082.051282                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          195                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          195                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     15041000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     15041000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.886364                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.886364                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 77133.333333                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 77133.333333                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data               17                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  17                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      1944000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        1944000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             17                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                17                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 114352.941176                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 114352.941176                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           17                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              17                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      1774000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      1774000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 104352.941176                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 104352.941176                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         5056                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            5056                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    385654500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    385654500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         5057                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          5057                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.999802                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999802                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 76276.602057                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 76276.602057                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         5056                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         5056                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    335094500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    335094500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.999802                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999802                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 66276.602057                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 66276.602057                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          219                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              219                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          219                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          219                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         1737                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             1737                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         1737                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         1737                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1314832000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        21233                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       9588                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.214539                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      96.753320                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       344.631255                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3654.615426                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.023621                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.084138                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.892240                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  234                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1623                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2239                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      90212                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     90212                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1314832000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       978.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       194.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      5073.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000130388500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           61                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           61                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               11436                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                919                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        5267                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        978                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      5267                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      978                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.54                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.90                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  5267                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  978                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    3431                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    1740                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      58                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     59                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     59                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     63                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           61                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      87.180328                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     59.121297                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     96.394244                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15              2      3.28%      3.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31             6      9.84%     13.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47            26     42.62%     55.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63             8     13.11%     68.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79             2      3.28%     72.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             4      6.56%     78.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127            2      3.28%     81.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159            3      4.92%     86.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207            1      1.64%     88.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255            1      1.64%     90.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-271            2      3.28%     93.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::304-319            1      1.64%     95.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-335            1      1.64%     96.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-399            1      1.64%     98.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::432-447            1      1.64%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            61                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           61                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.065574                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.061093                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.402859                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               59     96.72%     96.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      1.64%     98.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                1      1.64%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            61                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  337088                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                62592                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1058633619.95867074                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              196571801.84537306                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                     318371500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      50980.22                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        12416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       324672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        62720                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 38992770.509204879403                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1019640849.449465751648                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 196973789.170210212469                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          194                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         5073                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          978                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      7038500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    128241000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks   8035299250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     36280.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     25279.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   8216052.40                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        12416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       324672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         337088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        12416                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        12416                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        62592                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        62592                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          194                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         5073                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            5267                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          978                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            978                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       38992771                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1019640849                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1058633620                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     38992771                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      38992771                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    196571802                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        196571802                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    196571802                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      38992771                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1019640849                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1255205422                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 5267                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 980                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          319                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          278                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          286                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          325                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          291                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          326                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          340                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          403                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          413                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          438                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          294                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          298                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          283                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          109                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           36                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          114                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           67                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           91                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           93                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           65                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          188                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           62                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                36523250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              26335000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          135279500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 6934.36                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           25684.36                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                4720                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                804                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            89.61                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           82.04                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          721                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   554.252427                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   354.573389                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   407.529123                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          134     18.59%     18.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          119     16.50%     35.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           67      9.29%     44.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           36      4.99%     49.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           44      6.10%     55.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           19      2.64%     58.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           22      3.05%     61.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           18      2.50%     63.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          262     36.34%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          721                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                337088                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              62720                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1058.633620                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              196.973789                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    9.81                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                8.27                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.54                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               88.43                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1314832000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         2648940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         1377585                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       17957100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       1837440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    101534670                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy     39554400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy     190110375                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   597.046571                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    101791250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    213219250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         2770320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         1445895                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       20256180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       3372120                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    122003940                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy     22227360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy     197276055                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   619.550575                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     56439250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    258336750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1314832000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                5250                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           978                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              4249                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 17                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                17                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           5250                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              1                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        15762                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   15762                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       399680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   399680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               5268                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     5268    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 5268                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1314832000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            16067000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           27757250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          10495                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         5227                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp               5278                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         2715                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          220                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             7853                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                17                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               17                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            220                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          5057                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             1                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            1                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          660                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        15227                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  15887                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        28160                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       435968                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  464128                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            5492                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     62592                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             10787                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.027719                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.164173                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   10488     97.23%     97.23% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     299      2.77%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               10787                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1314832000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            7252500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            330000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy           7613000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         10591                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         5296                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             298                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          298                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
