# 2 Instructions

ì´ë²ˆ ì¥ì—ì„œëŠ” instructionì„ ì–´ë–»ê²Œ representí•˜ëŠ”ì§€ë¥¼ í•™ìŠµí•œë‹¤. ë“¤ì–´ê°€ê¸° ì•ì„œ ëª‡ ê°€ì§€ RISC-V("ë¦¬ìŠ¤í¬ íŒŒì´ë¸Œ"ë¡œ ë°œìŒ)ì˜ íŠ¹ì§•ì„ ì‚´í´ë³´ì.

- RISC-Vì˜ **arithmetic instruction**(ì‚°ìˆ  ì—°ì‚°ì)ë“¤ì€ ì–¸ì œë‚˜ 3ê°œì˜ variablesì„ ì‚¬ìš©í•œë‹¤. (ì„¤ê³„ ì›ì¹™ 1: ê°„ë‹¨í•˜ê²Œ ì„¤ê³„í•˜ê¸° ìœ„í•´ì„œëŠ” ê·œì¹™ì ì¸ ê²ƒì´ ì¢‹ë‹¤.)

    > `Add`, `Subtract`, `Add immediate`ê°€ ìˆë‹¤.

    > ë§Œì•½ ë„¤ ë³€ìˆ˜(b,c,d,e)ì˜ í•©ì„ ë”í•´ì„œ aì— ë„£ì–´ì•¼ í•œë‹¤ë©´, ìœ„ ë²•ì¹™ ë•Œë¬¸ì— instruction 3ê°œê°€ í•„ìš”í•˜ë‹¤.(1.a=b+c 2.a=a+d 3.a=a+e).

- RISC-Vì˜ instruction setì€ **register widthì— ë”°ë¼ 32, 64, 128bit ë²„ì „ì´ ìˆë‹¤.** ê°ê° RV32I, RV64I, RV128Ië¼ê³  ë¶€ë¥¸ë‹¤. **ëª¨ë‘ ì´ 32ê°œì˜ general purpose registerë¥¼ ê°–ëŠ”ë‹¤**ëŠ” ì ì€ ë™ì¼í•˜ë‹¤.

    > ì˜ˆì™¸ë¡œ general purpose registerë¥¼ ì ˆë°˜(16ê°œ)ìœ¼ë¡œ ì¤„ì¸ RV32E ê°™ì€ êµ¬í˜„ë„ ì¡´ì¬í•œë‹¤.

í”„ë¡œê·¸ë˜ë° ë‹¨ê³„ì—ì„œ ë³€ìˆ˜ëŠ” ë¬´í•œíˆ ì„ ì–¸í•  ìˆ˜ ìˆëŠ” ê²ƒì— ë¹„í•´, registerê°€ 32ê°œë°–ì— ì¡´ì¬í•˜ì§€ ì•Šìœ¼ë¯€ë¡œ ì´ ì œì•½ì— ë§ê²Œ registerê°€ ì‚¬ìš©ë˜ë„ë¡ ì²˜ë¦¬í•˜ëŠ” ê²ƒì´ ì¤‘ìš”í•˜ë‹¤. ê·¸ë ‡ë‹¤ë©´ ì™œ ì´ëŸ¬í•œ ì œì•½ì„ ë‘ì—ˆëŠ”ì§€ ì˜ë¬¸ì´ ìƒê¸´ë‹¤. ì´ìœ ëŠ” ë‹¤ìŒê³¼ ê°™ë‹¤. (ì„¤ê³„ ì›ì¹™ 2: ì‘ì€ ê²ƒì´ ë” ë¹ ë¥´ë‹¤.)

- register ìˆ˜ë¥¼ ëŠ˜ë¦¬ë©´ ê·¸ë§Œí¼ ì „ê¸° ì‹ í˜¸ê°€ ë©€ë¦¬ ì „ë‹¬ë˜ì–´ì•¼ í•˜ë¯€ë¡œ **clock cycle**ì´ ëŠ˜ì–´ë‚˜ê²Œ ëœë‹¤.

- register indexëŠ” registerê°€ 32ê°œê¹Œì§€ë§Œ ì¡´ì¬í•œë‹¤ë©´ 5bit( $2^5$ )ë¡œ í‘œí˜„í•  ìˆ˜ ìˆëŠ” ë°˜ë©´, ì´ë¥¼ ë„˜ì–´ê°€ê²Œ ë˜ë©´ instructionì—ì„œ indexë¥¼ ë‚˜íƒ€ë‚´ê¸° ìœ„í•´ bitë¥¼ ë” ë§ì´ ì°¨ì§€í•˜ê²Œ ëœë‹¤.

í˜„ì¬ ë¬¸ì„œì—ì„œëŠ” <U>64bit register widthë¥¼ ê°–ëŠ” RV64I</U>ë¥¼ ì‚´í´ë³¸ë‹¤. ê¸°ë³¸ì ìœ¼ë¡œ RV32Iì™€ ê³µí†µìœ¼ë¡œ instruction(35ê°œ)ì„ ê³µìœ í•˜ì§€ë§Œ ëª‡ ê°€ì§€ RV64Ië§Œì˜ ì¶”ê°€ instruction(12ê°œ)ì„ ê°–ê³  ìˆë‹¤.

> 32bit instructionê³¼ 64bit instructionì„ ëª¨ë‘ ì²˜ë¦¬í•  ìˆ˜ ìˆë‹¤. í•˜ì§€ë§Œ ê¸°ë³¸ì ìœ¼ë¡œ 32bit instructionì„ ì‚¬ìš©í•œë‹¤.

---

## 2.1 CISC vs RISC

**RISC**(Reduced Instruction Set Computer)ë¥¼ **CISC**(Complex Instruction Set Computer)ì™€ ë¹„êµí•˜ë©´ ë‹¤ìŒê³¼ ê°™ì€ íŠ¹ì„±ì„ ê°–ëŠ”ë‹¤.

- Reduced \# instructions

- simple, regular instructionsì˜ ì¡°í•©ìœ¼ë¡œ complex instructionì„ í‘œí˜„í•œë‹¤.

  - pipeliningì„ ì´ìš©í•´ ë¹„ìŠ·í•œ instructionì€ í•œë²ˆì— ì²˜ë¦¬(overlap)í•  ìˆ˜ ìˆì—ˆë‹¤. ì¦‰, pipeliningì„ í†µí•´ ì‰½ê²Œ high throughputì„ ì–»ì„ ìˆ˜ ìˆë‹¤.

- **load**, **store**ì—ì„œì˜ ì°¨ì´

   - CISCì™€ ë‹¤ë¥´ê²Œ RISCëŠ” registerì—ì„œ memory operationìœ¼ë¡œ **Direct Memory Access**ë¥¼ í—ˆë½í•˜ì§€ ì•ŠëŠ”ë‹¤.

ë˜í•œ RISC-Vë¥¼ ì‚¬ìš©í•˜ë©´ì„œ ì–»ëŠ” ë¹„ìš©ì  ì´ì ë„ ìˆë‹¤. 

![license](images/RISV-V_license.png)

- ë³´í†µ íšŒì‚¬ ì†Œìœ ì˜ ISA(ARM, MIPS, x86)ëŠ” (1) ISA ë¼ì´ì„¼ìŠ¤ (2) specific microarchitecture (3) warranty & indemnification ë“±ìœ¼ë¡œ í° ë¹„ìš©ì´ ë“ ë‹¤. 

- ë°˜ë©´ RISC-VëŠ” 2010ë…„ UC Berkeleyì—ì„œ ê°œë°œí•œ ISAë¡œ, RISC-V Internationalì´ë¼ëŠ” ê¸°êµ¬ì—ì„œ ê´€ë¦¬í•˜ëŠ” ê°œë°©í˜• êµ¬ì¡°ë¡œ ëˆ„êµ¬ë‚˜ ì‚¬ìš©í•  ìˆ˜ ìˆë‹¤.

  - RISC-VëŠ” commercial ë²„ì „ì—ì„œëŠ” (2), (3)ì˜ ë¹„ìš©ë§Œ ì§€ë¶ˆí•˜ë©´ ë˜ë©°, open source ë²„ì „ì—ì„œëŠ” ë¹„ìš© ì—†ì´ ë¬´ë£Œë¡œ ì‚¬ìš©í•  ìˆ˜ ìˆë‹¤.

---

## 2.2 Variables

RISC-V ISAë¥¼ ì‚´í´ë³´ê¸° ìœ„í•œ ê¸°ë³¸ ì˜ˆì‹œë¡œ, ê°„ë‹¨íˆ C **declaration**(ì„ ì–¸) codeë¥¼ ë³´ì. í”„ë¡œê·¸ë˜ë¨¸ê°€ ë‹¤ìŒê³¼ ê°™ì´ ë³€ìˆ˜ë¥¼ ì„ ì–¸í•˜ë©´ compilerëŠ” ì´ë¥¼ RISC-V instructionìœ¼ë¡œ ë³€í™˜í•œë‹¤.

```c
// declarationì„ ìœ„í•´ì„œëŠ” type, nameì´ í•„ìš”í•˜ë‹¤.
// typeëŠ” size/interpretation, nameì€ addressë¥¼ ê²°ì •í•œë‹¤.
int a;      // type: integer
            // name: a
```

`name`ì´ ê°–ëŠ” ì •ë³´ëŠ” ë‹¤ìŒê³¼ ê°™ë‹¤.

- location: (start) **address** of memory

`type`ì´ ê°–ëŠ” ì •ë³´ëŠ” ë‹¤ìŒê³¼ ê°™ë‹¤.

- size: 

    > char: 1 Byte, short: 2 Bytes, int: 4 Bytes

- Interpretation:

    > "11..1111"ì„ signed int, unsigned intë¡œ í•´ì„í•˜ë©´ ì„œë¡œ ë‹¤ë¥´ë‹¤.

ì°¸ê³ ë¡œ variableì— ê°„ë‹¨í•œ ì •ìˆ˜ë¥¼ ë‹´ì•˜ë‹¤ë©´ ë‹¤ìŒê³¼ ê°™ì´ ì´ˆê¸°í™”ê°€ ëœë‹¤.

```assembly
// register x5ê°€ í•´ë‹¹ ë³€ìˆ˜ë¥¼ ì €ì¥í•œë‹¤ê³  ê°€ì •
// 0ìœ¼ë¡œ ì´ˆê¸°í™”
add x5 x0 x0

// 7ë¡œ ì´ˆê¸°í™”
addi x5 x0 7
```

---

## 2.3 RISC-V base ISA registers

ì•ì„œ ì–¸ê¸‰í•œ ê²ƒì²˜ëŸ¼ RISC-V(RV64I)ëŠ” ì´ 32ê°œì˜ 64bit register fileì„ ê°–ê³  ìˆë‹¤. ì´ì œ 32ê°œì˜ general purpose registerê°€ ê°ê° ì–´ë–¤ ì—­í• ì„ í•˜ëŠ”ì§€ ì‚´í´ë³´ì. ì°¸ê³ ë¡œ ê´€ë¡€ìƒ RISC-Vì—ì„œëŠ” registerë¥¼ `x{ìˆ«ì}`(x0, x1, ... x31) í˜•íƒœë¡œ í‘œí˜„í•œë‹¤.

> [The RISC-V Architecture](https://dzone.com/articles/introduction-to-the-risc-v-architecture)

![RISC-V registers](images/RISC-V_registers.png)

- `ra`: function return address

- `sp`: stack pointer

- `gp`: global data pointer

- `tp`: thread-local data pointer

- `t0`-`t6`: temporary storage

- `fp`: frame pointer(for function-local stack data)

- `s0`-`s11`: saved register

- `a0`-`a7`: function arguments

ìœ„ ëª©ì ì— ë”°ë¼ 64bit general purpose registersë¥¼ ë‚˜ëˆ„ë©´ ë‹¤ìŒê³¼ ê°™ë‹¤.

- x0: constant 0

    > 0ì€ ìì£¼ ì“°ëŠ” constantì´ë¯€ë¡œ, ê°™ì€ ê°’ì„ XORí•´ì„œ 0ì„ ë§Œë“¤ê¸°ë³´ë‹¤ ì•„ì˜ˆ 0ì„ í• ë‹¹í•´ ë‘ëŠ” ê²ƒì´ë‹¤.

- x1: return address

- x2: stack pointer

- x3: global pointer

- x4: thread pointer

- x5-x7, x28-x31: temporaries

- x8: frame pointer

- x9, x18-x27: saved registers

- x10-x11: function arguments/results

- x12-x17: function arguments

---

## 2.4 Register Operands

ë‹¤ìŒê³¼ ê°™ì€ C codeê°€ ìˆë‹¤ê³  í•˜ì. compilerëŠ” ì´ C codeì˜ variablesë¥¼ registerì— ì•Œë§ê²Œ í• ë‹¹í•œë‹¤.

```c
f = (g + h) - (i + j);
```

C compilerê°€ variableì„ ë‹¤ìŒê³¼ ê°™ì´ í• ë‹¹í–ˆë‹¤ê³  í•˜ì. 

- f, g, h, i, jëŠ” ê°ê° x19, x20, x21, x22, x23 register(temporaries)ì— ìœ„ì¹˜.

- x5, x6 temporary registersë¥¼ ì¶”ê°€ë¡œ ì‚¬ìš©í•´ì„œ ì¤‘ê°„ ê²°ê³¼ë¥¼ ì €ì¥í•  ê²ƒì´ë‹¤.

ìœ„ í• ë‹¹ì— ë”°ë¼ C codeë¥¼ RISC-V instruction(ì˜¤ì§ arithmetic instruction)ìœ¼ë¡œ ë°”ê¾¸ë©´ ë‹¤ìŒê³¼ ê°™ë‹¤.

```assembly
add x5 x20 x21    // g + h
add x6 x22 x23    // i + j
sub x19 x5 x6     // f = (g + h) - (i + j)
```

ê·¸ëŸ°ë° ìœ„ ì˜ˆì œì²˜ëŸ¼ RISC-V instructionì„ ìˆ˜í–‰í•˜ê¸° ìœ„í•´ì„œëŠ”, memoryì—ì„œ variablesì˜ ê°’ì„ ì½ì–´ì„œ temporariesì— ë‹´ëŠ” ê³¼ì •ì´ í•„ìš”í•  ê²ƒì´ë‹¤. ì´ ê³¼ì •ì€ **load instruction**ê°€ ìˆ˜í–‰í•œë‹¤.

---

## 2.5 Data Alignment

> RISCì—ì„œëŠ” ë©ì–´ë¦¬ë¡œ ì œì¼ ë§ì´ ì²˜ë¦¬í•˜ëŠ” 32bitì™€ 64bit ë¬¶ìŒì„ ê°ê° **word**(ì›Œë“œ), **doubleword**(ë”ë¸” ì›Œë“œ)ë¼ê³  ì§€ì¹­í•œë‹¤.

load instructionì„ ì‚´í´ë³´ê¸° ì „ì—, RISC-Vì—ì„œ dataë¥¼ memoryì— ì–´ë–»ê²Œ aligní•˜ê³  ì½ëŠ”ì§€ ì‚´í´ë³´ì. ìš°ì„  **alignment restriction**(ì •ë ¬ì œì•½)ì„ ê°–ëŠ” MIPS architectureë¥¼ ì‚´í´ë³´ê³  RISC-Vì™€ ë¹„êµí•´ ë³´ì.

> [MIPS memory alignment](https://skills.microchip.com/pic32mx-core-architecture/699351)

- **MIPS**(32bit register, 32bit memory case)

    ![MIPS memory alignment](images/MIPS_memory_alignment.png)

    > MIPS32 Little-Endian memory system. ê·¸ë¦¼ì˜ ì™¼ìª½ì´ aligned, ì˜¤ë¥¸ìª½ì´ unalignedëœ ê²½ìš°ì´ë‹¤.

    - 4byte(32bits) ë‹¨ìœ„ì— ë”°ë¼, addressëŠ” 4ì˜ ë°°ìˆ˜ë¥¼ ê°–ê²Œ ëœë‹¤.(0x00000004, 0x00000008, ...)

    - MIPSëŠ” alignment restrictionì„ ê°•ì œí•œë‹¤.

- **RISC-V**(64bit register, 64bit memory case)

    ì´ì™€ ë‹¬ë¦¬ RV64IëŠ” 64bit(8byte)ì— í•´ë‹¹ë˜ëŠ” **doubleword** ë‹¨ìœ„ë¡œ memoryì— ì €ì¥í•œë‹¤.

    ![word-aligned](images/RV64I_memory.png)

    ë˜í•œ MIPSì™€ ARMì€ ë°˜ë“œì‹œ wordì˜ addressê°€ 4(8)ì˜ ë°°ìˆ˜(aligned)ì´ì–´ì•¼ í•˜ì§€ë§Œ, RISC-VëŠ” ì´ë¥¼ ê°•ì œí•˜ì§€ ì•ŠëŠ”ë‹¤.(unalignedë„ OK)

ì°¸ê³ ë¡œ Endianì˜ ëœ»ì€ ë‹¤ìŒê³¼ ê°™ë‹¤. ì•„ë˜ê³¼ ê°™ì€ bitê°€ ìˆë‹¤ê³  í•˜ë©´ **endianness**(ì—”ë””ì•ˆ)ì— ë”°ë¼ registerì— ì €ì¥ëœ bitë“¤ì´ memoryì— ì €ì¥ë˜ëŠ” ìˆœì„œê°€ ë‹¬ë¼ì§„ë‹¤.

![Endian](images/big_little_endian.png)

- Little-Endian: LSB is at the least address

- Big-Endian: MSB is at the least address

```assembly
// MSB    LSB

// Little-Endian
   0x44332211

// Big-Endian
   0x11223344
```

---

## 2.7 Load instructions

ë‹¤ìŒì€ load instructionì˜ ì˜ˆì‹œë‹¤.

```
ld x9, 8(x22)
```

- x22: **base register**. (memory) wordì˜ start addressë¥¼ ê¸°ì–µí•œë‹¤.

- 8: **offset**. start addressì— ë”í•´ì„œ ì½ì–´ì˜¬ dataì˜ locationì„ ê²°ì •í•œë‹¤.

- x9: **temporary register**. ì½ì–´ ì˜¨ dataë¥¼ ì €ì¥í•  register.

ì—¬ê¸°ì„œ ë” ì£¼ëª©í•  ì ì€ doublewordë¥¼ loadí•˜ëŠ” `ld`(load doubleword)ì´ë‹¤. `ld x9, 8(x22)`ëŠ” start address(x22)ì—ì„œ offset 8ì„ ë”í•œ locationì—ì„œ, 8bytesë¥¼ ì½ì–´ì™€ì„œ x9ì— ì €ì¥í•˜ê²Œ ëœë‹¤.

ì´ì™€ ë¹„ìŠ·í•œ load instructionì´ ë” ì¡´ì¬í•œë‹¤.

- `ld`, `lw`: load doubleword(8bytes), load word(4bytes)

- `lh`, `lb`: load halfword(2bytes), load byte

### <span style='background-color: #393E46; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ“ ì˜ˆì œ 1: long íƒ€ì… ë³€ìˆ˜ ë¶ˆëŸ¬ì˜¤ê¸°&nbsp;&nbsp;&nbsp;</span>

ë‹¤ìŒ C codeë¥¼ RISC-V codeë¡œ compileí•˜ë¼.

> C ì–¸ì–´ì—ì„œ `long`ì€ ìš´ì˜ì²´ì œì™€ í”Œë«í¼ì— ë”°ë¼ bitìˆ˜ ì •ì˜ê°€ ë‹¤ë¥´ë‹ˆ ì£¼ì˜. ì§€ê¸ˆì€ 8bytes(64bit)ë¡œ ê°€ì •.

```c
long A[20];

g = h + A[8];
```

- gëŠ” `x23`, hëŠ” `x21`ì— ì´ë¯¸ loadê°€ ë˜ì—ˆë‹¤ê³  ê°€ì •

- long type ë°°ì—´ Aì˜ base addressëŠ” `x22`ì— ì €ì¥ë˜ì–´ ìˆë‹¤.

- `x5`: temporary register

> ë”°ë¼ì„œ ë§Œì•½ `&A[0]=2000`ì´ë¼ë©´ 2004, 2008, 2012 ë“±ì´ `A[i]`ì˜ addressê°€ ëœë‹¤.

### <span style='background-color: #C2B2B2; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ” í’€ì´&nbsp;&nbsp;&nbsp;</span>

RISC-V codeë¡œ compileí•˜ë©´ ë‹¤ìŒê³¼ ê°™ì€ instructionì´ ëœë‹¤.

```assembly
ld x5 64(x22)       // base address + offset 64ì— ìˆëŠ” data(A[8])ë¥¼ x5ì— load 
add x23, x21, x5    // h + A[8]ë¥¼ x23ì— ì €ì¥
```

ìœ„ ì˜ˆì œì—ì„œ A ë°°ì—´ì€ 8byteì¸ long typeì´ê¸° ë•Œë¬¸ì—, doublewordë¥¼ loadí•˜ëŠ” ldë¥¼ ì‚¬ìš©í–ˆë‹¤. A[8]ì´ë¯€ë¡œ offsetì€ 8*8.

> ë§Œì•½ 4byteì— í•´ë‹¹ë˜ëŠ” int type ë°°ì—´ì´ì—ˆë‹¤ë©´ `lw`ë¥¼ ì‚¬ìš©í–ˆì„ ê²ƒì´ë‹¤. A[8]ì´ë¯€ë¡œ offsetì€ 8*4.

> ë§Œì•½ ì´ë³´ë‹¤ë„ ë” ì§§ì€ 2byteì˜ short typeë¡œ ì„ ì–¸í–ˆë‹¤ë©´, `short A[8]`ì„ loadí•˜ë ¤ë©´ ë‹¤ìŒê³¼ ê°™ì€ instructionì´ ì‚¬ìš©ë˜ì—ˆì„ ê²ƒì´ë‹¤. offsetì€ 8*2

```
lh x5 16(x22)
```

### <span style='background-color: #393E46; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ“ ì˜ˆì œ 2: long íƒ€ì… ë³€ìˆ˜ ì—°ì‚° í›„ ì €ì¥í•˜ê¸°&nbsp;&nbsp;&nbsp;</span>

ë‹¤ìŒ C codeë¥¼ RISC-V codeë¡œ compileí•˜ë¼.(long = 8bytes)

```c
long A[100];

A[12] = h + A[8];
```

- hëŠ” `x21`, Aì˜ base addressëŠ” `x22`ì— ì €ì¥.

- `x5`: temporary register

### <span style='background-color: #C2B2B2; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ” í’€ì´&nbsp;&nbsp;&nbsp;</span>

RISC-V codeë¡œ compileí•œ ê²°ê³¼ëŠ” ë‹¤ìŒê³¼ ê°™ë‹¤.

```
ld    x5, 64(x22)    # reg x5 gets A[8]
add   x5, x21, x5    # reg x5 gets h+A[8]
sd    x5, 96(x22)    # Stores h+A[8] to A[12]
```

---

## 2.7.1 Register Spilling

í˜„ì¬ ì‚´í´ë³´ê³  ìˆëŠ” RISC-V architectureëŠ” 32ê°œ registerë°–ì— ê°€ì§€ê³  ìˆì§€ ì•Šë‹¤. ê·¸ë ‡ë‹¤ë©´ instructionì„ loadí•  ë•Œ, registerì˜ ë¹ˆ ìë¦¬ê°€ ì—†ëŠ” ê²½ìš°ë„ ìƒê¸¸ ê²ƒì´ë‹¤.(ë‹¨ìˆœíˆ overwriteí•˜ë©´ í° ë¬¸ì œê°€ ìƒê¸¸ ê²ƒì´ë‹¤.)

ì´ëŸ¬í•œ ë¬¸ì œë¥¼ ë°©ì§€í•˜ê¸° ìœ„í•´ **register spilling** ê¸°ë²•ì„ ì‚¬ìš©í•  ìˆ˜ ìˆë‹¤.

- less frequently used variablesë¥¼ memory stackì— ì˜®ê¸´ë‹¤.(`sw`(`sd`)ë¡œ stackì— ì €ì¥)

- ê·¸ ìë¦¬ì— ë‹¹ì¥ í•„ìš”í•œ variableì„ ë¶ˆëŸ¬ì™€ì„œ ì‚¬ìš©í•œë‹¤. 

- ì—°ì‚°ì´ ëë‚˜ë©´ ë‹¤ì‹œ memory(stack)ì— ì˜®ê¸´ variableì„ restore(pop)í•œë‹¤.(`lw`(`ld`)ë¡œ stackì—ì„œ ë¶ˆëŸ¬ì˜¨ë‹¤)

---

## 2.7 bit extension

registerëŠ” ê°’ì„ loadí•  ë•Œ register widthì¸ 8byte(64bit)ë§Œí¼ì„ ì±„ì›Œì•¼ í•œë‹¤. 

> ì°¸ê³ ë¡œ ì—°ì‚°ì„ ìˆ˜í–‰í•˜ëŠ” ALUë„ ì–¸ì œë‚˜ 8byteì”© ì…ë ¥ì„ ë°›ëŠ”ë‹¤.

ê·¸ëŸ°ë° `ld`ì¼ ë•ŒëŠ” ë¬¸ì œê°€ ì—†ê² ì§€ë§Œ, `lw`, `lh`, `lb`ë¼ë©´ ë‚¨ì€ ìë¦¬ëŠ” ì–´ë–»ê²Œ ì²˜ë¦¬í• ê¹Œ? ì´ ê²½ìš° unsigned, signed valueì— ë”°ë¼ ê°’ì„ ì±„ì›Œ ë„£ê²Œ ëœë‹¤.

- unsigned values: (ì™¼ìª½ìœ¼ë¡œ) 0bit extendí•œë‹¤.

- signed values

    í•˜ì§€ë§Œ signed valuesëŠ” sign bitë¡œ ë¶€í˜¸ë¥¼ ë‚˜íƒ€ë‚´ëŠ” íŠ¹ìœ ì˜ í‘œí˜„ ë°©ì‹ ë•Œë¬¸ì— ì¼ê´„ì ìœ¼ë¡œ 0ìœ¼ë¡œ ì±„ìš¸ ìˆ˜ëŠ” ì—†ë‹¤. ëŒ€ì‹  sign bitë¥¼ ë³µì œí•´ì„œ ì±„ì›Œì£¼ë©´ ëœë‹¤.

    - +2: **0**000 0010 => **0000 0000 0**000 0010

    - \-2: **1**111 1110 => **1111 1111 1**111 1110 
    
> í”„ë¡œê·¸ë˜ë° ì‹œ ìë£Œí˜•ì„ ë³´ê³  signed/unsignedë¥¼ íŒë‹¨í•˜ëŠ” ìŠµê´€ì„ ê°–ëŠ” í¸ì´ ì¢‹ë‹¤. ì˜ˆë¥¼ ë“¤ì–´ `int 8`ì´ë¼ë©´ signed typeì´ë‹¤.

---

## 2.8 Immediate Operands

> [RISC-V Assembly Overview](https://www.symmathics.com/index.php/risc-v-assembly-review/)

load instructionì„ ì‚¬ìš©í•˜ì§€ ì•Šê³  operand ìë¦¬ì— constantë¥¼ ë„£ëŠ” instructionì´ ì¡´ì¬í•œë‹¤.

```
addi x22, x22, 4    # x22 = x22 + 4
```

- `add`ì™€ `addi`ì˜ ì°¨ì´ëŠ” ë§ ê·¸ëŒ€ë¡œ constant(immediate)ì˜ ìœ ë¬´ë‹¤.

> íŠ¹íˆ for loopì—ì„œ ìì£¼ ë³¼ ìˆ˜ ìˆë‹¤. 

ê·¸ë ‡ë‹¤ë©´ ì–´ì§¸ì„œ immediate operandë¥¼ ì‚¬ìš©í•˜ëŠ” ê±¸ê¹Œ? 

- memoryì—ì„œ dataë¥¼ registerë¡œ loadí•˜ëŠ” ê³¼ì •(overhead)ì´ ì‚¬ë¼ì§„ë‹¤. 

  - ë”°ë¼ì„œ (1) registerë¥¼ ì•„ë¼ë©´ì„œ (2) ë™ì‹œì— instructionì„ ë” ë¹ ë¥´ê²Œ ìˆ˜í–‰í•  ìˆ˜ ìˆê²Œ ëœë‹¤. 

í•˜ì§€ë§Œ immediate operandë¥¼ ì‚¬ìš©í•˜ëŠ” ê²ƒìœ¼ë¡œ ì–»ëŠ” ë‹¨ì ë„ ìˆë‹¤. ë°”ë¡œ <U>immediate operandë¥¼ ì‚¬ìš©í•˜ê¸° ìœ„í•´ì„œëŠ” multiplexerë¥¼ ì¶”ê°€</U>í•´ì•¼ í•œë‹¤ëŠ” ì ì´ë‹¤.

![RISC-V immediate](images/immediate.png)

> ALUì˜ op2ë¡œ immediate operandë¥¼ ë„£ì„ì§€, registerì˜ ê°’ì„ ë„£ì„ì§€ë¥¼ ê²°ì •í•  ìˆ˜ ìˆëŠ” muxë¥¼ ì¶”ê°€ë¡œ ë‹¬ì•„ì¤˜ì•¼ í•œë‹¤.

ì´ì™¸ immediateë¡œ ì‚¬ìš©í•  ìˆ˜ ìˆëŠ” immediateì˜ í¬ê¸°ëŠ” ì˜¤ì§ 12bitsê¹Œì§€ë¡œ ì œí•œ( $-2^{11} ~ 2^{11} -1$ )ëœë‹¤ëŠ” limitationë„ ìˆë‹¤. ì´ ì ì€ instruction formatì„ ì‚´í´ë³´ë©´ ëª…í™•íˆ ì•Œ ìˆ˜ ìˆë‹¤.

- R-format Instructions

![R-format instruction](images/R-format_instruction.png)

- I-format Instructions

![I-format instruction](images/I-format_instruction.png)

- immediateë¥¼ í‘œí˜„í•˜ê¸° ìœ„í•´ ì‚¬ìš©í•  ìˆ˜ ìˆëŠ” bitëŠ” 12bitsì´ë‹¤.

---

## 2.9 Representing Instructions

> [RISC-V Instruction-Set Cheatsheet](https://itnext.io/risc-v-instruction-set-cheatsheet-70961b4bbe8)

RISC-V instructionsëŠ” ëª¨ë“  instructionì´ 32bitë¡œ ì´ë£¨ì–´ì ¸ ìˆë‹¤. RISC-V instructionì—ëŠ” ë‹¤ì–‘í•œ formatsê°€ ì¡´ì¬í•œë‹¤.

![RISC-V instruction format](images/RISC-V_32bit_instruction_format.jpeg)

> func: ì¶”ê°€ opcode í•„ë“œë¥¼ ì˜ë¯¸í•œë‹¤.

- R-type: Arithmetic instructions

- I-type: Loads & immediate arithmetic

- S-type: Stores

- SB-type: Conditional branch format

- UJ-type: Unconditional jump format

- U-type: Upper immediate format

ìœ„ ê·¸ë¦¼ì— ë‚˜ì˜¤ì§€ ì•Šì€ S-typeì€ ë‹¤ìŒê³¼ ê°™ë‹¤.

![S-type](images/S-type.png)

- 12bit immediateê°€ ë‘ ê°œì˜ í•„ë“œì— ë‚˜ë‰˜ì–´ ë“¤ì–´ê°€ëŠ” ê²ƒì„ ë³¼ ìˆ˜ ìˆë‹¤. imm[11:5]ì— 7bitsë¥¼ ë„£ê³ , ë’¤ì— imm[4:0]ì— 5bitsë¥¼ ìª¼ê°œì„œ ë„£ëŠ”ë‹¤.

  - ìƒìœ„ 7bits í•„ë“œ/í•˜ìœ„ 5bits í•„ë“œì— ë‚˜ë‰˜ì–´ ë“¤ì–´ê°€ê¸° ë•Œë¬¸ì—, $2^5$ ë¡œ ë‚˜ëˆ ì„œ ë‚¨ëŠ” ë‚˜ë¨¸ì§€ëŠ” í•˜ìœ„ 5bitsì— ë„£ê³ , ëª«ì€ ìƒìœ„ 7bitsì— ë„£ëŠ” ë°©ì‹ìœ¼ë¡œ ìª¼ê° ë‹¤.

- êµ³ì´ ì´ë ‡ê²Œ ë‘ í•„ë“œë¡œ ë‚˜ëˆˆ ì´ìœ ëŠ” `store`ì„ ìœ„í•´ì„œëŠ” rs1, rs2ê°€ ëª¨ë‘ í•„ìš”í•˜ê³ , ëª¨ë“  instructionì—ì„œ rs1, rs2 í•„ë“œì˜ ìœ„ì¹˜ê°€ ê°™ê¸° ìœ„í•´ì„œëŠ” ì´ëŸ¬í•œ ì„¤ê³„ ë°©ë²•ë°–ì— ë°©ë„ê°€ ì—†ì—ˆê¸° ë•Œë¬¸ì´ë‹¤.

### <span style='background-color: #393E46; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ“ ì˜ˆì œ 3: s-type&nbsp;&nbsp;&nbsp;</span>

`sd x5, 240(x10)`ë¥¼ s-type formatìœ¼ë¡œ í‘œí˜„í•˜ë¼.

### <span style='background-color: #C2B2B2; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ” í’€ì´&nbsp;&nbsp;&nbsp;</span>

offset 240ë¥¼ 32( $2^5$ )ë¡œ ë‚˜ëˆ„ë©´ ëª«ì€ 7, ë‚˜ë¨¸ì§€ëŠ” 16ì´ë‹¤.

- ìƒìœ„ 7bits field: ëª« 7ì´ ë“¤ì–´ê°„ë‹¤.(0000111)

- í•˜ìœ„ 5bits fieild: ë‚˜ë¨¸ì§€ 16ì´ ë“¤ì–´ê°„ë‹¤.(10000)

ì´ë¥¼ ì¢…í•©í•˜ë©´ ë‹¤ìŒê³¼ ê°™ë‹¤.(`x5`: 101, `x10`: 1010, `opcode`(35): 100011, `func3`(í•„ë“œ ê°’ 2): 10)

| immediate[11:5] | rs2 | rs1 | func3 | immediate[4:0] | opcode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000111 | 01010 | 00101 | 010 | 10000 | 0100011 |

---

### 2.9.1 addressing mode

instructionì—ì„œ oprandì˜ addressë¥¼ ë‚˜íƒ€ë‚¼ ìˆ˜ ìˆëŠ” ë°©ë²•ì€ ë‹¤ì–‘í•˜ê²Œ ìˆë‹¤.(ì•„ë˜ ì˜ˆì‹œ ì™¸ ë‹¤ì–‘í•œ addressing modeê°€ ì¡´ì¬í•œë‹¤.)

![RISC-V addressing mode](images/RISC_V_addressing_modes.png)

- Immediate addressing

- Register addressing: operandê°€ ì €ì¥ëœ registerë¥¼ ê°€ë¦¬í‚¨ë‹¤.

- Base addressing: operandë¥¼ ê°€ë¦¬í‚¤ëŠ” pointerê°€ ì €ì¥ëœ registerë¥¼ ê°€ë¦¬í‚¤ê³ , offset(immediate)ì„ ì´ìš©í•´ì„œ operandë¥¼ êµ¬í•œë‹¤.

- (PC-)relative addressing: PC registerì—ì„œ offsetì„ ë”í•´ operand addressë¥¼ ì–»ëŠ”ë‹¤.

   > rs2, rs1 í•„ë“œ ìœ„ì¹˜ë¥¼ ìœ ì§€í•˜ê¸° ìœ„í•´, immediateê°€ ìƒìœ„, í•˜ìœ„ í•„ë“œë¡œ ë‚˜ë‰˜ì–´ ë“¤ì–´ê°„ë‹¤.

---

## 2.10 Logical Operations

bitwise manipulationì„ ìœ„í•œ instructionì¸ logical operationì„ ì‚´í´ë³´ì.

```c
// C code            // RISC-V instruction
<<  // shift left    // sll(Shift Left Logical), slli
>>  // shift right   // srl(Shift Right Logical), srli
&   // bitwise AND   // and, andi
|   // bitwise OR    // or, ori
^   // bitwise XOR   // xor, xori
~   // bitwise NOT   // xori
```

R-formatì¼ ê²½ìš°, instructionì€ ë‹¤ìŒê³¼ ê°™ì€ í˜•íƒœë¥¼ ê°–ëŠ”ë‹¤.

![R-type logical](images/logical_operations_R-type.png)

---

### 2.10.1 Shift Operations

R-formatê³¼ I-format ëª¨ë‘ shift operationì„ ì§€ì›í•œë‹¤. 

- I-format

    ![shift operations](images/shift_operations.png)

    - immediate: ì–¼ë§ˆë‚˜ positionì„ shiftí• ì§€ë¥¼ ë‚˜íƒ€ë‚´ëŠ” ê°’

    > immediateëŠ” 6bitë¡œ ì œí•œì„ ë‘ëŠ”ë°, ê·¸ë³´ë‹¤ ë” ë§ì´ shiftí•˜ë©´ ì›ë˜ ìˆëŠ” ìˆ˜ë¥¼ ëª¨ë‘ shiftingí•´ë²„ë¦¬ê³  0ë§Œ ë‚¨ì•„ë²„ë¦¬ê¸° ë•Œë¬¸.

- `slli`ëŠ” $2^{i}$ ë§Œí¼ ê³±í•˜ëŠ” ì—°ì‚°ì´ë‹¤.

    ![sll](images/sll.png)

- `srli`ëŠ” $2^{i}$ ë§Œí¼ ë‚˜ëˆ„ëŠ” ì—°ì‚°ì´ë‹¤.

    ![srl](images/srl.png)

    `srl`ì€ ì˜¤ì§ unsignedì—ì„œë§Œ ê°€ëŠ¥í•˜ë‹¤. ì˜ˆë¥¼ ë“¤ì–´ signed integerë¼ë©´, 10000(-16)ì— $2^{2}$ ë§Œí¼ ë‚˜ëˆ„ë©´ 00100(+4)ê°€ ë˜ëŠ” ì‹ìœ¼ë¡œ ì „í˜€ ë‹¤ë¥¸ ê°’ì´ ë‚˜ì˜¤ê¸° ë•Œë¬¸ì´ë‹¤.

---

### 2.10.2 And Operations

(ìƒëµ)

---

### 2.10.3 OR Operations

(ìƒëµ)

---

### 2.10.4 XOR Operations

(ìƒëµ)

---