#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec  2 15:10:12 2018
# Process ID: 315088
# Current directory: C:/Users/user/Documents/GitHub/F84051053/hw5/hw5_pj/hw5_pj.runs/hw5_sorting_0_0_synth_1
# Command line: vivado.exe -log hw5_sorting_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hw5_sorting_0_0.tcl
# Log file: C:/Users/user/Documents/GitHub/F84051053/hw5/hw5_pj/hw5_pj.runs/hw5_sorting_0_0_synth_1/hw5_sorting_0_0.vds
# Journal file: C:/Users/user/Documents/GitHub/F84051053/hw5/hw5_pj/hw5_pj.runs/hw5_sorting_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source hw5_sorting_0_0.tcl -notrace
Command: synth_design -top hw5_sorting_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 323292 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 389.852 ; gain = 100.289
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hw5_sorting_0_0' [c:/Users/user/Documents/GitHub/F84051053/hw5/hw5_pj/hw5_pj.srcs/sources_1/bd/hw5/ip/hw5_sorting_0_0/synth/hw5_sorting_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'sorting_v1_0' [c:/Users/user/Documents/GitHub/F84051053/hw5/hw5_pj/hw5_pj.srcs/sources_1/bd/hw5/ipshared/3c41/hdl/sorting_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sorting_v1_0_S00_AXI' [c:/Users/user/Documents/GitHub/F84051053/hw5/hw5_pj/hw5_pj.srcs/sources_1/bd/hw5/ipshared/3c41/hdl/sorting_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sorting' [c:/Users/user/Documents/GitHub/F84051053/hw5/hw5_pj/hw5_pj.srcs/sources_1/bd/hw5/ipshared/3c41/src/sorting.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sorting' (1#1) [c:/Users/user/Documents/GitHub/F84051053/hw5/hw5_pj/hw5_pj.srcs/sources_1/bd/hw5/ipshared/3c41/src/sorting.v:1]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Users/user/Documents/GitHub/F84051053/hw5/hw5_pj/hw5_pj.srcs/sources_1/bd/hw5/ipshared/3c41/hdl/sorting_v1_0_S00_AXI.v:231]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Users/user/Documents/GitHub/F84051053/hw5/hw5_pj/hw5_pj.srcs/sources_1/bd/hw5/ipshared/3c41/hdl/sorting_v1_0_S00_AXI.v:232]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Users/user/Documents/GitHub/F84051053/hw5/hw5_pj/hw5_pj.srcs/sources_1/bd/hw5/ipshared/3c41/hdl/sorting_v1_0_S00_AXI.v:233]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [c:/Users/user/Documents/GitHub/F84051053/hw5/hw5_pj/hw5_pj.srcs/sources_1/bd/hw5/ipshared/3c41/hdl/sorting_v1_0_S00_AXI.v:234]
INFO: [Synth 8-6155] done synthesizing module 'sorting_v1_0_S00_AXI' (2#1) [c:/Users/user/Documents/GitHub/F84051053/hw5/hw5_pj/hw5_pj.srcs/sources_1/bd/hw5/ipshared/3c41/hdl/sorting_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-350] instance 'sorting_v1_0_S00_AXI_inst' of module 'sorting_v1_0_S00_AXI' requires 25 connections, but only 21 given [c:/Users/user/Documents/GitHub/F84051053/hw5/hw5_pj/hw5_pj.srcs/sources_1/bd/hw5/ipshared/3c41/hdl/sorting_v1_0.v:50]
INFO: [Synth 8-6155] done synthesizing module 'sorting_v1_0' (3#1) [c:/Users/user/Documents/GitHub/F84051053/hw5/hw5_pj/hw5_pj.srcs/sources_1/bd/hw5/ipshared/3c41/hdl/sorting_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hw5_sorting_0_0' (4#1) [c:/Users/user/Documents/GitHub/F84051053/hw5/hw5_pj/hw5_pj.srcs/sources_1/bd/hw5/ip/hw5_sorting_0_0/synth/hw5_sorting_0_0.v:57]
WARNING: [Synth 8-3331] design sorting_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design sorting_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design sorting_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design sorting_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design sorting_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design sorting_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 444.723 ; gain = 155.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 444.723 ; gain = 155.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 444.723 ; gain = 155.160
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/user/Documents/GitHub/F84051053/hw5/hw5_pj/hw5_pj.srcs/sources_1/bd/xdc/sorting_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/user/Documents/GitHub/F84051053/hw5/hw5_pj/hw5_pj.srcs/sources_1/bd/xdc/sorting_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/user/Documents/GitHub/F84051053/hw5/hw5_pj/hw5_pj.runs/hw5_sorting_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/user/Documents/GitHub/F84051053/hw5/hw5_pj/hw5_pj.runs/hw5_sorting_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 794.629 ; gain = 1.566
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 794.629 ; gain = 505.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 794.629 ; gain = 505.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/user/Documents/GitHub/F84051053/hw5/hw5_pj/hw5_pj.runs/hw5_sorting_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 794.629 ; gain = 505.066
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'counter_reg' in module 'sorting'
INFO: [Synth 8-5544] ROM "d_out1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "t4" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                             0001 |                               00
                 iSTATE1 |                             0010 |                               01
                 iSTATE2 |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'counter_reg' using encoding 'one-hot' in module 'sorting'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 794.629 ; gain = 505.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sorting 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module sorting_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design sorting_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design sorting_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design sorting_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design sorting_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design sorting_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design sorting_v1_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/sorting_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/sorting_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\sorting_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/sorting_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/sorting_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\sorting_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (sorting_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module sorting_v1_0.
WARNING: [Synth 8-3332] Sequential element (sorting_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module sorting_v1_0.
WARNING: [Synth 8-3332] Sequential element (sorting_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module sorting_v1_0.
WARNING: [Synth 8-3332] Sequential element (sorting_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module sorting_v1_0.
WARNING: [Synth 8-3332] Sequential element (sorting_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module sorting_v1_0.
WARNING: [Synth 8-3332] Sequential element (sorting_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module sorting_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 794.629 ; gain = 505.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 796.965 ; gain = 507.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 808.617 ; gain = 519.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 818.246 ; gain = 528.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 818.246 ; gain = 528.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 818.246 ; gain = 528.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 818.246 ; gain = 528.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 818.246 ; gain = 528.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 818.246 ; gain = 528.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 818.246 ; gain = 528.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |    18|
|4     |LUT4 |    44|
|5     |LUT5 |    18|
|6     |LUT6 |    28|
|7     |FDRE |   111|
|8     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |   223|
|2     |  inst                        |sorting_v1_0         |   223|
|3     |    sorting_v1_0_S00_AXI_inst |sorting_v1_0_S00_AXI |   223|
|4     |      sorting_i               |sorting              |   100|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 818.246 ; gain = 528.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 818.246 ; gain = 178.777
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 818.246 ; gain = 528.684
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 818.945 ; gain = 535.406
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Documents/GitHub/F84051053/hw5/hw5_pj/hw5_pj.runs/hw5_sorting_0_0_synth_1/hw5_sorting_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/user/Documents/GitHub/F84051053/hw5/hw5_pj/hw5_pj.srcs/sources_1/bd/hw5/ip/hw5_sorting_0_0/hw5_sorting_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Documents/GitHub/F84051053/hw5/hw5_pj/hw5_pj.runs/hw5_sorting_0_0_synth_1/hw5_sorting_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hw5_sorting_0_0_utilization_synth.rpt -pb hw5_sorting_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 818.945 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec  2 15:11:18 2018...
