#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 23 14:47:52 2022
# Process ID: 8928
# Current directory: D:/CREME_DIGITAL/I2C/test_I2C_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10332 D:\CREME_DIGITAL\I2C\test_I2C_1\test_I2C_1.xpr
# Log file: D:/CREME_DIGITAL/I2C/test_I2C_1/vivado.log
# Journal file: D:/CREME_DIGITAL/I2C/test_I2C_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.gen/sources_1', nor could it be found using path 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1091.152 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.srcs/sim_1/new/tb_I2C_PERIPHERAL_READ.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.srcs/sim_1/new/tb_I2C_PERIPHERAL_READ.vhd
update_compile_order -fileset sim_1
set_property top tb_I2C_PERIPHERAL [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_I2C_PERIPHERAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_I2C_PERIPHERAL_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_slave_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_slave_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_I2C_PERIPHERAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CREME_DIGITAL/I2C/test_I2C_1/sources/I2C_PERIPHERAL.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I2C_PERIPHERAL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CREME_DIGITAL/I2C/test_I2C_1/sources/wishbone_master.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WISHBONE_MASTER'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CREME_DIGITAL/I2C/test_I2C_1/sources/testbench_I2C_PERIPHERAL.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_I2C_PERIPHERAL'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xelab -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top(ARST_LVL=1'b0)
Compiling architecture behavioral of entity xil_defaultlib.WISHBONE_MASTER [wishbone_master_default]
Compiling architecture behavioral of entity xil_defaultlib.I2C_PERIPHERAL [i2c_peripheral_default]
Compiling module xil_defaultlib.i2c_slave_model(I2C_ADR=7'b01000...
Compiling architecture behavioral of entity xil_defaultlib.tb_i2c_peripheral
Built simulation snapshot tb_I2C_PERIPHERAL_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim/xsim.dir/tb_I2C_PERIPHERAL_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 23 14:49:03 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1091.152 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_I2C_PERIPHERAL_behav -key {Behavioral:sim_1:Functional:tb_I2C_PERIPHERAL} -tclbatch {tb_I2C_PERIPHERAL.tcl} -view {D:/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg
WARNING: Simulation object /tb_I2C_PERIPHERAL_READ/sig_CLK was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL_READ/simulateur_slave/scl was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL_READ/simulateur_slave/sda was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL_READ/evaluate_I2C_PERIPHERAL/PORT_FREE was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL_READ/evaluate_I2C_PERIPHERAL/etat was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL_READ/evaluate_I2C_PERIPHERAL/etat_futur was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL_READ/simulateur_slave/rw was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL_READ/simulateur_slave/slave_ack was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL_READ/evaluate_I2C_PERIPHERAL/sig_adr was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL_READ/evaluate_I2C_PERIPHERAL/sig_data was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL_READ/evaluate_I2C_PERIPHERAL/sig_port_read was not found in the design.
source tb_I2C_PERIPHERAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG i2c_slave; stop condition detected at                    0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_I2C_PERIPHERAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1091.152 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_I2C_PERIPHERAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_I2C_PERIPHERAL_vlog.prj"
"xvhdl --incr --relax -prj tb_I2C_PERIPHERAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CREME_DIGITAL/I2C/test_I2C_1/sources/testbench_I2C_PERIPHERAL.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_I2C_PERIPHERAL'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xelab -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top(ARST_LVL=1'b0)
Compiling architecture behavioral of entity xil_defaultlib.WISHBONE_MASTER [wishbone_master_default]
Compiling architecture behavioral of entity xil_defaultlib.I2C_PERIPHERAL [i2c_peripheral_default]
Compiling module xil_defaultlib.i2c_slave_model(I2C_ADR=7'b01000...
Compiling architecture behavioral of entity xil_defaultlib.tb_i2c_peripheral
Built simulation snapshot tb_I2C_PERIPHERAL_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_I2C_PERIPHERAL_behav -key {Behavioral:sim_1:Functional:tb_I2C_PERIPHERAL} -tclbatch {tb_I2C_PERIPHERAL.tcl} -view {D:/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg
WARNING: Simulation object /tb_I2C_PERIPHERAL_READ/sig_CLK was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL_READ/simulateur_slave/scl was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL_READ/simulateur_slave/sda was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL_READ/evaluate_I2C_PERIPHERAL/PORT_FREE was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL_READ/evaluate_I2C_PERIPHERAL/etat was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL_READ/evaluate_I2C_PERIPHERAL/etat_futur was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL_READ/simulateur_slave/rw was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL_READ/simulateur_slave/slave_ack was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL_READ/evaluate_I2C_PERIPHERAL/sig_adr was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL_READ/evaluate_I2C_PERIPHERAL/sig_data was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL_READ/evaluate_I2C_PERIPHERAL/sig_port_read was not found in the design.
source tb_I2C_PERIPHERAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG i2c_slave; stop condition detected at                    0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_I2C_PERIPHERAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1091.152 ; gain = 0.000
run 10 ms
DEBUG i2c_slave; start condition detected at            116271000
DEBUG i2c_slave; command byte received (read) at            294103000
DEBUG i2c_slave; data block read xx from address xx (1)
DEBUG i2c_slave; memcheck [0]=xx, [1]=xx, [2]=xx
DEBUG i2c_slave; data block read xx from address xx (2)
save_wave_config {D:/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_I2C_PERIPHERAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_I2C_PERIPHERAL_vlog.prj"
"xvhdl --incr --relax -prj tb_I2C_PERIPHERAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CREME_DIGITAL/I2C/test_I2C_1/sources/testbench_I2C_PERIPHERAL.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_I2C_PERIPHERAL'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xelab -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top(ARST_LVL=1'b0)
Compiling architecture behavioral of entity xil_defaultlib.WISHBONE_MASTER [wishbone_master_default]
Compiling architecture behavioral of entity xil_defaultlib.I2C_PERIPHERAL [i2c_peripheral_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_i2c_peripheral
Built simulation snapshot tb_I2C_PERIPHERAL_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_I2C_PERIPHERAL_behav -key {Behavioral:sim_1:Functional:tb_I2C_PERIPHERAL} -tclbatch {tb_I2C_PERIPHERAL.tcl} -view {D:/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg
source tb_I2C_PERIPHERAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_I2C_PERIPHERAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1091.152 ; gain = 0.000
run 10 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
save_wave_config {D:/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_I2C_PERIPHERAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_I2C_PERIPHERAL_vlog.prj"
"xvhdl --incr --relax -prj tb_I2C_PERIPHERAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CREME_DIGITAL/I2C/test_I2C_1/sources/testbench_I2C_PERIPHERAL.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_I2C_PERIPHERAL'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xelab -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top(ARST_LVL=1'b0)
Compiling architecture behavioral of entity xil_defaultlib.WISHBONE_MASTER [wishbone_master_default]
Compiling architecture behavioral of entity xil_defaultlib.I2C_PERIPHERAL [i2c_peripheral_default]
Compiling module xil_defaultlib.i2c_slave_model(I2C_ADR=7'b01000...
Compiling architecture behavioral of entity xil_defaultlib.tb_i2c_peripheral
Built simulation snapshot tb_I2C_PERIPHERAL_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_I2C_PERIPHERAL_behav -key {Behavioral:sim_1:Functional:tb_I2C_PERIPHERAL} -tclbatch {tb_I2C_PERIPHERAL.tcl} -view {D:/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg
source tb_I2C_PERIPHERAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG i2c_slave; stop condition detected at                    0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_I2C_PERIPHERAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1091.152 ; gain = 0.000
run 10 ms
DEBUG i2c_slave; start condition detected at            116271000
DEBUG i2c_slave; command byte received (read) at            294103000
DEBUG i2c_slave; data block read xx from address xx (1)
DEBUG i2c_slave; memcheck [0]=xx, [1]=xx, [2]=xx
DEBUG i2c_slave; data block read xx from address xx (2)
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
DEBUG i2c_slave; stop condition detected at                    0
DEBUG i2c_slave; start condition detected at            116271000
DEBUG i2c_slave; command byte received (read) at            294103000
DEBUG i2c_slave; data block read xx from address xx (1)
DEBUG i2c_slave; memcheck [0]=xx, [1]=xx, [2]=xx
DEBUG i2c_slave; data block read xx from address xx (2)
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
DEBUG i2c_slave; stop condition detected at                    0
DEBUG i2c_slave; start condition detected at            116271000
DEBUG i2c_slave; command byte received (read) at            294103000
DEBUG i2c_slave; data block read xx from address xx (1)
DEBUG i2c_slave; memcheck [0]=xx, [1]=xx, [2]=xx
DEBUG i2c_slave; data block read xx from address xx (2)
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse //n7fs/ahuvelin/MesDocs/Bureau/CREME_DIGITAL/I2C/test_I2C_1/sources/testbench_I2C_CONTROLER.vhdl
update_compile_order -fileset sim_1
set_property top tb_I2C_CONTROLER [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Le processus ne peut pas accéder au fichier car ce fichier est utilisé par un autre processus: "D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_I2C_CONTROLER' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_I2C_CONTROLER_vlog.prj"
"xvhdl --incr --relax -prj tb_I2C_CONTROLER_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CREME_DIGITAL/I2C/test_I2C_1/sources/I2C_CONTROLER.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I2C_CONTROLER'
INFO: [VRFC 10-163] Analyzing VHDL file "//n7fs/ahuvelin/MesDocs/Bureau/CREME_DIGITAL/I2C/test_I2C_1/sources/testbench_I2C_CONTROLER.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_I2C_CONTROLER'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xelab -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_CONTROLER_behav xil_defaultlib.tb_I2C_CONTROLER xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_CONTROLER_behav xil_defaultlib.tb_I2C_CONTROLER xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top(ARST_LVL=1'b0)
Compiling architecture behavioral of entity xil_defaultlib.WISHBONE_MASTER [wishbone_master_default]
Compiling architecture behavioral of entity xil_defaultlib.I2C_PERIPHERAL [i2c_peripheral_default]
Compiling architecture behavioral of entity xil_defaultlib.I2C_CONTROLER [i2c_controler_default]
Compiling module xil_defaultlib.i2c_slave_model(I2C_ADR=7'b01000...
Compiling architecture behavioral of entity xil_defaultlib.tb_i2c_controler
Built simulation snapshot tb_I2C_CONTROLER_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim/xsim.dir/tb_I2C_CONTROLER_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 23 17:03:40 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1091.152 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_I2C_CONTROLER_behav -key {Behavioral:sim_1:Functional:tb_I2C_CONTROLER} -tclbatch {tb_I2C_CONTROLER.tcl} -view {D:/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg
WARNING: Simulation object /tb_I2C_PERIPHERAL/sig_SCL was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL/sig_SDA was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL/sig_PORT_READ was not found in the design.
source tb_I2C_CONTROLER.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG i2c_slave; stop condition detected at                    0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_I2C_CONTROLER_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1091.152 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
DEBUG i2c_slave; stop condition detected at                    0
DEBUG i2c_slave; start condition detected at            116271000
DEBUG i2c_slave; start condition detected at            332511000
DEBUG i2c_slave; stop condition detected at            743551000
DEBUG i2c_slave; start condition detected at            759591000
DEBUG i2c_slave; start condition detected at            975881000
DEBUG i2c_slave; stop condition detected at           1386921000
DEBUG i2c_slave; start condition detected at           1402961000
DEBUG i2c_slave; start condition detected at           1619251000
DEBUG i2c_slave; stop condition detected at           2030291000
DEBUG i2c_slave; start condition detected at           2046331000
DEBUG i2c_slave; start condition detected at           2262621000
DEBUG i2c_slave; stop condition detected at           2673661000
DEBUG i2c_slave; start condition detected at           2689701000
DEBUG i2c_slave; start condition detected at           2905991000
DEBUG i2c_slave; stop condition detected at           3317031000
DEBUG i2c_slave; start condition detected at           3333071000
DEBUG i2c_slave; start condition detected at           3549361000
DEBUG i2c_slave; stop condition detected at           3960401000
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: URI has an authority component (See D:/CREME_DIGITAL/I2C/test_I2C_1/vivado_pid8928.debug)
set_property top tb_I2C_PERIPHERAL [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Le processus ne peut pas accéder au fichier car ce fichier est utilisé par un autre processus: "D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim/simulate.log"
save_wave_config {D:/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1091.152 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_I2C_PERIPHERAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_I2C_PERIPHERAL_vlog.prj"
"xvhdl --incr --relax -prj tb_I2C_PERIPHERAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CREME_DIGITAL/I2C/test_I2C_1/sources/testbench_I2C_PERIPHERAL.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_I2C_PERIPHERAL'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xelab -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top(ARST_LVL=1'b0)
Compiling architecture behavioral of entity xil_defaultlib.WISHBONE_MASTER [wishbone_master_default]
Compiling architecture behavioral of entity xil_defaultlib.I2C_PERIPHERAL [i2c_peripheral_default]
Compiling module xil_defaultlib.i2c_slave_model(I2C_ADR=7'b01000...
Compiling architecture behavioral of entity xil_defaultlib.tb_i2c_peripheral
Built simulation snapshot tb_I2C_PERIPHERAL_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_I2C_PERIPHERAL_behav -key {Behavioral:sim_1:Functional:tb_I2C_PERIPHERAL} -tclbatch {tb_I2C_PERIPHERAL.tcl} -view {D:/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg
WARNING: Simulation object /tb_I2C_CONTROLER/sig_CLK was not found in the design.
WARNING: Simulation object /tb_I2C_CONTROLER/sig_SCL was not found in the design.
WARNING: Simulation object /tb_I2C_CONTROLER/sig_SDA was not found in the design.
source tb_I2C_PERIPHERAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG i2c_slave; stop condition detected at                    0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_I2C_PERIPHERAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1091.152 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
DEBUG i2c_slave; stop condition detected at                    0
DEBUG i2c_slave; start condition detected at            116271000
DEBUG i2c_slave; command byte received (read) at            294103000
DEBUG i2c_slave; data block read xx from address xx (1)
DEBUG i2c_slave; memcheck [0]=xx, [1]=xx, [2]=xx
DEBUG i2c_slave; data block read xx from address xx (2)
DEBUG i2c_slave; data block read xx from address xx (2)
DEBUG i2c_slave; data block read xx from address xx (2)
set_property top tb_I2C_CONTROLER [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Le processus ne peut pas accéder au fichier car ce fichier est utilisé par un autre processus: "D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1 -jobs 2
[Mon May 23 17:15:14 2022] Launched synth_1...
Run output will be captured here: D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.runs/synth_1/runme.log
file mkdir D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.srcs/constrs_1
file mkdir D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.srcs/constrs_1/new
close [ open D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.srcs/constrs_1/new/Zybo_constr.xdc w ]
add_files -fileset constrs_1 D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.srcs/constrs_1/new/Zybo_constr.xdc
set_property top I2C_CONTROLER [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
open_hw_manager
launch_runs impl_1 -jobs 2
[Mon May 23 17:23:45 2022] Launched synth_1...
Run output will be captured here: D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.runs/synth_1/runme.log
[Mon May 23 17:23:45 2022] Launched impl_1...
Run output will be captured here: D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.runs/impl_1/runme.log
set_property part xc7z010clg400-1 [current_project]
reset_run synth_1
launch_runs impl_1 -jobs 2
[Mon May 23 17:27:33 2022] Launched synth_1...
Run output will be captured here: D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.runs/synth_1/runme.log
[Mon May 23 17:27:33 2022] Launched impl_1...
Run output will be captured here: D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 23 17:29:39 2022...
