16:00:07 INFO  : Registering command handlers for SDK TCF services
16:00:08 INFO  : Launching XSCT server: xsct.bat -interactive E:\XilinxSdk\sdcard\src\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\temp_xsdb_launch_script.tcl
16:00:10 INFO  : XSCT server has started successfully.
16:00:10 INFO  : Successfully done setting XSCT server connection channel  
16:00:10 INFO  : Processing command line option -hwspec E:/XilinxSdk/sdcard/src/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper.hdf.
16:00:10 INFO  : Successfully done setting SDK workspace  
16:05:41 INFO  : Refreshed build settings on project sdcard_led_switch
21:05:39 INFO  : Registering command handlers for SDK TCF services
21:05:39 INFO  : Launching XSCT server: xsct.bat -interactive E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\temp_xsdb_launch_script.tcl
21:05:40 INFO  : XSCT server has started successfully.
21:05:41 INFO  : Processing command line option -hwspec E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper.hdf.
21:05:41 INFO  : Successfully done setting XSCT server connection channel  
21:05:41 INFO  : Successfully done setting SDK workspace  
21:07:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:07:31 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
21:07:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:07:41 INFO  : 'fpga -state' command is executed.
21:07:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:41 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
21:07:41 INFO  : 'jtag frequency' command is executed.
21:07:41 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:07:41 INFO  : Context for 'APU' is selected.
21:07:41 INFO  : 'stop' command is executed.
21:07:42 INFO  : 'ps7_init' command is executed.
21:07:42 INFO  : 'ps7_post_config' command is executed.
21:07:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:07:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:42 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf
----------------End of Script----------------

21:07:42 INFO  : Memory regions updated for context APU
21:07:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:42 INFO  : 'con' command is executed.
21:07:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

21:07:42 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sdcard_led_switch.elf_on_local.tcl'
21:10:54 INFO  : Disconnected from the channel tcfchan#1.
21:10:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:10:55 INFO  : 'fpga -state' command is executed.
21:10:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:55 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
21:10:55 INFO  : 'jtag frequency' command is executed.
21:10:55 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:10:56 INFO  : Context for 'APU' is selected.
21:10:56 INFO  : 'stop' command is executed.
21:10:56 INFO  : 'ps7_init' command is executed.
21:10:56 INFO  : 'ps7_post_config' command is executed.
21:10:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:10:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:56 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf
----------------End of Script----------------

21:10:56 INFO  : Memory regions updated for context APU
21:10:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:56 INFO  : 'con' command is executed.
21:10:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

21:10:56 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sdcard_led_switch.elf_on_local.tcl'
21:11:45 INFO  : Disconnected from the channel tcfchan#2.
21:11:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:11:47 INFO  : 'fpga -state' command is executed.
21:11:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:47 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
21:11:47 INFO  : 'jtag frequency' command is executed.
21:11:47 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:11:47 INFO  : Context for 'APU' is selected.
21:11:47 INFO  : 'stop' command is executed.
21:11:47 INFO  : 'ps7_init' command is executed.
21:11:47 INFO  : 'ps7_post_config' command is executed.
21:11:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:11:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:48 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf
----------------End of Script----------------

21:11:48 INFO  : Memory regions updated for context APU
21:11:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:48 INFO  : 'con' command is executed.
21:11:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

21:11:48 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sdcard_led_switch.elf_on_local.tcl'
21:12:28 INFO  : Disconnected from the channel tcfchan#3.
21:12:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:12:29 INFO  : 'fpga -state' command is executed.
21:12:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:29 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
21:12:29 INFO  : 'jtag frequency' command is executed.
21:12:29 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:12:29 INFO  : Context for 'APU' is selected.
21:12:29 INFO  : 'stop' command is executed.
21:12:30 INFO  : 'ps7_init' command is executed.
21:12:30 INFO  : 'ps7_post_config' command is executed.
21:12:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:12:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:30 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf
----------------End of Script----------------

21:12:30 INFO  : Memory regions updated for context APU
21:12:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:30 INFO  : 'con' command is executed.
21:12:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

21:12:30 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sdcard_led_switch.elf_on_local.tcl'
21:13:52 INFO  : Disconnected from the channel tcfchan#4.
21:13:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:13:53 INFO  : 'fpga -state' command is executed.
21:13:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:53 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
21:13:53 INFO  : 'jtag frequency' command is executed.
21:13:53 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:13:53 INFO  : Context for 'APU' is selected.
21:13:53 INFO  : 'stop' command is executed.
21:13:54 INFO  : 'ps7_init' command is executed.
21:13:54 INFO  : 'ps7_post_config' command is executed.
21:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:54 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf
----------------End of Script----------------

21:13:54 INFO  : Memory regions updated for context APU
21:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:54 INFO  : 'con' command is executed.
21:13:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

21:13:54 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sdcard_led_switch.elf_on_local.tcl'
21:35:35 INFO  : Disconnected from the channel tcfchan#5.
21:35:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:35:52 INFO  : 'fpga -state' command is executed.
21:35:55 INFO  : Memory regions updated for context APU
21:35:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:36:01 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
21:36:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:36:08 INFO  : 'fpga -state' command is executed.
21:36:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:08 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
21:36:08 INFO  : 'jtag frequency' command is executed.
21:36:08 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:36:08 INFO  : Context for 'APU' is selected.
21:36:08 INFO  : 'stop' command is executed.
21:36:09 INFO  : 'ps7_init' command is executed.
21:36:09 INFO  : 'ps7_post_config' command is executed.
21:36:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:36:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:09 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf
----------------End of Script----------------

21:36:09 INFO  : Memory regions updated for context APU
21:36:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:09 INFO  : 'con' command is executed.
21:36:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

21:36:09 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sdcard_led_switch.elf_on_local.tcl'
21:41:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:41:55 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
21:42:01 INFO  : Disconnected from the channel tcfchan#6.
21:42:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:42:02 INFO  : 'fpga -state' command is executed.
21:42:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:02 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
21:42:02 INFO  : 'jtag frequency' command is executed.
21:42:02 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:02 INFO  : Context for 'APU' is selected.
21:42:02 INFO  : 'stop' command is executed.
21:42:03 INFO  : 'ps7_init' command is executed.
21:42:03 INFO  : 'ps7_post_config' command is executed.
21:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:03 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf
----------------End of Script----------------

21:42:03 INFO  : Memory regions updated for context APU
21:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:03 INFO  : 'con' command is executed.
21:42:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

21:42:03 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sdcard_led_switch.elf_on_local.tcl'
21:42:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:42:48 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
21:42:53 INFO  : Disconnected from the channel tcfchan#7.
21:42:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:42:54 INFO  : 'fpga -state' command is executed.
21:42:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:54 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
21:42:54 INFO  : 'jtag frequency' command is executed.
21:42:54 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:54 INFO  : Context for 'APU' is selected.
21:42:54 INFO  : 'stop' command is executed.
21:42:54 INFO  : 'ps7_init' command is executed.
21:42:54 INFO  : 'ps7_post_config' command is executed.
21:42:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:42:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:55 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf
----------------End of Script----------------

21:42:55 INFO  : Memory regions updated for context APU
21:42:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:55 INFO  : 'con' command is executed.
21:42:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

21:42:55 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sdcard_led_switch.elf_on_local.tcl'
21:46:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:46:38 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
21:46:44 INFO  : Disconnected from the channel tcfchan#8.
21:46:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:46:45 INFO  : 'fpga -state' command is executed.
21:46:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:46 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
21:46:46 INFO  : 'jtag frequency' command is executed.
21:46:46 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:46:46 INFO  : Context for 'APU' is selected.
21:46:46 INFO  : 'stop' command is executed.
21:46:46 INFO  : 'ps7_init' command is executed.
21:46:46 INFO  : 'ps7_post_config' command is executed.
21:46:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:46:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:47 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf
----------------End of Script----------------

21:46:47 INFO  : Memory regions updated for context APU
21:46:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:47 INFO  : 'con' command is executed.
21:46:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

21:46:47 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sdcard_led_switch.elf_on_local.tcl'
21:51:05 INFO  : Disconnected from the channel tcfchan#9.
21:51:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:51:06 INFO  : 'fpga -state' command is executed.
21:51:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:07 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
21:51:07 INFO  : 'jtag frequency' command is executed.
21:51:07 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:07 INFO  : Context for 'APU' is selected.
21:51:07 INFO  : 'stop' command is executed.
21:51:07 INFO  : 'ps7_init' command is executed.
21:51:07 INFO  : 'ps7_post_config' command is executed.
21:51:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:51:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:07 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf
----------------End of Script----------------

21:51:07 INFO  : Memory regions updated for context APU
21:51:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:08 INFO  : 'con' command is executed.
21:51:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

21:51:08 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sdcard_led_switch.elf_on_local.tcl'
21:55:29 INFO  : Disconnected from the channel tcfchan#10.
21:55:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:55:30 INFO  : 'fpga -state' command is executed.
21:55:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:30 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
21:55:30 INFO  : 'jtag frequency' command is executed.
21:55:30 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:30 INFO  : Context for 'APU' is selected.
21:55:30 INFO  : 'stop' command is executed.
21:55:31 INFO  : 'ps7_init' command is executed.
21:55:31 INFO  : 'ps7_post_config' command is executed.
21:55:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:55:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:31 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf
----------------End of Script----------------

21:55:31 INFO  : Memory regions updated for context APU
21:55:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:31 INFO  : 'con' command is executed.
21:55:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

21:55:31 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sdcard_led_switch.elf_on_local.tcl'
21:59:34 INFO  : Disconnected from the channel tcfchan#11.
21:59:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:59:35 INFO  : 'fpga -state' command is executed.
21:59:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:35 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
21:59:35 INFO  : 'jtag frequency' command is executed.
21:59:35 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:59:35 INFO  : Context for 'APU' is selected.
21:59:35 INFO  : 'stop' command is executed.
21:59:36 INFO  : 'ps7_init' command is executed.
21:59:36 INFO  : 'ps7_post_config' command is executed.
21:59:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:59:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:36 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf
----------------End of Script----------------

21:59:36 INFO  : Memory regions updated for context APU
21:59:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:36 INFO  : 'con' command is executed.
21:59:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

21:59:36 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sdcard_led_switch.elf_on_local.tcl'
22:01:24 INFO  : Launching XSCT server: xsct.bat -interactive E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\temp_xsdb_launch_script.tcl
22:04:24 ERROR : Timed out. 180 seconds have elapsed while waiting for XSCT server to launch.
22:04:24 WARN  : xsct server communication channel is not established.
12:07:48 INFO  : Registering command handlers for SDK TCF services
12:07:49 INFO  : Launching XSCT server: xsct.bat -interactive E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\temp_xsdb_launch_script.tcl
12:07:50 INFO  : XSCT server has started successfully.
12:07:50 INFO  : Processing command line option -hwspec E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper.hdf.
12:07:50 INFO  : Successfully done setting XSCT server connection channel  
12:07:50 INFO  : Successfully done setting SDK workspace  
12:08:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:08:55 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
12:09:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:09:56 INFO  : 'fpga -state' command is executed.
12:09:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:56 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
12:09:56 INFO  : 'jtag frequency' command is executed.
12:09:56 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:09:59 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z010
12:09:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
----------------End of Script----------------

12:11:54 INFO  : Registering command handlers for SDK TCF services
12:11:54 INFO  : Launching XSCT server: xsct.bat -interactive E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\temp_xsdb_launch_script.tcl
12:11:55 INFO  : XSCT server has started successfully.
12:11:56 INFO  : Processing command line option -hwspec E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper.hdf.
12:11:56 INFO  : Successfully done setting XSCT server connection channel  
12:11:56 INFO  : Successfully done setting SDK workspace  
12:18:13 INFO  : Refreshed build settings on project miniproject
12:20:27 INFO  : No changes in MSS file content so not generating sources.
12:20:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:20:58 INFO  : 'fpga -state' command is executed.
12:20:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:58 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
12:20:59 INFO  : 'jtag frequency' command is executed.
12:20:59 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:21:02 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z010
12:21:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
----------------End of Script----------------

12:21:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:21:47 INFO  : 'fpga -state' command is executed.
12:21:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:48 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
12:21:48 INFO  : 'jtag frequency' command is executed.
12:21:48 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:21:51 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z010
12:21:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
----------------End of Script----------------

12:21:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:22:01 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
12:22:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:22:11 INFO  : 'fpga -state' command is executed.
12:22:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:11 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
12:22:11 INFO  : 'jtag frequency' command is executed.
12:22:11 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:22:14 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z010
12:22:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
----------------End of Script----------------

12:24:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:24:20 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
12:24:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:24:39 INFO  : 'fpga -state' command is executed.
12:24:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:40 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
12:24:40 INFO  : 'jtag frequency' command is executed.
12:24:40 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:24:43 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z010
12:24:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
----------------End of Script----------------

12:24:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:25:00 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
12:25:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:25:08 INFO  : 'fpga -state' command is executed.
12:25:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:09 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
12:25:09 INFO  : 'jtag frequency' command is executed.
12:25:09 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:25:09 INFO  : Context for 'APU' is selected.
12:25:09 INFO  : 'stop' command is executed.
12:25:09 INFO  : 'ps7_init' command is executed.
12:25:09 INFO  : 'ps7_post_config' command is executed.
12:25:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:25:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:09 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

12:25:09 INFO  : Memory regions updated for context APU
12:25:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:10 INFO  : 'con' command is executed.
12:25:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

12:25:10 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
12:25:46 INFO  : Disconnected from the channel tcfchan#1.
12:25:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:25:47 INFO  : 'fpga -state' command is executed.
12:25:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:47 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
12:25:47 INFO  : 'jtag frequency' command is executed.
12:25:47 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:25:47 INFO  : Context for 'APU' is selected.
12:25:47 INFO  : 'stop' command is executed.
12:25:48 INFO  : 'ps7_init' command is executed.
12:25:48 INFO  : 'ps7_post_config' command is executed.
12:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:48 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

12:25:48 INFO  : Memory regions updated for context APU
12:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:48 INFO  : 'con' command is executed.
12:25:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

12:25:48 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
12:26:08 INFO  : Disconnected from the channel tcfchan#2.
12:26:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:26:09 INFO  : 'fpga -state' command is executed.
12:26:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:10 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
12:26:10 INFO  : 'jtag frequency' command is executed.
12:26:10 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:26:10 INFO  : Context for 'APU' is selected.
12:26:10 INFO  : 'stop' command is executed.
12:26:10 INFO  : 'ps7_init' command is executed.
12:26:10 INFO  : 'ps7_post_config' command is executed.
12:26:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:26:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:10 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

12:26:10 INFO  : Memory regions updated for context APU
12:26:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:11 INFO  : 'con' command is executed.
12:26:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

12:26:11 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
12:26:49 INFO  : Disconnected from the channel tcfchan#3.
12:26:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:26:50 INFO  : 'fpga -state' command is executed.
12:26:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:50 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
12:26:50 INFO  : 'jtag frequency' command is executed.
12:26:50 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:26:50 INFO  : Context for 'APU' is selected.
12:26:50 INFO  : 'stop' command is executed.
12:26:51 INFO  : 'ps7_init' command is executed.
12:26:51 INFO  : 'ps7_post_config' command is executed.
12:26:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:26:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:51 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

12:26:51 INFO  : Memory regions updated for context APU
12:26:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:51 INFO  : 'con' command is executed.
12:26:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

12:26:51 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
12:43:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:43:34 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
12:43:44 INFO  : Disconnected from the channel tcfchan#4.
12:43:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:43:45 INFO  : 'fpga -state' command is executed.
12:43:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:45 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
12:43:45 INFO  : 'jtag frequency' command is executed.
12:43:45 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:43:45 INFO  : Context for 'APU' is selected.
12:43:46 INFO  : 'stop' command is executed.
12:43:47 INFO  : 'ps7_init' command is executed.
12:43:47 INFO  : 'ps7_post_config' command is executed.
12:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:43:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:50 ERROR : Memory write error at 0x100000. AP transaction timeout
12:43:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

12:44:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:44:08 INFO  : 'fpga -state' command is executed.
12:44:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:09 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
12:44:09 INFO  : 'jtag frequency' command is executed.
12:44:09 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:44:09 INFO  : Context for 'APU' is selected.
12:44:09 INFO  : 'stop' command is executed.
12:44:09 ERROR : AP transaction error, DAP status f0000021
12:44:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
----------------End of Script----------------

12:44:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:44:22 INFO  : 'fpga -state' command is executed.
12:44:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:23 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
12:44:23 INFO  : 'jtag frequency' command is executed.
12:44:23 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:44:23 INFO  : Context for 'APU' is selected.
12:44:23 INFO  : 'stop' command is executed.
12:44:23 ERROR : AP transaction error, DAP status f0000021
12:44:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
----------------End of Script----------------

12:44:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:44:37 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
12:44:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:44:42 INFO  : 'fpga -state' command is executed.
12:44:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:43 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
12:44:43 INFO  : 'jtag frequency' command is executed.
12:44:43 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:44:43 INFO  : Context for 'APU' is selected.
12:44:43 INFO  : 'stop' command is executed.
12:44:43 INFO  : 'ps7_init' command is executed.
12:44:43 INFO  : 'ps7_post_config' command is executed.
12:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:44 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:44:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

12:44:44 INFO  : Memory regions updated for context APU
12:44:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:44 INFO  : 'con' command is executed.
12:44:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

12:44:44 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
12:45:22 INFO  : Disconnected from the channel tcfchan#5.
12:45:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:45:23 INFO  : 'fpga -state' command is executed.
12:45:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:24 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
12:45:24 INFO  : 'jtag frequency' command is executed.
12:45:24 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:45:24 INFO  : Context for 'APU' is selected.
12:45:24 INFO  : 'stop' command is executed.
12:45:24 INFO  : 'ps7_init' command is executed.
12:45:24 INFO  : 'ps7_post_config' command is executed.
12:45:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:45:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:25 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:45:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

12:45:25 INFO  : Memory regions updated for context APU
12:45:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:25 INFO  : 'con' command is executed.
12:45:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

12:45:25 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
14:12:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
14:12:38 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
14:12:45 INFO  : Disconnected from the channel tcfchan#6.
14:12:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
14:12:46 INFO  : 'fpga -state' command is executed.
14:12:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:46 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
14:12:46 INFO  : 'jtag frequency' command is executed.
14:12:46 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:46 INFO  : Context for 'APU' is selected.
14:12:46 INFO  : 'stop' command is executed.
14:12:47 INFO  : 'ps7_init' command is executed.
14:12:47 INFO  : 'ps7_post_config' command is executed.
14:12:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:12:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:47 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

14:12:47 INFO  : Memory regions updated for context APU
14:12:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:47 INFO  : 'con' command is executed.
14:12:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

14:12:47 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
14:25:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
14:25:24 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
14:25:38 INFO  : Disconnected from the channel tcfchan#7.
14:25:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
14:25:39 INFO  : 'fpga -state' command is executed.
14:25:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:39 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
14:25:39 INFO  : 'jtag frequency' command is executed.
14:25:39 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:25:39 INFO  : Context for 'APU' is selected.
14:25:39 INFO  : 'stop' command is executed.
14:25:40 INFO  : 'ps7_init' command is executed.
14:25:40 INFO  : 'ps7_post_config' command is executed.
14:25:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:25:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:40 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

14:25:40 INFO  : Memory regions updated for context APU
14:25:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:40 INFO  : 'con' command is executed.
14:25:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

14:25:40 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
14:26:11 INFO  : Disconnected from the channel tcfchan#8.
14:26:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
14:26:12 INFO  : 'fpga -state' command is executed.
14:26:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:13 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
14:26:13 INFO  : 'jtag frequency' command is executed.
14:26:13 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:26:13 INFO  : Context for 'APU' is selected.
14:26:13 INFO  : 'stop' command is executed.
14:26:13 INFO  : 'ps7_init' command is executed.
14:26:13 INFO  : 'ps7_post_config' command is executed.
14:26:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:26:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:14 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

14:26:14 INFO  : Memory regions updated for context APU
14:26:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:14 INFO  : 'con' command is executed.
14:26:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

14:26:14 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
14:34:30 INFO  : Disconnected from the channel tcfchan#9.
14:34:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
14:34:31 INFO  : 'fpga -state' command is executed.
14:34:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:32 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
14:34:32 INFO  : 'jtag frequency' command is executed.
14:34:32 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:32 INFO  : Context for 'APU' is selected.
14:34:32 INFO  : 'stop' command is executed.
14:34:32 INFO  : 'ps7_init' command is executed.
14:34:32 INFO  : 'ps7_post_config' command is executed.
14:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:32 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

14:34:32 INFO  : Memory regions updated for context APU
14:34:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:33 INFO  : 'con' command is executed.
14:34:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

14:34:33 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
14:35:24 INFO  : Disconnected from the channel tcfchan#10.
14:35:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
14:35:25 INFO  : 'fpga -state' command is executed.
14:35:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:26 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
14:35:26 INFO  : 'jtag frequency' command is executed.
14:35:26 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:26 INFO  : Context for 'APU' is selected.
14:35:26 INFO  : 'stop' command is executed.
14:35:26 INFO  : 'ps7_init' command is executed.
14:35:26 INFO  : 'ps7_post_config' command is executed.
14:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:26 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

14:35:26 INFO  : Memory regions updated for context APU
14:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:26 INFO  : 'con' command is executed.
14:35:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

14:35:26 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
14:36:45 INFO  : Disconnected from the channel tcfchan#11.
14:36:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
14:36:47 INFO  : 'fpga -state' command is executed.
14:36:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:47 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
14:36:47 INFO  : 'jtag frequency' command is executed.
14:36:47 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:47 INFO  : Context for 'APU' is selected.
14:36:47 INFO  : 'stop' command is executed.
14:36:47 INFO  : 'ps7_init' command is executed.
14:36:47 INFO  : 'ps7_post_config' command is executed.
14:36:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:36:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:48 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

14:36:48 INFO  : Memory regions updated for context APU
14:36:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:48 INFO  : 'con' command is executed.
14:36:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

14:36:48 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
14:41:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
14:41:12 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
14:41:28 INFO  : Disconnected from the channel tcfchan#12.
14:41:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
14:41:29 INFO  : 'fpga -state' command is executed.
14:41:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:29 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
14:41:29 INFO  : 'jtag frequency' command is executed.
14:41:29 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:29 INFO  : Context for 'APU' is selected.
14:41:29 INFO  : 'stop' command is executed.
14:41:30 INFO  : 'ps7_init' command is executed.
14:41:30 INFO  : 'ps7_post_config' command is executed.
14:41:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:41:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:30 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

14:41:30 INFO  : Memory regions updated for context APU
14:41:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:30 INFO  : 'con' command is executed.
14:41:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

14:41:30 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
14:42:12 INFO  : Disconnected from the channel tcfchan#13.
14:42:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
14:42:13 INFO  : 'fpga -state' command is executed.
14:42:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:13 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
14:42:13 INFO  : 'jtag frequency' command is executed.
14:42:13 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:42:14 INFO  : Context for 'APU' is selected.
14:42:14 INFO  : 'stop' command is executed.
14:42:14 INFO  : 'ps7_init' command is executed.
14:42:14 INFO  : 'ps7_post_config' command is executed.
14:42:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:42:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:14 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

14:42:14 INFO  : Memory regions updated for context APU
14:42:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:14 INFO  : 'con' command is executed.
14:42:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

14:42:14 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
14:49:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
14:49:34 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
14:49:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
14:49:43 INFO  : 'fpga -state' command is executed.
14:49:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:43 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
14:49:43 INFO  : 'jtag frequency' command is executed.
14:49:43 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:49:43 INFO  : Context for 'APU' is selected.
14:49:44 INFO  : 'stop' command is executed.
14:49:45 INFO  : 'ps7_init' command is executed.
14:49:45 INFO  : 'ps7_post_config' command is executed.
14:49:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:49:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:48 ERROR : Memory write error at 0x100000. AP transaction timeout
14:49:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

14:49:48 INFO  : Disconnected from the channel tcfchan#14.
14:49:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
14:49:49 INFO  : 'fpga -state' command is executed.
14:49:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:50 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
14:49:50 INFO  : 'jtag frequency' command is executed.
14:49:50 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:49:50 INFO  : Context for 'APU' is selected.
14:49:50 INFO  : 'stop' command is executed.
14:49:50 ERROR : AP transaction error, DAP status f0000021
14:49:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
----------------End of Script----------------

14:50:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
14:50:05 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
14:50:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
14:50:18 INFO  : 'fpga -state' command is executed.
14:50:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:19 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
14:50:19 INFO  : 'jtag frequency' command is executed.
14:50:19 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:50:19 INFO  : Context for 'APU' is selected.
14:50:19 INFO  : 'stop' command is executed.
14:50:19 INFO  : 'ps7_init' command is executed.
14:50:19 INFO  : 'ps7_post_config' command is executed.
14:50:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:50:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:20 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

14:50:20 INFO  : Memory regions updated for context APU
14:50:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:20 INFO  : 'con' command is executed.
14:50:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

14:50:20 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
14:52:40 INFO  : Disconnected from the channel tcfchan#15.
14:52:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
14:52:41 INFO  : 'fpga -state' command is executed.
14:52:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:42 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
14:52:42 INFO  : 'jtag frequency' command is executed.
14:52:42 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:42 INFO  : Context for 'APU' is selected.
14:52:42 INFO  : 'stop' command is executed.
14:52:42 INFO  : 'ps7_init' command is executed.
14:52:42 INFO  : 'ps7_post_config' command is executed.
14:52:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:52:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:42 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

14:52:42 INFO  : Memory regions updated for context APU
14:52:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:42 INFO  : 'con' command is executed.
14:52:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

14:52:42 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
14:54:15 INFO  : Disconnected from the channel tcfchan#16.
14:54:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
14:54:16 INFO  : 'fpga -state' command is executed.
14:54:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:16 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
14:54:16 INFO  : 'jtag frequency' command is executed.
14:54:16 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:54:16 INFO  : Context for 'APU' is selected.
14:54:16 INFO  : 'stop' command is executed.
14:54:17 INFO  : 'ps7_init' command is executed.
14:54:17 INFO  : 'ps7_post_config' command is executed.
14:54:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:54:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:17 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

14:54:17 INFO  : Memory regions updated for context APU
14:54:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:17 INFO  : 'con' command is executed.
14:54:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

14:54:17 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
14:59:20 INFO  : Disconnected from the channel tcfchan#17.
14:59:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
14:59:21 INFO  : 'fpga -state' command is executed.
14:59:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:21 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
14:59:21 INFO  : 'jtag frequency' command is executed.
14:59:21 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:59:21 INFO  : Context for 'APU' is selected.
14:59:22 INFO  : 'stop' command is executed.
14:59:22 INFO  : 'ps7_init' command is executed.
14:59:22 INFO  : 'ps7_post_config' command is executed.
14:59:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:59:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:22 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

14:59:22 INFO  : Memory regions updated for context APU
14:59:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:22 INFO  : 'con' command is executed.
14:59:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

14:59:22 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
15:00:23 INFO  : Disconnected from the channel tcfchan#18.
15:00:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
15:00:24 INFO  : 'fpga -state' command is executed.
15:00:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:24 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
15:00:24 INFO  : 'jtag frequency' command is executed.
15:00:24 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:00:24 INFO  : Context for 'APU' is selected.
15:00:24 INFO  : 'stop' command is executed.
15:00:25 INFO  : 'ps7_init' command is executed.
15:00:25 INFO  : 'ps7_post_config' command is executed.
15:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:25 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

15:00:25 INFO  : Memory regions updated for context APU
15:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:25 INFO  : 'con' command is executed.
15:00:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

15:00:25 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
15:00:56 INFO  : Disconnected from the channel tcfchan#19.
15:00:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
15:00:57 INFO  : 'fpga -state' command is executed.
15:00:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:57 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
15:00:57 INFO  : 'jtag frequency' command is executed.
15:00:57 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:00:57 INFO  : Context for 'APU' is selected.
15:00:57 INFO  : 'stop' command is executed.
15:00:57 INFO  : 'ps7_init' command is executed.
15:00:57 INFO  : 'ps7_post_config' command is executed.
15:00:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:00:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:58 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

15:00:58 INFO  : Memory regions updated for context APU
15:00:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:58 INFO  : 'con' command is executed.
15:00:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

15:00:58 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
15:02:38 INFO  : Disconnected from the channel tcfchan#20.
15:02:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
15:02:39 INFO  : 'fpga -state' command is executed.
15:02:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:39 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
15:02:39 INFO  : 'jtag frequency' command is executed.
15:02:39 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:39 INFO  : Context for 'APU' is selected.
15:02:39 INFO  : 'stop' command is executed.
15:02:39 INFO  : 'ps7_init' command is executed.
15:02:39 INFO  : 'ps7_post_config' command is executed.
15:02:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:02:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:40 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

15:02:40 INFO  : Memory regions updated for context APU
15:02:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:40 INFO  : 'con' command is executed.
15:02:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

15:02:40 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
15:02:55 INFO  : Disconnected from the channel tcfchan#21.
15:02:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
15:02:57 INFO  : 'fpga -state' command is executed.
15:02:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:57 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
15:02:57 INFO  : 'jtag frequency' command is executed.
15:02:57 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:57 INFO  : Context for 'APU' is selected.
15:02:57 INFO  : 'stop' command is executed.
15:02:57 INFO  : 'ps7_init' command is executed.
15:02:57 INFO  : 'ps7_post_config' command is executed.
15:02:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:02:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:58 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

15:02:58 INFO  : Memory regions updated for context APU
15:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:58 INFO  : 'con' command is executed.
15:02:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

15:02:58 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
15:03:36 INFO  : Disconnected from the channel tcfchan#22.
15:03:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
15:03:37 INFO  : 'fpga -state' command is executed.
15:03:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:37 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
15:03:37 INFO  : 'jtag frequency' command is executed.
15:03:37 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:37 INFO  : Context for 'APU' is selected.
15:03:37 INFO  : 'stop' command is executed.
15:03:38 INFO  : 'ps7_init' command is executed.
15:03:38 INFO  : 'ps7_post_config' command is executed.
15:03:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:03:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:38 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

15:03:38 INFO  : Memory regions updated for context APU
15:03:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:38 INFO  : 'con' command is executed.
15:03:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

15:03:38 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
15:04:56 INFO  : Disconnected from the channel tcfchan#23.
15:04:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
15:04:57 INFO  : 'fpga -state' command is executed.
15:04:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:57 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
15:04:57 INFO  : 'jtag frequency' command is executed.
15:04:57 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:04:57 INFO  : Context for 'APU' is selected.
15:04:57 INFO  : 'stop' command is executed.
15:04:57 INFO  : 'ps7_init' command is executed.
15:04:57 INFO  : 'ps7_post_config' command is executed.
15:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:04:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:58 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

15:04:58 INFO  : Memory regions updated for context APU
15:04:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:58 INFO  : 'con' command is executed.
15:04:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

15:04:58 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
15:11:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
15:11:12 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
15:11:18 INFO  : Disconnected from the channel tcfchan#24.
15:11:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
15:11:19 INFO  : 'fpga -state' command is executed.
15:11:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:19 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
15:11:19 INFO  : 'jtag frequency' command is executed.
15:11:19 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:19 INFO  : Context for 'APU' is selected.
15:11:20 INFO  : 'stop' command is executed.
15:11:20 INFO  : 'ps7_init' command is executed.
15:11:20 INFO  : 'ps7_post_config' command is executed.
15:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:20 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

15:11:20 INFO  : Memory regions updated for context APU
15:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:20 INFO  : 'con' command is executed.
15:11:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

15:11:20 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
21:29:45 INFO  : Launching XSCT server: xsct.bat -interactive E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\temp_xsdb_launch_script.tcl
21:32:48 ERROR : Timed out. 180 seconds have elapsed while waiting for XSCT server to launch.
21:32:48 WARN  : xsct server communication channel is not established.
12:08:24 INFO  : Registering command handlers for SDK TCF services
12:08:24 INFO  : Launching XSCT server: xsct.bat -interactive E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\temp_xsdb_launch_script.tcl
12:08:28 INFO  : XSCT server has started successfully.
12:08:28 INFO  : Successfully done setting XSCT server connection channel  
12:08:30 INFO  : Successfully done setting SDK workspace  
12:08:30 INFO  : Processing command line option -hwspec E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper.hdf.
12:08:30 INFO  : Checking for hwspec changes in the project sdcard_led_switch_wrapper_hw_platform_0.
12:33:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:33:46 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
12:33:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:33:56 INFO  : 'fpga -state' command is executed.
12:33:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:56 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
12:33:56 INFO  : 'jtag frequency' command is executed.
12:33:56 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:33:56 INFO  : Context for 'APU' is selected.
12:33:56 INFO  : 'stop' command is executed.
12:33:57 INFO  : 'ps7_init' command is executed.
12:33:57 INFO  : 'ps7_post_config' command is executed.
12:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:57 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:33:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

12:33:57 INFO  : Memory regions updated for context APU
12:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:57 INFO  : 'con' command is executed.
12:33:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

12:33:57 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
12:35:01 INFO  : Disconnected from the channel tcfchan#1.
12:35:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:35:02 INFO  : 'fpga -state' command is executed.
12:35:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:02 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
12:35:02 INFO  : 'jtag frequency' command is executed.
12:35:02 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:35:02 INFO  : Context for 'APU' is selected.
12:35:02 INFO  : 'stop' command is executed.
12:35:03 INFO  : 'ps7_init' command is executed.
12:35:03 INFO  : 'ps7_post_config' command is executed.
12:35:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:35:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:03 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:35:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

12:35:03 INFO  : Memory regions updated for context APU
12:35:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:03 INFO  : 'con' command is executed.
12:35:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

12:35:03 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
12:35:30 INFO  : Disconnected from the channel tcfchan#2.
12:35:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:35:31 INFO  : 'fpga -state' command is executed.
12:35:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:31 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
12:35:32 INFO  : 'jtag frequency' command is executed.
12:35:32 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:35:32 INFO  : Context for 'APU' is selected.
12:35:32 INFO  : 'stop' command is executed.
12:35:32 INFO  : 'ps7_init' command is executed.
12:35:32 INFO  : 'ps7_post_config' command is executed.
12:35:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:35:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:32 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:35:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

12:35:32 INFO  : Memory regions updated for context APU
12:35:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:33 INFO  : 'con' command is executed.
12:35:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

12:35:33 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
12:36:26 INFO  : Disconnected from the channel tcfchan#3.
12:36:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:36:27 INFO  : 'fpga -state' command is executed.
12:36:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:27 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
12:36:27 INFO  : 'jtag frequency' command is executed.
12:36:27 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:36:27 INFO  : Context for 'APU' is selected.
12:36:27 INFO  : 'stop' command is executed.
12:36:28 INFO  : 'ps7_init' command is executed.
12:36:28 INFO  : 'ps7_post_config' command is executed.
12:36:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:36:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:36:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:36:28 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:36:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

12:36:28 INFO  : Memory regions updated for context APU
12:36:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:36:28 INFO  : 'con' command is executed.
12:36:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

12:36:28 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
12:36:59 INFO  : Disconnected from the channel tcfchan#4.
12:37:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:37:00 INFO  : 'fpga -state' command is executed.
12:37:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:00 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
12:37:00 INFO  : 'jtag frequency' command is executed.
12:37:00 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:37:00 INFO  : Context for 'APU' is selected.
12:37:00 INFO  : 'stop' command is executed.
12:37:01 INFO  : 'ps7_init' command is executed.
12:37:01 INFO  : 'ps7_post_config' command is executed.
12:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:01 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:37:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

12:37:01 INFO  : Memory regions updated for context APU
12:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:01 INFO  : 'con' command is executed.
12:37:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

12:37:01 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
12:49:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:49:38 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
12:49:55 INFO  : Disconnected from the channel tcfchan#5.
12:49:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
12:49:57 INFO  : 'fpga -state' command is executed.
12:49:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:57 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
12:49:57 INFO  : 'jtag frequency' command is executed.
12:49:57 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:49:57 INFO  : Context for 'APU' is selected.
12:49:57 INFO  : 'stop' command is executed.
12:49:57 INFO  : 'ps7_init' command is executed.
12:49:57 INFO  : 'ps7_post_config' command is executed.
12:49:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:49:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:58 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:49:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

12:49:58 INFO  : Memory regions updated for context APU
12:49:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:58 INFO  : 'con' command is executed.
12:49:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

12:49:58 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
13:05:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
13:05:26 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
13:05:41 INFO  : Disconnected from the channel tcfchan#6.
13:05:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
13:05:42 INFO  : 'fpga -state' command is executed.
13:05:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:42 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
13:05:42 INFO  : 'jtag frequency' command is executed.
13:05:42 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:05:42 INFO  : Context for 'APU' is selected.
13:05:42 INFO  : 'stop' command is executed.
13:05:43 INFO  : 'ps7_init' command is executed.
13:05:43 INFO  : 'ps7_post_config' command is executed.
13:05:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:05:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:43 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:05:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

13:05:43 INFO  : Memory regions updated for context APU
13:05:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:43 INFO  : 'con' command is executed.
13:05:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

13:05:43 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
13:06:50 INFO  : Disconnected from the channel tcfchan#7.
13:06:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
13:06:51 INFO  : 'fpga -state' command is executed.
13:06:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:52 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
13:06:52 INFO  : 'jtag frequency' command is executed.
13:06:52 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:06:52 INFO  : Context for 'APU' is selected.
13:06:52 INFO  : 'stop' command is executed.
13:06:52 INFO  : 'ps7_init' command is executed.
13:06:52 INFO  : 'ps7_post_config' command is executed.
13:06:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:06:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:52 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:06:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

13:06:52 INFO  : Memory regions updated for context APU
13:06:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:52 INFO  : 'con' command is executed.
13:06:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

13:06:52 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
13:12:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
13:12:14 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
13:12:36 INFO  : Disconnected from the channel tcfchan#8.
13:12:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
13:12:38 INFO  : 'fpga -state' command is executed.
13:12:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:38 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
13:12:38 INFO  : 'jtag frequency' command is executed.
13:12:38 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:12:38 INFO  : Context for 'APU' is selected.
13:12:38 INFO  : 'stop' command is executed.
13:12:40 INFO  : 'ps7_init' command is executed.
13:12:40 INFO  : 'ps7_post_config' command is executed.
13:12:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:12:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:42 ERROR : Memory write error at 0x100000. AP transaction timeout
13:12:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

13:13:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
13:13:10 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
13:13:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
13:13:14 INFO  : 'fpga -state' command is executed.
13:13:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:14 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
13:13:14 INFO  : 'jtag frequency' command is executed.
13:13:14 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:13:14 INFO  : Context for 'APU' is selected.
13:13:14 INFO  : 'stop' command is executed.
13:13:14 INFO  : 'ps7_init' command is executed.
13:13:14 INFO  : 'ps7_post_config' command is executed.
13:13:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:13:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:15 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:13:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

13:13:15 INFO  : Memory regions updated for context APU
13:13:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:15 INFO  : 'con' command is executed.
13:13:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

13:13:15 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
13:20:51 INFO  : Disconnected from the channel tcfchan#9.
13:20:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
13:20:52 INFO  : 'fpga -state' command is executed.
13:20:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:52 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
13:20:52 INFO  : 'jtag frequency' command is executed.
13:20:52 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:20:52 INFO  : Context for 'APU' is selected.
13:20:52 INFO  : 'stop' command is executed.
13:20:53 INFO  : 'ps7_init' command is executed.
13:20:53 INFO  : 'ps7_post_config' command is executed.
13:20:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:20:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:53 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

13:20:53 INFO  : Memory regions updated for context APU
13:20:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:53 INFO  : 'con' command is executed.
13:20:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

13:20:53 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
13:21:41 INFO  : Disconnected from the channel tcfchan#10.
13:21:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
13:21:42 INFO  : 'fpga -state' command is executed.
13:21:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:43 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
13:21:43 INFO  : 'jtag frequency' command is executed.
13:21:43 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:21:43 INFO  : Context for 'APU' is selected.
13:21:43 INFO  : 'stop' command is executed.
13:21:43 INFO  : 'ps7_init' command is executed.
13:21:43 INFO  : 'ps7_post_config' command is executed.
13:21:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:21:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:44 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:21:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

13:21:44 INFO  : Memory regions updated for context APU
13:21:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:44 INFO  : 'con' command is executed.
13:21:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

13:21:44 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
13:25:25 INFO  : Disconnected from the channel tcfchan#11.
13:25:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
13:25:26 INFO  : 'fpga -state' command is executed.
13:25:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:27 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
13:25:27 INFO  : 'jtag frequency' command is executed.
13:25:27 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:25:27 INFO  : Context for 'APU' is selected.
13:25:27 INFO  : 'stop' command is executed.
13:25:27 INFO  : 'ps7_init' command is executed.
13:25:27 INFO  : 'ps7_post_config' command is executed.
13:25:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:25:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:28 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

13:25:28 INFO  : Memory regions updated for context APU
13:25:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:28 INFO  : 'con' command is executed.
13:25:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

13:25:28 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
13:25:49 INFO  : Disconnected from the channel tcfchan#12.
13:25:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
13:25:51 INFO  : 'fpga -state' command is executed.
13:25:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:51 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
13:25:51 INFO  : 'jtag frequency' command is executed.
13:25:51 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:25:51 INFO  : Context for 'APU' is selected.
13:25:51 INFO  : 'stop' command is executed.
13:25:51 INFO  : 'ps7_init' command is executed.
13:25:51 INFO  : 'ps7_post_config' command is executed.
13:25:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:25:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:51 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

13:25:52 INFO  : Memory regions updated for context APU
13:25:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:52 INFO  : 'con' command is executed.
13:25:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

13:25:52 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
13:31:10 INFO  : Disconnected from the channel tcfchan#13.
13:31:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
13:31:11 INFO  : 'fpga -state' command is executed.
13:31:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:11 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
13:31:11 INFO  : 'jtag frequency' command is executed.
13:31:11 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:31:11 INFO  : Context for 'APU' is selected.
13:31:11 INFO  : 'stop' command is executed.
13:31:12 INFO  : 'ps7_init' command is executed.
13:31:12 INFO  : 'ps7_post_config' command is executed.
13:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:12 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:31:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/miniproject/Debug/miniproject.elf
----------------End of Script----------------

13:31:12 INFO  : Memory regions updated for context APU
13:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:12 INFO  : 'con' command is executed.
13:31:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

13:31:12 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_miniproject.elf_on_local.tcl'
14:48:24 INFO  : Launching XSCT server: xsct.bat -interactive E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\temp_xsdb_launch_script.tcl
