// Seed: 245434305
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  module_3 modCall_1 ();
  inout wire id_1;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  logic id_3;
  ;
endmodule
module module_3;
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  or primCall (id_1, id_4, id_5, id_6, id_7);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_7;
  module_3 modCall_1 ();
endmodule
