// Seed: 2949107241
module module_0 (
    input  tri0 id_0,
    output tri  id_1,
    output tri  id_2
);
  wire id_4, id_5;
  wire id_6, id_7;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    input tri id_2
    , id_22,
    input wire id_3,
    input tri0 id_4,
    input supply0 id_5,
    input wire id_6,
    input tri id_7,
    output wor id_8,
    output tri1 id_9,
    input tri0 id_10,
    output tri id_11,
    output wand id_12,
    output tri id_13,
    input wire id_14,
    output tri0 id_15,
    output wor id_16,
    output wor id_17,
    input supply0 id_18,
    input supply0 id_19,
    input supply1 id_20
);
  assign id_9  = id_4;
  assign id_15 = id_20;
  if (id_18) wire id_23;
  else begin
    begin
      wire id_24, id_25, id_26, id_27;
    end
    wire id_28, id_29;
    wire id_30;
    wire id_31, id_32;
    supply1 id_33 = id_4 - 1'b0;
  end
  wire id_34;
  wire id_35, id_36;
  module_0(
      id_2, id_8, id_8
  );
  assign id_13 = {1} && 1'h0, id_8 = 1'h0;
endmodule
