Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 16 01:34:52 2021
| Host         : WINDOWS-K4KGMCR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.683        0.000                      0                71202        0.020        0.000                      0                71202        3.750        0.000                       0                 24114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.044        0.000                      0                53508        0.020        0.000                      0                53508        3.750        0.000                       0                 24114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.683        0.000                      0                17694        0.369        0.000                      0                17694  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/hEndOut_fir_latency_reg_reg_c_1_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_38_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.725ns  (logic 0.773ns (8.859%)  route 7.952ns (91.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.668     2.962    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X42Y45         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/hEndOut_fir_latency_reg_reg_c_1_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.478     3.440 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/hEndOut_fir_latency_reg_reg_c_1_rep__0/Q
                         net (fo=128, routed)         7.952    11.392    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/hEndOut_fir_latency_reg_reg_c_1_rep__0_n_0
    SLICE_X88Y26         LUT2 (Prop_lut2_I1_O)        0.295    11.687 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_38_reg_gate__4/O
                         net (fo=1, routed)           0.000    11.687    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_38_reg_gate__4_n_0
    SLICE_X88Y26         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_38_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.548    12.727    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X88Y26         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_38_reg[3][2]/C
                         clock pessimism              0.129    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X88Y26         FDCE (Setup_fdce_C_D)        0.029    12.731    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_38_reg[3][2]
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                         -11.687    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/tapDelay_5_reg_reg[4][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_15_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 1.353ns (15.431%)  route 7.415ns (84.569%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.652     2.946    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X39Y55         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/tapDelay_5_reg_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/tapDelay_5_reg_reg[4][5]/Q
                         net (fo=82, routed)          7.415    10.817    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/Q[5]
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124    10.941 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_15[7]_i_4/O
                         net (fo=1, routed)           0.000    10.941    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_15[7]_i_4_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.491 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_15_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.491    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_15_reg[7]_i_1_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.714 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_15_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.714    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subtractor_sub_temp_15[8]
    SLICE_X23Y22         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_15_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.564    12.743    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X23Y22         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_15_reg[8]/C
                         clock pessimism              0.115    12.858    
                         clock uncertainty           -0.154    12.704    
    SLICE_X23Y22         FDCE (Setup_fdce_C_D)        0.062    12.766    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_15_reg[8]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/hEndOut_fir_latency_reg_reg_c_1_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_38_reg[3][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 0.801ns (9.151%)  route 7.952ns (90.849%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.668     2.962    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X42Y45         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/hEndOut_fir_latency_reg_reg_c_1_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.478     3.440 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/hEndOut_fir_latency_reg_reg_c_1_rep__0/Q
                         net (fo=128, routed)         7.952    11.392    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/hEndOut_fir_latency_reg_reg_c_1_rep__0_n_0
    SLICE_X88Y26         LUT2 (Prop_lut2_I1_O)        0.323    11.715 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_38_reg_gate__3/O
                         net (fo=1, routed)           0.000    11.715    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_38_reg_gate__3_n_0
    SLICE_X88Y26         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_38_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.548    12.727    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X88Y26         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_38_reg[3][3]/C
                         clock pessimism              0.129    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X88Y26         FDCE (Setup_fdce_C_D)        0.075    12.777    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_38_reg[3][3]
  -------------------------------------------------------------------
                         required time                         12.777    
                         arrival time                         -11.715    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/tapDelay_5_reg_reg[4][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 1.353ns (15.440%)  route 7.410ns (84.560%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.652     2.946    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X39Y55         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/tapDelay_5_reg_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/tapDelay_5_reg_reg[4][5]/Q
                         net (fo=82, routed)          7.410    10.812    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/Q[5]
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.124    10.936 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg[7]_i_4/O
                         net (fo=1, routed)           0.000    10.936    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg[7]_i_4_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.486 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.486    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_reg[7]_i_1_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.709 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.709    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subtractor_sub_temp[8]
    SLICE_X13Y6          FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.580    12.759    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X13Y6          FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_reg[8]/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X13Y6          FDCE (Setup_fdce_C_D)        0.062    12.782    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                         -11.709    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/tapDelay_5_reg_reg[4][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_7_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.697ns  (logic 1.353ns (15.556%)  route 7.344ns (84.444%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 12.755 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.652     2.946    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X39Y55         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/tapDelay_5_reg_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/tapDelay_5_reg_reg[4][5]/Q
                         net (fo=82, routed)          7.344    10.746    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/Q[5]
    SLICE_X19Y11         LUT2 (Prop_lut2_I1_O)        0.124    10.870 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_7[7]_i_4/O
                         net (fo=1, routed)           0.000    10.870    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_7[7]_i_4_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.420 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_7_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.420    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_7_reg[7]_i_1_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.643 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_7_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.643    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subtractor_sub_temp_7[8]
    SLICE_X19Y12         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_7_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.576    12.755    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X19Y12         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_7_reg[8]/C
                         clock pessimism              0.115    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X19Y12         FDCE (Setup_fdce_C_D)        0.062    12.778    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_7_reg[8]
  -------------------------------------------------------------------
                         required time                         12.778    
                         arrival time                         -11.643    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/tapDelay_5_reg_reg[4][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_45_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 1.353ns (15.615%)  route 7.312ns (84.385%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.652     2.946    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X39Y55         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/tapDelay_5_reg_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/tapDelay_5_reg_reg[4][5]/Q
                         net (fo=82, routed)          7.312    10.714    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/Q[5]
    SLICE_X87Y42         LUT2 (Prop_lut2_I1_O)        0.124    10.838 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_45[7]_i_4/O
                         net (fo=1, routed)           0.000    10.838    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_45[7]_i_4_n_0
    SLICE_X87Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.388 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_45_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.388    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_45_reg[7]_i_1_n_0
    SLICE_X87Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.611 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_45_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.611    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subtractor_sub_temp_45[8]
    SLICE_X87Y43         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_45_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.563    12.743    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X87Y43         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_45_reg[8]/C
                         clock pessimism              0.115    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X87Y43         FDCE (Setup_fdce_C_D)        0.062    12.765    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_45_reg[8]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                         -11.611    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/hEndOut_fir_latency_reg_reg_c_1_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_38_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 0.773ns (9.004%)  route 7.812ns (90.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.668     2.962    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X42Y45         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/hEndOut_fir_latency_reg_reg_c_1_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.478     3.440 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/hEndOut_fir_latency_reg_reg_c_1_rep__0/Q
                         net (fo=128, routed)         7.812    11.252    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/hEndOut_fir_latency_reg_reg_c_1_rep__0_n_0
    SLICE_X88Y27         LUT2 (Prop_lut2_I1_O)        0.295    11.547 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_38_reg_gate__6/O
                         net (fo=1, routed)           0.000    11.547    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_38_reg_gate__6_n_0
    SLICE_X88Y27         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_38_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.549    12.729    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X88Y27         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_38_reg[3][0]/C
                         clock pessimism              0.129    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X88Y27         FDCE (Setup_fdce_C_D)        0.029    12.732    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_38_reg[3][0]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -11.547    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/tapDelay_5_reg_reg[4][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_15_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 1.220ns (14.128%)  route 7.415ns (85.872%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.652     2.946    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X39Y55         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/tapDelay_5_reg_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/tapDelay_5_reg_reg[4][5]/Q
                         net (fo=82, routed)          7.415    10.817    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/Q[5]
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.124    10.941 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_15[7]_i_4/O
                         net (fo=1, routed)           0.000    10.941    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_15[7]_i_4_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.581 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_15_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.581    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subtractor_sub_temp_15[7]
    SLICE_X23Y21         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_15_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.566    12.745    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X23Y21         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_15_reg[7]/C
                         clock pessimism              0.115    12.860    
                         clock uncertainty           -0.154    12.706    
    SLICE_X23Y21         FDCE (Setup_fdce_C_D)        0.062    12.768    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_15_reg[7]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                         -11.581    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/tapDelay_5_reg_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.643ns  (logic 1.446ns (16.730%)  route 7.197ns (83.270%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.651     2.945    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X35Y58         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/tapDelay_5_reg_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDCE (Prop_fdce_C_Q)         0.456     3.401 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/tapDelay_5_reg_reg[4][0]/Q
                         net (fo=82, routed)          7.197    10.598    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/Q[0]
    SLICE_X13Y4          LUT2 (Prop_lut2_I1_O)        0.124    10.722 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg[3]_i_5/O
                         net (fo=1, routed)           0.000    10.722    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg[3]_i_5_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.254 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.254    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_reg[3]_i_1_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.588 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.588    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subtractor_sub_temp[5]
    SLICE_X13Y5          FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.580    12.759    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X13Y5          FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_reg[5]/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X13Y5          FDCE (Setup_fdce_C_D)        0.062    12.782    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/subreg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                         -11.588    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/hEndOut_fir_latency_reg_reg_c_1_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_38_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 0.801ns (9.300%)  route 7.812ns (90.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.668     2.962    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X42Y45         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/hEndOut_fir_latency_reg_reg_c_1_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.478     3.440 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/hEndOut_fir_latency_reg_reg_c_1_rep__0/Q
                         net (fo=128, routed)         7.812    11.252    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/hEndOut_fir_latency_reg_reg_c_1_rep__0_n_0
    SLICE_X88Y27         LUT2 (Prop_lut2_I1_O)        0.323    11.575 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_38_reg_gate__5/O
                         net (fo=1, routed)           0.000    11.575    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_38_reg_gate__5_n_0
    SLICE_X88Y27         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_38_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.549    12.729    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X88Y27         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_38_reg[3][1]/C
                         clock pessimism              0.129    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X88Y27         FDCE (Setup_fdce_C_D)        0.075    12.778    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_38_reg[3][1]
  -------------------------------------------------------------------
                         required time                         12.778    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                  1.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage2_28_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage3_14_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.252ns (63.038%)  route 0.148ns (36.962%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.580     0.916    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X61Y50         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage2_28_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDCE (Prop_fdce_C_Q)         0.141     1.057 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage2_28_reg[2]/Q
                         net (fo=1, routed)           0.148     1.204    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage2_28[2]
    SLICE_X60Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.249 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage3_14[3]_i_3/O
                         net (fo=1, routed)           0.000     1.249    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage3_14[3]_i_3_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.315 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage3_14_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.315    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage2_add_14[2]
    SLICE_X60Y49         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage3_14_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.854     1.220    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X60Y49         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage3_14_reg[2]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X60Y49         FDCE (Hold_fdce_C_D)         0.105     1.295    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage3_14_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_22_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multCoeffInRegister_reg_21_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.554%)  route 0.225ns (61.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.558     0.894    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X51Y4          FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_22_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDCE (Prop_fdce_C_Q)         0.141     1.035 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_22_reg[4]/Q
                         net (fo=2, routed)           0.225     1.259    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_22[4]
    SLICE_X48Y6          FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multCoeffInRegister_reg_21_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.829     1.195    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X48Y6          FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multCoeffInRegister_reg_21_reg[1][4]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X48Y6          FDCE (Hold_fdce_C_D)         0.070     1.230    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multCoeffInRegister_reg_21_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_22_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multCoeffInRegister_reg_21_reg[1][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.923%)  route 0.231ns (62.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.558     0.894    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X51Y4          FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_22_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDCE (Prop_fdce_C_Q)         0.141     1.035 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_22_reg[20]/Q
                         net (fo=2, routed)           0.231     1.265    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_22[20]
    SLICE_X45Y5          FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multCoeffInRegister_reg_21_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.829     1.195    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X45Y5          FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multCoeffInRegister_reg_21_reg[1][20]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X45Y5          FDCE (Hold_fdce_C_D)         0.070     1.230    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multCoeffInRegister_reg_21_reg[1][20]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_axi4_stream_video_slave_inst/u_Bilateral_ip_fifo_data_inst/u_Bilateral_ip_fifo_data_classic_ram/ram_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.622     0.958    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_aclk
    SLICE_X5Y37          FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[18]/Q
                         net (fo=1, routed)           0.056     1.154    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_axi4_stream_video_slave_inst/u_Bilateral_ip_fifo_data_inst/u_Bilateral_ip_fifo_data_classic_ram/ram_reg_0_3_18_23/DIA0
    SLICE_X4Y37          RAMD32                                       r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_axi4_stream_video_slave_inst/u_Bilateral_ip_fifo_data_inst/u_Bilateral_ip_fifo_data_classic_ram/ram_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.890     1.256    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_axi4_stream_video_slave_inst/u_Bilateral_ip_fifo_data_inst/u_Bilateral_ip_fifo_data_classic_ram/ram_reg_0_3_18_23/WCLK
    SLICE_X4Y37          RAMD32                                       r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_axi4_stream_video_slave_inst/u_Bilateral_ip_fifo_data_inst/u_Bilateral_ip_fifo_data_classic_ram/ram_reg_0_3_18_23/RAMA/CLK
                         clock pessimism             -0.285     0.971    
    SLICE_X4Y37          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.118    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_axi4_stream_video_slave_inst/u_Bilateral_ip_fifo_data_inst/u_Bilateral_ip_fifo_data_classic_ram/ram_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataOutRegister_reg_52_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage1_53_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.440%)  route 0.178ns (54.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.584     0.920    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X86Y50         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataOutRegister_reg_52_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDCE (Prop_fdce_C_Q)         0.148     1.068 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataOutRegister_reg_52_reg[1][3]/Q
                         net (fo=1, routed)           0.178     1.245    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataOutRegister_reg_52_reg[1]_351[3]
    SLICE_X84Y49         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage1_53_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.859     1.225    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X84Y49         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage1_53_reg[3]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X84Y49         FDCE (Hold_fdce_C_D)         0.012     1.207    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage1_53_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataOutRegister_reg_43_reg[1][17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage1_44_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.944%)  route 0.177ns (58.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.560     0.896    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X47Y39         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataOutRegister_reg_43_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDCE (Prop_fdce_C_Q)         0.128     1.024 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataOutRegister_reg_43_reg[1][17]/Q
                         net (fo=1, routed)           0.177     1.201    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataOutRegister_reg_43_reg[1]_377[17]
    SLICE_X50Y40         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage1_44_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.824     1.190    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X50Y40         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage1_44_reg[17]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X50Y40         FDCE (Hold_fdce_C_D)         0.007     1.162    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage1_44_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_50_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multCoeffInRegister_reg_49_reg[1][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.762%)  route 0.186ns (59.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.591     0.927    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X31Y49         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_50_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDCE (Prop_fdce_C_Q)         0.128     1.055 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_50_reg[8]/Q
                         net (fo=2, routed)           0.186     1.241    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_50[8]
    SLICE_X31Y52         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multCoeffInRegister_reg_49_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.845     1.211    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X31Y52         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multCoeffInRegister_reg_49_reg[1][8]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X31Y52         FDCE (Hold_fdce_C_D)         0.018     1.199    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multCoeffInRegister_reg_49_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_22_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multCoeffInRegister_reg_21_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.057%)  route 0.239ns (62.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.558     0.894    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X51Y4          FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_22_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDCE (Prop_fdce_C_Q)         0.141     1.035 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_22_reg[3]/Q
                         net (fo=2, routed)           0.239     1.274    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_22[3]
    SLICE_X45Y5          FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multCoeffInRegister_reg_21_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.829     1.195    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X45Y5          FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multCoeffInRegister_reg_21_reg[1][3]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X45Y5          FDCE (Hold_fdce_C_D)         0.072     1.232    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multCoeffInRegister_reg_21_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage4_7_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage5_4_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.348ns (78.912%)  route 0.093ns (21.088%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.559     0.895    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X51Y49         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage4_7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage4_7_reg[3]/Q
                         net (fo=2, routed)           0.092     1.128    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage4_7[3]
    SLICE_X50Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.173 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage5_4[3]_i_2/O
                         net (fo=1, routed)           0.000     1.173    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage5_4[3]_i_2_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.282 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage5_4_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.282    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage5_4_reg[3]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.335 r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage5_4_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.335    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage4_add_4[4]
    SLICE_X50Y50         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage5_4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.821     1.187    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X50Y50         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage5_4_reg[4]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X50Y50         FDCE (Hold_fdce_C_D)         0.134     1.291    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage5_4_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.656     0.992    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.262    system_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.885     1.251    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y16  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y16  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y42  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y43  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y44  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic3/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y46  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic4/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y50  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic5/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y51  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic6/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y49  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic7/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y48  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic8/ram_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y26  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_axi4_stream_video_master_inst/u_Bilateral_ip_fifo_data_OUT_inst/u_Bilateral_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y26  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_axi4_stream_video_master_inst/u_Bilateral_ip_fifo_data_OUT_inst/u_Bilateral_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y26  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_axi4_stream_video_master_inst/u_Bilateral_ip_fifo_data_OUT_inst/u_Bilateral_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y26  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_axi4_stream_video_master_inst/u_Bilateral_ip_fifo_data_OUT_inst/u_Bilateral_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y26  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_axi4_stream_video_master_inst/u_Bilateral_ip_fifo_data_OUT_inst/u_Bilateral_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y26  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_axi4_stream_video_master_inst/u_Bilateral_ip_fifo_data_OUT_inst/u_Bilateral_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y26  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_axi4_stream_video_master_inst/u_Bilateral_ip_fifo_data_OUT_inst/u_Bilateral_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y26  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_axi4_stream_video_master_inst/u_Bilateral_ip_fifo_data_OUT_inst/u_Bilateral_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y27  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_axi4_stream_video_master_inst/u_Bilateral_ip_fifo_data_OUT_inst/u_Bilateral_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y27  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_axi4_stream_video_master_inst/u_Bilateral_ip_fifo_data_OUT_inst/u_Bilateral_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y38   system_i/Bilateral_ip_0/inst/u_Bilateral_ip_axi4_stream_video_slave_inst/u_Bilateral_ip_fifo_eol_inst/u_Bilateral_ip_fifo_eol_classic_ram/ram_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y38   system_i/Bilateral_ip_0/inst/u_Bilateral_ip_axi4_stream_video_slave_inst/u_Bilateral_ip_fifo_eol_inst/u_Bilateral_ip_fifo_eol_classic_ram/ram_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y40   system_i/Bilateral_ip_0/inst/u_Bilateral_ip_axi4_stream_video_slave_inst/u_Bilateral_ip_fifo_sof_inst/u_Bilateral_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y40   system_i/Bilateral_ip_0/inst/u_Bilateral_ip_axi4_stream_video_slave_inst/u_Bilateral_ip_fifo_sof_inst/u_Bilateral_ip_fifo_sof_classic_ram/ram_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y31  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y31  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y31  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y31  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y31  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y31  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multCoeffInRegister_reg_15_reg[1][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.631ns  (logic 0.456ns (5.283%)  route 8.175ns (94.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.687     2.981    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X29Y80         FDPE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.456     3.437 f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=17549, routed)       8.175    11.612    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/AS[0]
    SLICE_X27Y21         FDCE                                         f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multCoeffInRegister_reg_15_reg[1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.560    12.740    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X27Y21         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multCoeffInRegister_reg_15_reg[1][6]/C
                         clock pessimism              0.115    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X27Y21         FDCE (Recov_fdce_C_CLR)     -0.405    12.295    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multCoeffInRegister_reg_15_reg[1][6]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -11.612    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage3_4_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.631ns  (logic 0.456ns (5.283%)  route 8.175ns (94.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.687     2.981    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X29Y80         FDPE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.456     3.437 f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=17549, routed)       8.175    11.612    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/AS[0]
    SLICE_X27Y21         FDCE                                         f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage3_4_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.560    12.740    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X27Y21         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage3_4_reg[20]/C
                         clock pessimism              0.115    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X27Y21         FDCE (Recov_fdce_C_CLR)     -0.405    12.295    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage3_4_reg[20]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -11.612    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage3_4_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.631ns  (logic 0.456ns (5.283%)  route 8.175ns (94.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.687     2.981    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X29Y80         FDPE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.456     3.437 f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=17549, routed)       8.175    11.612    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/AS[0]
    SLICE_X27Y21         FDCE                                         f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage3_4_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.560    12.740    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X27Y21         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage3_4_reg[21]/C
                         clock pessimism              0.115    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X27Y21         FDCE (Recov_fdce_C_CLR)     -0.405    12.295    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage3_4_reg[21]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -11.612    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage3_4_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.631ns  (logic 0.456ns (5.283%)  route 8.175ns (94.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.687     2.981    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X29Y80         FDPE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.456     3.437 f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=17549, routed)       8.175    11.612    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/AS[0]
    SLICE_X27Y21         FDCE                                         f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage3_4_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.560    12.740    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X27Y21         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage3_4_reg[22]/C
                         clock pessimism              0.115    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X27Y21         FDCE (Recov_fdce_C_CLR)     -0.405    12.295    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage3_4_reg[22]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -11.612    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage3_4_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.631ns  (logic 0.456ns (5.283%)  route 8.175ns (94.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.687     2.981    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X29Y80         FDPE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.456     3.437 f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=17549, routed)       8.175    11.612    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/AS[0]
    SLICE_X27Y21         FDCE                                         f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage3_4_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.560    12.740    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X27Y21         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage3_4_reg[23]/C
                         clock pessimism              0.115    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X27Y21         FDCE (Recov_fdce_C_CLR)     -0.405    12.295    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage3_4_reg[23]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -11.612    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage1_3_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 0.456ns (5.279%)  route 8.181ns (94.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.687     2.981    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X29Y80         FDPE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.456     3.437 f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=17549, routed)       8.181    11.618    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/AS[0]
    SLICE_X21Y8          FDCE                                         f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage1_3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.578    12.757    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X21Y8          FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage1_3_reg[4]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X21Y8          FDCE (Recov_fdce_C_CLR)     -0.405    12.313    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage1_3_reg[4]
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                         -11.618    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage1_3_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 0.456ns (5.279%)  route 8.181ns (94.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.687     2.981    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X29Y80         FDPE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.456     3.437 f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=17549, routed)       8.181    11.618    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/AS[0]
    SLICE_X21Y8          FDCE                                         f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage1_3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.578    12.757    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X21Y8          FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage1_3_reg[5]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X21Y8          FDCE (Recov_fdce_C_CLR)     -0.405    12.313    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage1_3_reg[5]
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                         -11.618    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_2_reg[3][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 0.456ns (5.279%)  route 8.181ns (94.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.687     2.981    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X29Y80         FDPE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.456     3.437 f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=17549, routed)       8.181    11.618    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/AS[0]
    SLICE_X21Y8          FDCE                                         f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_2_reg[3][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.578    12.757    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X21Y8          FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_2_reg[3][6]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X21Y8          FDCE (Recov_fdce_C_CLR)     -0.405    12.313    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_2_reg[3][6]
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                         -11.618    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_2_reg[3][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 0.456ns (5.279%)  route 8.181ns (94.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.687     2.981    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X29Y80         FDPE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.456     3.437 f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=17549, routed)       8.181    11.618    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/AS[0]
    SLICE_X21Y8          FDCE                                         f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_2_reg[3][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.578    12.757    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X21Y8          FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_2_reg[3][7]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X21Y8          FDCE (Recov_fdce_C_CLR)     -0.405    12.313    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_2_reg[3][7]
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                         -11.618    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataOutRegister_reg_2_reg[1][22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 0.456ns (5.279%)  route 8.181ns (94.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.687     2.981    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X29Y80         FDPE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.456     3.437 f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=17549, routed)       8.181    11.618    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/AS[0]
    SLICE_X21Y8          FDCE                                         f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataOutRegister_reg_2_reg[1][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       1.578    12.757    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X21Y8          FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataOutRegister_reg_2_reg[1][22]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X21Y8          FDCE (Recov_fdce_C_CLR)     -0.405    12.313    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataOutRegister_reg_2_reg[1][22]
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                         -11.618    
  -------------------------------------------------------------------
                         slack                                  0.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/intdelay_reg_reg[3][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.352%)  route 0.192ns (57.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.568     0.904    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X29Y80         FDPE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.045 f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=17549, routed)       0.192     1.237    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/AS[0]
    SLICE_X26Y80         FDCE                                         f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/intdelay_reg_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.833     1.199    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/IPCORE_CLK
    SLICE_X26Y80         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/intdelay_reg_reg[3][0]/C
                         clock pessimism             -0.264     0.935    
    SLICE_X26Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.868    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/intdelay_reg_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/intdelay_reg_reg[3][1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.352%)  route 0.192ns (57.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.568     0.904    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X29Y80         FDPE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.045 f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=17549, routed)       0.192     1.237    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/AS[0]
    SLICE_X26Y80         FDCE                                         f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/intdelay_reg_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.833     1.199    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/IPCORE_CLK
    SLICE_X26Y80         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/intdelay_reg_reg[3][1]/C
                         clock pessimism             -0.264     0.935    
    SLICE_X26Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.868    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/intdelay_reg_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/intdelay_reg_reg[3][2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.352%)  route 0.192ns (57.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.568     0.904    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X29Y80         FDPE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.045 f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=17549, routed)       0.192     1.237    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/AS[0]
    SLICE_X26Y80         FDCE                                         f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/intdelay_reg_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.833     1.199    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/IPCORE_CLK
    SLICE_X26Y80         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/intdelay_reg_reg[3][2]/C
                         clock pessimism             -0.264     0.935    
    SLICE_X26Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.868    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/intdelay_reg_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/intdelay_reg_reg[3][3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.352%)  route 0.192ns (57.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.568     0.904    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X29Y80         FDPE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.045 f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=17549, routed)       0.192     1.237    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/AS[0]
    SLICE_X26Y80         FDCE                                         f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/intdelay_reg_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.833     1.199    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/IPCORE_CLK
    SLICE_X26Y80         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/intdelay_reg_reg[3][3]/C
                         clock pessimism             -0.264     0.935    
    SLICE_X26Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.868    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/intdelay_reg_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/intdelay_reg_reg[3][4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.352%)  route 0.192ns (57.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.568     0.904    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X29Y80         FDPE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.045 f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=17549, routed)       0.192     1.237    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/AS[0]
    SLICE_X26Y80         FDCE                                         f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/intdelay_reg_reg[3][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.833     1.199    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/IPCORE_CLK
    SLICE_X26Y80         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/intdelay_reg_reg[3][4]/C
                         clock pessimism             -0.264     0.935    
    SLICE_X26Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.868    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/intdelay_reg_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/intdelay_reg_reg[3][5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.352%)  route 0.192ns (57.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.568     0.904    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X29Y80         FDPE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.045 f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=17549, routed)       0.192     1.237    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/AS[0]
    SLICE_X26Y80         FDCE                                         f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/intdelay_reg_reg[3][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.833     1.199    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/IPCORE_CLK
    SLICE_X26Y80         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/intdelay_reg_reg[3][5]/C
                         clock pessimism             -0.264     0.935    
    SLICE_X26Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.868    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/intdelay_reg_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/vStartInReg_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.352%)  route 0.192ns (57.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.568     0.904    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X29Y80         FDPE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.045 f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=17549, routed)       0.192     1.237    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/AS[0]
    SLICE_X26Y80         FDCE                                         f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/vStartInReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.833     1.199    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/IPCORE_CLK
    SLICE_X26Y80         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/vStartInReg_reg/C
                         clock pessimism             -0.264     0.935    
    SLICE_X26Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.868    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/vStartInReg_reg
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_79_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.841%)  route 0.365ns (72.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.568     0.904    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X29Y80         FDPE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.045 f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=17549, routed)       0.365     1.410    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/AS[0]
    SLICE_X34Y80         FDCE                                         f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_79_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.815     1.181    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X34Y80         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_79_reg[11]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X34Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_79_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_79_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.841%)  route 0.365ns (72.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.568     0.904    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X29Y80         FDPE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.045 f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=17549, routed)       0.365     1.410    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/AS[0]
    SLICE_X34Y80         FDCE                                         f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_79_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.815     1.181    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X34Y80         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_79_reg[13]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X34Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_79_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_79_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.841%)  route 0.365ns (72.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.568     0.904    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X29Y80         FDPE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.045 f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_reset_sync_inst/reset_out_1_reg/Q
                         net (fo=17549, routed)       0.365     1.410    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/AS[0]
    SLICE_X34Y80         FDCE                                         f  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_79_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24115, routed)       0.815     1.181    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/IPCORE_CLK
    SLICE_X34Y80         FDCE                                         r  system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_79_reg[21]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X34Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_stage1_79_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.560    





