
---------- Begin Simulation Statistics ----------
simSeconds                                   0.013336                       # Number of seconds simulated (Second)
simTicks                                  13335736800                       # Number of ticks simulated (Tick)
finalTick                                 13335736800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    103.95                       # Real time elapsed on the host (Second)
hostTickRate                                128295656                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2249924                       # Number of bytes of host memory used (Byte)
simInsts                                     50000000                       # Number of instructions simulated (Count)
simOps                                       58998851                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   481021                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     567594                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         66678684                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                          50000000                       # Number of instructions committed (Count)
system.cpu.numOps                            58998851                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                    1147548                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               1.333574                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.749865                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu       47318710     80.20%     80.20% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult       1039265      1.76%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv              0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd             0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu             0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp             0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     81.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead       5184795      8.79%     90.75% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite      5456081      9.25%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total        58998851                       # Class of committed instruction (Count)
system.cpu.branchPred.lookups                 8224089                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           5230898                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              7388                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              4533614                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 3989790                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.880046                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1085825                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 50                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             133                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 27                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              106                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           65                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data       10299360                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          10299360                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      10299360                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         10299360                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        68408                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           68408                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        68408                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          68408                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   4718649000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   4718649000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   4718649000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   4718649000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     10367768                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      10367768                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     10367768                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     10367768                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.006598                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.006598                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.006598                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.006598                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 68978.028886                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 68978.028886                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 68978.028886                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 68978.028886                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        33668                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             33668                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        34150                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         34150                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        34150                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        34150                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        34258                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        34258                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        34258                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        34258                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   2334067900                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   2334067900                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   2334067900                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   2334067900                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.003304                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.003304                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.003304                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.003304                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 68132.053827                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 68132.053827                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 68132.053827                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 68132.053827                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  33746                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data           41                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           41                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           41                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           41                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      4912177                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         4912177                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          104                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           104                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data      6844800                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total      6844800                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      4912281                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      4912281                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000021                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000021                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 65815.384615                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 65815.384615                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data            9                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total            9                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data           95                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total           95                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data      6223900                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total      6223900                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000019                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000019                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 65514.736842                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 65514.736842                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data           41                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total           41                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data           41                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total           41                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data      5387183                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        5387183                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        68304                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        68304                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   4711804200                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   4711804200                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      5455487                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      5455487                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.012520                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.012520                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 68982.844343                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 68982.844343                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        34141                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        34141                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        34163                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        34163                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2327844000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2327844000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.006262                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.006262                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 68139.332026                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 68139.332026                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13335736800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           508.745761                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             10333700                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              34258                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             301.643412                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              162500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   508.745761                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.993644                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.993644                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           26                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          227                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          257                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           41505658                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          41505658                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13335736800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions            43730805                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            2461618                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions            275150                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst       16622734                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          16622734                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      16622734                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         16622734                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          354                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             354                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          354                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            354                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     24274800                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     24274800                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     24274800                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     24274800                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     16623088                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      16623088                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     16623088                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     16623088                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000021                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000021                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000021                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000021                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 68572.881356                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 68572.881356                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 68572.881356                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 68572.881356                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          354                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          354                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          354                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          354                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     24114900                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     24114900                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     24114900                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     24114900                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000021                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000021                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000021                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000021                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 68121.186441                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 68121.186441                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 68121.186441                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 68121.186441                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     20                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     16622734                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        16622734                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          354                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           354                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     24274800                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     24274800                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     16623088                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     16623088                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000021                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000021                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 68572.881356                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 68572.881356                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          354                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          354                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     24114900                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     24114900                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000021                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000021                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 68121.186441                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 68121.186441                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13335736800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           333.636708                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             16623088                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                354                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           46957.875706                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               81500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   333.636708                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.651634                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.651634                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          334                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          334                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.652344                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           66492706                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          66492706                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13335736800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  13335736800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  13335736800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  13335736800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  13335736800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  13335736800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 50000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   58998851                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    13                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       200                       # Clock period in ticks (Tick)
system.cpu_clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.l2bus.transDist::ReadResp                  449                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          35078                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict                490                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq               34163                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp              34163                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq             449                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port          728                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       102262                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   102990                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        22656                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      4347264                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   4369920                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              1802                       # Total snoops (Count)
system.l2bus.snoopTraffic                       90240                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               36414                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.010298                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.100958                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     36039     98.97%     98.97% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       375      1.03%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 36414                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13335736800                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             78395200                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy              531000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            51393986                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           68378                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        33766                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests           39                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               336                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          336                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                16                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data                12                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                   28                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               16                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data               12                       # number of overall hits (Count)
system.l2cache.overallHits::total                  28                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             338                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data           34246                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              34584                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            338                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data          34246                       # number of overall misses (Count)
system.l2cache.overallMisses::total             34584                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     23607500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data   2303080000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    2326687500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     23607500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data   2303080000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   2326687500                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           354                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         34258                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            34612                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          354                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        34258                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           34612                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.954802                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.999650                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.999191                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.954802                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.999650                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.999191                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 69844.674556                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 67251.065818                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 67276.413949                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 69844.674556                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 67251.065818                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 67276.413949                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            1410                       # number of writebacks (Count)
system.l2cache.writebacks::total                 1410                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.data            14                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total               14                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data           14                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total              14                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          338                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data        34232                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          34570                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          338                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data        34232                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         34570                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     20227500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data   1959913600                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   1980141100                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     20227500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data   1959913600                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   1980141100                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.954802                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.999241                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.998787                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.954802                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.999241                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.998787                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 59844.674556                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 57253.844356                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 57279.175586                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 59844.674556                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 57253.844356                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 57279.175586                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                      1802                       # number of replacements (Count)
system.l2cache.ReadExReq.misses::cpu.data        34163                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total          34163                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data   2297092600                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total   2297092600                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data        34163                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total        34163                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 67239.194450                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 67239.194450                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data        34163                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total        34163                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data   1955462600                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total   1955462600                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 57239.194450                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 57239.194450                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst           16                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data           12                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total           28                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          338                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data           83                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total          421                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     23607500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data      5987400                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     29594900                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          354                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data           95                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total          449                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.954802                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.873684                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.937639                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 69844.674556                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 72137.349398                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 70296.674584                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.data           14                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total           14                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          338                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data           69                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total          407                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     20227500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data      4451000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     24678500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.954802                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.726316                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.906459                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 59844.674556                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 64507.246377                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 60635.135135                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks        33668                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        33668                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        33668                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        33668                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  13335736800                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse            17404.110181                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   68325                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 34570                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.976425                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  71000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::cpu.inst   302.148561                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data 17101.961620                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.009221                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.521910                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.531131                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024        32768                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              26                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             227                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            2290                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3           23105                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4            7120                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                581282                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               581282                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13335736800                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples      1410.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       338.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     34232.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000456229652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            75                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            75                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                73969                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                1274                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        34570                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        1410                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      34570                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      1410                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        3.38                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  34570                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  1410                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    34493                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       72                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                      75                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                      75                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                      75                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                      75                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::64                      75                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::65                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::66                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::67                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::68                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::69                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::70                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::71                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::72                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::73                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::74                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::75                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::76                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::77                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::78                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::79                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::80                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::81                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::82                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::83                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::84                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::85                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           75                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      460.733333                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      20.523400                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    3812.360921                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-1023            74     98.67%     98.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32768-33791            1      1.33%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             75                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           75                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.973333                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.971754                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.230940                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 1      1.33%      1.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                74     98.67%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             75                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  2212480                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 90240                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               165906093.76753747                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               6766780.22019751                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    13335632600                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      370640.15                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        21632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      2190848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        86272                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1622107.598884225124                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 164283986.168653249741                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 6469233.855905135162                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          338                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        34232                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         1410                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst      7975132                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    722006814                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  43854881244                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     23595.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     21091.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  31102752.66                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        21632                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      2190848                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         2212480                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        21632                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        21632                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        90240                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        90240                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           338                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         34232                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            34570                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         1410                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            1410                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         1622108                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       164283986                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          165906094                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      1622108                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        1622108                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      6766780                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           6766780                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      6766780                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        1622108                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      164283986                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         172672874                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 34570                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 1348                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1087                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1072                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1089                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1065                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1163                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1152                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1152                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1156                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1161                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          1218                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         1184                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         1175                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         1159                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1185                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1041                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1030                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::16         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::17         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::18         1028                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::19         1025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::20         1032                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::21         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::22         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::23         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::24         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::25         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::26         1027                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::27         1025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::28         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::29         1062                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::30         1038                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::31         1052                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            10                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            65                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           65                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::29           29                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::30           13                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::31           10                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                125283506                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              115187240                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           729981946                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  3624.05                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            21116.05                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                30949                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                1194                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             89.53                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.58                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         3774                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   608.847907                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   472.782206                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   376.348308                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          105      2.78%      2.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          238      6.31%      9.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1420     37.63%     46.71% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          124      3.29%     50.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           81      2.15%     52.15% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          124      3.29%     55.43% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           55      1.46%     56.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           92      2.44%     59.33% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         1535     40.67%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         3774                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                2212480                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten               86272                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               165.906094                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 6.469234                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.90                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.86                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                89.49                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  13335736800                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     6390322.848000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     8491705.958400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    76088064.595200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   4871010.816000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 2371766497.766339                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 5899785561.432059                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 4172400483.955226                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   12539793647.371092                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    940.315022                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   6344733660                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    599200000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   6391803140                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     5382965.952000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy     7156584.220800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    69324307.180801                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy   195441.792000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 2371766497.766339                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 5483441429.726451                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 4492303319.616016                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   12429570546.254293                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    932.049780                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   6836464420                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    599200000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   5900072380                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  13335736800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 407                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1410                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                56                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              34163                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             34163                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            407                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port        70606                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   70606                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port      2302720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2302720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              34570                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    34570    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                34570                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13335736800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            24699900                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           87791054                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          36036                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         1466                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        11639740                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        55038944                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
