<stg><name>conv2</name>


<trans_list>

<trans id="3847" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3848" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3849" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3850" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3851" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3852" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3853" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3854" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
<literal name="tmp_1" val="7"/>
</and_exp><and_exp><literal name="icmp_ln58" val="0"/>
<literal name="tmp_1" val="6"/>
</and_exp><and_exp><literal name="icmp_ln58" val="0"/>
<literal name="tmp_1" val="5"/>
</and_exp><and_exp><literal name="icmp_ln58" val="0"/>
<literal name="tmp_1" val="4"/>
</and_exp><and_exp><literal name="icmp_ln58" val="0"/>
<literal name="tmp_1" val="3"/>
</and_exp><and_exp><literal name="icmp_ln58" val="0"/>
<literal name="tmp_1" val="2"/>
</and_exp><and_exp><literal name="icmp_ln58" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln58" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3855" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
<literal name="tmp_1" val="!0"/>
<literal name="tmp_1" val="!1"/>
<literal name="tmp_1" val="!2"/>
<literal name="tmp_1" val="!3"/>
<literal name="tmp_1" val="!4"/>
<literal name="tmp_1" val="!5"/>
<literal name="tmp_1" val="!6"/>
<literal name="tmp_1" val="!7"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3865" from="8" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3856" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="7"/>
</and_exp><and_exp><literal name="tmp_1" val="6"/>
</and_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3864" from="10" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5869" from="11" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5870" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5775" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5776" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5777" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5778" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5779" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5780" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5781" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5782" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5783" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5784" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5785" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5786" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5787" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5788" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5789" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5790" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5791" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5792" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5793" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5794" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5795" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5796" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5797" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5798" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5799" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5800" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5801" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5802" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5803" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5804" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5805" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5806" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5807" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5808" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5809" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5810" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5811" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5812" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5813" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5814" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5815" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5816" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5817" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5818" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5819" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5820" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5821" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5822" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5823" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5824" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5825" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5826" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5827" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5828" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5829" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5830" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5831" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5832" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5833" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5834" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5835" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5836" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5837" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5838" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5839" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5840" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5841" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5842" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5843" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5844" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5845" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5846" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5847" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5848" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5849" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5850" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5851" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5852" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5853" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5854" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5855" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5856" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5857" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5858" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5859" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5860" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5861" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5862" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5863" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5864" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5865" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5866" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5867" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5868" from="105" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader151.preheader:3  %input_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_V_offset)

]]></Node>
<StgValue><ssdm name="input_V_offset_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="32">
<![CDATA[
.preheader151.preheader:4  %sext_ln53 = sext i32 %input_V_offset_read to i64

]]></Node>
<StgValue><ssdm name="sext_ln53"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.preheader151.preheader:5  %input_V_addr = getelementptr i8* %input_V, i64 %sext_ln53

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="64">
<![CDATA[
.preheader151.preheader:10  %temp_0_V = alloca [224 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_0_V"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="64">
<![CDATA[
.preheader151.preheader:11  %temp_1_V = alloca [224 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_1_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="64">
<![CDATA[
.preheader151.preheader:12  %temp_2_V = alloca [224 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_2_V"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="64">
<![CDATA[
.preheader151.preheader:13  %temp_3_V = alloca [224 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_3_V"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
.preheader151.preheader:14  %temp_4_V = alloca [224 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_4_V"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64">
<![CDATA[
.preheader151.preheader:15  %temp_5_V = alloca [224 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_5_V"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
.preheader151.preheader:16  %temp_6_V = alloca [224 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_6_V"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
.preheader151.preheader:17  %temp_7_V = alloca [224 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_7_V"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader151.preheader:18  %input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 6272)

]]></Node>
<StgValue><ssdm name="input_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="119" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader151.preheader:18  %input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 6272)

]]></Node>
<StgValue><ssdm name="input_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="120" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader151.preheader:18  %input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 6272)

]]></Node>
<StgValue><ssdm name="input_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="121" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader151.preheader:18  %input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 6272)

]]></Node>
<StgValue><ssdm name="input_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="122" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader151.preheader:18  %input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 6272)

]]></Node>
<StgValue><ssdm name="input_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="123" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader151.preheader:18  %input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 6272)

]]></Node>
<StgValue><ssdm name="input_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader151.preheader:0  %bias_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %bias_V_offset)

]]></Node>
<StgValue><ssdm name="bias_V_offset_read"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader151.preheader:1  %weight_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weight_V_offset)

]]></Node>
<StgValue><ssdm name="weight_V_offset_read"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader151.preheader:2  %outputConv_V_offset_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputConv_V_offset)

]]></Node>
<StgValue><ssdm name="outputConv_V_offset_s"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader151.preheader:6  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [5 x i8]* @p_str29, [6 x i8]* @p_str310, [1 x i8]* @p_str18, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader151.preheader:7  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [5 x i8]* @p_str29, [6 x i8]* @p_str310, [1 x i8]* @p_str18, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader151.preheader:8  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [5 x i8]* @p_str29, [6 x i8]* @p_str310, [1 x i8]* @p_str18, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader151.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [5 x i8]* @p_str29, [6 x i8]* @p_str310, [1 x i8]* @p_str18, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader151.preheader:18  %input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 6272)

]]></Node>
<StgValue><ssdm name="input_V_addr_rd_req"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
.preheader151.preheader:19  br label %.preheader151

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader151:0  %i_0 = phi i13 [ %i, %branch2024 ], [ 0, %.preheader151.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="26" op_0_bw="26" op_1_bw="0" op_2_bw="26" op_3_bw="0">
<![CDATA[
.preheader151:1  %phi_mul = phi i26 [ %add_ln203, %branch2024 ], [ 0, %.preheader151.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader151:2  %phi_urem = phi i13 [ %select_ln58, %branch2024 ], [ 0, %.preheader151.preheader ]

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader151:3  %icmp_ln58 = icmp eq i13 %i_0, -1920

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader151:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6272, i64 6272, i64 6272)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader151:5  %i = add i13 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader151:6  br i1 %icmp_ln58, label %.preheader149.preheader, label %0

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1">
<![CDATA[
:0  %input_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %input_V_addr)

]]></Node>
<StgValue><ssdm name="input_V_addr_read"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:1  %add_ln203 = add i26 %phi_mul, 9363

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_1 = call i5 @_ssdm_op_PartSelect.i5.i26.i32.i32(i26 %phi_mul, i32 21, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="13">
<![CDATA[
:3  %zext_ln203 = zext i13 %phi_urem to i64

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %temp_0_V_addr = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_0_V_addr"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %temp_1_V_addr = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_1_V_addr"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %temp_2_V_addr = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_2_V_addr"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %temp_3_V_addr = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_3_V_addr"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %temp_4_V_addr = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_4_V_addr"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %temp_5_V_addr = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_5_V_addr"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %temp_6_V_addr = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_6_V_addr"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %temp_7_V_addr = getelementptr [224 x i8]* %temp_7_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_7_V_addr"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0">
<![CDATA[
:12  switch i5 %tmp_1, label %branch2024 [
    i5 0, label %branch2016
    i5 1, label %branch2017
    i5 2, label %branch2018
    i5 3, label %branch2019
    i5 4, label %branch2020
    i5 5, label %branch2021
    i5 6, label %branch2022
    i5 7, label %branch2023
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="33" op_0_bw="32">
<![CDATA[
.preheader149.preheader:0  %sext_ln1117 = sext i32 %bias_V_offset_read to i33

]]></Node>
<StgValue><ssdm name="sext_ln1117"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="33" op_0_bw="32">
<![CDATA[
.preheader149.preheader:1  %sext_ln203 = sext i32 %weight_V_offset_read to i33

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="34" op_0_bw="32">
<![CDATA[
.preheader149.preheader:2  %sext_ln91_2 = sext i32 %outputConv_V_offset_s to i34

]]></Node>
<StgValue><ssdm name="sext_ln91_2"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
.preheader149.preheader:3  br label %.preheader149

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="157" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch2023:0  store i8 %input_V_addr_read, i8* %temp_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
branch2023:1  br label %branch2024

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch2022:0  store i8 %input_V_addr_read, i8* %temp_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
branch2022:1  br label %branch2024

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch2021:0  store i8 %input_V_addr_read, i8* %temp_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
branch2021:1  br label %branch2024

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch2020:0  store i8 %input_V_addr_read, i8* %temp_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
branch2020:1  br label %branch2024

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch2019:0  store i8 %input_V_addr_read, i8* %temp_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
branch2019:1  br label %branch2024

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch2018:0  store i8 %input_V_addr_read, i8* %temp_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
branch2018:1  br label %branch2024

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch2017:0  store i8 %input_V_addr_read, i8* %temp_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
branch2017:1  br label %branch2024

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch2016:0  store i8 %input_V_addr_read, i8* %temp_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
branch2016:1  br label %branch2024

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="173" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
branch2024:0  %add_ln58_1 = add i13 %phi_urem, 1

]]></Node>
<StgValue><ssdm name="add_ln58_1"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
branch2024:1  %icmp_ln58_1 = icmp ult i13 %add_ln58_1, 224

]]></Node>
<StgValue><ssdm name="icmp_ln58_1"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
branch2024:2  %select_ln58 = select i1 %icmp_ln58_1, i13 %add_ln58_1, i13 0

]]></Node>
<StgValue><ssdm name="select_ln58"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
branch2024:3  br label %.preheader151

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader149:0  %indvar_flatten338 = phi i12 [ %add_ln65, %hls_label_1_end ], [ 0, %.preheader149.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten338"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader149:1  %co_0 = phi i5 [ %select_ln91_1, %hls_label_1_end ], [ 0, %.preheader149.preheader ]

]]></Node>
<StgValue><ssdm name="co_0"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader149:2  %indvar_flatten = phi i8 [ %select_ln67_46, %hls_label_1_end ], [ 0, %.preheader149.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader149:3  %h_0 = phi i4 [ %select_ln67_45, %hls_label_1_end ], [ 0, %.preheader149.preheader ]

]]></Node>
<StgValue><ssdm name="h_0"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader149:4  %w_0 = phi i4 [ %w, %hls_label_1_end ], [ 0, %.preheader149.preheader ]

]]></Node>
<StgValue><ssdm name="w_0"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="5">
<![CDATA[
.preheader149:5  %trunc_ln85 = trunc i5 %co_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.preheader149:6  %shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %trunc_ln85, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="10">
<![CDATA[
.preheader149:7  %zext_ln85 = zext i10 %shl_ln to i11

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader149:8  %shl_ln85_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln85, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln85_1"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="7">
<![CDATA[
.preheader149:9  %zext_ln85_1 = zext i7 %shl_ln85_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln85_1"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader149:10  %add_ln85 = add i11 %zext_ln85_1, %zext_ln85

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="4">
<![CDATA[
.preheader149:11  %zext_ln67 = zext i4 %h_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader149:12  %shl_ln1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %h_0, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="8">
<![CDATA[
.preheader149:13  %zext_ln91 = zext i8 %shl_ln1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader149:14  %shl_ln91_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln91_1"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="5">
<![CDATA[
.preheader149:15  %zext_ln91_1 = zext i5 %shl_ln91_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln91_1"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader149:16  %sub_ln91 = sub i9 %zext_ln91, %zext_ln91_1

]]></Node>
<StgValue><ssdm name="sub_ln91"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="9">
<![CDATA[
.preheader149:17  %sext_ln91 = sext i9 %sub_ln91 to i11

]]></Node>
<StgValue><ssdm name="sext_ln91"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="9">
<![CDATA[
.preheader149:18  %sext_ln91_1 = sext i9 %sub_ln91 to i10

]]></Node>
<StgValue><ssdm name="sext_ln91_1"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader149:19  %add_ln80 = add i5 -1, %zext_ln67

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader149:20  %icmp_ln83 = icmp ne i4 %h_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader149:21  %shl_ln2 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln80, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader149:22  %shl_ln84_1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln80, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln84_1"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="6">
<![CDATA[
.preheader149:23  %sext_ln84 = sext i6 %shl_ln84_1 to i9

]]></Node>
<StgValue><ssdm name="sext_ln84"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader149:24  %sub_ln84 = sub i9 %shl_ln2, %sext_ln84

]]></Node>
<StgValue><ssdm name="sub_ln84"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="9">
<![CDATA[
.preheader149:25  %sext_ln84_1 = sext i9 %sub_ln84 to i11

]]></Node>
<StgValue><ssdm name="sext_ln84_1"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="9">
<![CDATA[
.preheader149:26  %sext_ln84_2 = sext i9 %sub_ln84 to i10

]]></Node>
<StgValue><ssdm name="sext_ln84_2"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader149:27  %h = add i4 1, %h_0

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader149:28  %icmp_ln83_3 = icmp ult i4 %h, -2

]]></Node>
<StgValue><ssdm name="icmp_ln83_3"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader149:29  %shl_ln84_2 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %h, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln84_2"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="8">
<![CDATA[
.preheader149:30  %zext_ln84 = zext i8 %shl_ln84_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader149:31  %shl_ln84_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln84_3"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="5">
<![CDATA[
.preheader149:32  %zext_ln84_1 = zext i5 %shl_ln84_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln84_1"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader149:33  %sub_ln84_1 = sub i9 %zext_ln84, %zext_ln84_1

]]></Node>
<StgValue><ssdm name="sub_ln84_1"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="9">
<![CDATA[
.preheader149:34  %sext_ln84_3 = sext i9 %sub_ln84_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln84_3"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="9">
<![CDATA[
.preheader149:35  %sext_ln84_4 = sext i9 %sub_ln84_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln84_4"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader149:36  %add_ln84_6 = add i9 196, %sub_ln84

]]></Node>
<StgValue><ssdm name="add_ln84_6"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader149:37  %add_ln84_7 = add i9 196, %sub_ln91

]]></Node>
<StgValue><ssdm name="add_ln84_7"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader149:38  %add_ln84_8 = add i9 196, %sub_ln84_1

]]></Node>
<StgValue><ssdm name="add_ln84_8"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader149:39  %add_ln84_9 = add i10 392, %sext_ln84_2

]]></Node>
<StgValue><ssdm name="add_ln84_9"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader149:40  %add_ln84_11 = add i10 392, %sext_ln91_1

]]></Node>
<StgValue><ssdm name="add_ln84_11"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader149:41  %add_ln84_13 = add i10 392, %sext_ln84_4

]]></Node>
<StgValue><ssdm name="add_ln84_13"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader149:42  %add_ln84_15 = add i10 -436, %sext_ln84_2

]]></Node>
<StgValue><ssdm name="add_ln84_15"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader149:43  %add_ln84_17 = add i10 -436, %sext_ln91_1

]]></Node>
<StgValue><ssdm name="add_ln84_17"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader149:44  %add_ln84_20 = add i10 -436, %sext_ln84_4

]]></Node>
<StgValue><ssdm name="add_ln84_20"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader149:45  %add_ln84_22 = add i10 -240, %sext_ln84_2

]]></Node>
<StgValue><ssdm name="add_ln84_22"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader149:46  %add_ln84_24 = add i10 -240, %sext_ln91_1

]]></Node>
<StgValue><ssdm name="add_ln84_24"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader149:47  %add_ln84_26 = add i10 -240, %sext_ln84_4

]]></Node>
<StgValue><ssdm name="add_ln84_26"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader149:48  %add_ln84_28 = add i11 980, %sext_ln84_1

]]></Node>
<StgValue><ssdm name="add_ln84_28"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader149:49  %add_ln84_30 = add i11 980, %sext_ln91

]]></Node>
<StgValue><ssdm name="add_ln84_30"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader149:50  %add_ln84_32 = add i11 980, %sext_ln84_3

]]></Node>
<StgValue><ssdm name="add_ln84_32"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader149:51  %add_ln84_34 = add i11 -872, %sext_ln84_1

]]></Node>
<StgValue><ssdm name="add_ln84_34"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader149:52  %add_ln84_37 = add i11 -872, %sext_ln91

]]></Node>
<StgValue><ssdm name="add_ln84_37"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader149:53  %add_ln84_39 = add i11 -872, %sext_ln84_3

]]></Node>
<StgValue><ssdm name="add_ln84_39"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="9">
<![CDATA[
.preheader149:54  %trunc_ln84 = trunc i9 %sub_ln84 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln84"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader149:55  %add_ln84_41 = add i11 -676, %sext_ln84_1

]]></Node>
<StgValue><ssdm name="add_ln84_41"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="9">
<![CDATA[
.preheader149:56  %trunc_ln84_1 = trunc i9 %sub_ln91 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln84_1"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader149:57  %add_ln84_43 = add i11 -676, %sext_ln91

]]></Node>
<StgValue><ssdm name="add_ln84_43"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="9">
<![CDATA[
.preheader149:58  %trunc_ln84_2 = trunc i9 %sub_ln84_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln84_2"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader149:59  %add_ln84_45 = add i11 -676, %sext_ln84_3

]]></Node>
<StgValue><ssdm name="add_ln84_45"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader149:60  %add_ln84_54 = add i9 -120, %sub_ln84

]]></Node>
<StgValue><ssdm name="add_ln84_54"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader149:61  %add_ln84_56 = add i9 -120, %sub_ln91

]]></Node>
<StgValue><ssdm name="add_ln84_56"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader149:62  %add_ln84_58 = add i9 -120, %sub_ln84_1

]]></Node>
<StgValue><ssdm name="add_ln84_58"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader149:63  %add_ln84_60 = add i9 76, %sub_ln84

]]></Node>
<StgValue><ssdm name="add_ln84_60"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader149:64  %add_ln84_62 = add i9 76, %sub_ln91

]]></Node>
<StgValue><ssdm name="add_ln84_62"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader149:65  %add_ln84_64 = add i9 76, %sub_ln84_1

]]></Node>
<StgValue><ssdm name="add_ln84_64"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader149:66  %add_ln84_66 = add i9 -240, %sub_ln84

]]></Node>
<StgValue><ssdm name="add_ln84_66"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader149:67  %add_ln84_68 = add i9 -240, %sub_ln91

]]></Node>
<StgValue><ssdm name="add_ln84_68"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader149:68  %add_ln84_71 = add i9 -240, %sub_ln84_1

]]></Node>
<StgValue><ssdm name="add_ln84_71"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader149:69  %add_ln84_73 = add i9 -44, %sub_ln84

]]></Node>
<StgValue><ssdm name="add_ln84_73"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader149:70  %add_ln84_75 = add i9 -44, %sub_ln91

]]></Node>
<StgValue><ssdm name="add_ln84_75"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader149:71  %add_ln84_77 = add i9 -44, %sub_ln84_1

]]></Node>
<StgValue><ssdm name="add_ln84_77"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader149:72  %add_ln84_79 = add i9 152, %sub_ln84

]]></Node>
<StgValue><ssdm name="add_ln84_79"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader149:73  %add_ln84_81 = add i9 152, %sub_ln91

]]></Node>
<StgValue><ssdm name="add_ln84_81"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader149:74  %add_ln84_83 = add i9 152, %sub_ln84_1

]]></Node>
<StgValue><ssdm name="add_ln84_83"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader149:75  %add_ln84_85 = add i8 92, %trunc_ln84

]]></Node>
<StgValue><ssdm name="add_ln84_85"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader149:76  %add_ln84_88 = add i8 92, %trunc_ln84_1

]]></Node>
<StgValue><ssdm name="add_ln84_88"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader149:77  %add_ln84_90 = add i8 92, %trunc_ln84_2

]]></Node>
<StgValue><ssdm name="add_ln84_90"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader149:78  %icmp_ln65 = icmp eq i12 %indvar_flatten338, -960

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader149:79  %add_ln65 = add i12 1, %indvar_flatten338

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader149:80  br i1 %icmp_ln65, label %1, label %hls_label_1_begin

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_begin:1  %icmp_ln67 = icmp eq i8 %indvar_flatten, -60

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_1_begin:2  %select_ln91 = select i1 %icmp_ln67, i4 0, i4 %h_0

]]></Node>
<StgValue><ssdm name="select_ln91"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1_begin:3  %add_ln65_1 = add i5 1, %co_0

]]></Node>
<StgValue><ssdm name="add_ln65_1"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_1_begin:4  %select_ln91_1 = select i1 %icmp_ln67, i5 %add_ln65_1, i5 %co_0

]]></Node>
<StgValue><ssdm name="select_ln91_1"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="33" op_0_bw="5">
<![CDATA[
hls_label_1_begin:5  %zext_ln85_4 = zext i5 %select_ln91_1 to i33

]]></Node>
<StgValue><ssdm name="zext_ln85_4"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="5">
<![CDATA[
hls_label_1_begin:6  %trunc_ln85_1 = trunc i5 %add_ln65_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln85_1"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
hls_label_1_begin:7  %shl_ln85_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %trunc_ln85_1, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln85_mid1"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="10">
<![CDATA[
hls_label_1_begin:8  %zext_ln85_2 = zext i10 %shl_ln85_mid1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln85_2"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
hls_label_1_begin:9  %shl_ln85_1_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln85_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln85_1_mid1"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="7">
<![CDATA[
hls_label_1_begin:10  %zext_ln85_3 = zext i7 %shl_ln85_1_mid1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln85_3"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:11  %add_ln85_1 = add i11 %zext_ln85_3, %zext_ln85_2

]]></Node>
<StgValue><ssdm name="add_ln85_1"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_1_begin:12  %select_ln91_4 = select i1 %icmp_ln67, i5 %add_ln65_1, i5 %co_0

]]></Node>
<StgValue><ssdm name="select_ln91_4"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_1_begin:15  %select_ln91_3 = select i1 %icmp_ln67, i11 %add_ln85_1, i11 %add_ln85

]]></Node>
<StgValue><ssdm name="select_ln91_3"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1_begin:162  %xor_ln91 = xor i1 %icmp_ln67, true

]]></Node>
<StgValue><ssdm name="xor_ln91"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1_begin:163  %and_ln91 = and i1 %icmp_ln83, %xor_ln91

]]></Node>
<StgValue><ssdm name="and_ln91"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1_begin:165  %or_ln91_5 = or i1 %icmp_ln67, %icmp_ln83_3

]]></Node>
<StgValue><ssdm name="or_ln91_5"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1_begin:186  %select_ln91_27 = select i1 %icmp_ln67, i8 14, i8 %trunc_ln84_2

]]></Node>
<StgValue><ssdm name="select_ln91_27"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1_begin:206  %icmp_ln69 = icmp eq i4 %w_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1_begin:207  %and_ln91_1 = and i1 %icmp_ln69, %xor_ln91

]]></Node>
<StgValue><ssdm name="and_ln91_1"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1_begin:208  %add_ln80_2 = add i4 1, %select_ln91

]]></Node>
<StgValue><ssdm name="add_ln80_2"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="5" op_0_bw="4">
<![CDATA[
hls_label_1_begin:209  %zext_ln80 = zext i4 %add_ln80_2 to i5

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1_begin:231  %or_ln67 = or i1 %and_ln91_1, %icmp_ln67

]]></Node>
<StgValue><ssdm name="or_ln67"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_1_begin:232  %select_ln67 = select i1 %or_ln67, i4 0, i4 %w_0

]]></Node>
<StgValue><ssdm name="select_ln67"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1_begin:236  %add_ln80_3 = add i5 -1, %zext_ln80

]]></Node>
<StgValue><ssdm name="add_ln80_3"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1_begin:237  %icmp_ln83_4 = icmp ne i4 %add_ln80_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln83_4"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1_begin:238  %select_ln67_2 = select i1 %and_ln91_1, i1 %icmp_ln83_4, i1 %and_ln91

]]></Node>
<StgValue><ssdm name="select_ln67_2"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1_begin:248  %add_ln80_4 = add i4 2, %select_ln91

]]></Node>
<StgValue><ssdm name="add_ln80_4"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1_begin:249  %icmp_ln83_5 = icmp ult i4 %add_ln80_4, -2

]]></Node>
<StgValue><ssdm name="icmp_ln83_5"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1_begin:250  %select_ln67_4 = select i1 %and_ln91_1, i1 %icmp_ln83_5, i1 %or_ln91_5

]]></Node>
<StgValue><ssdm name="select_ln67_4"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_1_begin:251  %shl_ln84_2_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln80_4, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln84_2_mid1"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="9" op_0_bw="8">
<![CDATA[
hls_label_1_begin:252  %zext_ln84_6 = zext i8 %shl_ln84_2_mid1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln84_6"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
hls_label_1_begin:253  %shl_ln84_3_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln80_4, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln84_3_mid1"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="9" op_0_bw="5">
<![CDATA[
hls_label_1_begin:254  %zext_ln84_7 = zext i5 %shl_ln84_3_mid1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln84_7"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1_begin:255  %sub_ln84_4 = sub i9 %zext_ln84_6, %zext_ln84_7

]]></Node>
<StgValue><ssdm name="sub_ln84_4"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="9">
<![CDATA[
hls_label_1_begin:292  %trunc_ln84_5 = trunc i9 %sub_ln84_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln84_5"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1_begin:293  %select_ln67_25 = select i1 %and_ln91_1, i8 %trunc_ln84_5, i8 %select_ln91_27

]]></Node>
<StgValue><ssdm name="select_ln67_25"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="5" op_0_bw="4">
<![CDATA[
hls_label_1_begin:330  %zext_ln69_3 = zext i4 %select_ln67 to i5

]]></Node>
<StgValue><ssdm name="zext_ln69_3"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:331  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_1_begin:333  %add_ln71 = add i33 %sext_ln1117, %zext_ln85_4

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="33">
<![CDATA[
hls_label_1_begin:334  %sext_ln71 = sext i33 %add_ln71 to i64

]]></Node>
<StgValue><ssdm name="sext_ln71"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
hls_label_1_begin:335  %bias_V_addr = getelementptr i8* %input_V, i64 %sext_ln71

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1_begin:338  %add_ln81 = add i5 -1, %zext_ln69_3

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_end:17  %add_ln67 = add i8 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1_end:18  %select_ln67_46 = select i1 %icmp_ln67, i8 1, i8 %add_ln67

]]></Node>
<StgValue><ssdm name="select_ln67_46"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="302" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:16  %zext_ln91_3 = zext i11 %select_ln91_3 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_3"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:161  %select_ln91_5 = select i1 %icmp_ln67, i9 0, i9 %sub_ln91

]]></Node>
<StgValue><ssdm name="select_ln91_5"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:164  %select_ln91_6 = select i1 %icmp_ln67, i9 -14, i9 %sub_ln84

]]></Node>
<StgValue><ssdm name="select_ln91_6"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:166  %select_ln91_7 = select i1 %icmp_ln67, i9 182, i9 %add_ln84_6

]]></Node>
<StgValue><ssdm name="select_ln91_7"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:167  %select_ln91_8 = select i1 %icmp_ln67, i9 196, i9 %add_ln84_7

]]></Node>
<StgValue><ssdm name="select_ln91_8"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:168  %select_ln91_9 = select i1 %icmp_ln67, i9 210, i9 %add_ln84_8

]]></Node>
<StgValue><ssdm name="select_ln91_9"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_1_begin:169  %select_ln91_10 = select i1 %icmp_ln67, i10 378, i10 %add_ln84_9

]]></Node>
<StgValue><ssdm name="select_ln91_10"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_1_begin:170  %select_ln91_11 = select i1 %icmp_ln67, i10 392, i10 %add_ln84_11

]]></Node>
<StgValue><ssdm name="select_ln91_11"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_1_begin:171  %select_ln91_12 = select i1 %icmp_ln67, i10 406, i10 %add_ln84_13

]]></Node>
<StgValue><ssdm name="select_ln91_12"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_1_begin:172  %select_ln91_13 = select i1 %icmp_ln67, i10 -450, i10 %add_ln84_15

]]></Node>
<StgValue><ssdm name="select_ln91_13"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_1_begin:173  %select_ln91_14 = select i1 %icmp_ln67, i10 -436, i10 %add_ln84_17

]]></Node>
<StgValue><ssdm name="select_ln91_14"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_1_begin:174  %select_ln91_15 = select i1 %icmp_ln67, i10 -422, i10 %add_ln84_20

]]></Node>
<StgValue><ssdm name="select_ln91_15"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_1_begin:175  %select_ln91_16 = select i1 %icmp_ln67, i10 -254, i10 %add_ln84_22

]]></Node>
<StgValue><ssdm name="select_ln91_16"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_1_begin:176  %select_ln91_17 = select i1 %icmp_ln67, i10 -240, i10 %add_ln84_24

]]></Node>
<StgValue><ssdm name="select_ln91_17"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_1_begin:177  %select_ln91_18 = select i1 %icmp_ln67, i10 -226, i10 %add_ln84_26

]]></Node>
<StgValue><ssdm name="select_ln91_18"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_1_begin:178  %select_ln91_19 = select i1 %icmp_ln67, i11 966, i11 %add_ln84_28

]]></Node>
<StgValue><ssdm name="select_ln91_19"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_1_begin:179  %select_ln91_20 = select i1 %icmp_ln67, i11 980, i11 %add_ln84_30

]]></Node>
<StgValue><ssdm name="select_ln91_20"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_1_begin:180  %select_ln91_21 = select i1 %icmp_ln67, i11 994, i11 %add_ln84_32

]]></Node>
<StgValue><ssdm name="select_ln91_21"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_1_begin:181  %select_ln91_22 = select i1 %icmp_ln67, i11 -886, i11 %add_ln84_34

]]></Node>
<StgValue><ssdm name="select_ln91_22"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_1_begin:182  %select_ln91_23 = select i1 %icmp_ln67, i11 -872, i11 %add_ln84_37

]]></Node>
<StgValue><ssdm name="select_ln91_23"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_1_begin:183  %select_ln91_24 = select i1 %icmp_ln67, i11 -858, i11 %add_ln84_39

]]></Node>
<StgValue><ssdm name="select_ln91_24"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_1_begin:184  %select_ln91_25 = select i1 %icmp_ln67, i11 -690, i11 %add_ln84_41

]]></Node>
<StgValue><ssdm name="select_ln91_25"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_1_begin:185  %select_ln91_26 = select i1 %icmp_ln67, i11 -676, i11 %add_ln84_43

]]></Node>
<StgValue><ssdm name="select_ln91_26"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_1_begin:187  %select_ln91_28 = select i1 %icmp_ln67, i11 -662, i11 %add_ln84_45

]]></Node>
<StgValue><ssdm name="select_ln91_28"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:188  %select_ln91_29 = select i1 %icmp_ln67, i9 -134, i9 %add_ln84_54

]]></Node>
<StgValue><ssdm name="select_ln91_29"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:189  %select_ln91_30 = select i1 %icmp_ln67, i9 -120, i9 %add_ln84_56

]]></Node>
<StgValue><ssdm name="select_ln91_30"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:190  %select_ln91_31 = select i1 %icmp_ln67, i9 -106, i9 %add_ln84_58

]]></Node>
<StgValue><ssdm name="select_ln91_31"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:191  %select_ln91_32 = select i1 %icmp_ln67, i9 62, i9 %add_ln84_60

]]></Node>
<StgValue><ssdm name="select_ln91_32"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:192  %select_ln91_33 = select i1 %icmp_ln67, i9 76, i9 %add_ln84_62

]]></Node>
<StgValue><ssdm name="select_ln91_33"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:193  %select_ln91_34 = select i1 %icmp_ln67, i9 90, i9 %add_ln84_64

]]></Node>
<StgValue><ssdm name="select_ln91_34"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:194  %select_ln91_35 = select i1 %icmp_ln67, i9 -254, i9 %add_ln84_66

]]></Node>
<StgValue><ssdm name="select_ln91_35"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:195  %select_ln91_36 = select i1 %icmp_ln67, i9 -240, i9 %add_ln84_68

]]></Node>
<StgValue><ssdm name="select_ln91_36"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:196  %select_ln91_37 = select i1 %icmp_ln67, i9 -226, i9 %add_ln84_71

]]></Node>
<StgValue><ssdm name="select_ln91_37"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:197  %select_ln91_38 = select i1 %icmp_ln67, i9 -58, i9 %add_ln84_73

]]></Node>
<StgValue><ssdm name="select_ln91_38"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:198  %select_ln91_39 = select i1 %icmp_ln67, i9 -44, i9 %add_ln84_75

]]></Node>
<StgValue><ssdm name="select_ln91_39"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:199  %select_ln91_40 = select i1 %icmp_ln67, i9 -30, i9 %add_ln84_77

]]></Node>
<StgValue><ssdm name="select_ln91_40"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:200  %select_ln91_41 = select i1 %icmp_ln67, i9 138, i9 %add_ln84_79

]]></Node>
<StgValue><ssdm name="select_ln91_41"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:201  %select_ln91_42 = select i1 %icmp_ln67, i9 152, i9 %add_ln84_81

]]></Node>
<StgValue><ssdm name="select_ln91_42"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:202  %select_ln91_43 = select i1 %icmp_ln67, i9 166, i9 %add_ln84_83

]]></Node>
<StgValue><ssdm name="select_ln91_43"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1_begin:203  %select_ln91_44 = select i1 %icmp_ln67, i8 78, i8 %add_ln84_85

]]></Node>
<StgValue><ssdm name="select_ln91_44"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1_begin:204  %select_ln91_45 = select i1 %icmp_ln67, i8 92, i8 %add_ln84_88

]]></Node>
<StgValue><ssdm name="select_ln91_45"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1_begin:205  %select_ln91_46 = select i1 %icmp_ln67, i8 106, i8 %add_ln84_90

]]></Node>
<StgValue><ssdm name="select_ln91_46"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_1_begin:210  %shl_ln84_2_dup = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln80_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln84_2_dup"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="8">
<![CDATA[
hls_label_1_begin:211  %zext_ln84_4 = zext i8 %shl_ln84_2_dup to i9

]]></Node>
<StgValue><ssdm name="zext_ln84_4"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
hls_label_1_begin:212  %shl_ln84_3_dup = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln80_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln84_3_dup"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="5">
<![CDATA[
hls_label_1_begin:213  %zext_ln84_5 = zext i5 %shl_ln84_3_dup to i9

]]></Node>
<StgValue><ssdm name="zext_ln84_5"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1_begin:214  %sub_ln84_2 = sub i9 %zext_ln84_4, %zext_ln84_5

]]></Node>
<StgValue><ssdm name="sub_ln84_2"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="11" op_0_bw="9">
<![CDATA[
hls_label_1_begin:215  %sext_ln84_5 = sext i9 %sub_ln84_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln84_5"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="10" op_0_bw="9">
<![CDATA[
hls_label_1_begin:216  %sext_ln84_6 = sext i9 %sub_ln84_2 to i10

]]></Node>
<StgValue><ssdm name="sext_ln84_6"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1_begin:217  %add_ln84_92 = add i9 196, %sub_ln84_2

]]></Node>
<StgValue><ssdm name="add_ln84_92"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1_begin:218  %add_ln84_94 = add i10 392, %sext_ln84_6

]]></Node>
<StgValue><ssdm name="add_ln84_94"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1_begin:219  %add_ln84_96 = add i10 -436, %sext_ln84_6

]]></Node>
<StgValue><ssdm name="add_ln84_96"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1_begin:220  %add_ln84_98 = add i10 -240, %sext_ln84_6

]]></Node>
<StgValue><ssdm name="add_ln84_98"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:221  %add_ln84_100 = add i11 980, %sext_ln84_5

]]></Node>
<StgValue><ssdm name="add_ln84_100"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:222  %add_ln84_102 = add i11 -872, %sext_ln84_5

]]></Node>
<StgValue><ssdm name="add_ln84_102"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="9">
<![CDATA[
hls_label_1_begin:223  %trunc_ln84_3 = trunc i9 %sub_ln84_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln84_3"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:224  %add_ln84_105 = add i11 -676, %sext_ln84_5

]]></Node>
<StgValue><ssdm name="add_ln84_105"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1_begin:225  %add_ln84_107 = add i9 -120, %sub_ln84_2

]]></Node>
<StgValue><ssdm name="add_ln84_107"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1_begin:226  %add_ln84_109 = add i9 76, %sub_ln84_2

]]></Node>
<StgValue><ssdm name="add_ln84_109"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1_begin:227  %add_ln84_111 = add i9 -240, %sub_ln84_2

]]></Node>
<StgValue><ssdm name="add_ln84_111"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1_begin:228  %add_ln84_113 = add i9 -44, %sub_ln84_2

]]></Node>
<StgValue><ssdm name="add_ln84_113"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1_begin:229  %add_ln84_115 = add i9 152, %sub_ln84_2

]]></Node>
<StgValue><ssdm name="add_ln84_115"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_begin:230  %add_ln84_117 = add i8 92, %trunc_ln84_3

]]></Node>
<StgValue><ssdm name="add_ln84_117"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:233  %select_ln67_1 = select i1 %and_ln91_1, i9 %sub_ln84_2, i9 %select_ln91_5

]]></Node>
<StgValue><ssdm name="select_ln67_1"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
hls_label_1_begin:239  %shl_ln84_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln80_3, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln84_mid1"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
hls_label_1_begin:240  %shl_ln84_1_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln80_3, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln84_1_mid1"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="6">
<![CDATA[
hls_label_1_begin:241  %sext_ln84_8 = sext i6 %shl_ln84_1_mid1 to i9

]]></Node>
<StgValue><ssdm name="sext_ln84_8"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1_begin:242  %sub_ln84_3 = sub i9 %shl_ln84_mid1, %sext_ln84_8

]]></Node>
<StgValue><ssdm name="sub_ln84_3"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="9">
<![CDATA[
hls_label_1_begin:243  %sext_ln84_9 = sext i9 %sub_ln84_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln84_9"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:244  %select_ln67_3 = select i1 %and_ln91_1, i9 %sub_ln84_3, i9 %select_ln91_6

]]></Node>
<StgValue><ssdm name="select_ln67_3"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="10" op_0_bw="9">
<![CDATA[
hls_label_1_begin:246  %sext_ln84_10 = sext i9 %sub_ln84_3 to i10

]]></Node>
<StgValue><ssdm name="sext_ln84_10"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="9">
<![CDATA[
hls_label_1_begin:247  %sext_ln67_3 = sext i9 %select_ln67_3 to i10

]]></Node>
<StgValue><ssdm name="sext_ln67_3"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="11" op_0_bw="9">
<![CDATA[
hls_label_1_begin:256  %sext_ln84_11 = sext i9 %sub_ln84_4 to i11

]]></Node>
<StgValue><ssdm name="sext_ln84_11"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="10" op_0_bw="9">
<![CDATA[
hls_label_1_begin:257  %sext_ln84_12 = sext i9 %sub_ln84_4 to i10

]]></Node>
<StgValue><ssdm name="sext_ln84_12"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1_begin:258  %add_ln84_119 = add i9 196, %sub_ln84_3

]]></Node>
<StgValue><ssdm name="add_ln84_119"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:259  %select_ln67_5 = select i1 %and_ln91_1, i9 %add_ln84_119, i9 %select_ln91_7

]]></Node>
<StgValue><ssdm name="select_ln67_5"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:260  %select_ln67_6 = select i1 %and_ln91_1, i9 %add_ln84_92, i9 %select_ln91_8

]]></Node>
<StgValue><ssdm name="select_ln67_6"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1_begin:261  %add_ln84_122 = add i9 196, %sub_ln84_4

]]></Node>
<StgValue><ssdm name="add_ln84_122"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:262  %select_ln67_7 = select i1 %and_ln91_1, i9 %add_ln84_122, i9 %select_ln91_9

]]></Node>
<StgValue><ssdm name="select_ln67_7"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1_begin:263  %add_ln84_124 = add i10 392, %sext_ln84_10

]]></Node>
<StgValue><ssdm name="add_ln84_124"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_1_begin:264  %select_ln67_8 = select i1 %and_ln91_1, i10 %add_ln84_124, i10 %select_ln91_10

]]></Node>
<StgValue><ssdm name="select_ln67_8"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_1_begin:265  %select_ln67_9 = select i1 %and_ln91_1, i10 %add_ln84_94, i10 %select_ln91_11

]]></Node>
<StgValue><ssdm name="select_ln67_9"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1_begin:266  %add_ln84_126 = add i10 392, %sext_ln84_12

]]></Node>
<StgValue><ssdm name="add_ln84_126"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_1_begin:267  %select_ln67_10 = select i1 %and_ln91_1, i10 %add_ln84_126, i10 %select_ln91_12

]]></Node>
<StgValue><ssdm name="select_ln67_10"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1_begin:268  %add_ln84_128 = add i10 -436, %sext_ln84_10

]]></Node>
<StgValue><ssdm name="add_ln84_128"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_1_begin:269  %select_ln67_11 = select i1 %and_ln91_1, i10 %add_ln84_128, i10 %select_ln91_13

]]></Node>
<StgValue><ssdm name="select_ln67_11"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_1_begin:270  %select_ln67_12 = select i1 %and_ln91_1, i10 %add_ln84_96, i10 %select_ln91_14

]]></Node>
<StgValue><ssdm name="select_ln67_12"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1_begin:271  %add_ln84_129 = add i10 -436, %sext_ln84_12

]]></Node>
<StgValue><ssdm name="add_ln84_129"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_1_begin:272  %select_ln67_13 = select i1 %and_ln91_1, i10 %add_ln84_129, i10 %select_ln91_15

]]></Node>
<StgValue><ssdm name="select_ln67_13"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1_begin:273  %add_ln84_130 = add i10 -240, %sext_ln84_10

]]></Node>
<StgValue><ssdm name="add_ln84_130"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_1_begin:274  %select_ln67_14 = select i1 %and_ln91_1, i10 %add_ln84_130, i10 %select_ln91_16

]]></Node>
<StgValue><ssdm name="select_ln67_14"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_1_begin:275  %select_ln67_15 = select i1 %and_ln91_1, i10 %add_ln84_98, i10 %select_ln91_17

]]></Node>
<StgValue><ssdm name="select_ln67_15"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_1_begin:276  %add_ln84_131 = add i10 -240, %sext_ln84_12

]]></Node>
<StgValue><ssdm name="add_ln84_131"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_1_begin:277  %select_ln67_16 = select i1 %and_ln91_1, i10 %add_ln84_131, i10 %select_ln91_18

]]></Node>
<StgValue><ssdm name="select_ln67_16"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:278  %add_ln84_132 = add i11 980, %sext_ln84_9

]]></Node>
<StgValue><ssdm name="add_ln84_132"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_1_begin:279  %select_ln67_17 = select i1 %and_ln91_1, i11 %add_ln84_132, i11 %select_ln91_19

]]></Node>
<StgValue><ssdm name="select_ln67_17"/></StgValue>
</operation>

<operation id="398" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_1_begin:280  %select_ln67_18 = select i1 %and_ln91_1, i11 %add_ln84_100, i11 %select_ln91_20

]]></Node>
<StgValue><ssdm name="select_ln67_18"/></StgValue>
</operation>

<operation id="399" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:281  %add_ln84_133 = add i11 980, %sext_ln84_11

]]></Node>
<StgValue><ssdm name="add_ln84_133"/></StgValue>
</operation>

<operation id="400" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_1_begin:282  %select_ln67_19 = select i1 %and_ln91_1, i11 %add_ln84_133, i11 %select_ln91_21

]]></Node>
<StgValue><ssdm name="select_ln67_19"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:283  %add_ln84_134 = add i11 -872, %sext_ln84_9

]]></Node>
<StgValue><ssdm name="add_ln84_134"/></StgValue>
</operation>

<operation id="402" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_1_begin:284  %select_ln67_20 = select i1 %and_ln91_1, i11 %add_ln84_134, i11 %select_ln91_22

]]></Node>
<StgValue><ssdm name="select_ln67_20"/></StgValue>
</operation>

<operation id="403" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_1_begin:285  %select_ln67_21 = select i1 %and_ln91_1, i11 %add_ln84_102, i11 %select_ln91_23

]]></Node>
<StgValue><ssdm name="select_ln67_21"/></StgValue>
</operation>

<operation id="404" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:286  %add_ln84_135 = add i11 -872, %sext_ln84_11

]]></Node>
<StgValue><ssdm name="add_ln84_135"/></StgValue>
</operation>

<operation id="405" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_1_begin:287  %select_ln67_22 = select i1 %and_ln91_1, i11 %add_ln84_135, i11 %select_ln91_24

]]></Node>
<StgValue><ssdm name="select_ln67_22"/></StgValue>
</operation>

<operation id="406" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="9">
<![CDATA[
hls_label_1_begin:288  %trunc_ln84_4 = trunc i9 %sub_ln84_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln84_4"/></StgValue>
</operation>

<operation id="407" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:289  %add_ln84_136 = add i11 -676, %sext_ln84_9

]]></Node>
<StgValue><ssdm name="add_ln84_136"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_1_begin:290  %select_ln67_23 = select i1 %and_ln91_1, i11 %add_ln84_136, i11 %select_ln91_25

]]></Node>
<StgValue><ssdm name="select_ln67_23"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_1_begin:291  %select_ln67_24 = select i1 %and_ln91_1, i11 %add_ln84_105, i11 %select_ln91_26

]]></Node>
<StgValue><ssdm name="select_ln67_24"/></StgValue>
</operation>

<operation id="410" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:294  %add_ln84_137 = add i11 -676, %sext_ln84_11

]]></Node>
<StgValue><ssdm name="add_ln84_137"/></StgValue>
</operation>

<operation id="411" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_1_begin:295  %select_ln67_26 = select i1 %and_ln91_1, i11 %add_ln84_137, i11 %select_ln91_28

]]></Node>
<StgValue><ssdm name="select_ln67_26"/></StgValue>
</operation>

<operation id="412" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1_begin:296  %add_ln84_138 = add i9 -120, %sub_ln84_3

]]></Node>
<StgValue><ssdm name="add_ln84_138"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:297  %select_ln67_27 = select i1 %and_ln91_1, i9 %add_ln84_138, i9 %select_ln91_29

]]></Node>
<StgValue><ssdm name="select_ln67_27"/></StgValue>
</operation>

<operation id="414" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:298  %select_ln67_28 = select i1 %and_ln91_1, i9 %add_ln84_107, i9 %select_ln91_30

]]></Node>
<StgValue><ssdm name="select_ln67_28"/></StgValue>
</operation>

<operation id="415" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1_begin:299  %add_ln84_139 = add i9 -120, %sub_ln84_4

]]></Node>
<StgValue><ssdm name="add_ln84_139"/></StgValue>
</operation>

<operation id="416" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:300  %select_ln67_29 = select i1 %and_ln91_1, i9 %add_ln84_139, i9 %select_ln91_31

]]></Node>
<StgValue><ssdm name="select_ln67_29"/></StgValue>
</operation>

<operation id="417" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1_begin:301  %add_ln84_140 = add i9 76, %sub_ln84_3

]]></Node>
<StgValue><ssdm name="add_ln84_140"/></StgValue>
</operation>

<operation id="418" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:302  %select_ln67_30 = select i1 %and_ln91_1, i9 %add_ln84_140, i9 %select_ln91_32

]]></Node>
<StgValue><ssdm name="select_ln67_30"/></StgValue>
</operation>

<operation id="419" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:303  %select_ln67_31 = select i1 %and_ln91_1, i9 %add_ln84_109, i9 %select_ln91_33

]]></Node>
<StgValue><ssdm name="select_ln67_31"/></StgValue>
</operation>

<operation id="420" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1_begin:304  %add_ln84_141 = add i9 76, %sub_ln84_4

]]></Node>
<StgValue><ssdm name="add_ln84_141"/></StgValue>
</operation>

<operation id="421" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:305  %select_ln67_32 = select i1 %and_ln91_1, i9 %add_ln84_141, i9 %select_ln91_34

]]></Node>
<StgValue><ssdm name="select_ln67_32"/></StgValue>
</operation>

<operation id="422" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1_begin:306  %add_ln84_142 = add i9 -240, %sub_ln84_3

]]></Node>
<StgValue><ssdm name="add_ln84_142"/></StgValue>
</operation>

<operation id="423" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:307  %select_ln67_33 = select i1 %and_ln91_1, i9 %add_ln84_142, i9 %select_ln91_35

]]></Node>
<StgValue><ssdm name="select_ln67_33"/></StgValue>
</operation>

<operation id="424" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:308  %select_ln67_34 = select i1 %and_ln91_1, i9 %add_ln84_111, i9 %select_ln91_36

]]></Node>
<StgValue><ssdm name="select_ln67_34"/></StgValue>
</operation>

<operation id="425" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1_begin:309  %add_ln84_143 = add i9 -240, %sub_ln84_4

]]></Node>
<StgValue><ssdm name="add_ln84_143"/></StgValue>
</operation>

<operation id="426" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:310  %select_ln67_35 = select i1 %and_ln91_1, i9 %add_ln84_143, i9 %select_ln91_37

]]></Node>
<StgValue><ssdm name="select_ln67_35"/></StgValue>
</operation>

<operation id="427" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1_begin:311  %add_ln84_144 = add i9 -44, %sub_ln84_3

]]></Node>
<StgValue><ssdm name="add_ln84_144"/></StgValue>
</operation>

<operation id="428" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:312  %select_ln67_36 = select i1 %and_ln91_1, i9 %add_ln84_144, i9 %select_ln91_38

]]></Node>
<StgValue><ssdm name="select_ln67_36"/></StgValue>
</operation>

<operation id="429" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:313  %select_ln67_37 = select i1 %and_ln91_1, i9 %add_ln84_113, i9 %select_ln91_39

]]></Node>
<StgValue><ssdm name="select_ln67_37"/></StgValue>
</operation>

<operation id="430" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1_begin:314  %add_ln84_145 = add i9 -44, %sub_ln84_4

]]></Node>
<StgValue><ssdm name="add_ln84_145"/></StgValue>
</operation>

<operation id="431" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:315  %select_ln67_38 = select i1 %and_ln91_1, i9 %add_ln84_145, i9 %select_ln91_40

]]></Node>
<StgValue><ssdm name="select_ln67_38"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1_begin:316  %add_ln84_146 = add i9 152, %sub_ln84_3

]]></Node>
<StgValue><ssdm name="add_ln84_146"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:317  %select_ln67_39 = select i1 %and_ln91_1, i9 %add_ln84_146, i9 %select_ln91_41

]]></Node>
<StgValue><ssdm name="select_ln67_39"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:318  %select_ln67_40 = select i1 %and_ln91_1, i9 %add_ln84_115, i9 %select_ln91_42

]]></Node>
<StgValue><ssdm name="select_ln67_40"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1_begin:319  %add_ln84_147 = add i9 152, %sub_ln84_4

]]></Node>
<StgValue><ssdm name="add_ln84_147"/></StgValue>
</operation>

<operation id="436" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_begin:320  %select_ln67_41 = select i1 %and_ln91_1, i9 %add_ln84_147, i9 %select_ln91_43

]]></Node>
<StgValue><ssdm name="select_ln67_41"/></StgValue>
</operation>

<operation id="437" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_begin:321  %add_ln84_148 = add i8 92, %trunc_ln84_4

]]></Node>
<StgValue><ssdm name="add_ln84_148"/></StgValue>
</operation>

<operation id="438" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1_begin:322  %select_ln67_42 = select i1 %and_ln91_1, i8 %add_ln84_148, i8 %select_ln91_44

]]></Node>
<StgValue><ssdm name="select_ln67_42"/></StgValue>
</operation>

<operation id="439" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1_begin:323  %select_ln67_43 = select i1 %and_ln91_1, i8 %add_ln84_117, i8 %select_ln91_45

]]></Node>
<StgValue><ssdm name="select_ln67_43"/></StgValue>
</operation>

<operation id="440" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_begin:324  %add_ln84_149 = add i8 92, %trunc_ln84_5

]]></Node>
<StgValue><ssdm name="add_ln84_149"/></StgValue>
</operation>

<operation id="441" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1_begin:325  %select_ln67_44 = select i1 %and_ln91_1, i8 %add_ln84_149, i8 %select_ln91_46

]]></Node>
<StgValue><ssdm name="select_ln67_44"/></StgValue>
</operation>

<operation id="442" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_1_begin:326  %select_ln67_45 = select i1 %and_ln91_1, i4 %add_ln80_2, i4 %select_ln91

]]></Node>
<StgValue><ssdm name="select_ln67_45"/></StgValue>
</operation>

<operation id="443" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_1_begin:336  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>

<operation id="444" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="10" op_0_bw="5">
<![CDATA[
hls_label_1_begin:341  %sext_ln81_2 = sext i5 %add_ln81 to i10

]]></Node>
<StgValue><ssdm name="sext_ln81_2"/></StgValue>
</operation>

<operation id="445" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1_begin:342  %icmp_ln83_1 = icmp ne i4 %select_ln67, 0

]]></Node>
<StgValue><ssdm name="icmp_ln83_1"/></StgValue>
</operation>

<operation id="446" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1_begin:343  %and_ln83 = and i1 %select_ln67_2, %icmp_ln83_1

]]></Node>
<StgValue><ssdm name="and_ln83"/></StgValue>
</operation>

<operation id="447" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:0  %add_ln84 = add i10 %sext_ln67_3, %sext_ln81_2

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="448" st_id="12" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:1  %urem_ln1116 = urem i10 %add_ln84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116"/></StgValue>
</operation>

<operation id="449" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:6  %add_ln1117 = add i33 %sext_ln203, %zext_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln1117"/></StgValue>
</operation>

<operation id="450" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:7  %sext_ln1117_28 = sext i33 %add_ln1117 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_28"/></StgValue>
</operation>

<operation id="451" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:8  %bias_V_addr_1 = getelementptr i8* %input_V, i64 %sext_ln1117_28

]]></Node>
<StgValue><ssdm name="bias_V_addr_1"/></StgValue>
</operation>

<operation id="452" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.0.0.1:1  %w = add i4 %select_ln67, 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="453" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0.2:1  %and_ln83_2 = and i1 %select_ln67_4, %icmp_ln83_1

]]></Node>
<StgValue><ssdm name="and_ln83_2"/></StgValue>
</operation>

<operation id="454" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:0  %sext_ln84_7 = sext i5 %add_ln81 to i8

]]></Node>
<StgValue><ssdm name="sext_ln84_7"/></StgValue>
</operation>

<operation id="455" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:1  %add_ln84_47 = add i8 %select_ln67_25, %sext_ln84_7

]]></Node>
<StgValue><ssdm name="add_ln84_47"/></StgValue>
</operation>

<operation id="456" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:2  %icmp_ln1116_63 = icmp ult i8 %add_ln84_47, -32

]]></Node>
<StgValue><ssdm name="icmp_ln1116_63"/></StgValue>
</operation>

<operation id="457" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:3  %add_ln1116_108 = add i8 %add_ln84_47, 32

]]></Node>
<StgValue><ssdm name="add_ln1116_108"/></StgValue>
</operation>

<operation id="458" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:4  %select_ln1116_63 = select i1 %icmp_ln1116_63, i8 %add_ln84_47, i8 %add_ln1116_108

]]></Node>
<StgValue><ssdm name="select_ln1116_63"/></StgValue>
</operation>

<operation id="459" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:5  %zext_ln1116_30 = zext i8 %select_ln1116_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_30"/></StgValue>
</operation>

<operation id="460" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:6  %temp_0_V_addr_14 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_30

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_14"/></StgValue>
</operation>

<operation id="461" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:7  %temp_0_V_load_12 = load i8* %temp_0_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_12"/></StgValue>
</operation>

<operation id="462" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:0  %zext_ln84_2 = zext i4 %select_ln67 to i8

]]></Node>
<StgValue><ssdm name="zext_ln84_2"/></StgValue>
</operation>

<operation id="463" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:1  %add_ln84_49 = add i8 %select_ln67_25, %zext_ln84_2

]]></Node>
<StgValue><ssdm name="add_ln84_49"/></StgValue>
</operation>

<operation id="464" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:2  %icmp_ln1116_64 = icmp ult i8 %add_ln84_49, -32

]]></Node>
<StgValue><ssdm name="icmp_ln1116_64"/></StgValue>
</operation>

<operation id="465" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:3  %add_ln1116_109 = add i8 %add_ln84_49, 32

]]></Node>
<StgValue><ssdm name="add_ln1116_109"/></StgValue>
</operation>

<operation id="466" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:4  %select_ln1116_64 = select i1 %icmp_ln1116_64, i8 %add_ln84_49, i8 %add_ln1116_109

]]></Node>
<StgValue><ssdm name="select_ln1116_64"/></StgValue>
</operation>

<operation id="467" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:5  %zext_ln1116_31 = zext i8 %select_ln1116_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_31"/></StgValue>
</operation>

<operation id="468" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:6  %temp_0_V_addr_15 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_31

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_15"/></StgValue>
</operation>

<operation id="469" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:7  %temp_0_V_load_13 = load i8* %temp_0_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_13"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="470" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="13" op_0_bw="5">
<![CDATA[
hls_label_1_begin:13  %zext_ln91_2 = zext i5 %select_ln91_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln91_2"/></StgValue>
</operation>

<operation id="471" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1_begin:14  %mul_ln91 = mul i13 196, %zext_ln91_2

]]></Node>
<StgValue><ssdm name="mul_ln91"/></StgValue>
</operation>

<operation id="472" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:17  %or_ln91 = or i11 %select_ln91_3, 1

]]></Node>
<StgValue><ssdm name="or_ln91"/></StgValue>
</operation>

<operation id="473" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:18  %zext_ln91_4 = zext i11 %or_ln91 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_4"/></StgValue>
</operation>

<operation id="474" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="11" op_0_bw="9">
<![CDATA[
hls_label_1_begin:245  %sext_ln67_2 = sext i9 %select_ln67_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln67_2"/></StgValue>
</operation>

<operation id="475" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="9" op_0_bw="4">
<![CDATA[
hls_label_1_begin:328  %zext_ln69_1 = zext i4 %select_ln67 to i9

]]></Node>
<StgValue><ssdm name="zext_ln69_1"/></StgValue>
</operation>

<operation id="476" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="11" op_0_bw="4">
<![CDATA[
hls_label_1_begin:329  %zext_ln69_2 = zext i4 %select_ln67 to i11

]]></Node>
<StgValue><ssdm name="zext_ln69_2"/></StgValue>
</operation>

<operation id="477" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_1_begin:336  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>

<operation id="478" st_id="13" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:1  %urem_ln1116 = urem i10 %add_ln84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116"/></StgValue>
</operation>

<operation id="479" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:9  %bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_2_req"/></StgValue>
</operation>

<operation id="480" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:0  %add_ln84_1 = add i11 %sext_ln67_2, %zext_ln69_2

]]></Node>
<StgValue><ssdm name="add_ln84_1"/></StgValue>
</operation>

<operation id="481" st_id="13" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:1  %urem_ln1116_1 = urem i11 %add_ln84_1, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_1"/></StgValue>
</operation>

<operation id="482" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:6  %add_ln1117_28 = add i33 %sext_ln203, %zext_ln91_4

]]></Node>
<StgValue><ssdm name="add_ln1117_28"/></StgValue>
</operation>

<operation id="483" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:7  %sext_ln1117_29 = sext i33 %add_ln1117_28 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_29"/></StgValue>
</operation>

<operation id="484" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:8  %bias_V_addr_2 = getelementptr i8* %input_V, i64 %sext_ln1117_29

]]></Node>
<StgValue><ssdm name="bias_V_addr_2"/></StgValue>
</operation>

<operation id="485" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.0.0.2:1  %icmp_ln83_2 = icmp ult i4 %w, -2

]]></Node>
<StgValue><ssdm name="icmp_ln83_2"/></StgValue>
</operation>

<operation id="486" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:7  %temp_0_V_load_12 = load i8* %temp_0_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_12"/></StgValue>
</operation>

<operation id="487" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:7  %temp_0_V_load_13 = load i8* %temp_0_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_13"/></StgValue>
</operation>

<operation id="488" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.0.2.2:1  %and_ln83_3 = and i1 %select_ln67_4, %icmp_ln83_2

]]></Node>
<StgValue><ssdm name="and_ln83_3"/></StgValue>
</operation>

<operation id="489" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:0  %zext_ln84_3 = zext i4 %w to i8

]]></Node>
<StgValue><ssdm name="zext_ln84_3"/></StgValue>
</operation>

<operation id="490" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:1  %add_ln84_51 = add i8 %select_ln67_25, %zext_ln84_3

]]></Node>
<StgValue><ssdm name="add_ln84_51"/></StgValue>
</operation>

<operation id="491" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:2  %icmp_ln1116_65 = icmp ult i8 %add_ln84_51, -32

]]></Node>
<StgValue><ssdm name="icmp_ln1116_65"/></StgValue>
</operation>

<operation id="492" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:3  %add_ln1116_110 = add i8 %add_ln84_51, 32

]]></Node>
<StgValue><ssdm name="add_ln1116_110"/></StgValue>
</operation>

<operation id="493" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:4  %select_ln1116_65 = select i1 %icmp_ln1116_65, i8 %add_ln84_51, i8 %add_ln1116_110

]]></Node>
<StgValue><ssdm name="select_ln1116_65"/></StgValue>
</operation>

<operation id="494" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:5  %zext_ln1116_32 = zext i8 %select_ln1116_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_32"/></StgValue>
</operation>

<operation id="495" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:6  %temp_0_V_addr_16 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_32

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_16"/></StgValue>
</operation>

<operation id="496" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:7  %temp_0_V_load_14 = load i8* %temp_0_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_14"/></StgValue>
</operation>

<operation id="497" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1_end:2  %add_ln91_2 = add i9 %zext_ln69_1, %select_ln67_1

]]></Node>
<StgValue><ssdm name="add_ln91_2"/></StgValue>
</operation>

<operation id="498" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="13" op_0_bw="9">
<![CDATA[
hls_label_1_end:3  %sext_ln91_3 = sext i9 %add_ln91_2 to i13

]]></Node>
<StgValue><ssdm name="sext_ln91_3"/></StgValue>
</operation>

<operation id="499" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1_end:4  %outIdx = add i13 %mul_ln91, %sext_ln91_3

]]></Node>
<StgValue><ssdm name="outIdx"/></StgValue>
</operation>

<operation id="500" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="32" op_0_bw="13">
<![CDATA[
hls_label_1_end:5  %sext_ln91_4 = sext i13 %outIdx to i32

]]></Node>
<StgValue><ssdm name="sext_ln91_4"/></StgValue>
</operation>

<operation id="501" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="34" op_0_bw="32">
<![CDATA[
hls_label_1_end:6  %zext_ln1494 = zext i32 %sext_ln91_4 to i34

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="502" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_1_end:10  %add_ln203_1 = add i34 %sext_ln91_2, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln203_1"/></StgValue>
</operation>

<operation id="503" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="34">
<![CDATA[
hls_label_1_end:11  %sext_ln203_1 = sext i34 %add_ln203_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203_1"/></StgValue>
</operation>

<operation id="504" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
hls_label_1_end:12  %bias_V_addr_73 = getelementptr i8* %input_V, i64 %sext_ln203_1

]]></Node>
<StgValue><ssdm name="bias_V_addr_73"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="505" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:19  %or_ln91_1 = or i11 %select_ln91_3, 2

]]></Node>
<StgValue><ssdm name="or_ln91_1"/></StgValue>
</operation>

<operation id="506" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:20  %zext_ln91_5 = zext i11 %or_ln91_1 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_5"/></StgValue>
</operation>

<operation id="507" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_1_begin:336  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>

<operation id="508" st_id="14" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:1  %urem_ln1116 = urem i10 %add_ln84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116"/></StgValue>
</operation>

<operation id="509" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:9  %bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_2_req"/></StgValue>
</operation>

<operation id="510" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="11" op_0_bw="4">
<![CDATA[
.preheader.0.0.1:4  %zext_ln81_2 = zext i4 %w to i11

]]></Node>
<StgValue><ssdm name="zext_ln81_2"/></StgValue>
</operation>

<operation id="511" st_id="14" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:1  %urem_ln1116_1 = urem i11 %add_ln84_1, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_1"/></StgValue>
</operation>

<operation id="512" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:9  %bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_3_req"/></StgValue>
</operation>

<operation id="513" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.0.0.2:2  %and_ln83_1 = and i1 %select_ln67_2, %icmp_ln83_2

]]></Node>
<StgValue><ssdm name="and_ln83_1"/></StgValue>
</operation>

<operation id="514" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:0  %add_ln84_2 = add i11 %sext_ln67_2, %zext_ln81_2

]]></Node>
<StgValue><ssdm name="add_ln84_2"/></StgValue>
</operation>

<operation id="515" st_id="14" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:1  %urem_ln1116_2 = urem i11 %add_ln84_2, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_2"/></StgValue>
</operation>

<operation id="516" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:6  %add_ln1117_29 = add i33 %sext_ln203, %zext_ln91_5

]]></Node>
<StgValue><ssdm name="add_ln1117_29"/></StgValue>
</operation>

<operation id="517" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:7  %sext_ln1117_30 = sext i33 %add_ln1117_29 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_30"/></StgValue>
</operation>

<operation id="518" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:8  %bias_V_addr_3 = getelementptr i8* %input_V, i64 %sext_ln1117_30

]]></Node>
<StgValue><ssdm name="bias_V_addr_3"/></StgValue>
</operation>

<operation id="519" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:7  %temp_0_V_load_14 = load i8* %temp_0_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_14"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="520" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:21  %or_ln91_2 = or i11 %select_ln91_3, 3

]]></Node>
<StgValue><ssdm name="or_ln91_2"/></StgValue>
</operation>

<operation id="521" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:22  %zext_ln91_6 = zext i11 %or_ln91_2 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_6"/></StgValue>
</operation>

<operation id="522" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="9">
<![CDATA[
hls_label_1_begin:235  %sext_ln67_1 = sext i9 %select_ln67_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln67_1"/></StgValue>
</operation>

<operation id="523" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_1_begin:336  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>

<operation id="524" st_id="15" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:1  %urem_ln1116 = urem i10 %add_ln84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116"/></StgValue>
</operation>

<operation id="525" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:9  %bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_2_req"/></StgValue>
</operation>

<operation id="526" st_id="15" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:1  %urem_ln1116_1 = urem i11 %add_ln84_1, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_1"/></StgValue>
</operation>

<operation id="527" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:9  %bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_3_req"/></StgValue>
</operation>

<operation id="528" st_id="15" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:1  %urem_ln1116_2 = urem i11 %add_ln84_2, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_2"/></StgValue>
</operation>

<operation id="529" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:9  %bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_4_req"/></StgValue>
</operation>

<operation id="530" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:0  %add_ln84_3 = add i10 %sext_ln67_1, %sext_ln81_2

]]></Node>
<StgValue><ssdm name="add_ln84_3"/></StgValue>
</operation>

<operation id="531" st_id="15" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:1  %urem_ln1116_3 = urem i10 %add_ln84_3, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_3"/></StgValue>
</operation>

<operation id="532" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:6  %add_ln1117_30 = add i33 %sext_ln203, %zext_ln91_6

]]></Node>
<StgValue><ssdm name="add_ln1117_30"/></StgValue>
</operation>

<operation id="533" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:7  %sext_ln1117_31 = sext i33 %add_ln1117_30 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_31"/></StgValue>
</operation>

<operation id="534" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:8  %bias_V_addr_4 = getelementptr i8* %input_V, i64 %sext_ln1117_31

]]></Node>
<StgValue><ssdm name="bias_V_addr_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="535" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1_begin:23  %zext_ln91_7 = zext i11 %or_ln91_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_7"/></StgValue>
</operation>

<operation id="536" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1_begin:24  %add_ln91 = add i12 1, %zext_ln91_7

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="537" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="33" op_0_bw="12">
<![CDATA[
hls_label_1_begin:25  %zext_ln91_8 = zext i12 %add_ln91 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_8"/></StgValue>
</operation>

<operation id="538" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1_begin:26  %add_ln91_1 = add i12 2, %zext_ln91_7

]]></Node>
<StgValue><ssdm name="add_ln91_1"/></StgValue>
</operation>

<operation id="539" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="33" op_0_bw="12">
<![CDATA[
hls_label_1_begin:27  %zext_ln91_9 = zext i12 %add_ln91_1 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_9"/></StgValue>
</operation>

<operation id="540" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="11" op_0_bw="9">
<![CDATA[
hls_label_1_begin:234  %sext_ln67 = sext i9 %select_ln67_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln67"/></StgValue>
</operation>

<operation id="541" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_1_begin:336  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>

<operation id="542" st_id="16" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:1  %urem_ln1116 = urem i10 %add_ln84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116"/></StgValue>
</operation>

<operation id="543" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:9  %bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_2_req"/></StgValue>
</operation>

<operation id="544" st_id="16" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:1  %urem_ln1116_1 = urem i11 %add_ln84_1, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_1"/></StgValue>
</operation>

<operation id="545" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:9  %bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_3_req"/></StgValue>
</operation>

<operation id="546" st_id="16" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:1  %urem_ln1116_2 = urem i11 %add_ln84_2, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_2"/></StgValue>
</operation>

<operation id="547" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:9  %bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_4_req"/></StgValue>
</operation>

<operation id="548" st_id="16" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:1  %urem_ln1116_3 = urem i10 %add_ln84_3, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_3"/></StgValue>
</operation>

<operation id="549" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:9  %bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_5_req"/></StgValue>
</operation>

<operation id="550" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:1  %add_ln84_4 = add i11 %sext_ln67, %zext_ln69_2

]]></Node>
<StgValue><ssdm name="add_ln84_4"/></StgValue>
</operation>

<operation id="551" st_id="16" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:2  %urem_ln1116_4 = urem i11 %add_ln84_4, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_4"/></StgValue>
</operation>

<operation id="552" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:7  %add_ln1117_31 = add i33 %sext_ln203, %zext_ln91_8

]]></Node>
<StgValue><ssdm name="add_ln1117_31"/></StgValue>
</operation>

<operation id="553" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:8  %sext_ln1117_32 = sext i33 %add_ln1117_31 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_32"/></StgValue>
</operation>

<operation id="554" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:9  %bias_V_addr_5 = getelementptr i8* %input_V, i64 %sext_ln1117_32

]]></Node>
<StgValue><ssdm name="bias_V_addr_5"/></StgValue>
</operation>

<operation id="555" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:6  %add_ln1117_32 = add i33 %sext_ln203, %zext_ln91_9

]]></Node>
<StgValue><ssdm name="add_ln1117_32"/></StgValue>
</operation>

<operation id="556" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:7  %sext_ln1117_33 = sext i33 %add_ln1117_32 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_33"/></StgValue>
</operation>

<operation id="557" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:8  %bias_V_addr_6 = getelementptr i8* %input_V, i64 %sext_ln1117_33

]]></Node>
<StgValue><ssdm name="bias_V_addr_6"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="558" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_1_begin:336  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>

<operation id="559" st_id="17" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:1  %urem_ln1116 = urem i10 %add_ln84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116"/></StgValue>
</operation>

<operation id="560" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:9  %bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_2_req"/></StgValue>
</operation>

<operation id="561" st_id="17" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:1  %urem_ln1116_1 = urem i11 %add_ln84_1, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_1"/></StgValue>
</operation>

<operation id="562" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:9  %bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_3_req"/></StgValue>
</operation>

<operation id="563" st_id="17" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:1  %urem_ln1116_2 = urem i11 %add_ln84_2, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_2"/></StgValue>
</operation>

<operation id="564" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:9  %bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_4_req"/></StgValue>
</operation>

<operation id="565" st_id="17" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:1  %urem_ln1116_3 = urem i10 %add_ln84_3, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_3"/></StgValue>
</operation>

<operation id="566" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:9  %bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_5_req"/></StgValue>
</operation>

<operation id="567" st_id="17" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:2  %urem_ln1116_4 = urem i11 %add_ln84_4, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_4"/></StgValue>
</operation>

<operation id="568" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:10  %bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_6_req"/></StgValue>
</operation>

<operation id="569" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:0  %add_ln84_5 = add i11 %sext_ln67, %zext_ln81_2

]]></Node>
<StgValue><ssdm name="add_ln84_5"/></StgValue>
</operation>

<operation id="570" st_id="17" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:1  %urem_ln1116_5 = urem i11 %add_ln84_5, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_5"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="571" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:28  %or_ln91_3 = or i11 %select_ln91_3, 6

]]></Node>
<StgValue><ssdm name="or_ln91_3"/></StgValue>
</operation>

<operation id="572" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:29  %zext_ln91_10 = zext i11 %or_ln91_3 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_10"/></StgValue>
</operation>

<operation id="573" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1_begin:32  %zext_ln91_12 = zext i11 %or_ln91_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_12"/></StgValue>
</operation>

<operation id="574" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1_begin:33  %add_ln91_3 = add i12 2, %zext_ln91_12

]]></Node>
<StgValue><ssdm name="add_ln91_3"/></StgValue>
</operation>

<operation id="575" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="33" op_0_bw="12">
<![CDATA[
hls_label_1_begin:34  %zext_ln91_13 = zext i12 %add_ln91_3 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_13"/></StgValue>
</operation>

<operation id="576" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_1_begin:336  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>

<operation id="577" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="9" op_0_bw="5">
<![CDATA[
hls_label_1_begin:340  %sext_ln81_1 = sext i5 %add_ln81 to i9

]]></Node>
<StgValue><ssdm name="sext_ln81_1"/></StgValue>
</operation>

<operation id="578" st_id="18" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:1  %urem_ln1116 = urem i10 %add_ln84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116"/></StgValue>
</operation>

<operation id="579" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:9  %bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_2_req"/></StgValue>
</operation>

<operation id="580" st_id="18" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:1  %urem_ln1116_1 = urem i11 %add_ln84_1, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_1"/></StgValue>
</operation>

<operation id="581" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:9  %bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_3_req"/></StgValue>
</operation>

<operation id="582" st_id="18" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:1  %urem_ln1116_2 = urem i11 %add_ln84_2, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_2"/></StgValue>
</operation>

<operation id="583" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:9  %bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_4_req"/></StgValue>
</operation>

<operation id="584" st_id="18" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:1  %urem_ln1116_3 = urem i10 %add_ln84_3, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_3"/></StgValue>
</operation>

<operation id="585" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:9  %bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_5_req"/></StgValue>
</operation>

<operation id="586" st_id="18" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:2  %urem_ln1116_4 = urem i11 %add_ln84_4, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_4"/></StgValue>
</operation>

<operation id="587" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:10  %bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_6_req"/></StgValue>
</operation>

<operation id="588" st_id="18" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:1  %urem_ln1116_5 = urem i11 %add_ln84_5, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_5"/></StgValue>
</operation>

<operation id="589" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:9  %bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_7_req"/></StgValue>
</operation>

<operation id="590" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:9  %add_ln1117_33 = add i33 %sext_ln203, %zext_ln91_10

]]></Node>
<StgValue><ssdm name="add_ln1117_33"/></StgValue>
</operation>

<operation id="591" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:10  %sext_ln1117_34 = sext i33 %add_ln1117_33 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_34"/></StgValue>
</operation>

<operation id="592" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:11  %bias_V_addr_7 = getelementptr i8* %input_V, i64 %sext_ln1117_34

]]></Node>
<StgValue><ssdm name="bias_V_addr_7"/></StgValue>
</operation>

<operation id="593" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:9  %add_ln1117_35 = add i33 %sext_ln203, %zext_ln91_13

]]></Node>
<StgValue><ssdm name="add_ln1117_35"/></StgValue>
</operation>

<operation id="594" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:10  %sext_ln1117_36 = sext i33 %add_ln1117_35 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_36"/></StgValue>
</operation>

<operation id="595" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:11  %bias_V_addr_9 = getelementptr i8* %input_V, i64 %sext_ln1117_36

]]></Node>
<StgValue><ssdm name="bias_V_addr_9"/></StgValue>
</operation>

<operation id="596" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:0  %add_ln84_10 = add i9 %sext_ln81_1, %select_ln67_5

]]></Node>
<StgValue><ssdm name="add_ln84_10"/></StgValue>
</operation>

<operation id="597" st_id="18" stage="13" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:1  %urem_ln1116_6 = urem i9 %add_ln84_10, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_6"/></StgValue>
</operation>

<operation id="598" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:5  %icmp_ln1116 = icmp ult i9 %add_ln84_10, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="599" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:30  %or_ln91_4 = or i11 %select_ln91_3, 7

]]></Node>
<StgValue><ssdm name="or_ln91_4"/></StgValue>
</operation>

<operation id="600" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:31  %zext_ln91_11 = zext i11 %or_ln91_4 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_11"/></StgValue>
</operation>

<operation id="601" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1">
<![CDATA[
hls_label_1_begin:337  %sum_V = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr)

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="602" st_id="19" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:1  %urem_ln1116 = urem i10 %add_ln84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116"/></StgValue>
</operation>

<operation id="603" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:9  %bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_2_req"/></StgValue>
</operation>

<operation id="604" st_id="19" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:1  %urem_ln1116_1 = urem i11 %add_ln84_1, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_1"/></StgValue>
</operation>

<operation id="605" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:9  %bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_3_req"/></StgValue>
</operation>

<operation id="606" st_id="19" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:1  %urem_ln1116_2 = urem i11 %add_ln84_2, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_2"/></StgValue>
</operation>

<operation id="607" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:9  %bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_4_req"/></StgValue>
</operation>

<operation id="608" st_id="19" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:1  %urem_ln1116_3 = urem i10 %add_ln84_3, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_3"/></StgValue>
</operation>

<operation id="609" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:9  %bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_5_req"/></StgValue>
</operation>

<operation id="610" st_id="19" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:2  %urem_ln1116_4 = urem i11 %add_ln84_4, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_4"/></StgValue>
</operation>

<operation id="611" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:10  %bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_6_req"/></StgValue>
</operation>

<operation id="612" st_id="19" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:1  %urem_ln1116_5 = urem i11 %add_ln84_5, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_5"/></StgValue>
</operation>

<operation id="613" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:9  %bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_7_req"/></StgValue>
</operation>

<operation id="614" st_id="19" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:12  %bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_8_req"/></StgValue>
</operation>

<operation id="615" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:9  %add_ln1117_34 = add i33 %sext_ln203, %zext_ln91_11

]]></Node>
<StgValue><ssdm name="add_ln1117_34"/></StgValue>
</operation>

<operation id="616" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:10  %sext_ln1117_35 = sext i33 %add_ln1117_34 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_35"/></StgValue>
</operation>

<operation id="617" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:11  %bias_V_addr_8 = getelementptr i8* %input_V, i64 %sext_ln1117_35

]]></Node>
<StgValue><ssdm name="bias_V_addr_8"/></StgValue>
</operation>

<operation id="618" st_id="19" stage="12" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:1  %urem_ln1116_6 = urem i9 %add_ln84_10, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_6"/></StgValue>
</operation>

<operation id="619" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:0  %add_ln84_12 = add i9 %zext_ln69_1, %select_ln67_5

]]></Node>
<StgValue><ssdm name="add_ln84_12"/></StgValue>
</operation>

<operation id="620" st_id="19" stage="13" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:1  %urem_ln1116_7 = urem i9 %add_ln84_12, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_7"/></StgValue>
</operation>

<operation id="621" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:5  %icmp_ln1116_1 = icmp ult i9 %add_ln84_12, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="622" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_1_begin:344  br i1 %and_ln83, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0, label %.preheader.0.0.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="623" st_id="20" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:1  %urem_ln1116 = urem i10 %add_ln84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116"/></StgValue>
</operation>

<operation id="624" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:10  %bias_V_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_1)

]]></Node>
<StgValue><ssdm name="bias_V_addr_1_read"/></StgValue>
</operation>

<operation id="625" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="9" op_0_bw="4">
<![CDATA[
.preheader.0.0.1:3  %zext_ln81_1 = zext i4 %w to i9

]]></Node>
<StgValue><ssdm name="zext_ln81_1"/></StgValue>
</operation>

<operation id="626" st_id="20" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:1  %urem_ln1116_1 = urem i11 %add_ln84_1, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_1"/></StgValue>
</operation>

<operation id="627" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:9  %bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_3_req"/></StgValue>
</operation>

<operation id="628" st_id="20" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:1  %urem_ln1116_2 = urem i11 %add_ln84_2, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_2"/></StgValue>
</operation>

<operation id="629" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:9  %bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_4_req"/></StgValue>
</operation>

<operation id="630" st_id="20" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:1  %urem_ln1116_3 = urem i10 %add_ln84_3, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_3"/></StgValue>
</operation>

<operation id="631" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:9  %bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_5_req"/></StgValue>
</operation>

<operation id="632" st_id="20" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:2  %urem_ln1116_4 = urem i11 %add_ln84_4, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_4"/></StgValue>
</operation>

<operation id="633" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:10  %bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_6_req"/></StgValue>
</operation>

<operation id="634" st_id="20" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:1  %urem_ln1116_5 = urem i11 %add_ln84_5, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_5"/></StgValue>
</operation>

<operation id="635" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:9  %bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_7_req"/></StgValue>
</operation>

<operation id="636" st_id="20" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:12  %bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_8_req"/></StgValue>
</operation>

<operation id="637" st_id="20" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:12  %bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_9_req"/></StgValue>
</operation>

<operation id="638" st_id="20" stage="11" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:1  %urem_ln1116_6 = urem i9 %add_ln84_10, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_6"/></StgValue>
</operation>

<operation id="639" st_id="20" stage="12" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:1  %urem_ln1116_7 = urem i9 %add_ln84_12, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_7"/></StgValue>
</operation>

<operation id="640" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:0  %add_ln84_14 = add i9 %zext_ln81_1, %select_ln67_5

]]></Node>
<StgValue><ssdm name="add_ln84_14"/></StgValue>
</operation>

<operation id="641" st_id="20" stage="13" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:1  %urem_ln1116_8 = urem i9 %add_ln84_14, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_8"/></StgValue>
</operation>

<operation id="642" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:5  %icmp_ln1116_2 = icmp ult i9 %add_ln84_14, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="643" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:35  %add_ln91_4 = add i11 9, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_4"/></StgValue>
</operation>

<operation id="644" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:36  %zext_ln91_14 = zext i11 %add_ln91_4 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_14"/></StgValue>
</operation>

<operation id="645" st_id="21" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:1  %urem_ln1116 = urem i10 %add_ln84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116"/></StgValue>
</operation>

<operation id="646" st_id="21" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:1  %urem_ln1116_1 = urem i11 %add_ln84_1, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_1"/></StgValue>
</operation>

<operation id="647" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:10  %bias_V_addr_2_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_2)

]]></Node>
<StgValue><ssdm name="bias_V_addr_2_read"/></StgValue>
</operation>

<operation id="648" st_id="21" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:1  %urem_ln1116_2 = urem i11 %add_ln84_2, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_2"/></StgValue>
</operation>

<operation id="649" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:9  %bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_4_req"/></StgValue>
</operation>

<operation id="650" st_id="21" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:1  %urem_ln1116_3 = urem i10 %add_ln84_3, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_3"/></StgValue>
</operation>

<operation id="651" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:9  %bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_5_req"/></StgValue>
</operation>

<operation id="652" st_id="21" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:2  %urem_ln1116_4 = urem i11 %add_ln84_4, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_4"/></StgValue>
</operation>

<operation id="653" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:10  %bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_6_req"/></StgValue>
</operation>

<operation id="654" st_id="21" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:1  %urem_ln1116_5 = urem i11 %add_ln84_5, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_5"/></StgValue>
</operation>

<operation id="655" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:9  %bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_7_req"/></StgValue>
</operation>

<operation id="656" st_id="21" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:12  %bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_8_req"/></StgValue>
</operation>

<operation id="657" st_id="21" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:12  %bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_9_req"/></StgValue>
</operation>

<operation id="658" st_id="21" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:12  %bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_10_req"/></StgValue>
</operation>

<operation id="659" st_id="21" stage="10" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:1  %urem_ln1116_6 = urem i9 %add_ln84_10, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_6"/></StgValue>
</operation>

<operation id="660" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:10  %add_ln1117_36 = add i33 %sext_ln203, %zext_ln91_14

]]></Node>
<StgValue><ssdm name="add_ln1117_36"/></StgValue>
</operation>

<operation id="661" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:11  %sext_ln1117_37 = sext i33 %add_ln1117_36 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_37"/></StgValue>
</operation>

<operation id="662" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:12  %bias_V_addr_10 = getelementptr i8* %input_V, i64 %sext_ln1117_37

]]></Node>
<StgValue><ssdm name="bias_V_addr_10"/></StgValue>
</operation>

<operation id="663" st_id="21" stage="11" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:1  %urem_ln1116_7 = urem i9 %add_ln84_12, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_7"/></StgValue>
</operation>

<operation id="664" st_id="21" stage="12" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:1  %urem_ln1116_8 = urem i9 %add_ln84_14, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_8"/></StgValue>
</operation>

<operation id="665" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:0  %add_ln84_16 = add i9 %sext_ln81_1, %select_ln67_6

]]></Node>
<StgValue><ssdm name="add_ln84_16"/></StgValue>
</operation>

<operation id="666" st_id="21" stage="13" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:1  %urem_ln1116_9 = urem i9 %add_ln84_16, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_9"/></StgValue>
</operation>

<operation id="667" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:5  %icmp_ln1116_3 = icmp ult i9 %add_ln84_16, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="668" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:37  %add_ln91_5 = add i11 10, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_5"/></StgValue>
</operation>

<operation id="669" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:38  %zext_ln91_15 = zext i11 %add_ln91_5 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_15"/></StgValue>
</operation>

<operation id="670" st_id="22" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:1  %urem_ln1116 = urem i10 %add_ln84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116"/></StgValue>
</operation>

<operation id="671" st_id="22" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:1  %urem_ln1116_1 = urem i11 %add_ln84_1, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_1"/></StgValue>
</operation>

<operation id="672" st_id="22" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:1  %urem_ln1116_2 = urem i11 %add_ln84_2, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_2"/></StgValue>
</operation>

<operation id="673" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:10  %bias_V_addr_3_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_3)

]]></Node>
<StgValue><ssdm name="bias_V_addr_3_read"/></StgValue>
</operation>

<operation id="674" st_id="22" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:1  %urem_ln1116_3 = urem i10 %add_ln84_3, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_3"/></StgValue>
</operation>

<operation id="675" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:9  %bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_5_req"/></StgValue>
</operation>

<operation id="676" st_id="22" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:2  %urem_ln1116_4 = urem i11 %add_ln84_4, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_4"/></StgValue>
</operation>

<operation id="677" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:10  %bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_6_req"/></StgValue>
</operation>

<operation id="678" st_id="22" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:1  %urem_ln1116_5 = urem i11 %add_ln84_5, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_5"/></StgValue>
</operation>

<operation id="679" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:9  %bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_7_req"/></StgValue>
</operation>

<operation id="680" st_id="22" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:12  %bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_8_req"/></StgValue>
</operation>

<operation id="681" st_id="22" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:12  %bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_9_req"/></StgValue>
</operation>

<operation id="682" st_id="22" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:12  %bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_10_req"/></StgValue>
</operation>

<operation id="683" st_id="22" stage="9" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:1  %urem_ln1116_6 = urem i9 %add_ln84_10, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_6"/></StgValue>
</operation>

<operation id="684" st_id="22" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:13  %bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_11_req"/></StgValue>
</operation>

<operation id="685" st_id="22" stage="10" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:1  %urem_ln1116_7 = urem i9 %add_ln84_12, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_7"/></StgValue>
</operation>

<operation id="686" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:10  %add_ln1117_37 = add i33 %sext_ln203, %zext_ln91_15

]]></Node>
<StgValue><ssdm name="add_ln1117_37"/></StgValue>
</operation>

<operation id="687" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:11  %sext_ln1117_38 = sext i33 %add_ln1117_37 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_38"/></StgValue>
</operation>

<operation id="688" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:12  %bias_V_addr_11 = getelementptr i8* %input_V, i64 %sext_ln1117_38

]]></Node>
<StgValue><ssdm name="bias_V_addr_11"/></StgValue>
</operation>

<operation id="689" st_id="22" stage="11" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:1  %urem_ln1116_8 = urem i9 %add_ln84_14, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_8"/></StgValue>
</operation>

<operation id="690" st_id="22" stage="12" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:1  %urem_ln1116_9 = urem i9 %add_ln84_16, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_9"/></StgValue>
</operation>

<operation id="691" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:1  %add_ln84_18 = add i9 %zext_ln69_1, %select_ln67_6

]]></Node>
<StgValue><ssdm name="add_ln84_18"/></StgValue>
</operation>

<operation id="692" st_id="22" stage="13" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:2  %urem_ln1116_10 = urem i9 %add_ln84_18, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_10"/></StgValue>
</operation>

<operation id="693" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:6  %icmp_ln1116_4 = icmp ult i9 %add_ln84_18, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="694" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:39  %add_ln91_6 = add i11 11, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_6"/></StgValue>
</operation>

<operation id="695" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:40  %zext_ln91_16 = zext i11 %add_ln91_6 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_16"/></StgValue>
</operation>

<operation id="696" st_id="23" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:1  %urem_ln1116 = urem i10 %add_ln84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116"/></StgValue>
</operation>

<operation id="697" st_id="23" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:1  %urem_ln1116_1 = urem i11 %add_ln84_1, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_1"/></StgValue>
</operation>

<operation id="698" st_id="23" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:1  %urem_ln1116_2 = urem i11 %add_ln84_2, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_2"/></StgValue>
</operation>

<operation id="699" st_id="23" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:1  %urem_ln1116_3 = urem i10 %add_ln84_3, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_3"/></StgValue>
</operation>

<operation id="700" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:10  %bias_V_addr_4_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_4)

]]></Node>
<StgValue><ssdm name="bias_V_addr_4_read"/></StgValue>
</operation>

<operation id="701" st_id="23" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:2  %urem_ln1116_4 = urem i11 %add_ln84_4, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_4"/></StgValue>
</operation>

<operation id="702" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:10  %bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_6_req"/></StgValue>
</operation>

<operation id="703" st_id="23" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:1  %urem_ln1116_5 = urem i11 %add_ln84_5, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_5"/></StgValue>
</operation>

<operation id="704" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:9  %bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_7_req"/></StgValue>
</operation>

<operation id="705" st_id="23" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:12  %bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_8_req"/></StgValue>
</operation>

<operation id="706" st_id="23" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:12  %bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_9_req"/></StgValue>
</operation>

<operation id="707" st_id="23" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:12  %bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_10_req"/></StgValue>
</operation>

<operation id="708" st_id="23" stage="8" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:1  %urem_ln1116_6 = urem i9 %add_ln84_10, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_6"/></StgValue>
</operation>

<operation id="709" st_id="23" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:13  %bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_11_req"/></StgValue>
</operation>

<operation id="710" st_id="23" stage="9" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:1  %urem_ln1116_7 = urem i9 %add_ln84_12, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_7"/></StgValue>
</operation>

<operation id="711" st_id="23" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:13  %bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_12_req"/></StgValue>
</operation>

<operation id="712" st_id="23" stage="10" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:1  %urem_ln1116_8 = urem i9 %add_ln84_14, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_8"/></StgValue>
</operation>

<operation id="713" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:10  %add_ln1117_38 = add i33 %sext_ln203, %zext_ln91_16

]]></Node>
<StgValue><ssdm name="add_ln1117_38"/></StgValue>
</operation>

<operation id="714" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:11  %sext_ln1117_39 = sext i33 %add_ln1117_38 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_39"/></StgValue>
</operation>

<operation id="715" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:12  %bias_V_addr_12 = getelementptr i8* %input_V, i64 %sext_ln1117_39

]]></Node>
<StgValue><ssdm name="bias_V_addr_12"/></StgValue>
</operation>

<operation id="716" st_id="23" stage="11" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:1  %urem_ln1116_9 = urem i9 %add_ln84_16, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_9"/></StgValue>
</operation>

<operation id="717" st_id="23" stage="12" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:2  %urem_ln1116_10 = urem i9 %add_ln84_18, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_10"/></StgValue>
</operation>

<operation id="718" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:0  %add_ln84_19 = add i9 %zext_ln81_1, %select_ln67_6

]]></Node>
<StgValue><ssdm name="add_ln84_19"/></StgValue>
</operation>

<operation id="719" st_id="23" stage="13" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:1  %urem_ln1116_11 = urem i9 %add_ln84_19, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_11"/></StgValue>
</operation>

<operation id="720" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:5  %icmp_ln1116_5 = icmp ult i9 %add_ln84_19, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="721" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:41  %add_ln91_7 = add i11 12, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_7"/></StgValue>
</operation>

<operation id="722" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:42  %zext_ln91_17 = zext i11 %add_ln91_7 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_17"/></StgValue>
</operation>

<operation id="723" st_id="24" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:1  %urem_ln1116 = urem i10 %add_ln84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116"/></StgValue>
</operation>

<operation id="724" st_id="24" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:1  %urem_ln1116_1 = urem i11 %add_ln84_1, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_1"/></StgValue>
</operation>

<operation id="725" st_id="24" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:1  %urem_ln1116_2 = urem i11 %add_ln84_2, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_2"/></StgValue>
</operation>

<operation id="726" st_id="24" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:1  %urem_ln1116_3 = urem i10 %add_ln84_3, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_3"/></StgValue>
</operation>

<operation id="727" st_id="24" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:2  %urem_ln1116_4 = urem i11 %add_ln84_4, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_4"/></StgValue>
</operation>

<operation id="728" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:11  %bias_V_addr_5_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_5)

]]></Node>
<StgValue><ssdm name="bias_V_addr_5_read"/></StgValue>
</operation>

<operation id="729" st_id="24" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:1  %urem_ln1116_5 = urem i11 %add_ln84_5, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_5"/></StgValue>
</operation>

<operation id="730" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:9  %bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_7_req"/></StgValue>
</operation>

<operation id="731" st_id="24" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:12  %bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_8_req"/></StgValue>
</operation>

<operation id="732" st_id="24" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:12  %bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_9_req"/></StgValue>
</operation>

<operation id="733" st_id="24" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:12  %bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_10_req"/></StgValue>
</operation>

<operation id="734" st_id="24" stage="7" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:1  %urem_ln1116_6 = urem i9 %add_ln84_10, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_6"/></StgValue>
</operation>

<operation id="735" st_id="24" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:13  %bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_11_req"/></StgValue>
</operation>

<operation id="736" st_id="24" stage="8" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:1  %urem_ln1116_7 = urem i9 %add_ln84_12, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_7"/></StgValue>
</operation>

<operation id="737" st_id="24" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:13  %bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_12_req"/></StgValue>
</operation>

<operation id="738" st_id="24" stage="9" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:1  %urem_ln1116_8 = urem i9 %add_ln84_14, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_8"/></StgValue>
</operation>

<operation id="739" st_id="24" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:13  %bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_13_req"/></StgValue>
</operation>

<operation id="740" st_id="24" stage="10" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:1  %urem_ln1116_9 = urem i9 %add_ln84_16, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_9"/></StgValue>
</operation>

<operation id="741" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:10  %add_ln1117_39 = add i33 %sext_ln203, %zext_ln91_17

]]></Node>
<StgValue><ssdm name="add_ln1117_39"/></StgValue>
</operation>

<operation id="742" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:11  %sext_ln1117_40 = sext i33 %add_ln1117_39 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_40"/></StgValue>
</operation>

<operation id="743" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:12  %bias_V_addr_13 = getelementptr i8* %input_V, i64 %sext_ln1117_40

]]></Node>
<StgValue><ssdm name="bias_V_addr_13"/></StgValue>
</operation>

<operation id="744" st_id="24" stage="11" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:2  %urem_ln1116_10 = urem i9 %add_ln84_18, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_10"/></StgValue>
</operation>

<operation id="745" st_id="24" stage="12" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:1  %urem_ln1116_11 = urem i9 %add_ln84_19, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_11"/></StgValue>
</operation>

<operation id="746" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:0  %add_ln84_21 = add i9 %sext_ln81_1, %select_ln67_7

]]></Node>
<StgValue><ssdm name="add_ln84_21"/></StgValue>
</operation>

<operation id="747" st_id="24" stage="13" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:1  %urem_ln1116_12 = urem i9 %add_ln84_21, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_12"/></StgValue>
</operation>

<operation id="748" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:5  %icmp_ln1116_6 = icmp ult i9 %add_ln84_21, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_6"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="749" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:43  %add_ln91_8 = add i11 13, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_8"/></StgValue>
</operation>

<operation id="750" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:44  %zext_ln91_18 = zext i11 %add_ln91_8 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_18"/></StgValue>
</operation>

<operation id="751" st_id="25" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:1  %urem_ln1116 = urem i10 %add_ln84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116"/></StgValue>
</operation>

<operation id="752" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:2  %zext_ln1116 = zext i10 %urem_ln1116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="753" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:3  %temp_0_V_addr_8 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_8"/></StgValue>
</operation>

<operation id="754" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:4  %temp_0_V_load = load i8* %temp_0_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load"/></StgValue>
</operation>

<operation id="755" st_id="25" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:1  %urem_ln1116_1 = urem i11 %add_ln84_1, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_1"/></StgValue>
</operation>

<operation id="756" st_id="25" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:1  %urem_ln1116_2 = urem i11 %add_ln84_2, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_2"/></StgValue>
</operation>

<operation id="757" st_id="25" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:1  %urem_ln1116_3 = urem i10 %add_ln84_3, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_3"/></StgValue>
</operation>

<operation id="758" st_id="25" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:2  %urem_ln1116_4 = urem i11 %add_ln84_4, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_4"/></StgValue>
</operation>

<operation id="759" st_id="25" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:1  %urem_ln1116_5 = urem i11 %add_ln84_5, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_5"/></StgValue>
</operation>

<operation id="760" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:10  %bias_V_addr_6_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_6)

]]></Node>
<StgValue><ssdm name="bias_V_addr_6_read"/></StgValue>
</operation>

<operation id="761" st_id="25" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:12  %bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_8_req"/></StgValue>
</operation>

<operation id="762" st_id="25" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:12  %bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_9_req"/></StgValue>
</operation>

<operation id="763" st_id="25" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:12  %bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_10_req"/></StgValue>
</operation>

<operation id="764" st_id="25" stage="6" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:1  %urem_ln1116_6 = urem i9 %add_ln84_10, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_6"/></StgValue>
</operation>

<operation id="765" st_id="25" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:13  %bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_11_req"/></StgValue>
</operation>

<operation id="766" st_id="25" stage="7" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:1  %urem_ln1116_7 = urem i9 %add_ln84_12, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_7"/></StgValue>
</operation>

<operation id="767" st_id="25" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:13  %bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_12_req"/></StgValue>
</operation>

<operation id="768" st_id="25" stage="8" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:1  %urem_ln1116_8 = urem i9 %add_ln84_14, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_8"/></StgValue>
</operation>

<operation id="769" st_id="25" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:13  %bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_13_req"/></StgValue>
</operation>

<operation id="770" st_id="25" stage="9" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:1  %urem_ln1116_9 = urem i9 %add_ln84_16, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_9"/></StgValue>
</operation>

<operation id="771" st_id="25" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:13  %bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_14_req"/></StgValue>
</operation>

<operation id="772" st_id="25" stage="10" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:2  %urem_ln1116_10 = urem i9 %add_ln84_18, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_10"/></StgValue>
</operation>

<operation id="773" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:11  %add_ln1117_40 = add i33 %sext_ln203, %zext_ln91_18

]]></Node>
<StgValue><ssdm name="add_ln1117_40"/></StgValue>
</operation>

<operation id="774" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:12  %sext_ln1117_41 = sext i33 %add_ln1117_40 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_41"/></StgValue>
</operation>

<operation id="775" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:13  %bias_V_addr_14 = getelementptr i8* %input_V, i64 %sext_ln1117_41

]]></Node>
<StgValue><ssdm name="bias_V_addr_14"/></StgValue>
</operation>

<operation id="776" st_id="25" stage="11" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:1  %urem_ln1116_11 = urem i9 %add_ln84_19, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_11"/></StgValue>
</operation>

<operation id="777" st_id="25" stage="12" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:1  %urem_ln1116_12 = urem i9 %add_ln84_21, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_12"/></StgValue>
</operation>

<operation id="778" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:0  %add_ln84_23 = add i9 %zext_ln69_1, %select_ln67_7

]]></Node>
<StgValue><ssdm name="add_ln84_23"/></StgValue>
</operation>

<operation id="779" st_id="25" stage="13" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:1  %urem_ln1116_13 = urem i9 %add_ln84_23, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_13"/></StgValue>
</operation>

<operation id="780" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:5  %icmp_ln1116_7 = icmp ult i9 %add_ln84_23, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_7"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="781" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:45  %add_ln91_9 = add i11 14, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_9"/></StgValue>
</operation>

<operation id="782" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:46  %zext_ln91_19 = zext i11 %add_ln91_9 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_19"/></StgValue>
</operation>

<operation id="783" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:4  %temp_0_V_load = load i8* %temp_0_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load"/></StgValue>
</operation>

<operation id="784" st_id="26" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:1  %urem_ln1116_1 = urem i11 %add_ln84_1, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_1"/></StgValue>
</operation>

<operation id="785" st_id="26" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:1  %urem_ln1116_2 = urem i11 %add_ln84_2, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_2"/></StgValue>
</operation>

<operation id="786" st_id="26" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:1  %urem_ln1116_3 = urem i10 %add_ln84_3, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_3"/></StgValue>
</operation>

<operation id="787" st_id="26" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:2  %urem_ln1116_4 = urem i11 %add_ln84_4, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_4"/></StgValue>
</operation>

<operation id="788" st_id="26" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:1  %urem_ln1116_5 = urem i11 %add_ln84_5, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_5"/></StgValue>
</operation>

<operation id="789" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:13  %bias_V_addr_7_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_7)

]]></Node>
<StgValue><ssdm name="bias_V_addr_7_read"/></StgValue>
</operation>

<operation id="790" st_id="26" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:12  %bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_9_req"/></StgValue>
</operation>

<operation id="791" st_id="26" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:12  %bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_10_req"/></StgValue>
</operation>

<operation id="792" st_id="26" stage="5" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:1  %urem_ln1116_6 = urem i9 %add_ln84_10, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_6"/></StgValue>
</operation>

<operation id="793" st_id="26" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:13  %bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_11_req"/></StgValue>
</operation>

<operation id="794" st_id="26" stage="6" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:1  %urem_ln1116_7 = urem i9 %add_ln84_12, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_7"/></StgValue>
</operation>

<operation id="795" st_id="26" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:13  %bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_12_req"/></StgValue>
</operation>

<operation id="796" st_id="26" stage="7" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:1  %urem_ln1116_8 = urem i9 %add_ln84_14, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_8"/></StgValue>
</operation>

<operation id="797" st_id="26" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:13  %bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_13_req"/></StgValue>
</operation>

<operation id="798" st_id="26" stage="8" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:1  %urem_ln1116_9 = urem i9 %add_ln84_16, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_9"/></StgValue>
</operation>

<operation id="799" st_id="26" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:13  %bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_14_req"/></StgValue>
</operation>

<operation id="800" st_id="26" stage="9" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:2  %urem_ln1116_10 = urem i9 %add_ln84_18, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_10"/></StgValue>
</operation>

<operation id="801" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:14  %bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_15_req"/></StgValue>
</operation>

<operation id="802" st_id="26" stage="10" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:1  %urem_ln1116_11 = urem i9 %add_ln84_19, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_11"/></StgValue>
</operation>

<operation id="803" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:10  %add_ln1117_41 = add i33 %sext_ln203, %zext_ln91_19

]]></Node>
<StgValue><ssdm name="add_ln1117_41"/></StgValue>
</operation>

<operation id="804" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:11  %sext_ln1117_42 = sext i33 %add_ln1117_41 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_42"/></StgValue>
</operation>

<operation id="805" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:12  %bias_V_addr_15 = getelementptr i8* %input_V, i64 %sext_ln1117_42

]]></Node>
<StgValue><ssdm name="bias_V_addr_15"/></StgValue>
</operation>

<operation id="806" st_id="26" stage="11" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:1  %urem_ln1116_12 = urem i9 %add_ln84_21, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_12"/></StgValue>
</operation>

<operation id="807" st_id="26" stage="12" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:1  %urem_ln1116_13 = urem i9 %add_ln84_23, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_13"/></StgValue>
</operation>

<operation id="808" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:0  %add_ln84_27 = add i10 %sext_ln81_2, %select_ln67_8

]]></Node>
<StgValue><ssdm name="add_ln84_27"/></StgValue>
</operation>

<operation id="809" st_id="26" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:1  %urem_ln1116_15 = urem i10 %add_ln84_27, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_15"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="810" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:47  %add_ln91_10 = add i11 15, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_10"/></StgValue>
</operation>

<operation id="811" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:48  %zext_ln91_20 = zext i11 %add_ln91_10 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_20"/></StgValue>
</operation>

<operation id="812" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:5  %sext_ln1192 = sext i8 %temp_0_V_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="813" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:11  %sext_ln1192_56 = sext i8 %bias_V_addr_1_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_56"/></StgValue>
</operation>

<operation id="814" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:12  %mul_ln1192 = mul i11 %sext_ln1192_56, %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="815" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:13  %shl_ln3 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_V, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="816" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:14  %add_ln1192 = add i11 %mul_ln1192, %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="817" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:15  %trunc_ln3 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="818" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0:16  br label %.preheader.0.0.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="819" st_id="27" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:1  %urem_ln1116_1 = urem i11 %add_ln84_1, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_1"/></StgValue>
</operation>

<operation id="820" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:2  %zext_ln1116_25 = zext i11 %urem_ln1116_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_25"/></StgValue>
</operation>

<operation id="821" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:3  %temp_0_V_addr_9 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_25

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_9"/></StgValue>
</operation>

<operation id="822" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:4  %temp_0_V_load_7 = load i8* %temp_0_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_7"/></StgValue>
</operation>

<operation id="823" st_id="27" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:1  %urem_ln1116_2 = urem i11 %add_ln84_2, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_2"/></StgValue>
</operation>

<operation id="824" st_id="27" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:1  %urem_ln1116_3 = urem i10 %add_ln84_3, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_3"/></StgValue>
</operation>

<operation id="825" st_id="27" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:2  %urem_ln1116_4 = urem i11 %add_ln84_4, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_4"/></StgValue>
</operation>

<operation id="826" st_id="27" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:1  %urem_ln1116_5 = urem i11 %add_ln84_5, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_5"/></StgValue>
</operation>

<operation id="827" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:13  %bias_V_addr_8_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_8)

]]></Node>
<StgValue><ssdm name="bias_V_addr_8_read"/></StgValue>
</operation>

<operation id="828" st_id="27" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:12  %bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_10_req"/></StgValue>
</operation>

<operation id="829" st_id="27" stage="4" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:1  %urem_ln1116_6 = urem i9 %add_ln84_10, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_6"/></StgValue>
</operation>

<operation id="830" st_id="27" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:13  %bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_11_req"/></StgValue>
</operation>

<operation id="831" st_id="27" stage="5" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:1  %urem_ln1116_7 = urem i9 %add_ln84_12, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_7"/></StgValue>
</operation>

<operation id="832" st_id="27" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:13  %bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_12_req"/></StgValue>
</operation>

<operation id="833" st_id="27" stage="6" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:1  %urem_ln1116_8 = urem i9 %add_ln84_14, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_8"/></StgValue>
</operation>

<operation id="834" st_id="27" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:13  %bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_13_req"/></StgValue>
</operation>

<operation id="835" st_id="27" stage="7" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:1  %urem_ln1116_9 = urem i9 %add_ln84_16, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_9"/></StgValue>
</operation>

<operation id="836" st_id="27" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:13  %bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_14_req"/></StgValue>
</operation>

<operation id="837" st_id="27" stage="8" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:2  %urem_ln1116_10 = urem i9 %add_ln84_18, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_10"/></StgValue>
</operation>

<operation id="838" st_id="27" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:14  %bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_15_req"/></StgValue>
</operation>

<operation id="839" st_id="27" stage="9" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:1  %urem_ln1116_11 = urem i9 %add_ln84_19, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_11"/></StgValue>
</operation>

<operation id="840" st_id="27" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:13  %bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_16_req"/></StgValue>
</operation>

<operation id="841" st_id="27" stage="10" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:1  %urem_ln1116_12 = urem i9 %add_ln84_21, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_12"/></StgValue>
</operation>

<operation id="842" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:10  %add_ln1117_42 = add i33 %sext_ln203, %zext_ln91_20

]]></Node>
<StgValue><ssdm name="add_ln1117_42"/></StgValue>
</operation>

<operation id="843" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:11  %sext_ln1117_43 = sext i33 %add_ln1117_42 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_43"/></StgValue>
</operation>

<operation id="844" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:12  %bias_V_addr_16 = getelementptr i8* %input_V, i64 %sext_ln1117_43

]]></Node>
<StgValue><ssdm name="bias_V_addr_16"/></StgValue>
</operation>

<operation id="845" st_id="27" stage="11" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:1  %urem_ln1116_13 = urem i9 %add_ln84_23, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_13"/></StgValue>
</operation>

<operation id="846" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:0  %add_ln84_25 = add i9 %zext_ln81_1, %select_ln67_7

]]></Node>
<StgValue><ssdm name="add_ln84_25"/></StgValue>
</operation>

<operation id="847" st_id="27" stage="13" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:1  %urem_ln1116_14 = urem i9 %add_ln84_25, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_14"/></StgValue>
</operation>

<operation id="848" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:5  %icmp_ln1116_8 = icmp ult i9 %add_ln84_25, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_8"/></StgValue>
</operation>

<operation id="849" st_id="27" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:1  %urem_ln1116_15 = urem i10 %add_ln84_27, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_15"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="850" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:49  %add_ln91_11 = add i11 16, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_11"/></StgValue>
</operation>

<operation id="851" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:50  %zext_ln91_21 = zext i11 %add_ln91_11 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_21"/></StgValue>
</operation>

<operation id="852" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="10" op_0_bw="4">
<![CDATA[
hls_label_1_begin:327  %zext_ln69 = zext i4 %select_ln67 to i10

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="853" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.0.0.1:0  %sum_4_0_0_0 = phi i8 [ %trunc_ln3, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0 ], [ %sum_V, %hls_label_1_begin ]

]]></Node>
<StgValue><ssdm name="sum_4_0_0_0"/></StgValue>
</operation>

<operation id="854" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0.0.1:5  br i1 %select_ln67_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1, label %.preheader.0.0.2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="855" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:4  %temp_0_V_load_7 = load i8* %temp_0_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_7"/></StgValue>
</operation>

<operation id="856" st_id="28" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:1  %urem_ln1116_2 = urem i11 %add_ln84_2, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_2"/></StgValue>
</operation>

<operation id="857" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:2  %zext_ln1116_26 = zext i11 %urem_ln1116_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_26"/></StgValue>
</operation>

<operation id="858" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:3  %temp_0_V_addr_10 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_26

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_10"/></StgValue>
</operation>

<operation id="859" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:4  %temp_0_V_load_8 = load i8* %temp_0_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_8"/></StgValue>
</operation>

<operation id="860" st_id="28" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:1  %urem_ln1116_3 = urem i10 %add_ln84_3, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_3"/></StgValue>
</operation>

<operation id="861" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:2  %zext_ln1116_27 = zext i10 %urem_ln1116_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_27"/></StgValue>
</operation>

<operation id="862" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:3  %temp_0_V_addr_11 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_27

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_11"/></StgValue>
</operation>

<operation id="863" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:4  %temp_0_V_load_9 = load i8* %temp_0_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_9"/></StgValue>
</operation>

<operation id="864" st_id="28" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:2  %urem_ln1116_4 = urem i11 %add_ln84_4, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_4"/></StgValue>
</operation>

<operation id="865" st_id="28" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:1  %urem_ln1116_5 = urem i11 %add_ln84_5, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_5"/></StgValue>
</operation>

<operation id="866" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:13  %bias_V_addr_9_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_9)

]]></Node>
<StgValue><ssdm name="bias_V_addr_9_read"/></StgValue>
</operation>

<operation id="867" st_id="28" stage="3" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:1  %urem_ln1116_6 = urem i9 %add_ln84_10, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_6"/></StgValue>
</operation>

<operation id="868" st_id="28" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:13  %bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_11_req"/></StgValue>
</operation>

<operation id="869" st_id="28" stage="4" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:1  %urem_ln1116_7 = urem i9 %add_ln84_12, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_7"/></StgValue>
</operation>

<operation id="870" st_id="28" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:13  %bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_12_req"/></StgValue>
</operation>

<operation id="871" st_id="28" stage="5" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:1  %urem_ln1116_8 = urem i9 %add_ln84_14, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_8"/></StgValue>
</operation>

<operation id="872" st_id="28" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:13  %bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_13_req"/></StgValue>
</operation>

<operation id="873" st_id="28" stage="6" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:1  %urem_ln1116_9 = urem i9 %add_ln84_16, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_9"/></StgValue>
</operation>

<operation id="874" st_id="28" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:13  %bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_14_req"/></StgValue>
</operation>

<operation id="875" st_id="28" stage="7" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:2  %urem_ln1116_10 = urem i9 %add_ln84_18, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_10"/></StgValue>
</operation>

<operation id="876" st_id="28" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:14  %bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_15_req"/></StgValue>
</operation>

<operation id="877" st_id="28" stage="8" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:1  %urem_ln1116_11 = urem i9 %add_ln84_19, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_11"/></StgValue>
</operation>

<operation id="878" st_id="28" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:13  %bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_16_req"/></StgValue>
</operation>

<operation id="879" st_id="28" stage="9" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:1  %urem_ln1116_12 = urem i9 %add_ln84_21, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_12"/></StgValue>
</operation>

<operation id="880" st_id="28" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:13  %bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_17_req"/></StgValue>
</operation>

<operation id="881" st_id="28" stage="10" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:1  %urem_ln1116_13 = urem i9 %add_ln84_23, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_13"/></StgValue>
</operation>

<operation id="882" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:10  %add_ln1117_43 = add i33 %sext_ln203, %zext_ln91_21

]]></Node>
<StgValue><ssdm name="add_ln1117_43"/></StgValue>
</operation>

<operation id="883" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:11  %sext_ln1117_44 = sext i33 %add_ln1117_43 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_44"/></StgValue>
</operation>

<operation id="884" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:12  %bias_V_addr_17 = getelementptr i8* %input_V, i64 %sext_ln1117_44

]]></Node>
<StgValue><ssdm name="bias_V_addr_17"/></StgValue>
</operation>

<operation id="885" st_id="28" stage="12" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:1  %urem_ln1116_14 = urem i9 %add_ln84_25, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_14"/></StgValue>
</operation>

<operation id="886" st_id="28" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:1  %urem_ln1116_15 = urem i10 %add_ln84_27, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_15"/></StgValue>
</operation>

<operation id="887" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:5  %add_ln1116 = add i9 %select_ln67_27, %sext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116"/></StgValue>
</operation>

<operation id="888" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:6  %add_ln1116_1 = add i9 %add_ln1116, -224

]]></Node>
<StgValue><ssdm name="add_ln1116_1"/></StgValue>
</operation>

<operation id="889" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:7  %icmp_ln1116_9 = icmp ult i9 %add_ln1116_1, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_9"/></StgValue>
</operation>

<operation id="890" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:0  %add_ln84_29 = add i10 %zext_ln69, %select_ln67_8

]]></Node>
<StgValue><ssdm name="add_ln84_29"/></StgValue>
</operation>

<operation id="891" st_id="28" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:1  %urem_ln1116_16 = urem i10 %add_ln84_29, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_16"/></StgValue>
</operation>

<operation id="892" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:5  %add_ln1116_2 = add i9 %select_ln67_27, %zext_ln69_1

]]></Node>
<StgValue><ssdm name="add_ln1116_2"/></StgValue>
</operation>

<operation id="893" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:6  %add_ln1116_3 = add i9 %add_ln1116_2, -224

]]></Node>
<StgValue><ssdm name="add_ln1116_3"/></StgValue>
</operation>

<operation id="894" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:7  %icmp_ln1116_10 = icmp ult i9 %add_ln1116_3, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_10"/></StgValue>
</operation>

<operation id="895" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:5  %add_ln1116_4 = add i9 %select_ln67_27, %zext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_4"/></StgValue>
</operation>

<operation id="896" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:6  %add_ln1116_5 = add i9 %add_ln1116_4, -224

]]></Node>
<StgValue><ssdm name="add_ln1116_5"/></StgValue>
</operation>

<operation id="897" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:7  %icmp_ln1116_11 = icmp ult i9 %add_ln1116_5, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_11"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="898" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:51  %add_ln91_12 = add i11 17, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_12"/></StgValue>
</operation>

<operation id="899" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:52  %zext_ln91_22 = zext i11 %add_ln91_12 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_22"/></StgValue>
</operation>

<operation id="900" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="10" op_0_bw="4">
<![CDATA[
.preheader.0.0.1:2  %zext_ln81 = zext i4 %w to i10

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="901" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:5  %sext_ln1192_57 = sext i8 %temp_0_V_load_7 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_57"/></StgValue>
</operation>

<operation id="902" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:11  %sext_ln1192_58 = sext i8 %bias_V_addr_2_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_58"/></StgValue>
</operation>

<operation id="903" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:12  %mul_ln1192_28 = mul i11 %sext_ln1192_58, %sext_ln1192_57

]]></Node>
<StgValue><ssdm name="mul_ln1192_28"/></StgValue>
</operation>

<operation id="904" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:13  %shl_ln728_s = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_0_0_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="905" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:14  %add_ln1192_28 = add i11 %mul_ln1192_28, %shl_ln728_s

]]></Node>
<StgValue><ssdm name="add_ln1192_28"/></StgValue>
</operation>

<operation id="906" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:15  %trunc_ln708_s = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_28, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="907" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1:16  br label %.preheader.0.0.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="908" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:4  %temp_0_V_load_8 = load i8* %temp_0_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_8"/></StgValue>
</operation>

<operation id="909" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:4  %temp_0_V_load_9 = load i8* %temp_0_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_9"/></StgValue>
</operation>

<operation id="910" st_id="29" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:2  %urem_ln1116_4 = urem i11 %add_ln84_4, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_4"/></StgValue>
</operation>

<operation id="911" st_id="29" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:1  %urem_ln1116_5 = urem i11 %add_ln84_5, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_5"/></StgValue>
</operation>

<operation id="912" st_id="29" stage="2" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:1  %urem_ln1116_6 = urem i9 %add_ln84_10, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_6"/></StgValue>
</operation>

<operation id="913" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:14  %bias_V_addr_10_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_10)

]]></Node>
<StgValue><ssdm name="bias_V_addr_10_read"/></StgValue>
</operation>

<operation id="914" st_id="29" stage="3" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:1  %urem_ln1116_7 = urem i9 %add_ln84_12, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_7"/></StgValue>
</operation>

<operation id="915" st_id="29" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:13  %bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_12_req"/></StgValue>
</operation>

<operation id="916" st_id="29" stage="4" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:1  %urem_ln1116_8 = urem i9 %add_ln84_14, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_8"/></StgValue>
</operation>

<operation id="917" st_id="29" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:13  %bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_13_req"/></StgValue>
</operation>

<operation id="918" st_id="29" stage="5" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:1  %urem_ln1116_9 = urem i9 %add_ln84_16, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_9"/></StgValue>
</operation>

<operation id="919" st_id="29" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:13  %bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_14_req"/></StgValue>
</operation>

<operation id="920" st_id="29" stage="6" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:2  %urem_ln1116_10 = urem i9 %add_ln84_18, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_10"/></StgValue>
</operation>

<operation id="921" st_id="29" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:14  %bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_15_req"/></StgValue>
</operation>

<operation id="922" st_id="29" stage="7" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:1  %urem_ln1116_11 = urem i9 %add_ln84_19, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_11"/></StgValue>
</operation>

<operation id="923" st_id="29" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:13  %bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_16_req"/></StgValue>
</operation>

<operation id="924" st_id="29" stage="8" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:1  %urem_ln1116_12 = urem i9 %add_ln84_21, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_12"/></StgValue>
</operation>

<operation id="925" st_id="29" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:13  %bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_17_req"/></StgValue>
</operation>

<operation id="926" st_id="29" stage="9" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:1  %urem_ln1116_13 = urem i9 %add_ln84_23, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_13"/></StgValue>
</operation>

<operation id="927" st_id="29" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:13  %bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_18_req"/></StgValue>
</operation>

<operation id="928" st_id="29" stage="11" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:1  %urem_ln1116_14 = urem i9 %add_ln84_25, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_14"/></StgValue>
</operation>

<operation id="929" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:10  %add_ln1117_44 = add i33 %sext_ln203, %zext_ln91_22

]]></Node>
<StgValue><ssdm name="add_ln1117_44"/></StgValue>
</operation>

<operation id="930" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:11  %sext_ln1117_45 = sext i33 %add_ln1117_44 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_45"/></StgValue>
</operation>

<operation id="931" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:12  %bias_V_addr_18 = getelementptr i8* %input_V, i64 %sext_ln1117_45

]]></Node>
<StgValue><ssdm name="bias_V_addr_18"/></StgValue>
</operation>

<operation id="932" st_id="29" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:1  %urem_ln1116_15 = urem i10 %add_ln84_27, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_15"/></StgValue>
</operation>

<operation id="933" st_id="29" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:1  %urem_ln1116_16 = urem i10 %add_ln84_29, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_16"/></StgValue>
</operation>

<operation id="934" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:0  %add_ln84_31 = add i10 %zext_ln81, %select_ln67_8

]]></Node>
<StgValue><ssdm name="add_ln84_31"/></StgValue>
</operation>

<operation id="935" st_id="29" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:1  %urem_ln1116_17 = urem i10 %add_ln84_31, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_17"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="936" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:53  %add_ln91_13 = add i11 18, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_13"/></StgValue>
</operation>

<operation id="937" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:54  %zext_ln91_23 = zext i11 %add_ln91_13 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_23"/></StgValue>
</operation>

<operation id="938" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.0.0.2:0  %sum_4_0_0_1 = phi i8 [ %trunc_ln708_s, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1 ], [ %sum_4_0_0_0, %.preheader.0.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_0_0_1"/></StgValue>
</operation>

<operation id="939" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0.0.2:3  br i1 %and_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2, label %.preheader.preheader.0.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="940" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:5  %sext_ln1192_59 = sext i8 %temp_0_V_load_8 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_59"/></StgValue>
</operation>

<operation id="941" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:11  %sext_ln1192_60 = sext i8 %bias_V_addr_3_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_60"/></StgValue>
</operation>

<operation id="942" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:12  %mul_ln1192_29 = mul i11 %sext_ln1192_60, %sext_ln1192_59

]]></Node>
<StgValue><ssdm name="mul_ln1192_29"/></StgValue>
</operation>

<operation id="943" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:13  %shl_ln728_27 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_0_0_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_27"/></StgValue>
</operation>

<operation id="944" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:14  %add_ln1192_29 = add i11 %mul_ln1192_29, %shl_ln728_27

]]></Node>
<StgValue><ssdm name="add_ln1192_29"/></StgValue>
</operation>

<operation id="945" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:15  %trunc_ln708_1 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_29, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="946" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2:16  br label %.preheader.preheader.0.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="947" st_id="30" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:2  %urem_ln1116_4 = urem i11 %add_ln84_4, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_4"/></StgValue>
</operation>

<operation id="948" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:3  %zext_ln1116_28 = zext i11 %urem_ln1116_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_28"/></StgValue>
</operation>

<operation id="949" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:4  %temp_0_V_addr_12 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_28

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_12"/></StgValue>
</operation>

<operation id="950" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:5  %temp_0_V_load_10 = load i8* %temp_0_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_10"/></StgValue>
</operation>

<operation id="951" st_id="30" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:1  %urem_ln1116_5 = urem i11 %add_ln84_5, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_5"/></StgValue>
</operation>

<operation id="952" st_id="30" stage="1" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:1  %urem_ln1116_6 = urem i9 %add_ln84_10, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_6"/></StgValue>
</operation>

<operation id="953" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:2  %zext_ln1116_33 = zext i9 %urem_ln1116_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_33"/></StgValue>
</operation>

<operation id="954" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:3  %temp_0_V_addr_17 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_33

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_17"/></StgValue>
</operation>

<operation id="955" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:4  %temp_1_V_addr_8 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_33

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_8"/></StgValue>
</operation>

<operation id="956" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:6  %temp_0_V_load_15 = load i8* %temp_0_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_15"/></StgValue>
</operation>

<operation id="957" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:7  %temp_1_V_load = load i8* %temp_1_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load"/></StgValue>
</operation>

<operation id="958" st_id="30" stage="2" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:1  %urem_ln1116_7 = urem i9 %add_ln84_12, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_7"/></StgValue>
</operation>

<operation id="959" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:14  %bias_V_addr_11_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_11)

]]></Node>
<StgValue><ssdm name="bias_V_addr_11_read"/></StgValue>
</operation>

<operation id="960" st_id="30" stage="3" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:1  %urem_ln1116_8 = urem i9 %add_ln84_14, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_8"/></StgValue>
</operation>

<operation id="961" st_id="30" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:13  %bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_13_req"/></StgValue>
</operation>

<operation id="962" st_id="30" stage="4" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:1  %urem_ln1116_9 = urem i9 %add_ln84_16, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_9"/></StgValue>
</operation>

<operation id="963" st_id="30" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:13  %bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_14_req"/></StgValue>
</operation>

<operation id="964" st_id="30" stage="5" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:2  %urem_ln1116_10 = urem i9 %add_ln84_18, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_10"/></StgValue>
</operation>

<operation id="965" st_id="30" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:14  %bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_15_req"/></StgValue>
</operation>

<operation id="966" st_id="30" stage="6" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:1  %urem_ln1116_11 = urem i9 %add_ln84_19, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_11"/></StgValue>
</operation>

<operation id="967" st_id="30" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:13  %bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_16_req"/></StgValue>
</operation>

<operation id="968" st_id="30" stage="7" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:1  %urem_ln1116_12 = urem i9 %add_ln84_21, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_12"/></StgValue>
</operation>

<operation id="969" st_id="30" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:13  %bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_17_req"/></StgValue>
</operation>

<operation id="970" st_id="30" stage="8" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:1  %urem_ln1116_13 = urem i9 %add_ln84_23, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_13"/></StgValue>
</operation>

<operation id="971" st_id="30" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:13  %bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_18_req"/></StgValue>
</operation>

<operation id="972" st_id="30" stage="10" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:1  %urem_ln1116_14 = urem i9 %add_ln84_25, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_14"/></StgValue>
</operation>

<operation id="973" st_id="30" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:13  %bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_19_req"/></StgValue>
</operation>

<operation id="974" st_id="30" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:1  %urem_ln1116_15 = urem i10 %add_ln84_27, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_15"/></StgValue>
</operation>

<operation id="975" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:12  %add_ln1117_45 = add i33 %sext_ln203, %zext_ln91_23

]]></Node>
<StgValue><ssdm name="add_ln1117_45"/></StgValue>
</operation>

<operation id="976" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:13  %sext_ln1117_46 = sext i33 %add_ln1117_45 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_46"/></StgValue>
</operation>

<operation id="977" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:14  %bias_V_addr_19 = getelementptr i8* %input_V, i64 %sext_ln1117_46

]]></Node>
<StgValue><ssdm name="bias_V_addr_19"/></StgValue>
</operation>

<operation id="978" st_id="30" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:1  %urem_ln1116_16 = urem i10 %add_ln84_29, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_16"/></StgValue>
</operation>

<operation id="979" st_id="30" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:1  %urem_ln1116_17 = urem i10 %add_ln84_31, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_17"/></StgValue>
</operation>

<operation id="980" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:0  %add_ln84_33 = add i10 %sext_ln81_2, %select_ln67_9

]]></Node>
<StgValue><ssdm name="add_ln84_33"/></StgValue>
</operation>

<operation id="981" st_id="30" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:1  %urem_ln1116_18 = urem i10 %add_ln84_33, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_18"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="982" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:55  %add_ln91_14 = add i11 19, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_14"/></StgValue>
</operation>

<operation id="983" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:56  %zext_ln91_24 = zext i11 %add_ln91_14 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_24"/></StgValue>
</operation>

<operation id="984" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.0.1:0  %sum_4_0_0_2 = phi i8 [ %trunc_ln708_1, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2 ], [ %sum_4_0_0_1, %.preheader.0.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_4_0_0_2"/></StgValue>
</operation>

<operation id="985" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.0.1:1  br i1 %icmp_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="986" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:5  %sext_ln1192_61 = sext i8 %temp_0_V_load_9 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_61"/></StgValue>
</operation>

<operation id="987" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:11  %sext_ln1192_62 = sext i8 %bias_V_addr_4_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_62"/></StgValue>
</operation>

<operation id="988" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:12  %mul_ln1192_30 = mul i11 %sext_ln1192_62, %sext_ln1192_61

]]></Node>
<StgValue><ssdm name="mul_ln1192_30"/></StgValue>
</operation>

<operation id="989" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:13  %shl_ln728_28 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_0_0_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_28"/></StgValue>
</operation>

<operation id="990" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:14  %add_ln1192_30 = add i11 %mul_ln1192_30, %shl_ln728_28

]]></Node>
<StgValue><ssdm name="add_ln1192_30"/></StgValue>
</operation>

<operation id="991" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:15  %trunc_ln708_2 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_30, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="992" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0:16  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="993" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:5  %temp_0_V_load_10 = load i8* %temp_0_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_10"/></StgValue>
</operation>

<operation id="994" st_id="31" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:1  %urem_ln1116_5 = urem i11 %add_ln84_5, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_5"/></StgValue>
</operation>

<operation id="995" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:2  %zext_ln1116_29 = zext i11 %urem_ln1116_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_29"/></StgValue>
</operation>

<operation id="996" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:3  %temp_0_V_addr_13 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_29

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_13"/></StgValue>
</operation>

<operation id="997" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:4  %temp_0_V_load_11 = load i8* %temp_0_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_11"/></StgValue>
</operation>

<operation id="998" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:6  %temp_0_V_load_15 = load i8* %temp_0_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_15"/></StgValue>
</operation>

<operation id="999" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:7  %temp_1_V_load = load i8* %temp_1_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load"/></StgValue>
</operation>

<operation id="1000" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:8  %select_ln1116 = select i1 %icmp_ln1116, i8 %temp_0_V_load_15, i8 %temp_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln1116"/></StgValue>
</operation>

<operation id="1001" st_id="31" stage="1" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:1  %urem_ln1116_7 = urem i9 %add_ln84_12, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_7"/></StgValue>
</operation>

<operation id="1002" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:2  %zext_ln1116_34 = zext i9 %urem_ln1116_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_34"/></StgValue>
</operation>

<operation id="1003" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:3  %temp_0_V_addr_18 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_34

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_18"/></StgValue>
</operation>

<operation id="1004" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:4  %temp_1_V_addr_9 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_34

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_9"/></StgValue>
</operation>

<operation id="1005" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:6  %temp_0_V_load_16 = load i8* %temp_0_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_16"/></StgValue>
</operation>

<operation id="1006" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:7  %temp_1_V_load_7 = load i8* %temp_1_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_7"/></StgValue>
</operation>

<operation id="1007" st_id="31" stage="2" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:1  %urem_ln1116_8 = urem i9 %add_ln84_14, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_8"/></StgValue>
</operation>

<operation id="1008" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:14  %bias_V_addr_12_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_12)

]]></Node>
<StgValue><ssdm name="bias_V_addr_12_read"/></StgValue>
</operation>

<operation id="1009" st_id="31" stage="3" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:1  %urem_ln1116_9 = urem i9 %add_ln84_16, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_9"/></StgValue>
</operation>

<operation id="1010" st_id="31" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:13  %bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_14_req"/></StgValue>
</operation>

<operation id="1011" st_id="31" stage="4" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:2  %urem_ln1116_10 = urem i9 %add_ln84_18, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_10"/></StgValue>
</operation>

<operation id="1012" st_id="31" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:14  %bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_15_req"/></StgValue>
</operation>

<operation id="1013" st_id="31" stage="5" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:1  %urem_ln1116_11 = urem i9 %add_ln84_19, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_11"/></StgValue>
</operation>

<operation id="1014" st_id="31" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:13  %bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_16_req"/></StgValue>
</operation>

<operation id="1015" st_id="31" stage="6" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:1  %urem_ln1116_12 = urem i9 %add_ln84_21, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_12"/></StgValue>
</operation>

<operation id="1016" st_id="31" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:13  %bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_17_req"/></StgValue>
</operation>

<operation id="1017" st_id="31" stage="7" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:1  %urem_ln1116_13 = urem i9 %add_ln84_23, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_13"/></StgValue>
</operation>

<operation id="1018" st_id="31" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:13  %bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_18_req"/></StgValue>
</operation>

<operation id="1019" st_id="31" stage="9" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:1  %urem_ln1116_14 = urem i9 %add_ln84_25, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_14"/></StgValue>
</operation>

<operation id="1020" st_id="31" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:13  %bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_19_req"/></StgValue>
</operation>

<operation id="1021" st_id="31" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:1  %urem_ln1116_15 = urem i10 %add_ln84_27, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_15"/></StgValue>
</operation>

<operation id="1022" st_id="31" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:15  %bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_20_req"/></StgValue>
</operation>

<operation id="1023" st_id="31" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:1  %urem_ln1116_16 = urem i10 %add_ln84_29, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_16"/></StgValue>
</operation>

<operation id="1024" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:12  %add_ln1117_46 = add i33 %sext_ln203, %zext_ln91_24

]]></Node>
<StgValue><ssdm name="add_ln1117_46"/></StgValue>
</operation>

<operation id="1025" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:13  %sext_ln1117_47 = sext i33 %add_ln1117_46 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_47"/></StgValue>
</operation>

<operation id="1026" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:14  %bias_V_addr_20 = getelementptr i8* %input_V, i64 %sext_ln1117_47

]]></Node>
<StgValue><ssdm name="bias_V_addr_20"/></StgValue>
</operation>

<operation id="1027" st_id="31" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:1  %urem_ln1116_17 = urem i10 %add_ln84_31, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_17"/></StgValue>
</operation>

<operation id="1028" st_id="31" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:1  %urem_ln1116_18 = urem i10 %add_ln84_33, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_18"/></StgValue>
</operation>

<operation id="1029" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:5  %add_ln1116_6 = add i9 %select_ln67_28, %sext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_6"/></StgValue>
</operation>

<operation id="1030" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:6  %add_ln1116_7 = add i9 %add_ln1116_6, -224

]]></Node>
<StgValue><ssdm name="add_ln1116_7"/></StgValue>
</operation>

<operation id="1031" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:7  %icmp_ln1116_12 = icmp ult i9 %add_ln1116_7, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_12"/></StgValue>
</operation>

<operation id="1032" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:1  %add_ln84_35 = add i10 %zext_ln69, %select_ln67_9

]]></Node>
<StgValue><ssdm name="add_ln84_35"/></StgValue>
</operation>

<operation id="1033" st_id="31" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:2  %urem_ln1116_19 = urem i10 %add_ln84_35, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_19"/></StgValue>
</operation>

<operation id="1034" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:6  %add_ln1116_8 = add i9 %select_ln67_28, %zext_ln69_1

]]></Node>
<StgValue><ssdm name="add_ln1116_8"/></StgValue>
</operation>

<operation id="1035" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:7  %add_ln1116_9 = add i9 %add_ln1116_8, -224

]]></Node>
<StgValue><ssdm name="add_ln1116_9"/></StgValue>
</operation>

<operation id="1036" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:8  %icmp_ln1116_13 = icmp ult i9 %add_ln1116_9, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_13"/></StgValue>
</operation>

<operation id="1037" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:5  %add_ln1116_10 = add i9 %select_ln67_28, %zext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_10"/></StgValue>
</operation>

<operation id="1038" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:6  %add_ln1116_11 = add i9 %add_ln1116_10, -224

]]></Node>
<StgValue><ssdm name="add_ln1116_11"/></StgValue>
</operation>

<operation id="1039" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:7  %icmp_ln1116_14 = icmp ult i9 %add_ln1116_11, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_14"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1040" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:57  %add_ln91_15 = add i11 20, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_15"/></StgValue>
</operation>

<operation id="1041" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:58  %zext_ln91_25 = zext i11 %add_ln91_15 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_25"/></StgValue>
</operation>

<operation id="1042" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:0  %sum_4_0_1_0 = phi i8 [ %trunc_ln708_2, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0 ], [ %sum_4_0_0_2, %.preheader.preheader.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_0_1_0"/></StgValue>
</operation>

<operation id="1043" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:6  %sext_ln1192_63 = sext i8 %temp_0_V_load_10 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_63"/></StgValue>
</operation>

<operation id="1044" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:12  %sext_ln1192_64 = sext i8 %bias_V_addr_5_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_64"/></StgValue>
</operation>

<operation id="1045" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:13  %mul_ln1192_31 = mul i11 %sext_ln1192_64, %sext_ln1192_63

]]></Node>
<StgValue><ssdm name="mul_ln1192_31"/></StgValue>
</operation>

<operation id="1046" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:14  %shl_ln728_29 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_0_1_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_29"/></StgValue>
</operation>

<operation id="1047" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:15  %add_ln1192_31 = add i11 %mul_ln1192_31, %shl_ln728_29

]]></Node>
<StgValue><ssdm name="add_ln1192_31"/></StgValue>
</operation>

<operation id="1048" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:16  %trunc_ln708_3 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_31, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="1049" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1:17  br i1 %icmp_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2, label %.preheader.preheader.0.2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="1050" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:4  %temp_0_V_load_11 = load i8* %temp_0_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_11"/></StgValue>
</operation>

<operation id="1051" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:6  %temp_0_V_load_16 = load i8* %temp_0_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_16"/></StgValue>
</operation>

<operation id="1052" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:7  %temp_1_V_load_7 = load i8* %temp_1_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_7"/></StgValue>
</operation>

<operation id="1053" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:8  %select_ln1116_1 = select i1 %icmp_ln1116_1, i8 %temp_0_V_load_16, i8 %temp_1_V_load_7

]]></Node>
<StgValue><ssdm name="select_ln1116_1"/></StgValue>
</operation>

<operation id="1054" st_id="32" stage="1" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:1  %urem_ln1116_8 = urem i9 %add_ln84_14, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_8"/></StgValue>
</operation>

<operation id="1055" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:2  %zext_ln1116_35 = zext i9 %urem_ln1116_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_35"/></StgValue>
</operation>

<operation id="1056" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:3  %temp_0_V_addr_19 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_35

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_19"/></StgValue>
</operation>

<operation id="1057" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:4  %temp_1_V_addr_10 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_35

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_10"/></StgValue>
</operation>

<operation id="1058" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:6  %temp_0_V_load_17 = load i8* %temp_0_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_17"/></StgValue>
</operation>

<operation id="1059" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:7  %temp_1_V_load_8 = load i8* %temp_1_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_8"/></StgValue>
</operation>

<operation id="1060" st_id="32" stage="2" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:1  %urem_ln1116_9 = urem i9 %add_ln84_16, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_9"/></StgValue>
</operation>

<operation id="1061" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:14  %bias_V_addr_13_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_13)

]]></Node>
<StgValue><ssdm name="bias_V_addr_13_read"/></StgValue>
</operation>

<operation id="1062" st_id="32" stage="3" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:2  %urem_ln1116_10 = urem i9 %add_ln84_18, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_10"/></StgValue>
</operation>

<operation id="1063" st_id="32" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:14  %bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_15_req"/></StgValue>
</operation>

<operation id="1064" st_id="32" stage="4" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:1  %urem_ln1116_11 = urem i9 %add_ln84_19, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_11"/></StgValue>
</operation>

<operation id="1065" st_id="32" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:13  %bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_16_req"/></StgValue>
</operation>

<operation id="1066" st_id="32" stage="5" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:1  %urem_ln1116_12 = urem i9 %add_ln84_21, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_12"/></StgValue>
</operation>

<operation id="1067" st_id="32" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:13  %bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_17_req"/></StgValue>
</operation>

<operation id="1068" st_id="32" stage="6" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:1  %urem_ln1116_13 = urem i9 %add_ln84_23, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_13"/></StgValue>
</operation>

<operation id="1069" st_id="32" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:13  %bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_18_req"/></StgValue>
</operation>

<operation id="1070" st_id="32" stage="8" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:1  %urem_ln1116_14 = urem i9 %add_ln84_25, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_14"/></StgValue>
</operation>

<operation id="1071" st_id="32" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:13  %bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_19_req"/></StgValue>
</operation>

<operation id="1072" st_id="32" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:1  %urem_ln1116_15 = urem i10 %add_ln84_27, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_15"/></StgValue>
</operation>

<operation id="1073" st_id="32" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:15  %bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_20_req"/></StgValue>
</operation>

<operation id="1074" st_id="32" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:1  %urem_ln1116_16 = urem i10 %add_ln84_29, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_16"/></StgValue>
</operation>

<operation id="1075" st_id="32" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:15  %bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_21_req"/></StgValue>
</operation>

<operation id="1076" st_id="32" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:1  %urem_ln1116_17 = urem i10 %add_ln84_31, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_17"/></StgValue>
</operation>

<operation id="1077" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:12  %add_ln1117_47 = add i33 %sext_ln203, %zext_ln91_25

]]></Node>
<StgValue><ssdm name="add_ln1117_47"/></StgValue>
</operation>

<operation id="1078" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:13  %sext_ln1117_48 = sext i33 %add_ln1117_47 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_48"/></StgValue>
</operation>

<operation id="1079" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:14  %bias_V_addr_21 = getelementptr i8* %input_V, i64 %sext_ln1117_48

]]></Node>
<StgValue><ssdm name="bias_V_addr_21"/></StgValue>
</operation>

<operation id="1080" st_id="32" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:1  %urem_ln1116_18 = urem i10 %add_ln84_33, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_18"/></StgValue>
</operation>

<operation id="1081" st_id="32" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:2  %urem_ln1116_19 = urem i10 %add_ln84_35, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_19"/></StgValue>
</operation>

<operation id="1082" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:0  %add_ln84_36 = add i10 %zext_ln81, %select_ln67_9

]]></Node>
<StgValue><ssdm name="add_ln84_36"/></StgValue>
</operation>

<operation id="1083" st_id="32" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:1  %urem_ln1116_20 = urem i10 %add_ln84_36, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_20"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1084" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:59  %add_ln91_16 = add i11 21, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_16"/></StgValue>
</operation>

<operation id="1085" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:60  %zext_ln91_26 = zext i11 %add_ln91_16 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_26"/></StgValue>
</operation>

<operation id="1086" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:5  %sext_ln1192_65 = sext i8 %temp_0_V_load_11 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_65"/></StgValue>
</operation>

<operation id="1087" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:11  %sext_ln1192_66 = sext i8 %bias_V_addr_6_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_66"/></StgValue>
</operation>

<operation id="1088" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:12  %mul_ln1192_32 = mul i11 %sext_ln1192_66, %sext_ln1192_65

]]></Node>
<StgValue><ssdm name="mul_ln1192_32"/></StgValue>
</operation>

<operation id="1089" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:13  %shl_ln728_30 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln708_3, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_30"/></StgValue>
</operation>

<operation id="1090" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:14  %add_ln1192_32 = add i11 %mul_ln1192_32, %shl_ln728_30

]]></Node>
<StgValue><ssdm name="add_ln1192_32"/></StgValue>
</operation>

<operation id="1091" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:15  %trunc_ln708_4 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_32, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="1092" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2:16  br label %.preheader.preheader.0.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="1093" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:6  %temp_0_V_load_17 = load i8* %temp_0_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_17"/></StgValue>
</operation>

<operation id="1094" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:7  %temp_1_V_load_8 = load i8* %temp_1_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_8"/></StgValue>
</operation>

<operation id="1095" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:8  %select_ln1116_2 = select i1 %icmp_ln1116_2, i8 %temp_0_V_load_17, i8 %temp_1_V_load_8

]]></Node>
<StgValue><ssdm name="select_ln1116_2"/></StgValue>
</operation>

<operation id="1096" st_id="33" stage="1" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:1  %urem_ln1116_9 = urem i9 %add_ln84_16, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_9"/></StgValue>
</operation>

<operation id="1097" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:2  %zext_ln1116_36 = zext i9 %urem_ln1116_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_36"/></StgValue>
</operation>

<operation id="1098" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:3  %temp_0_V_addr_20 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_36

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_20"/></StgValue>
</operation>

<operation id="1099" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:4  %temp_1_V_addr_11 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_36

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_11"/></StgValue>
</operation>

<operation id="1100" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:6  %temp_0_V_load_18 = load i8* %temp_0_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_18"/></StgValue>
</operation>

<operation id="1101" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:7  %temp_1_V_load_9 = load i8* %temp_1_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_9"/></StgValue>
</operation>

<operation id="1102" st_id="33" stage="2" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:2  %urem_ln1116_10 = urem i9 %add_ln84_18, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_10"/></StgValue>
</operation>

<operation id="1103" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:15  %bias_V_addr_14_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_14)

]]></Node>
<StgValue><ssdm name="bias_V_addr_14_read"/></StgValue>
</operation>

<operation id="1104" st_id="33" stage="3" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:1  %urem_ln1116_11 = urem i9 %add_ln84_19, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_11"/></StgValue>
</operation>

<operation id="1105" st_id="33" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:13  %bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_16_req"/></StgValue>
</operation>

<operation id="1106" st_id="33" stage="4" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:1  %urem_ln1116_12 = urem i9 %add_ln84_21, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_12"/></StgValue>
</operation>

<operation id="1107" st_id="33" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:13  %bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_17_req"/></StgValue>
</operation>

<operation id="1108" st_id="33" stage="5" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:1  %urem_ln1116_13 = urem i9 %add_ln84_23, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_13"/></StgValue>
</operation>

<operation id="1109" st_id="33" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:13  %bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_18_req"/></StgValue>
</operation>

<operation id="1110" st_id="33" stage="7" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:1  %urem_ln1116_14 = urem i9 %add_ln84_25, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_14"/></StgValue>
</operation>

<operation id="1111" st_id="33" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:13  %bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_19_req"/></StgValue>
</operation>

<operation id="1112" st_id="33" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:1  %urem_ln1116_15 = urem i10 %add_ln84_27, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_15"/></StgValue>
</operation>

<operation id="1113" st_id="33" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:15  %bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_20_req"/></StgValue>
</operation>

<operation id="1114" st_id="33" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:1  %urem_ln1116_16 = urem i10 %add_ln84_29, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_16"/></StgValue>
</operation>

<operation id="1115" st_id="33" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:15  %bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_21_req"/></StgValue>
</operation>

<operation id="1116" st_id="33" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:1  %urem_ln1116_17 = urem i10 %add_ln84_31, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_17"/></StgValue>
</operation>

<operation id="1117" st_id="33" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:15  %bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_22_req"/></StgValue>
</operation>

<operation id="1118" st_id="33" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:1  %urem_ln1116_18 = urem i10 %add_ln84_33, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_18"/></StgValue>
</operation>

<operation id="1119" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:12  %add_ln1117_48 = add i33 %sext_ln203, %zext_ln91_26

]]></Node>
<StgValue><ssdm name="add_ln1117_48"/></StgValue>
</operation>

<operation id="1120" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:13  %sext_ln1117_49 = sext i33 %add_ln1117_48 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_49"/></StgValue>
</operation>

<operation id="1121" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:14  %bias_V_addr_22 = getelementptr i8* %input_V, i64 %sext_ln1117_49

]]></Node>
<StgValue><ssdm name="bias_V_addr_22"/></StgValue>
</operation>

<operation id="1122" st_id="33" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:2  %urem_ln1116_19 = urem i10 %add_ln84_35, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_19"/></StgValue>
</operation>

<operation id="1123" st_id="33" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:1  %urem_ln1116_20 = urem i10 %add_ln84_36, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_20"/></StgValue>
</operation>

<operation id="1124" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:0  %add_ln84_38 = add i10 %sext_ln81_2, %select_ln67_10

]]></Node>
<StgValue><ssdm name="add_ln84_38"/></StgValue>
</operation>

<operation id="1125" st_id="33" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:1  %urem_ln1116_21 = urem i10 %add_ln84_38, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_21"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1126" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:61  %add_ln91_17 = add i11 22, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_17"/></StgValue>
</operation>

<operation id="1127" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:62  %zext_ln91_27 = zext i11 %add_ln91_17 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_27"/></StgValue>
</operation>

<operation id="1128" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.0.2:0  %sum_4_0_1_2 = phi i8 [ %trunc_ln708_4, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2 ], [ %trunc_ln708_3, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_0_1_2"/></StgValue>
</operation>

<operation id="1129" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.0.2:2  br i1 %and_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0, label %.preheader.0.2.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="1130" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:8  %sext_ln1192_67 = sext i8 %temp_0_V_load_12 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_67"/></StgValue>
</operation>

<operation id="1131" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:14  %sext_ln1192_68 = sext i8 %bias_V_addr_7_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_68"/></StgValue>
</operation>

<operation id="1132" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:15  %mul_ln1192_33 = mul i11 %sext_ln1192_68, %sext_ln1192_67

]]></Node>
<StgValue><ssdm name="mul_ln1192_33"/></StgValue>
</operation>

<operation id="1133" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:16  %shl_ln728_31 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_0_1_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_31"/></StgValue>
</operation>

<operation id="1134" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:17  %add_ln1192_33 = add i11 %mul_ln1192_33, %shl_ln728_31

]]></Node>
<StgValue><ssdm name="add_ln1192_33"/></StgValue>
</operation>

<operation id="1135" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:18  %trunc_ln708_5 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_33, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="1136" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0:19  br label %.preheader.0.2.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="1137" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:6  %temp_0_V_load_18 = load i8* %temp_0_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_18"/></StgValue>
</operation>

<operation id="1138" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:7  %temp_1_V_load_9 = load i8* %temp_1_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_9"/></StgValue>
</operation>

<operation id="1139" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:8  %select_ln1116_3 = select i1 %icmp_ln1116_3, i8 %temp_0_V_load_18, i8 %temp_1_V_load_9

]]></Node>
<StgValue><ssdm name="select_ln1116_3"/></StgValue>
</operation>

<operation id="1140" st_id="34" stage="1" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:2  %urem_ln1116_10 = urem i9 %add_ln84_18, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_10"/></StgValue>
</operation>

<operation id="1141" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:3  %zext_ln1116_37 = zext i9 %urem_ln1116_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_37"/></StgValue>
</operation>

<operation id="1142" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:4  %temp_0_V_addr_21 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_37

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_21"/></StgValue>
</operation>

<operation id="1143" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:5  %temp_1_V_addr_12 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_37

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_12"/></StgValue>
</operation>

<operation id="1144" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:7  %temp_0_V_load_19 = load i8* %temp_0_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_19"/></StgValue>
</operation>

<operation id="1145" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:8  %temp_1_V_load_10 = load i8* %temp_1_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_10"/></StgValue>
</operation>

<operation id="1146" st_id="34" stage="2" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:1  %urem_ln1116_11 = urem i9 %add_ln84_19, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_11"/></StgValue>
</operation>

<operation id="1147" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:14  %bias_V_addr_15_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_15)

]]></Node>
<StgValue><ssdm name="bias_V_addr_15_read"/></StgValue>
</operation>

<operation id="1148" st_id="34" stage="3" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:1  %urem_ln1116_12 = urem i9 %add_ln84_21, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_12"/></StgValue>
</operation>

<operation id="1149" st_id="34" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:13  %bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_17_req"/></StgValue>
</operation>

<operation id="1150" st_id="34" stage="4" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:1  %urem_ln1116_13 = urem i9 %add_ln84_23, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_13"/></StgValue>
</operation>

<operation id="1151" st_id="34" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:13  %bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_18_req"/></StgValue>
</operation>

<operation id="1152" st_id="34" stage="6" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:1  %urem_ln1116_14 = urem i9 %add_ln84_25, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_14"/></StgValue>
</operation>

<operation id="1153" st_id="34" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:13  %bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_19_req"/></StgValue>
</operation>

<operation id="1154" st_id="34" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:1  %urem_ln1116_15 = urem i10 %add_ln84_27, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_15"/></StgValue>
</operation>

<operation id="1155" st_id="34" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:15  %bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_20_req"/></StgValue>
</operation>

<operation id="1156" st_id="34" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:1  %urem_ln1116_16 = urem i10 %add_ln84_29, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_16"/></StgValue>
</operation>

<operation id="1157" st_id="34" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:15  %bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_21_req"/></StgValue>
</operation>

<operation id="1158" st_id="34" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:1  %urem_ln1116_17 = urem i10 %add_ln84_31, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_17"/></StgValue>
</operation>

<operation id="1159" st_id="34" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:15  %bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_22_req"/></StgValue>
</operation>

<operation id="1160" st_id="34" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:1  %urem_ln1116_18 = urem i10 %add_ln84_33, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_18"/></StgValue>
</operation>

<operation id="1161" st_id="34" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:15  %bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_23_req"/></StgValue>
</operation>

<operation id="1162" st_id="34" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:2  %urem_ln1116_19 = urem i10 %add_ln84_35, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_19"/></StgValue>
</operation>

<operation id="1163" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:13  %add_ln1117_49 = add i33 %sext_ln203, %zext_ln91_27

]]></Node>
<StgValue><ssdm name="add_ln1117_49"/></StgValue>
</operation>

<operation id="1164" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:14  %sext_ln1117_50 = sext i33 %add_ln1117_49 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_50"/></StgValue>
</operation>

<operation id="1165" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:15  %bias_V_addr_23 = getelementptr i8* %input_V, i64 %sext_ln1117_50

]]></Node>
<StgValue><ssdm name="bias_V_addr_23"/></StgValue>
</operation>

<operation id="1166" st_id="34" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:1  %urem_ln1116_20 = urem i10 %add_ln84_36, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_20"/></StgValue>
</operation>

<operation id="1167" st_id="34" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:1  %urem_ln1116_21 = urem i10 %add_ln84_38, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_21"/></StgValue>
</operation>

<operation id="1168" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:5  %add_ln1116_12 = add i9 %select_ln67_29, %sext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_12"/></StgValue>
</operation>

<operation id="1169" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:6  %add_ln1116_13 = add i9 %add_ln1116_12, -224

]]></Node>
<StgValue><ssdm name="add_ln1116_13"/></StgValue>
</operation>

<operation id="1170" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:7  %icmp_ln1116_15 = icmp ult i9 %add_ln1116_13, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_15"/></StgValue>
</operation>

<operation id="1171" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:0  %add_ln84_40 = add i10 %zext_ln69, %select_ln67_10

]]></Node>
<StgValue><ssdm name="add_ln84_40"/></StgValue>
</operation>

<operation id="1172" st_id="34" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:1  %urem_ln1116_22 = urem i10 %add_ln84_40, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_22"/></StgValue>
</operation>

<operation id="1173" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:5  %add_ln1116_14 = add i9 %select_ln67_29, %zext_ln69_1

]]></Node>
<StgValue><ssdm name="add_ln1116_14"/></StgValue>
</operation>

<operation id="1174" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:6  %add_ln1116_15 = add i9 %add_ln1116_14, -224

]]></Node>
<StgValue><ssdm name="add_ln1116_15"/></StgValue>
</operation>

<operation id="1175" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:7  %icmp_ln1116_16 = icmp ult i9 %add_ln1116_15, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_16"/></StgValue>
</operation>

<operation id="1176" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:5  %add_ln1116_16 = add i9 %select_ln67_29, %zext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_16"/></StgValue>
</operation>

<operation id="1177" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:6  %add_ln1116_17 = add i9 %add_ln1116_16, -224

]]></Node>
<StgValue><ssdm name="add_ln1116_17"/></StgValue>
</operation>

<operation id="1178" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:7  %icmp_ln1116_17 = icmp ult i9 %add_ln1116_17, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_17"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1179" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:63  %add_ln91_18 = add i11 23, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_18"/></StgValue>
</operation>

<operation id="1180" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:64  %zext_ln91_28 = zext i11 %add_ln91_18 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_28"/></StgValue>
</operation>

<operation id="1181" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.0.2.1:0  %sum_4_0_2_0 = phi i8 [ %trunc_ln708_5, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0 ], [ %sum_4_0_1_2, %.preheader.preheader.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_4_0_2_0"/></StgValue>
</operation>

<operation id="1182" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0.2.1:1  br i1 %select_ln67_4, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1, label %.preheader.0.2.2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="1183" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:8  %sext_ln1192_69 = sext i8 %temp_0_V_load_13 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_69"/></StgValue>
</operation>

<operation id="1184" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:14  %sext_ln1192_70 = sext i8 %bias_V_addr_8_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_70"/></StgValue>
</operation>

<operation id="1185" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:15  %mul_ln1192_34 = mul i11 %sext_ln1192_70, %sext_ln1192_69

]]></Node>
<StgValue><ssdm name="mul_ln1192_34"/></StgValue>
</operation>

<operation id="1186" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:16  %shl_ln728_32 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_0_2_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_32"/></StgValue>
</operation>

<operation id="1187" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:17  %add_ln1192_34 = add i11 %mul_ln1192_34, %shl_ln728_32

]]></Node>
<StgValue><ssdm name="add_ln1192_34"/></StgValue>
</operation>

<operation id="1188" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:18  %trunc_ln708_6 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_34, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="1189" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1:19  br label %.preheader.0.2.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="1190" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:7  %temp_0_V_load_19 = load i8* %temp_0_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_19"/></StgValue>
</operation>

<operation id="1191" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:8  %temp_1_V_load_10 = load i8* %temp_1_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_10"/></StgValue>
</operation>

<operation id="1192" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:9  %select_ln1116_4 = select i1 %icmp_ln1116_4, i8 %temp_0_V_load_19, i8 %temp_1_V_load_10

]]></Node>
<StgValue><ssdm name="select_ln1116_4"/></StgValue>
</operation>

<operation id="1193" st_id="35" stage="1" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:1  %urem_ln1116_11 = urem i9 %add_ln84_19, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_11"/></StgValue>
</operation>

<operation id="1194" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:2  %zext_ln1116_38 = zext i9 %urem_ln1116_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_38"/></StgValue>
</operation>

<operation id="1195" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:3  %temp_0_V_addr_22 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_38

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_22"/></StgValue>
</operation>

<operation id="1196" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:4  %temp_1_V_addr_13 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_38

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_13"/></StgValue>
</operation>

<operation id="1197" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:6  %temp_0_V_load_20 = load i8* %temp_0_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_20"/></StgValue>
</operation>

<operation id="1198" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:7  %temp_1_V_load_11 = load i8* %temp_1_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_11"/></StgValue>
</operation>

<operation id="1199" st_id="35" stage="2" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:1  %urem_ln1116_12 = urem i9 %add_ln84_21, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_12"/></StgValue>
</operation>

<operation id="1200" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:14  %bias_V_addr_16_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_16)

]]></Node>
<StgValue><ssdm name="bias_V_addr_16_read"/></StgValue>
</operation>

<operation id="1201" st_id="35" stage="3" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:1  %urem_ln1116_13 = urem i9 %add_ln84_23, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_13"/></StgValue>
</operation>

<operation id="1202" st_id="35" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:13  %bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_18_req"/></StgValue>
</operation>

<operation id="1203" st_id="35" stage="5" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:1  %urem_ln1116_14 = urem i9 %add_ln84_25, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_14"/></StgValue>
</operation>

<operation id="1204" st_id="35" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:13  %bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_19_req"/></StgValue>
</operation>

<operation id="1205" st_id="35" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:1  %urem_ln1116_15 = urem i10 %add_ln84_27, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_15"/></StgValue>
</operation>

<operation id="1206" st_id="35" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:15  %bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_20_req"/></StgValue>
</operation>

<operation id="1207" st_id="35" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:1  %urem_ln1116_16 = urem i10 %add_ln84_29, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_16"/></StgValue>
</operation>

<operation id="1208" st_id="35" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:15  %bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_21_req"/></StgValue>
</operation>

<operation id="1209" st_id="35" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:1  %urem_ln1116_17 = urem i10 %add_ln84_31, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_17"/></StgValue>
</operation>

<operation id="1210" st_id="35" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:15  %bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_22_req"/></StgValue>
</operation>

<operation id="1211" st_id="35" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:1  %urem_ln1116_18 = urem i10 %add_ln84_33, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_18"/></StgValue>
</operation>

<operation id="1212" st_id="35" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:15  %bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_23_req"/></StgValue>
</operation>

<operation id="1213" st_id="35" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:2  %urem_ln1116_19 = urem i10 %add_ln84_35, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_19"/></StgValue>
</operation>

<operation id="1214" st_id="35" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:16  %bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_24_req"/></StgValue>
</operation>

<operation id="1215" st_id="35" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:1  %urem_ln1116_20 = urem i10 %add_ln84_36, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_20"/></StgValue>
</operation>

<operation id="1216" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:12  %add_ln1117_50 = add i33 %sext_ln203, %zext_ln91_28

]]></Node>
<StgValue><ssdm name="add_ln1117_50"/></StgValue>
</operation>

<operation id="1217" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:13  %sext_ln1117_51 = sext i33 %add_ln1117_50 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_51"/></StgValue>
</operation>

<operation id="1218" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:14  %bias_V_addr_24 = getelementptr i8* %input_V, i64 %sext_ln1117_51

]]></Node>
<StgValue><ssdm name="bias_V_addr_24"/></StgValue>
</operation>

<operation id="1219" st_id="35" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:1  %urem_ln1116_21 = urem i10 %add_ln84_38, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_21"/></StgValue>
</operation>

<operation id="1220" st_id="35" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:1  %urem_ln1116_22 = urem i10 %add_ln84_40, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_22"/></StgValue>
</operation>

<operation id="1221" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:0  %add_ln84_42 = add i10 %zext_ln81, %select_ln67_10

]]></Node>
<StgValue><ssdm name="add_ln84_42"/></StgValue>
</operation>

<operation id="1222" st_id="35" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:1  %urem_ln1116_23 = urem i10 %add_ln84_42, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_23"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1223" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:65  %add_ln91_19 = add i11 24, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_19"/></StgValue>
</operation>

<operation id="1224" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:66  %zext_ln91_29 = zext i11 %add_ln91_19 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_29"/></StgValue>
</operation>

<operation id="1225" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.0.2.2:0  %sum_4_0_2_1 = phi i8 [ %trunc_ln708_6, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1 ], [ %sum_4_0_2_0, %.preheader.0.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_0_2_1"/></StgValue>
</operation>

<operation id="1226" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0.2.2:2  br i1 %and_ln83_3, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2, label %.preheader148.preheader.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="1227" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:8  %sext_ln1192_71 = sext i8 %temp_0_V_load_14 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_71"/></StgValue>
</operation>

<operation id="1228" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:14  %sext_ln1192_72 = sext i8 %bias_V_addr_9_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_72"/></StgValue>
</operation>

<operation id="1229" st_id="36" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:15  %mul_ln1192_35 = mul i11 %sext_ln1192_72, %sext_ln1192_71

]]></Node>
<StgValue><ssdm name="mul_ln1192_35"/></StgValue>
</operation>

<operation id="1230" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:16  %shl_ln728_33 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_0_2_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_33"/></StgValue>
</operation>

<operation id="1231" st_id="36" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:17  %add_ln1192_35 = add i11 %mul_ln1192_35, %shl_ln728_33

]]></Node>
<StgValue><ssdm name="add_ln1192_35"/></StgValue>
</operation>

<operation id="1232" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:18  %trunc_ln708_7 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_35, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="1233" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2:19  br label %.preheader148.preheader.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="1234" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:6  %temp_0_V_load_20 = load i8* %temp_0_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_20"/></StgValue>
</operation>

<operation id="1235" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:7  %temp_1_V_load_11 = load i8* %temp_1_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_11"/></StgValue>
</operation>

<operation id="1236" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:8  %select_ln1116_5 = select i1 %icmp_ln1116_5, i8 %temp_0_V_load_20, i8 %temp_1_V_load_11

]]></Node>
<StgValue><ssdm name="select_ln1116_5"/></StgValue>
</operation>

<operation id="1237" st_id="36" stage="1" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:1  %urem_ln1116_12 = urem i9 %add_ln84_21, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_12"/></StgValue>
</operation>

<operation id="1238" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:2  %zext_ln1116_39 = zext i9 %urem_ln1116_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_39"/></StgValue>
</operation>

<operation id="1239" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:3  %temp_0_V_addr_23 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_39

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_23"/></StgValue>
</operation>

<operation id="1240" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:4  %temp_1_V_addr_14 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_39

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_14"/></StgValue>
</operation>

<operation id="1241" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:6  %temp_0_V_load_21 = load i8* %temp_0_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_21"/></StgValue>
</operation>

<operation id="1242" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:7  %temp_1_V_load_12 = load i8* %temp_1_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_12"/></StgValue>
</operation>

<operation id="1243" st_id="36" stage="2" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:1  %urem_ln1116_13 = urem i9 %add_ln84_23, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_13"/></StgValue>
</operation>

<operation id="1244" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:14  %bias_V_addr_17_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_17)

]]></Node>
<StgValue><ssdm name="bias_V_addr_17_read"/></StgValue>
</operation>

<operation id="1245" st_id="36" stage="4" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:1  %urem_ln1116_14 = urem i9 %add_ln84_25, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_14"/></StgValue>
</operation>

<operation id="1246" st_id="36" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:13  %bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_19_req"/></StgValue>
</operation>

<operation id="1247" st_id="36" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:1  %urem_ln1116_15 = urem i10 %add_ln84_27, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_15"/></StgValue>
</operation>

<operation id="1248" st_id="36" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:15  %bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_20_req"/></StgValue>
</operation>

<operation id="1249" st_id="36" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:1  %urem_ln1116_16 = urem i10 %add_ln84_29, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_16"/></StgValue>
</operation>

<operation id="1250" st_id="36" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:15  %bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_21_req"/></StgValue>
</operation>

<operation id="1251" st_id="36" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:1  %urem_ln1116_17 = urem i10 %add_ln84_31, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_17"/></StgValue>
</operation>

<operation id="1252" st_id="36" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:15  %bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_22_req"/></StgValue>
</operation>

<operation id="1253" st_id="36" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:1  %urem_ln1116_18 = urem i10 %add_ln84_33, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_18"/></StgValue>
</operation>

<operation id="1254" st_id="36" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:15  %bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_23_req"/></StgValue>
</operation>

<operation id="1255" st_id="36" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:2  %urem_ln1116_19 = urem i10 %add_ln84_35, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_19"/></StgValue>
</operation>

<operation id="1256" st_id="36" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:16  %bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_24_req"/></StgValue>
</operation>

<operation id="1257" st_id="36" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:1  %urem_ln1116_20 = urem i10 %add_ln84_36, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_20"/></StgValue>
</operation>

<operation id="1258" st_id="36" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:15  %bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_25_req"/></StgValue>
</operation>

<operation id="1259" st_id="36" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:1  %urem_ln1116_21 = urem i10 %add_ln84_38, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_21"/></StgValue>
</operation>

<operation id="1260" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:12  %add_ln1117_51 = add i33 %sext_ln203, %zext_ln91_29

]]></Node>
<StgValue><ssdm name="add_ln1117_51"/></StgValue>
</operation>

<operation id="1261" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:13  %sext_ln1117_52 = sext i33 %add_ln1117_51 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_52"/></StgValue>
</operation>

<operation id="1262" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:14  %bias_V_addr_25 = getelementptr i8* %input_V, i64 %sext_ln1117_52

]]></Node>
<StgValue><ssdm name="bias_V_addr_25"/></StgValue>
</operation>

<operation id="1263" st_id="36" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:1  %urem_ln1116_22 = urem i10 %add_ln84_40, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_22"/></StgValue>
</operation>

<operation id="1264" st_id="36" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:1  %urem_ln1116_23 = urem i10 %add_ln84_42, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_23"/></StgValue>
</operation>

<operation id="1265" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:0  %add_ln84_44 = add i10 %sext_ln81_2, %select_ln67_11

]]></Node>
<StgValue><ssdm name="add_ln84_44"/></StgValue>
</operation>

<operation id="1266" st_id="36" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:1  %urem_ln1116_24 = urem i10 %add_ln84_44, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_24"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1267" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:67  %add_ln91_20 = add i11 25, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_20"/></StgValue>
</operation>

<operation id="1268" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:68  %zext_ln91_30 = zext i11 %add_ln91_20 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_30"/></StgValue>
</operation>

<operation id="1269" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader148.preheader.1:0  %sum_4_0_2_2 = phi i8 [ %trunc_ln708_7, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2 ], [ %sum_4_0_2_1, %.preheader.0.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_4_0_2_2"/></StgValue>
</operation>

<operation id="1270" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader148.preheader.1:1  br i1 %and_ln83, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv, label %.preheader.1.0.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="1271" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:9  %sext_ln1192_73 = sext i8 %select_ln1116 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_73"/></StgValue>
</operation>

<operation id="1272" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:15  %sext_ln1192_74 = sext i8 %bias_V_addr_10_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_74"/></StgValue>
</operation>

<operation id="1273" st_id="37" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:16  %mul_ln1192_36 = mul i11 %sext_ln1192_73, %sext_ln1192_74

]]></Node>
<StgValue><ssdm name="mul_ln1192_36"/></StgValue>
</operation>

<operation id="1274" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:17  %shl_ln728_34 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_0_2_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_34"/></StgValue>
</operation>

<operation id="1275" st_id="37" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:18  %add_ln1192_36 = add i11 %mul_ln1192_36, %shl_ln728_34

]]></Node>
<StgValue><ssdm name="add_ln1192_36"/></StgValue>
</operation>

<operation id="1276" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:19  %trunc_ln708_8 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_36, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="1277" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv:20  br label %.preheader.1.0.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="1278" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:6  %temp_0_V_load_21 = load i8* %temp_0_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_21"/></StgValue>
</operation>

<operation id="1279" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:7  %temp_1_V_load_12 = load i8* %temp_1_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_12"/></StgValue>
</operation>

<operation id="1280" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:8  %select_ln1116_6 = select i1 %icmp_ln1116_6, i8 %temp_0_V_load_21, i8 %temp_1_V_load_12

]]></Node>
<StgValue><ssdm name="select_ln1116_6"/></StgValue>
</operation>

<operation id="1281" st_id="37" stage="1" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:1  %urem_ln1116_13 = urem i9 %add_ln84_23, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_13"/></StgValue>
</operation>

<operation id="1282" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:2  %zext_ln1116_40 = zext i9 %urem_ln1116_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_40"/></StgValue>
</operation>

<operation id="1283" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:3  %temp_0_V_addr_24 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_40

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_24"/></StgValue>
</operation>

<operation id="1284" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:4  %temp_1_V_addr_15 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_40

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_15"/></StgValue>
</operation>

<operation id="1285" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:6  %temp_0_V_load_22 = load i8* %temp_0_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_22"/></StgValue>
</operation>

<operation id="1286" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:7  %temp_1_V_load_13 = load i8* %temp_1_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_13"/></StgValue>
</operation>

<operation id="1287" st_id="37" stage="3" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:1  %urem_ln1116_14 = urem i9 %add_ln84_25, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_14"/></StgValue>
</operation>

<operation id="1288" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:14  %bias_V_addr_18_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_18)

]]></Node>
<StgValue><ssdm name="bias_V_addr_18_read"/></StgValue>
</operation>

<operation id="1289" st_id="37" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:1  %urem_ln1116_15 = urem i10 %add_ln84_27, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_15"/></StgValue>
</operation>

<operation id="1290" st_id="37" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:15  %bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_20_req"/></StgValue>
</operation>

<operation id="1291" st_id="37" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:1  %urem_ln1116_16 = urem i10 %add_ln84_29, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_16"/></StgValue>
</operation>

<operation id="1292" st_id="37" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:15  %bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_21_req"/></StgValue>
</operation>

<operation id="1293" st_id="37" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:1  %urem_ln1116_17 = urem i10 %add_ln84_31, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_17"/></StgValue>
</operation>

<operation id="1294" st_id="37" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:15  %bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_22_req"/></StgValue>
</operation>

<operation id="1295" st_id="37" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:1  %urem_ln1116_18 = urem i10 %add_ln84_33, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_18"/></StgValue>
</operation>

<operation id="1296" st_id="37" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:15  %bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_23_req"/></StgValue>
</operation>

<operation id="1297" st_id="37" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:2  %urem_ln1116_19 = urem i10 %add_ln84_35, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_19"/></StgValue>
</operation>

<operation id="1298" st_id="37" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:16  %bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_24_req"/></StgValue>
</operation>

<operation id="1299" st_id="37" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:1  %urem_ln1116_20 = urem i10 %add_ln84_36, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_20"/></StgValue>
</operation>

<operation id="1300" st_id="37" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:15  %bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_25_req"/></StgValue>
</operation>

<operation id="1301" st_id="37" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:1  %urem_ln1116_21 = urem i10 %add_ln84_38, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_21"/></StgValue>
</operation>

<operation id="1302" st_id="37" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:15  %bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_26_req"/></StgValue>
</operation>

<operation id="1303" st_id="37" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:1  %urem_ln1116_22 = urem i10 %add_ln84_40, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_22"/></StgValue>
</operation>

<operation id="1304" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:12  %add_ln1117_52 = add i33 %sext_ln203, %zext_ln91_30

]]></Node>
<StgValue><ssdm name="add_ln1117_52"/></StgValue>
</operation>

<operation id="1305" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:13  %sext_ln1117_53 = sext i33 %add_ln1117_52 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_53"/></StgValue>
</operation>

<operation id="1306" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:14  %bias_V_addr_26 = getelementptr i8* %input_V, i64 %sext_ln1117_53

]]></Node>
<StgValue><ssdm name="bias_V_addr_26"/></StgValue>
</operation>

<operation id="1307" st_id="37" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:1  %urem_ln1116_23 = urem i10 %add_ln84_42, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_23"/></StgValue>
</operation>

<operation id="1308" st_id="37" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:1  %urem_ln1116_24 = urem i10 %add_ln84_44, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_24"/></StgValue>
</operation>

<operation id="1309" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:5  %add_ln1116_27 = add i9 %select_ln67_30, %sext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_27"/></StgValue>
</operation>

<operation id="1310" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:6  %add_ln1116_28 = add i9 %add_ln1116_27, 64

]]></Node>
<StgValue><ssdm name="add_ln1116_28"/></StgValue>
</operation>

<operation id="1311" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:7  %icmp_ln1116_18 = icmp ult i9 %add_ln1116_28, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_18"/></StgValue>
</operation>

<operation id="1312" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:0  %add_ln84_46 = add i10 %zext_ln69, %select_ln67_11

]]></Node>
<StgValue><ssdm name="add_ln84_46"/></StgValue>
</operation>

<operation id="1313" st_id="37" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:1  %urem_ln1116_25 = urem i10 %add_ln84_46, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_25"/></StgValue>
</operation>

<operation id="1314" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:5  %add_ln1116_29 = add i9 %select_ln67_30, %zext_ln69_1

]]></Node>
<StgValue><ssdm name="add_ln1116_29"/></StgValue>
</operation>

<operation id="1315" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:6  %add_ln1116_30 = add i9 %add_ln1116_29, 64

]]></Node>
<StgValue><ssdm name="add_ln1116_30"/></StgValue>
</operation>

<operation id="1316" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:7  %icmp_ln1116_19 = icmp ult i9 %add_ln1116_30, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_19"/></StgValue>
</operation>

<operation id="1317" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:5  %add_ln1116_31 = add i9 %select_ln67_30, %zext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_31"/></StgValue>
</operation>

<operation id="1318" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:6  %add_ln1116_32 = add i9 %add_ln1116_31, 64

]]></Node>
<StgValue><ssdm name="add_ln1116_32"/></StgValue>
</operation>

<operation id="1319" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:7  %icmp_ln1116_20 = icmp ult i9 %add_ln1116_32, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_20"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1320" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:69  %add_ln91_21 = add i11 26, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_21"/></StgValue>
</operation>

<operation id="1321" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:70  %zext_ln91_31 = zext i11 %add_ln91_21 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_31"/></StgValue>
</operation>

<operation id="1322" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.1.0.1:0  %sum_4_1_0_0 = phi i8 [ %trunc_ln708_8, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv ], [ %sum_4_0_2_2, %.preheader148.preheader.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_1_0_0"/></StgValue>
</operation>

<operation id="1323" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1.0.1:1  br i1 %select_ln67_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv, label %.preheader.1.0.2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="1324" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:9  %sext_ln1192_75 = sext i8 %select_ln1116_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_75"/></StgValue>
</operation>

<operation id="1325" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:15  %sext_ln1192_76 = sext i8 %bias_V_addr_11_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_76"/></StgValue>
</operation>

<operation id="1326" st_id="38" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:16  %mul_ln1192_37 = mul i11 %sext_ln1192_75, %sext_ln1192_76

]]></Node>
<StgValue><ssdm name="mul_ln1192_37"/></StgValue>
</operation>

<operation id="1327" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:17  %shl_ln728_35 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_1_0_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_35"/></StgValue>
</operation>

<operation id="1328" st_id="38" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:18  %add_ln1192_37 = add i11 %mul_ln1192_37, %shl_ln728_35

]]></Node>
<StgValue><ssdm name="add_ln1192_37"/></StgValue>
</operation>

<operation id="1329" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:19  %trunc_ln708_9 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_37, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="1330" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv:20  br label %.preheader.1.0.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="1331" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:6  %temp_0_V_load_22 = load i8* %temp_0_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_22"/></StgValue>
</operation>

<operation id="1332" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:7  %temp_1_V_load_13 = load i8* %temp_1_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_13"/></StgValue>
</operation>

<operation id="1333" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:8  %select_ln1116_7 = select i1 %icmp_ln1116_7, i8 %temp_0_V_load_22, i8 %temp_1_V_load_13

]]></Node>
<StgValue><ssdm name="select_ln1116_7"/></StgValue>
</operation>

<operation id="1334" st_id="38" stage="2" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:1  %urem_ln1116_14 = urem i9 %add_ln84_25, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_14"/></StgValue>
</operation>

<operation id="1335" st_id="38" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:1  %urem_ln1116_15 = urem i10 %add_ln84_27, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_15"/></StgValue>
</operation>

<operation id="1336" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:16  %bias_V_addr_19_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_19)

]]></Node>
<StgValue><ssdm name="bias_V_addr_19_read"/></StgValue>
</operation>

<operation id="1337" st_id="38" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:1  %urem_ln1116_16 = urem i10 %add_ln84_29, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_16"/></StgValue>
</operation>

<operation id="1338" st_id="38" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:15  %bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_21_req"/></StgValue>
</operation>

<operation id="1339" st_id="38" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:1  %urem_ln1116_17 = urem i10 %add_ln84_31, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_17"/></StgValue>
</operation>

<operation id="1340" st_id="38" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:15  %bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_22_req"/></StgValue>
</operation>

<operation id="1341" st_id="38" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:1  %urem_ln1116_18 = urem i10 %add_ln84_33, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_18"/></StgValue>
</operation>

<operation id="1342" st_id="38" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:15  %bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_23_req"/></StgValue>
</operation>

<operation id="1343" st_id="38" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:2  %urem_ln1116_19 = urem i10 %add_ln84_35, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_19"/></StgValue>
</operation>

<operation id="1344" st_id="38" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:16  %bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_24_req"/></StgValue>
</operation>

<operation id="1345" st_id="38" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:1  %urem_ln1116_20 = urem i10 %add_ln84_36, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_20"/></StgValue>
</operation>

<operation id="1346" st_id="38" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:15  %bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_25_req"/></StgValue>
</operation>

<operation id="1347" st_id="38" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:1  %urem_ln1116_21 = urem i10 %add_ln84_38, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_21"/></StgValue>
</operation>

<operation id="1348" st_id="38" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:15  %bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_26_req"/></StgValue>
</operation>

<operation id="1349" st_id="38" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:1  %urem_ln1116_22 = urem i10 %add_ln84_40, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_22"/></StgValue>
</operation>

<operation id="1350" st_id="38" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:15  %bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_27_req"/></StgValue>
</operation>

<operation id="1351" st_id="38" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:1  %urem_ln1116_23 = urem i10 %add_ln84_42, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_23"/></StgValue>
</operation>

<operation id="1352" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:12  %add_ln1117_53 = add i33 %sext_ln203, %zext_ln91_31

]]></Node>
<StgValue><ssdm name="add_ln1117_53"/></StgValue>
</operation>

<operation id="1353" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:13  %sext_ln1117_54 = sext i33 %add_ln1117_53 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_54"/></StgValue>
</operation>

<operation id="1354" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:14  %bias_V_addr_27 = getelementptr i8* %input_V, i64 %sext_ln1117_54

]]></Node>
<StgValue><ssdm name="bias_V_addr_27"/></StgValue>
</operation>

<operation id="1355" st_id="38" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:1  %urem_ln1116_24 = urem i10 %add_ln84_44, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_24"/></StgValue>
</operation>

<operation id="1356" st_id="38" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:1  %urem_ln1116_25 = urem i10 %add_ln84_46, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_25"/></StgValue>
</operation>

<operation id="1357" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:0  %add_ln84_48 = add i10 %zext_ln81, %select_ln67_11

]]></Node>
<StgValue><ssdm name="add_ln84_48"/></StgValue>
</operation>

<operation id="1358" st_id="38" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:1  %urem_ln1116_26 = urem i10 %add_ln84_48, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_26"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1359" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:71  %add_ln91_22 = add i11 27, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_22"/></StgValue>
</operation>

<operation id="1360" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:72  %zext_ln91_32 = zext i11 %add_ln91_22 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_32"/></StgValue>
</operation>

<operation id="1361" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.1.0.2:0  %sum_4_1_0_1 = phi i8 [ %trunc_ln708_9, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv ], [ %sum_4_1_0_0, %.preheader.1.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_1_0_1"/></StgValue>
</operation>

<operation id="1362" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1.0.2:1  br i1 %and_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv, label %.preheader.preheader.1.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="1363" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:9  %sext_ln1192_77 = sext i8 %select_ln1116_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_77"/></StgValue>
</operation>

<operation id="1364" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:15  %sext_ln1192_78 = sext i8 %bias_V_addr_12_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_78"/></StgValue>
</operation>

<operation id="1365" st_id="39" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:16  %mul_ln1192_38 = mul i11 %sext_ln1192_77, %sext_ln1192_78

]]></Node>
<StgValue><ssdm name="mul_ln1192_38"/></StgValue>
</operation>

<operation id="1366" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:17  %shl_ln728_36 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_1_0_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_36"/></StgValue>
</operation>

<operation id="1367" st_id="39" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:18  %add_ln1192_38 = add i11 %mul_ln1192_38, %shl_ln728_36

]]></Node>
<StgValue><ssdm name="add_ln1192_38"/></StgValue>
</operation>

<operation id="1368" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:19  %trunc_ln708_10 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_38, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>

<operation id="1369" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv:20  br label %.preheader.preheader.1.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="1370" st_id="39" stage="1" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:1  %urem_ln1116_14 = urem i9 %add_ln84_25, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_14"/></StgValue>
</operation>

<operation id="1371" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:2  %zext_ln1116_41 = zext i9 %urem_ln1116_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_41"/></StgValue>
</operation>

<operation id="1372" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:3  %temp_0_V_addr_25 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_41

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_25"/></StgValue>
</operation>

<operation id="1373" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:4  %temp_1_V_addr_16 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_41

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_16"/></StgValue>
</operation>

<operation id="1374" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:6  %temp_0_V_load_23 = load i8* %temp_0_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_23"/></StgValue>
</operation>

<operation id="1375" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:7  %temp_1_V_load_14 = load i8* %temp_1_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_14"/></StgValue>
</operation>

<operation id="1376" st_id="39" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:1  %urem_ln1116_15 = urem i10 %add_ln84_27, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_15"/></StgValue>
</operation>

<operation id="1377" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:2  %zext_ln1116_42 = zext i10 %urem_ln1116_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_42"/></StgValue>
</operation>

<operation id="1378" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:3  %temp_1_V_addr_17 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_42

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_17"/></StgValue>
</operation>

<operation id="1379" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:4  %temp_2_V_addr_8 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_42

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_8"/></StgValue>
</operation>

<operation id="1380" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:8  %temp_1_V_load_15 = load i8* %temp_1_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_15"/></StgValue>
</operation>

<operation id="1381" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:9  %temp_2_V_load = load i8* %temp_2_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load"/></StgValue>
</operation>

<operation id="1382" st_id="39" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:1  %urem_ln1116_16 = urem i10 %add_ln84_29, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_16"/></StgValue>
</operation>

<operation id="1383" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:16  %bias_V_addr_20_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_20)

]]></Node>
<StgValue><ssdm name="bias_V_addr_20_read"/></StgValue>
</operation>

<operation id="1384" st_id="39" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:1  %urem_ln1116_17 = urem i10 %add_ln84_31, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_17"/></StgValue>
</operation>

<operation id="1385" st_id="39" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:15  %bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_22_req"/></StgValue>
</operation>

<operation id="1386" st_id="39" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:1  %urem_ln1116_18 = urem i10 %add_ln84_33, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_18"/></StgValue>
</operation>

<operation id="1387" st_id="39" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:15  %bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_23_req"/></StgValue>
</operation>

<operation id="1388" st_id="39" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:2  %urem_ln1116_19 = urem i10 %add_ln84_35, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_19"/></StgValue>
</operation>

<operation id="1389" st_id="39" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:16  %bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_24_req"/></StgValue>
</operation>

<operation id="1390" st_id="39" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:1  %urem_ln1116_20 = urem i10 %add_ln84_36, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_20"/></StgValue>
</operation>

<operation id="1391" st_id="39" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:15  %bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_25_req"/></StgValue>
</operation>

<operation id="1392" st_id="39" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:1  %urem_ln1116_21 = urem i10 %add_ln84_38, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_21"/></StgValue>
</operation>

<operation id="1393" st_id="39" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:15  %bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_26_req"/></StgValue>
</operation>

<operation id="1394" st_id="39" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:1  %urem_ln1116_22 = urem i10 %add_ln84_40, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_22"/></StgValue>
</operation>

<operation id="1395" st_id="39" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:15  %bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_27_req"/></StgValue>
</operation>

<operation id="1396" st_id="39" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:1  %urem_ln1116_23 = urem i10 %add_ln84_42, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_23"/></StgValue>
</operation>

<operation id="1397" st_id="39" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:15  %bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_28_req"/></StgValue>
</operation>

<operation id="1398" st_id="39" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:1  %urem_ln1116_24 = urem i10 %add_ln84_44, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_24"/></StgValue>
</operation>

<operation id="1399" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:12  %add_ln1117_54 = add i33 %sext_ln203, %zext_ln91_32

]]></Node>
<StgValue><ssdm name="add_ln1117_54"/></StgValue>
</operation>

<operation id="1400" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:13  %sext_ln1117_55 = sext i33 %add_ln1117_54 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_55"/></StgValue>
</operation>

<operation id="1401" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:14  %bias_V_addr_28 = getelementptr i8* %input_V, i64 %sext_ln1117_55

]]></Node>
<StgValue><ssdm name="bias_V_addr_28"/></StgValue>
</operation>

<operation id="1402" st_id="39" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:1  %urem_ln1116_25 = urem i10 %add_ln84_46, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_25"/></StgValue>
</operation>

<operation id="1403" st_id="39" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:1  %urem_ln1116_26 = urem i10 %add_ln84_48, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_26"/></StgValue>
</operation>

<operation id="1404" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:0  %add_ln84_50 = add i10 %sext_ln81_2, %select_ln67_12

]]></Node>
<StgValue><ssdm name="add_ln84_50"/></StgValue>
</operation>

<operation id="1405" st_id="39" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:1  %urem_ln1116_27 = urem i10 %add_ln84_50, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_27"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1406" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:73  %add_ln91_23 = add i11 28, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_23"/></StgValue>
</operation>

<operation id="1407" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:74  %zext_ln91_33 = zext i11 %add_ln91_23 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_33"/></StgValue>
</operation>

<operation id="1408" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.1.1:0  %sum_4_1_0_2 = phi i8 [ %trunc_ln708_10, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv ], [ %sum_4_1_0_1, %.preheader.1.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_4_1_0_2"/></StgValue>
</operation>

<operation id="1409" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.1.1:1  br i1 %icmp_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="1410" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:9  %sext_ln1192_79 = sext i8 %select_ln1116_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_79"/></StgValue>
</operation>

<operation id="1411" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:15  %sext_ln1192_80 = sext i8 %bias_V_addr_13_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_80"/></StgValue>
</operation>

<operation id="1412" st_id="40" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:16  %mul_ln1192_39 = mul i11 %sext_ln1192_79, %sext_ln1192_80

]]></Node>
<StgValue><ssdm name="mul_ln1192_39"/></StgValue>
</operation>

<operation id="1413" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:17  %shl_ln728_37 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_1_0_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_37"/></StgValue>
</operation>

<operation id="1414" st_id="40" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:18  %add_ln1192_39 = add i11 %mul_ln1192_39, %shl_ln728_37

]]></Node>
<StgValue><ssdm name="add_ln1192_39"/></StgValue>
</operation>

<operation id="1415" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:19  %trunc_ln708_11 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_39, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_11"/></StgValue>
</operation>

<operation id="1416" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv:20  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="1417" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:6  %temp_0_V_load_23 = load i8* %temp_0_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_23"/></StgValue>
</operation>

<operation id="1418" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:7  %temp_1_V_load_14 = load i8* %temp_1_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_14"/></StgValue>
</operation>

<operation id="1419" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:8  %select_ln1116_8 = select i1 %icmp_ln1116_8, i8 %temp_0_V_load_23, i8 %temp_1_V_load_14

]]></Node>
<StgValue><ssdm name="select_ln1116_8"/></StgValue>
</operation>

<operation id="1420" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:8  %temp_1_V_load_15 = load i8* %temp_1_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_15"/></StgValue>
</operation>

<operation id="1421" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:9  %temp_2_V_load = load i8* %temp_2_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load"/></StgValue>
</operation>

<operation id="1422" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:10  %select_ln1116_9 = select i1 %icmp_ln1116_9, i8 %temp_1_V_load_15, i8 %temp_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln1116_9"/></StgValue>
</operation>

<operation id="1423" st_id="40" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:1  %urem_ln1116_16 = urem i10 %add_ln84_29, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_16"/></StgValue>
</operation>

<operation id="1424" st_id="40" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:1  %urem_ln1116_17 = urem i10 %add_ln84_31, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_17"/></StgValue>
</operation>

<operation id="1425" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:16  %bias_V_addr_21_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_21)

]]></Node>
<StgValue><ssdm name="bias_V_addr_21_read"/></StgValue>
</operation>

<operation id="1426" st_id="40" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:1  %urem_ln1116_18 = urem i10 %add_ln84_33, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_18"/></StgValue>
</operation>

<operation id="1427" st_id="40" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:15  %bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_23_req"/></StgValue>
</operation>

<operation id="1428" st_id="40" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:2  %urem_ln1116_19 = urem i10 %add_ln84_35, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_19"/></StgValue>
</operation>

<operation id="1429" st_id="40" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:16  %bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_24_req"/></StgValue>
</operation>

<operation id="1430" st_id="40" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:1  %urem_ln1116_20 = urem i10 %add_ln84_36, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_20"/></StgValue>
</operation>

<operation id="1431" st_id="40" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:15  %bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_25_req"/></StgValue>
</operation>

<operation id="1432" st_id="40" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:1  %urem_ln1116_21 = urem i10 %add_ln84_38, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_21"/></StgValue>
</operation>

<operation id="1433" st_id="40" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:15  %bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_26_req"/></StgValue>
</operation>

<operation id="1434" st_id="40" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:1  %urem_ln1116_22 = urem i10 %add_ln84_40, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_22"/></StgValue>
</operation>

<operation id="1435" st_id="40" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:15  %bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_27_req"/></StgValue>
</operation>

<operation id="1436" st_id="40" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:1  %urem_ln1116_23 = urem i10 %add_ln84_42, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_23"/></StgValue>
</operation>

<operation id="1437" st_id="40" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:15  %bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_28_req"/></StgValue>
</operation>

<operation id="1438" st_id="40" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:1  %urem_ln1116_24 = urem i10 %add_ln84_44, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_24"/></StgValue>
</operation>

<operation id="1439" st_id="40" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:15  %bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_29_req"/></StgValue>
</operation>

<operation id="1440" st_id="40" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:1  %urem_ln1116_25 = urem i10 %add_ln84_46, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_25"/></StgValue>
</operation>

<operation id="1441" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:12  %add_ln1117_55 = add i33 %sext_ln203, %zext_ln91_33

]]></Node>
<StgValue><ssdm name="add_ln1117_55"/></StgValue>
</operation>

<operation id="1442" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:13  %sext_ln1117_56 = sext i33 %add_ln1117_55 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_56"/></StgValue>
</operation>

<operation id="1443" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:14  %bias_V_addr_29 = getelementptr i8* %input_V, i64 %sext_ln1117_56

]]></Node>
<StgValue><ssdm name="bias_V_addr_29"/></StgValue>
</operation>

<operation id="1444" st_id="40" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:1  %urem_ln1116_26 = urem i10 %add_ln84_48, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_26"/></StgValue>
</operation>

<operation id="1445" st_id="40" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:1  %urem_ln1116_27 = urem i10 %add_ln84_50, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_27"/></StgValue>
</operation>

<operation id="1446" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:5  %add_ln1116_33 = add i9 %select_ln67_31, %sext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_33"/></StgValue>
</operation>

<operation id="1447" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:6  %add_ln1116_34 = add i9 %add_ln1116_33, 64

]]></Node>
<StgValue><ssdm name="add_ln1116_34"/></StgValue>
</operation>

<operation id="1448" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:7  %icmp_ln1116_21 = icmp ult i9 %add_ln1116_34, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_21"/></StgValue>
</operation>

<operation id="1449" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:1  %add_ln84_52 = add i10 %zext_ln69, %select_ln67_12

]]></Node>
<StgValue><ssdm name="add_ln84_52"/></StgValue>
</operation>

<operation id="1450" st_id="40" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:2  %urem_ln1116_28 = urem i10 %add_ln84_52, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_28"/></StgValue>
</operation>

<operation id="1451" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:6  %add_ln1116_35 = add i9 %select_ln67_31, %zext_ln69_1

]]></Node>
<StgValue><ssdm name="add_ln1116_35"/></StgValue>
</operation>

<operation id="1452" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:7  %add_ln1116_54 = add i9 %add_ln1116_35, 64

]]></Node>
<StgValue><ssdm name="add_ln1116_54"/></StgValue>
</operation>

<operation id="1453" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:8  %icmp_ln1116_22 = icmp ult i9 %add_ln1116_54, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_22"/></StgValue>
</operation>

<operation id="1454" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:5  %add_ln1116_55 = add i9 %select_ln67_31, %zext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_55"/></StgValue>
</operation>

<operation id="1455" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:6  %add_ln1116_56 = add i9 %add_ln1116_55, 64

]]></Node>
<StgValue><ssdm name="add_ln1116_56"/></StgValue>
</operation>

<operation id="1456" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:7  %icmp_ln1116_23 = icmp ult i9 %add_ln1116_56, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_23"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1457" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:75  %add_ln91_24 = add i11 29, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_24"/></StgValue>
</operation>

<operation id="1458" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:76  %zext_ln91_34 = zext i11 %add_ln91_24 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_34"/></StgValue>
</operation>

<operation id="1459" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:0  %sum_4_1_1_0 = phi i8 [ %trunc_ln708_11, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv ], [ %sum_4_1_0_2, %.preheader.preheader.1.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_1_1_0"/></StgValue>
</operation>

<operation id="1460" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:10  %sext_ln1192_81 = sext i8 %select_ln1116_4 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_81"/></StgValue>
</operation>

<operation id="1461" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:16  %sext_ln1192_82 = sext i8 %bias_V_addr_14_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_82"/></StgValue>
</operation>

<operation id="1462" st_id="41" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:17  %mul_ln1192_40 = mul i11 %sext_ln1192_81, %sext_ln1192_82

]]></Node>
<StgValue><ssdm name="mul_ln1192_40"/></StgValue>
</operation>

<operation id="1463" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:18  %shl_ln728_38 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_1_1_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_38"/></StgValue>
</operation>

<operation id="1464" st_id="41" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:19  %add_ln1192_40 = add i11 %mul_ln1192_40, %shl_ln728_38

]]></Node>
<StgValue><ssdm name="add_ln1192_40"/></StgValue>
</operation>

<operation id="1465" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:20  %trunc_ln708_12 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_40, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_12"/></StgValue>
</operation>

<operation id="1466" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv:21  br i1 %icmp_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv, label %.preheader.preheader.1.2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="1467" st_id="41" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:1  %urem_ln1116_16 = urem i10 %add_ln84_29, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_16"/></StgValue>
</operation>

<operation id="1468" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:2  %zext_ln1116_43 = zext i10 %urem_ln1116_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_43"/></StgValue>
</operation>

<operation id="1469" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:3  %temp_1_V_addr_18 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_43

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_18"/></StgValue>
</operation>

<operation id="1470" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:4  %temp_2_V_addr_9 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_43

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_9"/></StgValue>
</operation>

<operation id="1471" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:8  %temp_1_V_load_16 = load i8* %temp_1_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_16"/></StgValue>
</operation>

<operation id="1472" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:9  %temp_2_V_load_7 = load i8* %temp_2_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_7"/></StgValue>
</operation>

<operation id="1473" st_id="41" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:1  %urem_ln1116_17 = urem i10 %add_ln84_31, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_17"/></StgValue>
</operation>

<operation id="1474" st_id="41" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:1  %urem_ln1116_18 = urem i10 %add_ln84_33, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_18"/></StgValue>
</operation>

<operation id="1475" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:16  %bias_V_addr_22_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_22)

]]></Node>
<StgValue><ssdm name="bias_V_addr_22_read"/></StgValue>
</operation>

<operation id="1476" st_id="41" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:2  %urem_ln1116_19 = urem i10 %add_ln84_35, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_19"/></StgValue>
</operation>

<operation id="1477" st_id="41" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:16  %bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_24_req"/></StgValue>
</operation>

<operation id="1478" st_id="41" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:1  %urem_ln1116_20 = urem i10 %add_ln84_36, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_20"/></StgValue>
</operation>

<operation id="1479" st_id="41" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:15  %bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_25_req"/></StgValue>
</operation>

<operation id="1480" st_id="41" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:1  %urem_ln1116_21 = urem i10 %add_ln84_38, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_21"/></StgValue>
</operation>

<operation id="1481" st_id="41" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:15  %bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_26_req"/></StgValue>
</operation>

<operation id="1482" st_id="41" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:1  %urem_ln1116_22 = urem i10 %add_ln84_40, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_22"/></StgValue>
</operation>

<operation id="1483" st_id="41" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:15  %bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_27_req"/></StgValue>
</operation>

<operation id="1484" st_id="41" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:1  %urem_ln1116_23 = urem i10 %add_ln84_42, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_23"/></StgValue>
</operation>

<operation id="1485" st_id="41" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:15  %bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_28_req"/></StgValue>
</operation>

<operation id="1486" st_id="41" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:1  %urem_ln1116_24 = urem i10 %add_ln84_44, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_24"/></StgValue>
</operation>

<operation id="1487" st_id="41" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:15  %bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_29_req"/></StgValue>
</operation>

<operation id="1488" st_id="41" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:1  %urem_ln1116_25 = urem i10 %add_ln84_46, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_25"/></StgValue>
</operation>

<operation id="1489" st_id="41" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:15  %bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_30_req"/></StgValue>
</operation>

<operation id="1490" st_id="41" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:1  %urem_ln1116_26 = urem i10 %add_ln84_48, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_26"/></StgValue>
</operation>

<operation id="1491" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:12  %add_ln1117_56 = add i33 %sext_ln203, %zext_ln91_34

]]></Node>
<StgValue><ssdm name="add_ln1117_56"/></StgValue>
</operation>

<operation id="1492" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:13  %sext_ln1117_57 = sext i33 %add_ln1117_56 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_57"/></StgValue>
</operation>

<operation id="1493" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:14  %bias_V_addr_30 = getelementptr i8* %input_V, i64 %sext_ln1117_57

]]></Node>
<StgValue><ssdm name="bias_V_addr_30"/></StgValue>
</operation>

<operation id="1494" st_id="41" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:1  %urem_ln1116_27 = urem i10 %add_ln84_50, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_27"/></StgValue>
</operation>

<operation id="1495" st_id="41" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:2  %urem_ln1116_28 = urem i10 %add_ln84_52, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_28"/></StgValue>
</operation>

<operation id="1496" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:0  %add_ln84_53 = add i10 %zext_ln81, %select_ln67_12

]]></Node>
<StgValue><ssdm name="add_ln84_53"/></StgValue>
</operation>

<operation id="1497" st_id="41" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:1  %urem_ln1116_29 = urem i10 %add_ln84_53, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_29"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1498" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:77  %add_ln91_25 = add i11 30, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_25"/></StgValue>
</operation>

<operation id="1499" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:78  %zext_ln91_35 = zext i11 %add_ln91_25 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_35"/></StgValue>
</operation>

<operation id="1500" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:9  %sext_ln1192_83 = sext i8 %select_ln1116_5 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_83"/></StgValue>
</operation>

<operation id="1501" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:15  %sext_ln1192_84 = sext i8 %bias_V_addr_15_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_84"/></StgValue>
</operation>

<operation id="1502" st_id="42" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:16  %mul_ln1192_41 = mul i11 %sext_ln1192_83, %sext_ln1192_84

]]></Node>
<StgValue><ssdm name="mul_ln1192_41"/></StgValue>
</operation>

<operation id="1503" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:17  %shl_ln728_39 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln708_12, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_39"/></StgValue>
</operation>

<operation id="1504" st_id="42" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:18  %add_ln1192_41 = add i11 %mul_ln1192_41, %shl_ln728_39

]]></Node>
<StgValue><ssdm name="add_ln1192_41"/></StgValue>
</operation>

<operation id="1505" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:19  %trunc_ln708_13 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_41, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_13"/></StgValue>
</operation>

<operation id="1506" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv:20  br label %.preheader.preheader.1.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="1507" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:8  %temp_1_V_load_16 = load i8* %temp_1_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_16"/></StgValue>
</operation>

<operation id="1508" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:9  %temp_2_V_load_7 = load i8* %temp_2_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_7"/></StgValue>
</operation>

<operation id="1509" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:10  %select_ln1116_10 = select i1 %icmp_ln1116_10, i8 %temp_1_V_load_16, i8 %temp_2_V_load_7

]]></Node>
<StgValue><ssdm name="select_ln1116_10"/></StgValue>
</operation>

<operation id="1510" st_id="42" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:1  %urem_ln1116_17 = urem i10 %add_ln84_31, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_17"/></StgValue>
</operation>

<operation id="1511" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:2  %zext_ln1116_44 = zext i10 %urem_ln1116_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_44"/></StgValue>
</operation>

<operation id="1512" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:3  %temp_1_V_addr_19 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_44

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_19"/></StgValue>
</operation>

<operation id="1513" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:4  %temp_2_V_addr_10 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_44

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_10"/></StgValue>
</operation>

<operation id="1514" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:8  %temp_1_V_load_17 = load i8* %temp_1_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_17"/></StgValue>
</operation>

<operation id="1515" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:9  %temp_2_V_load_8 = load i8* %temp_2_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_8"/></StgValue>
</operation>

<operation id="1516" st_id="42" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:1  %urem_ln1116_18 = urem i10 %add_ln84_33, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_18"/></StgValue>
</operation>

<operation id="1517" st_id="42" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:2  %urem_ln1116_19 = urem i10 %add_ln84_35, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_19"/></StgValue>
</operation>

<operation id="1518" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:17  %bias_V_addr_23_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_23)

]]></Node>
<StgValue><ssdm name="bias_V_addr_23_read"/></StgValue>
</operation>

<operation id="1519" st_id="42" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:1  %urem_ln1116_20 = urem i10 %add_ln84_36, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_20"/></StgValue>
</operation>

<operation id="1520" st_id="42" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:15  %bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_25_req"/></StgValue>
</operation>

<operation id="1521" st_id="42" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:1  %urem_ln1116_21 = urem i10 %add_ln84_38, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_21"/></StgValue>
</operation>

<operation id="1522" st_id="42" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:15  %bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_26_req"/></StgValue>
</operation>

<operation id="1523" st_id="42" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:1  %urem_ln1116_22 = urem i10 %add_ln84_40, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_22"/></StgValue>
</operation>

<operation id="1524" st_id="42" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:15  %bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_27_req"/></StgValue>
</operation>

<operation id="1525" st_id="42" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:1  %urem_ln1116_23 = urem i10 %add_ln84_42, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_23"/></StgValue>
</operation>

<operation id="1526" st_id="42" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:15  %bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_28_req"/></StgValue>
</operation>

<operation id="1527" st_id="42" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:1  %urem_ln1116_24 = urem i10 %add_ln84_44, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_24"/></StgValue>
</operation>

<operation id="1528" st_id="42" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:15  %bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_29_req"/></StgValue>
</operation>

<operation id="1529" st_id="42" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:1  %urem_ln1116_25 = urem i10 %add_ln84_46, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_25"/></StgValue>
</operation>

<operation id="1530" st_id="42" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:15  %bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_30_req"/></StgValue>
</operation>

<operation id="1531" st_id="42" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:1  %urem_ln1116_26 = urem i10 %add_ln84_48, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_26"/></StgValue>
</operation>

<operation id="1532" st_id="42" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:15  %bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_31_req"/></StgValue>
</operation>

<operation id="1533" st_id="42" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:1  %urem_ln1116_27 = urem i10 %add_ln84_50, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_27"/></StgValue>
</operation>

<operation id="1534" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:12  %add_ln1117_57 = add i33 %sext_ln203, %zext_ln91_35

]]></Node>
<StgValue><ssdm name="add_ln1117_57"/></StgValue>
</operation>

<operation id="1535" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:13  %sext_ln1117_58 = sext i33 %add_ln1117_57 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_58"/></StgValue>
</operation>

<operation id="1536" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:14  %bias_V_addr_31 = getelementptr i8* %input_V, i64 %sext_ln1117_58

]]></Node>
<StgValue><ssdm name="bias_V_addr_31"/></StgValue>
</operation>

<operation id="1537" st_id="42" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:2  %urem_ln1116_28 = urem i10 %add_ln84_52, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_28"/></StgValue>
</operation>

<operation id="1538" st_id="42" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:1  %urem_ln1116_29 = urem i10 %add_ln84_53, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_29"/></StgValue>
</operation>

<operation id="1539" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:0  %add_ln84_55 = add i10 %sext_ln81_2, %select_ln67_13

]]></Node>
<StgValue><ssdm name="add_ln84_55"/></StgValue>
</operation>

<operation id="1540" st_id="42" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:1  %urem_ln1116_30 = urem i10 %add_ln84_55, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_30"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1541" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:79  %add_ln91_26 = add i11 31, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_26"/></StgValue>
</operation>

<operation id="1542" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:80  %zext_ln91_36 = zext i11 %add_ln91_26 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_36"/></StgValue>
</operation>

<operation id="1543" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.1.2:0  %sum_4_1_1_2 = phi i8 [ %trunc_ln708_13, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv ], [ %trunc_ln708_12, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv ]

]]></Node>
<StgValue><ssdm name="sum_4_1_1_2"/></StgValue>
</operation>

<operation id="1544" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.1.2:1  br i1 %and_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv, label %.preheader.1.2.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="1545" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:9  %sext_ln1192_85 = sext i8 %select_ln1116_6 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_85"/></StgValue>
</operation>

<operation id="1546" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:15  %sext_ln1192_86 = sext i8 %bias_V_addr_16_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_86"/></StgValue>
</operation>

<operation id="1547" st_id="43" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:16  %mul_ln1192_42 = mul i11 %sext_ln1192_85, %sext_ln1192_86

]]></Node>
<StgValue><ssdm name="mul_ln1192_42"/></StgValue>
</operation>

<operation id="1548" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:17  %shl_ln728_40 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_1_1_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_40"/></StgValue>
</operation>

<operation id="1549" st_id="43" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:18  %add_ln1192_42 = add i11 %mul_ln1192_42, %shl_ln728_40

]]></Node>
<StgValue><ssdm name="add_ln1192_42"/></StgValue>
</operation>

<operation id="1550" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:19  %trunc_ln708_14 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_42, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_14"/></StgValue>
</operation>

<operation id="1551" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv:20  br label %.preheader.1.2.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="1552" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:8  %temp_1_V_load_17 = load i8* %temp_1_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_17"/></StgValue>
</operation>

<operation id="1553" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:9  %temp_2_V_load_8 = load i8* %temp_2_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_8"/></StgValue>
</operation>

<operation id="1554" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:10  %select_ln1116_11 = select i1 %icmp_ln1116_11, i8 %temp_1_V_load_17, i8 %temp_2_V_load_8

]]></Node>
<StgValue><ssdm name="select_ln1116_11"/></StgValue>
</operation>

<operation id="1555" st_id="43" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:1  %urem_ln1116_18 = urem i10 %add_ln84_33, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_18"/></StgValue>
</operation>

<operation id="1556" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:2  %zext_ln1116_45 = zext i10 %urem_ln1116_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_45"/></StgValue>
</operation>

<operation id="1557" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:3  %temp_1_V_addr_20 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_45

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_20"/></StgValue>
</operation>

<operation id="1558" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:4  %temp_2_V_addr_11 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_45

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_11"/></StgValue>
</operation>

<operation id="1559" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:8  %temp_1_V_load_18 = load i8* %temp_1_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_18"/></StgValue>
</operation>

<operation id="1560" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:9  %temp_2_V_load_9 = load i8* %temp_2_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_9"/></StgValue>
</operation>

<operation id="1561" st_id="43" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:2  %urem_ln1116_19 = urem i10 %add_ln84_35, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_19"/></StgValue>
</operation>

<operation id="1562" st_id="43" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:1  %urem_ln1116_20 = urem i10 %add_ln84_36, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_20"/></StgValue>
</operation>

<operation id="1563" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:16  %bias_V_addr_24_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_24)

]]></Node>
<StgValue><ssdm name="bias_V_addr_24_read"/></StgValue>
</operation>

<operation id="1564" st_id="43" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:1  %urem_ln1116_21 = urem i10 %add_ln84_38, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_21"/></StgValue>
</operation>

<operation id="1565" st_id="43" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:15  %bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_26_req"/></StgValue>
</operation>

<operation id="1566" st_id="43" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:1  %urem_ln1116_22 = urem i10 %add_ln84_40, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_22"/></StgValue>
</operation>

<operation id="1567" st_id="43" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:15  %bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_27_req"/></StgValue>
</operation>

<operation id="1568" st_id="43" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:1  %urem_ln1116_23 = urem i10 %add_ln84_42, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_23"/></StgValue>
</operation>

<operation id="1569" st_id="43" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:15  %bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_28_req"/></StgValue>
</operation>

<operation id="1570" st_id="43" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:1  %urem_ln1116_24 = urem i10 %add_ln84_44, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_24"/></StgValue>
</operation>

<operation id="1571" st_id="43" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:15  %bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_29_req"/></StgValue>
</operation>

<operation id="1572" st_id="43" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:1  %urem_ln1116_25 = urem i10 %add_ln84_46, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_25"/></StgValue>
</operation>

<operation id="1573" st_id="43" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:15  %bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_30_req"/></StgValue>
</operation>

<operation id="1574" st_id="43" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:1  %urem_ln1116_26 = urem i10 %add_ln84_48, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_26"/></StgValue>
</operation>

<operation id="1575" st_id="43" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:15  %bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_31_req"/></StgValue>
</operation>

<operation id="1576" st_id="43" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:1  %urem_ln1116_27 = urem i10 %add_ln84_50, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_27"/></StgValue>
</operation>

<operation id="1577" st_id="43" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:15  %bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_32_req"/></StgValue>
</operation>

<operation id="1578" st_id="43" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:2  %urem_ln1116_28 = urem i10 %add_ln84_52, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_28"/></StgValue>
</operation>

<operation id="1579" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:13  %add_ln1117_58 = add i33 %sext_ln203, %zext_ln91_36

]]></Node>
<StgValue><ssdm name="add_ln1117_58"/></StgValue>
</operation>

<operation id="1580" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:14  %sext_ln1117_59 = sext i33 %add_ln1117_58 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_59"/></StgValue>
</operation>

<operation id="1581" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:15  %bias_V_addr_32 = getelementptr i8* %input_V, i64 %sext_ln1117_59

]]></Node>
<StgValue><ssdm name="bias_V_addr_32"/></StgValue>
</operation>

<operation id="1582" st_id="43" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:1  %urem_ln1116_29 = urem i10 %add_ln84_53, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_29"/></StgValue>
</operation>

<operation id="1583" st_id="43" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:1  %urem_ln1116_30 = urem i10 %add_ln84_55, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_30"/></StgValue>
</operation>

<operation id="1584" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:5  %add_ln1116_57 = add i9 %select_ln67_32, %sext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_57"/></StgValue>
</operation>

<operation id="1585" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:6  %add_ln1116_58 = add i9 %add_ln1116_57, 64

]]></Node>
<StgValue><ssdm name="add_ln1116_58"/></StgValue>
</operation>

<operation id="1586" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:7  %icmp_ln1116_24 = icmp ult i9 %add_ln1116_58, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_24"/></StgValue>
</operation>

<operation id="1587" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:0  %add_ln84_57 = add i10 %zext_ln69, %select_ln67_13

]]></Node>
<StgValue><ssdm name="add_ln84_57"/></StgValue>
</operation>

<operation id="1588" st_id="43" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:1  %urem_ln1116_31 = urem i10 %add_ln84_57, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_31"/></StgValue>
</operation>

<operation id="1589" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:5  %add_ln1116_59 = add i9 %select_ln67_32, %zext_ln69_1

]]></Node>
<StgValue><ssdm name="add_ln1116_59"/></StgValue>
</operation>

<operation id="1590" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:6  %add_ln1116_60 = add i9 %add_ln1116_59, 64

]]></Node>
<StgValue><ssdm name="add_ln1116_60"/></StgValue>
</operation>

<operation id="1591" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:7  %icmp_ln1116_25 = icmp ult i9 %add_ln1116_60, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_25"/></StgValue>
</operation>

<operation id="1592" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:5  %add_ln1116_61 = add i9 %select_ln67_32, %zext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_61"/></StgValue>
</operation>

<operation id="1593" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:6  %add_ln1116_62 = add i9 %add_ln1116_61, 64

]]></Node>
<StgValue><ssdm name="add_ln1116_62"/></StgValue>
</operation>

<operation id="1594" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:7  %icmp_ln1116_26 = icmp ult i9 %add_ln1116_62, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_26"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1595" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:81  %add_ln91_27 = add i11 32, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_27"/></StgValue>
</operation>

<operation id="1596" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:82  %zext_ln91_37 = zext i11 %add_ln91_27 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_37"/></StgValue>
</operation>

<operation id="1597" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.1.2.1:0  %sum_4_1_2_0 = phi i8 [ %trunc_ln708_14, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv ], [ %sum_4_1_1_2, %.preheader.preheader.1.2 ]

]]></Node>
<StgValue><ssdm name="sum_4_1_2_0"/></StgValue>
</operation>

<operation id="1598" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1.2.1:1  br i1 %select_ln67_4, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv, label %.preheader.1.2.2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="1599" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:9  %sext_ln1192_87 = sext i8 %select_ln1116_7 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_87"/></StgValue>
</operation>

<operation id="1600" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:15  %sext_ln1192_88 = sext i8 %bias_V_addr_17_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_88"/></StgValue>
</operation>

<operation id="1601" st_id="44" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:16  %mul_ln1192_43 = mul i11 %sext_ln1192_87, %sext_ln1192_88

]]></Node>
<StgValue><ssdm name="mul_ln1192_43"/></StgValue>
</operation>

<operation id="1602" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:17  %shl_ln728_41 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_1_2_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_41"/></StgValue>
</operation>

<operation id="1603" st_id="44" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:18  %add_ln1192_43 = add i11 %mul_ln1192_43, %shl_ln728_41

]]></Node>
<StgValue><ssdm name="add_ln1192_43"/></StgValue>
</operation>

<operation id="1604" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:19  %trunc_ln708_15 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_43, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_15"/></StgValue>
</operation>

<operation id="1605" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv:20  br label %.preheader.1.2.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="1606" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:8  %temp_1_V_load_18 = load i8* %temp_1_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_18"/></StgValue>
</operation>

<operation id="1607" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:9  %temp_2_V_load_9 = load i8* %temp_2_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_9"/></StgValue>
</operation>

<operation id="1608" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:10  %select_ln1116_12 = select i1 %icmp_ln1116_12, i8 %temp_1_V_load_18, i8 %temp_2_V_load_9

]]></Node>
<StgValue><ssdm name="select_ln1116_12"/></StgValue>
</operation>

<operation id="1609" st_id="44" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:2  %urem_ln1116_19 = urem i10 %add_ln84_35, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_19"/></StgValue>
</operation>

<operation id="1610" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:3  %zext_ln1116_46 = zext i10 %urem_ln1116_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_46"/></StgValue>
</operation>

<operation id="1611" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:4  %temp_1_V_addr_21 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_46

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_21"/></StgValue>
</operation>

<operation id="1612" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:5  %temp_2_V_addr_12 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_46

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_12"/></StgValue>
</operation>

<operation id="1613" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:9  %temp_1_V_load_19 = load i8* %temp_1_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_19"/></StgValue>
</operation>

<operation id="1614" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:10  %temp_2_V_load_10 = load i8* %temp_2_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_10"/></StgValue>
</operation>

<operation id="1615" st_id="44" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:1  %urem_ln1116_20 = urem i10 %add_ln84_36, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_20"/></StgValue>
</operation>

<operation id="1616" st_id="44" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:1  %urem_ln1116_21 = urem i10 %add_ln84_38, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_21"/></StgValue>
</operation>

<operation id="1617" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:16  %bias_V_addr_25_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_25)

]]></Node>
<StgValue><ssdm name="bias_V_addr_25_read"/></StgValue>
</operation>

<operation id="1618" st_id="44" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:1  %urem_ln1116_22 = urem i10 %add_ln84_40, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_22"/></StgValue>
</operation>

<operation id="1619" st_id="44" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:15  %bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_27_req"/></StgValue>
</operation>

<operation id="1620" st_id="44" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:1  %urem_ln1116_23 = urem i10 %add_ln84_42, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_23"/></StgValue>
</operation>

<operation id="1621" st_id="44" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:15  %bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_28_req"/></StgValue>
</operation>

<operation id="1622" st_id="44" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:1  %urem_ln1116_24 = urem i10 %add_ln84_44, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_24"/></StgValue>
</operation>

<operation id="1623" st_id="44" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:15  %bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_29_req"/></StgValue>
</operation>

<operation id="1624" st_id="44" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:1  %urem_ln1116_25 = urem i10 %add_ln84_46, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_25"/></StgValue>
</operation>

<operation id="1625" st_id="44" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:15  %bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_30_req"/></StgValue>
</operation>

<operation id="1626" st_id="44" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:1  %urem_ln1116_26 = urem i10 %add_ln84_48, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_26"/></StgValue>
</operation>

<operation id="1627" st_id="44" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:15  %bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_31_req"/></StgValue>
</operation>

<operation id="1628" st_id="44" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:1  %urem_ln1116_27 = urem i10 %add_ln84_50, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_27"/></StgValue>
</operation>

<operation id="1629" st_id="44" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:15  %bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_32_req"/></StgValue>
</operation>

<operation id="1630" st_id="44" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:2  %urem_ln1116_28 = urem i10 %add_ln84_52, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_28"/></StgValue>
</operation>

<operation id="1631" st_id="44" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:16  %bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_33_req"/></StgValue>
</operation>

<operation id="1632" st_id="44" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:1  %urem_ln1116_29 = urem i10 %add_ln84_53, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_29"/></StgValue>
</operation>

<operation id="1633" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:12  %add_ln1117_59 = add i33 %sext_ln203, %zext_ln91_37

]]></Node>
<StgValue><ssdm name="add_ln1117_59"/></StgValue>
</operation>

<operation id="1634" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:13  %sext_ln1117_60 = sext i33 %add_ln1117_59 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_60"/></StgValue>
</operation>

<operation id="1635" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:14  %bias_V_addr_33 = getelementptr i8* %input_V, i64 %sext_ln1117_60

]]></Node>
<StgValue><ssdm name="bias_V_addr_33"/></StgValue>
</operation>

<operation id="1636" st_id="44" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:1  %urem_ln1116_30 = urem i10 %add_ln84_55, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_30"/></StgValue>
</operation>

<operation id="1637" st_id="44" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:1  %urem_ln1116_31 = urem i10 %add_ln84_57, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_31"/></StgValue>
</operation>

<operation id="1638" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:0  %add_ln84_59 = add i10 %zext_ln81, %select_ln67_13

]]></Node>
<StgValue><ssdm name="add_ln84_59"/></StgValue>
</operation>

<operation id="1639" st_id="44" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:1  %urem_ln1116_32 = urem i10 %add_ln84_59, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_32"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1640" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:83  %add_ln91_28 = add i11 33, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_28"/></StgValue>
</operation>

<operation id="1641" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:84  %zext_ln91_38 = zext i11 %add_ln91_28 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_38"/></StgValue>
</operation>

<operation id="1642" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.1.2.2:0  %sum_4_1_2_1 = phi i8 [ %trunc_ln708_15, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv ], [ %sum_4_1_2_0, %.preheader.1.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_1_2_1"/></StgValue>
</operation>

<operation id="1643" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1.2.2:1  br i1 %and_ln83_3, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv, label %.preheader148.preheader.2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="1644" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:9  %sext_ln1192_89 = sext i8 %select_ln1116_8 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_89"/></StgValue>
</operation>

<operation id="1645" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:15  %sext_ln1192_90 = sext i8 %bias_V_addr_18_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_90"/></StgValue>
</operation>

<operation id="1646" st_id="45" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:16  %mul_ln1192_44 = mul i11 %sext_ln1192_89, %sext_ln1192_90

]]></Node>
<StgValue><ssdm name="mul_ln1192_44"/></StgValue>
</operation>

<operation id="1647" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:17  %shl_ln728_42 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_1_2_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_42"/></StgValue>
</operation>

<operation id="1648" st_id="45" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:18  %add_ln1192_44 = add i11 %mul_ln1192_44, %shl_ln728_42

]]></Node>
<StgValue><ssdm name="add_ln1192_44"/></StgValue>
</operation>

<operation id="1649" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:19  %trunc_ln708_16 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_44, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_16"/></StgValue>
</operation>

<operation id="1650" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv:20  br label %.preheader148.preheader.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="1651" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:9  %temp_1_V_load_19 = load i8* %temp_1_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_19"/></StgValue>
</operation>

<operation id="1652" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:10  %temp_2_V_load_10 = load i8* %temp_2_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_10"/></StgValue>
</operation>

<operation id="1653" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:11  %select_ln1116_13 = select i1 %icmp_ln1116_13, i8 %temp_1_V_load_19, i8 %temp_2_V_load_10

]]></Node>
<StgValue><ssdm name="select_ln1116_13"/></StgValue>
</operation>

<operation id="1654" st_id="45" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:1  %urem_ln1116_20 = urem i10 %add_ln84_36, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_20"/></StgValue>
</operation>

<operation id="1655" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:2  %zext_ln1116_47 = zext i10 %urem_ln1116_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_47"/></StgValue>
</operation>

<operation id="1656" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:3  %temp_1_V_addr_22 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_47

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_22"/></StgValue>
</operation>

<operation id="1657" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:4  %temp_2_V_addr_13 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_47

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_13"/></StgValue>
</operation>

<operation id="1658" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:8  %temp_1_V_load_20 = load i8* %temp_1_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_20"/></StgValue>
</operation>

<operation id="1659" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:9  %temp_2_V_load_11 = load i8* %temp_2_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_11"/></StgValue>
</operation>

<operation id="1660" st_id="45" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:1  %urem_ln1116_21 = urem i10 %add_ln84_38, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_21"/></StgValue>
</operation>

<operation id="1661" st_id="45" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:1  %urem_ln1116_22 = urem i10 %add_ln84_40, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_22"/></StgValue>
</operation>

<operation id="1662" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:16  %bias_V_addr_26_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_26)

]]></Node>
<StgValue><ssdm name="bias_V_addr_26_read"/></StgValue>
</operation>

<operation id="1663" st_id="45" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:1  %urem_ln1116_23 = urem i10 %add_ln84_42, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_23"/></StgValue>
</operation>

<operation id="1664" st_id="45" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:15  %bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_28_req"/></StgValue>
</operation>

<operation id="1665" st_id="45" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:1  %urem_ln1116_24 = urem i10 %add_ln84_44, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_24"/></StgValue>
</operation>

<operation id="1666" st_id="45" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:15  %bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_29_req"/></StgValue>
</operation>

<operation id="1667" st_id="45" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:1  %urem_ln1116_25 = urem i10 %add_ln84_46, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_25"/></StgValue>
</operation>

<operation id="1668" st_id="45" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:15  %bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_30_req"/></StgValue>
</operation>

<operation id="1669" st_id="45" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:1  %urem_ln1116_26 = urem i10 %add_ln84_48, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_26"/></StgValue>
</operation>

<operation id="1670" st_id="45" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:15  %bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_31_req"/></StgValue>
</operation>

<operation id="1671" st_id="45" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:1  %urem_ln1116_27 = urem i10 %add_ln84_50, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_27"/></StgValue>
</operation>

<operation id="1672" st_id="45" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:15  %bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_32_req"/></StgValue>
</operation>

<operation id="1673" st_id="45" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:2  %urem_ln1116_28 = urem i10 %add_ln84_52, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_28"/></StgValue>
</operation>

<operation id="1674" st_id="45" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:16  %bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_33_req"/></StgValue>
</operation>

<operation id="1675" st_id="45" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:1  %urem_ln1116_29 = urem i10 %add_ln84_53, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_29"/></StgValue>
</operation>

<operation id="1676" st_id="45" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:15  %bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_34_req"/></StgValue>
</operation>

<operation id="1677" st_id="45" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:1  %urem_ln1116_30 = urem i10 %add_ln84_55, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_30"/></StgValue>
</operation>

<operation id="1678" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:12  %add_ln1117_60 = add i33 %sext_ln203, %zext_ln91_38

]]></Node>
<StgValue><ssdm name="add_ln1117_60"/></StgValue>
</operation>

<operation id="1679" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:13  %sext_ln1117_61 = sext i33 %add_ln1117_60 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_61"/></StgValue>
</operation>

<operation id="1680" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:14  %bias_V_addr_34 = getelementptr i8* %input_V, i64 %sext_ln1117_61

]]></Node>
<StgValue><ssdm name="bias_V_addr_34"/></StgValue>
</operation>

<operation id="1681" st_id="45" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:1  %urem_ln1116_31 = urem i10 %add_ln84_57, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_31"/></StgValue>
</operation>

<operation id="1682" st_id="45" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:1  %urem_ln1116_32 = urem i10 %add_ln84_59, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_32"/></StgValue>
</operation>

<operation id="1683" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:0  %add_ln84_61 = add i10 %sext_ln81_2, %select_ln67_14

]]></Node>
<StgValue><ssdm name="add_ln84_61"/></StgValue>
</operation>

<operation id="1684" st_id="45" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:2  %urem_ln1116_33 = urem i10 %add_ln84_61, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_33"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1685" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:85  %add_ln91_29 = add i11 34, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_29"/></StgValue>
</operation>

<operation id="1686" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:86  %zext_ln91_39 = zext i11 %add_ln91_29 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_39"/></StgValue>
</operation>

<operation id="1687" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader148.preheader.2:0  %sum_4_1_2_2 = phi i8 [ %trunc_ln708_16, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv ], [ %sum_4_1_2_1, %.preheader.1.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_4_1_2_2"/></StgValue>
</operation>

<operation id="1688" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader148.preheader.2:1  br i1 %and_ln83, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv, label %.preheader.2.0.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="1689" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:11  %sext_ln1192_91 = sext i8 %select_ln1116_9 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_91"/></StgValue>
</operation>

<operation id="1690" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:17  %sext_ln1192_92 = sext i8 %bias_V_addr_19_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_92"/></StgValue>
</operation>

<operation id="1691" st_id="46" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:18  %mul_ln1192_45 = mul i11 %sext_ln1192_91, %sext_ln1192_92

]]></Node>
<StgValue><ssdm name="mul_ln1192_45"/></StgValue>
</operation>

<operation id="1692" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:19  %shl_ln728_43 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_1_2_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_43"/></StgValue>
</operation>

<operation id="1693" st_id="46" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:20  %add_ln1192_45 = add i11 %mul_ln1192_45, %shl_ln728_43

]]></Node>
<StgValue><ssdm name="add_ln1192_45"/></StgValue>
</operation>

<operation id="1694" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:21  %trunc_ln708_17 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_45, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_17"/></StgValue>
</operation>

<operation id="1695" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:22  br label %.preheader.2.0.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="1696" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:8  %temp_1_V_load_20 = load i8* %temp_1_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_20"/></StgValue>
</operation>

<operation id="1697" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:9  %temp_2_V_load_11 = load i8* %temp_2_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_11"/></StgValue>
</operation>

<operation id="1698" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:10  %select_ln1116_14 = select i1 %icmp_ln1116_14, i8 %temp_1_V_load_20, i8 %temp_2_V_load_11

]]></Node>
<StgValue><ssdm name="select_ln1116_14"/></StgValue>
</operation>

<operation id="1699" st_id="46" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:1  %urem_ln1116_21 = urem i10 %add_ln84_38, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_21"/></StgValue>
</operation>

<operation id="1700" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:2  %zext_ln1116_48 = zext i10 %urem_ln1116_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_48"/></StgValue>
</operation>

<operation id="1701" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:3  %temp_1_V_addr_23 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_48

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_23"/></StgValue>
</operation>

<operation id="1702" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:4  %temp_2_V_addr_14 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_48

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_14"/></StgValue>
</operation>

<operation id="1703" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:8  %temp_1_V_load_21 = load i8* %temp_1_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_21"/></StgValue>
</operation>

<operation id="1704" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:9  %temp_2_V_load_12 = load i8* %temp_2_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_12"/></StgValue>
</operation>

<operation id="1705" st_id="46" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:1  %urem_ln1116_22 = urem i10 %add_ln84_40, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_22"/></StgValue>
</operation>

<operation id="1706" st_id="46" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:1  %urem_ln1116_23 = urem i10 %add_ln84_42, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_23"/></StgValue>
</operation>

<operation id="1707" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:16  %bias_V_addr_27_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_27)

]]></Node>
<StgValue><ssdm name="bias_V_addr_27_read"/></StgValue>
</operation>

<operation id="1708" st_id="46" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:1  %urem_ln1116_24 = urem i10 %add_ln84_44, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_24"/></StgValue>
</operation>

<operation id="1709" st_id="46" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:15  %bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_29_req"/></StgValue>
</operation>

<operation id="1710" st_id="46" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:1  %urem_ln1116_25 = urem i10 %add_ln84_46, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_25"/></StgValue>
</operation>

<operation id="1711" st_id="46" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:15  %bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_30_req"/></StgValue>
</operation>

<operation id="1712" st_id="46" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:1  %urem_ln1116_26 = urem i10 %add_ln84_48, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_26"/></StgValue>
</operation>

<operation id="1713" st_id="46" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:15  %bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_31_req"/></StgValue>
</operation>

<operation id="1714" st_id="46" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:1  %urem_ln1116_27 = urem i10 %add_ln84_50, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_27"/></StgValue>
</operation>

<operation id="1715" st_id="46" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:15  %bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_32_req"/></StgValue>
</operation>

<operation id="1716" st_id="46" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:2  %urem_ln1116_28 = urem i10 %add_ln84_52, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_28"/></StgValue>
</operation>

<operation id="1717" st_id="46" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:16  %bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_33_req"/></StgValue>
</operation>

<operation id="1718" st_id="46" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:1  %urem_ln1116_29 = urem i10 %add_ln84_53, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_29"/></StgValue>
</operation>

<operation id="1719" st_id="46" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:15  %bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_34_req"/></StgValue>
</operation>

<operation id="1720" st_id="46" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:1  %urem_ln1116_30 = urem i10 %add_ln84_55, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_30"/></StgValue>
</operation>

<operation id="1721" st_id="46" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:15  %bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_35_req"/></StgValue>
</operation>

<operation id="1722" st_id="46" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:1  %urem_ln1116_31 = urem i10 %add_ln84_57, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_31"/></StgValue>
</operation>

<operation id="1723" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:12  %add_ln1117_61 = add i33 %sext_ln203, %zext_ln91_39

]]></Node>
<StgValue><ssdm name="add_ln1117_61"/></StgValue>
</operation>

<operation id="1724" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:13  %sext_ln1117_62 = sext i33 %add_ln1117_61 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_62"/></StgValue>
</operation>

<operation id="1725" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:14  %bias_V_addr_35 = getelementptr i8* %input_V, i64 %sext_ln1117_62

]]></Node>
<StgValue><ssdm name="bias_V_addr_35"/></StgValue>
</operation>

<operation id="1726" st_id="46" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:1  %urem_ln1116_32 = urem i10 %add_ln84_59, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_32"/></StgValue>
</operation>

<operation id="1727" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:1  %add_ln1116_63 = add i9 %select_ln67_33, %sext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_63"/></StgValue>
</operation>

<operation id="1728" st_id="46" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:2  %urem_ln1116_33 = urem i10 %add_ln84_61, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_33"/></StgValue>
</operation>

<operation id="1729" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:6  %add_ln1116_18 = add i9 %add_ln1116_63, -160

]]></Node>
<StgValue><ssdm name="add_ln1116_18"/></StgValue>
</operation>

<operation id="1730" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:7  %icmp_ln1116_27 = icmp ult i9 %add_ln1116_18, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_27"/></StgValue>
</operation>

<operation id="1731" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:0  %add_ln84_63 = add i10 %zext_ln69, %select_ln67_14

]]></Node>
<StgValue><ssdm name="add_ln84_63"/></StgValue>
</operation>

<operation id="1732" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:1  %add_ln1116_64 = add i9 %select_ln67_33, %zext_ln69_1

]]></Node>
<StgValue><ssdm name="add_ln1116_64"/></StgValue>
</operation>

<operation id="1733" st_id="46" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:2  %urem_ln1116_34 = urem i10 %add_ln84_63, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_34"/></StgValue>
</operation>

<operation id="1734" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:6  %add_ln1116_19 = add i9 %add_ln1116_64, -160

]]></Node>
<StgValue><ssdm name="add_ln1116_19"/></StgValue>
</operation>

<operation id="1735" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:7  %icmp_ln1116_28 = icmp ult i9 %add_ln1116_19, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_28"/></StgValue>
</operation>

<operation id="1736" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:1  %add_ln1116_65 = add i9 %select_ln67_33, %zext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_65"/></StgValue>
</operation>

<operation id="1737" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:6  %add_ln1116_20 = add i9 %add_ln1116_65, -160

]]></Node>
<StgValue><ssdm name="add_ln1116_20"/></StgValue>
</operation>

<operation id="1738" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:7  %icmp_ln1116_29 = icmp ult i9 %add_ln1116_20, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_29"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1739" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:87  %add_ln91_30 = add i11 35, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_30"/></StgValue>
</operation>

<operation id="1740" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:88  %zext_ln91_40 = zext i11 %add_ln91_30 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_40"/></StgValue>
</operation>

<operation id="1741" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.2.0.1:0  %sum_4_2_0_0 = phi i8 [ %trunc_ln708_17, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv ], [ %sum_4_1_2_2, %.preheader148.preheader.2 ]

]]></Node>
<StgValue><ssdm name="sum_4_2_0_0"/></StgValue>
</operation>

<operation id="1742" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2.0.1:1  br i1 %select_ln67_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv, label %.preheader.2.0.2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="1743" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:11  %sext_ln1192_93 = sext i8 %select_ln1116_10 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_93"/></StgValue>
</operation>

<operation id="1744" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:17  %sext_ln1192_94 = sext i8 %bias_V_addr_20_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_94"/></StgValue>
</operation>

<operation id="1745" st_id="47" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:18  %mul_ln1192_46 = mul i11 %sext_ln1192_93, %sext_ln1192_94

]]></Node>
<StgValue><ssdm name="mul_ln1192_46"/></StgValue>
</operation>

<operation id="1746" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:19  %shl_ln728_44 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_2_0_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_44"/></StgValue>
</operation>

<operation id="1747" st_id="47" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:20  %add_ln1192_46 = add i11 %mul_ln1192_46, %shl_ln728_44

]]></Node>
<StgValue><ssdm name="add_ln1192_46"/></StgValue>
</operation>

<operation id="1748" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:21  %trunc_ln708_18 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_46, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_18"/></StgValue>
</operation>

<operation id="1749" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv:22  br label %.preheader.2.0.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="1750" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:8  %temp_1_V_load_21 = load i8* %temp_1_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_21"/></StgValue>
</operation>

<operation id="1751" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:9  %temp_2_V_load_12 = load i8* %temp_2_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_12"/></StgValue>
</operation>

<operation id="1752" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:10  %select_ln1116_15 = select i1 %icmp_ln1116_15, i8 %temp_1_V_load_21, i8 %temp_2_V_load_12

]]></Node>
<StgValue><ssdm name="select_ln1116_15"/></StgValue>
</operation>

<operation id="1753" st_id="47" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:1  %urem_ln1116_22 = urem i10 %add_ln84_40, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_22"/></StgValue>
</operation>

<operation id="1754" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:2  %zext_ln1116_49 = zext i10 %urem_ln1116_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_49"/></StgValue>
</operation>

<operation id="1755" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:3  %temp_1_V_addr_24 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_49

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_24"/></StgValue>
</operation>

<operation id="1756" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:4  %temp_2_V_addr_15 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_49

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_15"/></StgValue>
</operation>

<operation id="1757" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:8  %temp_1_V_load_22 = load i8* %temp_1_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_22"/></StgValue>
</operation>

<operation id="1758" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:9  %temp_2_V_load_13 = load i8* %temp_2_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_13"/></StgValue>
</operation>

<operation id="1759" st_id="47" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:1  %urem_ln1116_23 = urem i10 %add_ln84_42, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_23"/></StgValue>
</operation>

<operation id="1760" st_id="47" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:1  %urem_ln1116_24 = urem i10 %add_ln84_44, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_24"/></StgValue>
</operation>

<operation id="1761" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:16  %bias_V_addr_28_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_28)

]]></Node>
<StgValue><ssdm name="bias_V_addr_28_read"/></StgValue>
</operation>

<operation id="1762" st_id="47" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:1  %urem_ln1116_25 = urem i10 %add_ln84_46, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_25"/></StgValue>
</operation>

<operation id="1763" st_id="47" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:15  %bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_30_req"/></StgValue>
</operation>

<operation id="1764" st_id="47" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:1  %urem_ln1116_26 = urem i10 %add_ln84_48, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_26"/></StgValue>
</operation>

<operation id="1765" st_id="47" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:15  %bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_31_req"/></StgValue>
</operation>

<operation id="1766" st_id="47" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:1  %urem_ln1116_27 = urem i10 %add_ln84_50, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_27"/></StgValue>
</operation>

<operation id="1767" st_id="47" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:15  %bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_32_req"/></StgValue>
</operation>

<operation id="1768" st_id="47" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:2  %urem_ln1116_28 = urem i10 %add_ln84_52, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_28"/></StgValue>
</operation>

<operation id="1769" st_id="47" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:16  %bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_33_req"/></StgValue>
</operation>

<operation id="1770" st_id="47" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:1  %urem_ln1116_29 = urem i10 %add_ln84_53, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_29"/></StgValue>
</operation>

<operation id="1771" st_id="47" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:15  %bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_34_req"/></StgValue>
</operation>

<operation id="1772" st_id="47" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:1  %urem_ln1116_30 = urem i10 %add_ln84_55, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_30"/></StgValue>
</operation>

<operation id="1773" st_id="47" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:15  %bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_35_req"/></StgValue>
</operation>

<operation id="1774" st_id="47" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:1  %urem_ln1116_31 = urem i10 %add_ln84_57, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_31"/></StgValue>
</operation>

<operation id="1775" st_id="47" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:15  %bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_36_req"/></StgValue>
</operation>

<operation id="1776" st_id="47" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:1  %urem_ln1116_32 = urem i10 %add_ln84_59, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_32"/></StgValue>
</operation>

<operation id="1777" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:12  %add_ln1117_62 = add i33 %sext_ln203, %zext_ln91_40

]]></Node>
<StgValue><ssdm name="add_ln1117_62"/></StgValue>
</operation>

<operation id="1778" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:13  %sext_ln1117_63 = sext i33 %add_ln1117_62 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_63"/></StgValue>
</operation>

<operation id="1779" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:14  %bias_V_addr_36 = getelementptr i8* %input_V, i64 %sext_ln1117_63

]]></Node>
<StgValue><ssdm name="bias_V_addr_36"/></StgValue>
</operation>

<operation id="1780" st_id="47" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:2  %urem_ln1116_33 = urem i10 %add_ln84_61, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_33"/></StgValue>
</operation>

<operation id="1781" st_id="47" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:2  %urem_ln1116_34 = urem i10 %add_ln84_63, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_34"/></StgValue>
</operation>

<operation id="1782" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:0  %add_ln84_65 = add i10 %zext_ln81, %select_ln67_14

]]></Node>
<StgValue><ssdm name="add_ln84_65"/></StgValue>
</operation>

<operation id="1783" st_id="47" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:2  %urem_ln1116_35 = urem i10 %add_ln84_65, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_35"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1784" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:89  %add_ln91_31 = add i11 36, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_31"/></StgValue>
</operation>

<operation id="1785" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:90  %zext_ln91_41 = zext i11 %add_ln91_31 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_41"/></StgValue>
</operation>

<operation id="1786" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.2.0.2:0  %sum_4_2_0_1 = phi i8 [ %trunc_ln708_18, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv ], [ %sum_4_2_0_0, %.preheader.2.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_2_0_1"/></StgValue>
</operation>

<operation id="1787" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2.0.2:1  br i1 %and_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv, label %.preheader.preheader.2.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="1788" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:11  %sext_ln1192_95 = sext i8 %select_ln1116_11 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_95"/></StgValue>
</operation>

<operation id="1789" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:17  %sext_ln1192_96 = sext i8 %bias_V_addr_21_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_96"/></StgValue>
</operation>

<operation id="1790" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:18  %mul_ln1192_47 = mul i11 %sext_ln1192_95, %sext_ln1192_96

]]></Node>
<StgValue><ssdm name="mul_ln1192_47"/></StgValue>
</operation>

<operation id="1791" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:19  %shl_ln728_45 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_2_0_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_45"/></StgValue>
</operation>

<operation id="1792" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:20  %add_ln1192_47 = add i11 %mul_ln1192_47, %shl_ln728_45

]]></Node>
<StgValue><ssdm name="add_ln1192_47"/></StgValue>
</operation>

<operation id="1793" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:21  %trunc_ln708_19 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_47, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_19"/></StgValue>
</operation>

<operation id="1794" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv:22  br label %.preheader.preheader.2.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="1795" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:8  %temp_1_V_load_22 = load i8* %temp_1_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_22"/></StgValue>
</operation>

<operation id="1796" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:9  %temp_2_V_load_13 = load i8* %temp_2_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_13"/></StgValue>
</operation>

<operation id="1797" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:10  %select_ln1116_16 = select i1 %icmp_ln1116_16, i8 %temp_1_V_load_22, i8 %temp_2_V_load_13

]]></Node>
<StgValue><ssdm name="select_ln1116_16"/></StgValue>
</operation>

<operation id="1798" st_id="48" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:1  %urem_ln1116_23 = urem i10 %add_ln84_42, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_23"/></StgValue>
</operation>

<operation id="1799" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:2  %zext_ln1116_50 = zext i10 %urem_ln1116_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_50"/></StgValue>
</operation>

<operation id="1800" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:3  %temp_1_V_addr_25 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_50

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_25"/></StgValue>
</operation>

<operation id="1801" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:4  %temp_2_V_addr_16 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_50

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_16"/></StgValue>
</operation>

<operation id="1802" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:8  %temp_1_V_load_23 = load i8* %temp_1_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_23"/></StgValue>
</operation>

<operation id="1803" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:9  %temp_2_V_load_14 = load i8* %temp_2_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_14"/></StgValue>
</operation>

<operation id="1804" st_id="48" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:1  %urem_ln1116_24 = urem i10 %add_ln84_44, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_24"/></StgValue>
</operation>

<operation id="1805" st_id="48" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:1  %urem_ln1116_25 = urem i10 %add_ln84_46, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_25"/></StgValue>
</operation>

<operation id="1806" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:16  %bias_V_addr_29_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_29)

]]></Node>
<StgValue><ssdm name="bias_V_addr_29_read"/></StgValue>
</operation>

<operation id="1807" st_id="48" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:1  %urem_ln1116_26 = urem i10 %add_ln84_48, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_26"/></StgValue>
</operation>

<operation id="1808" st_id="48" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:15  %bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_31_req"/></StgValue>
</operation>

<operation id="1809" st_id="48" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:1  %urem_ln1116_27 = urem i10 %add_ln84_50, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_27"/></StgValue>
</operation>

<operation id="1810" st_id="48" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:15  %bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_32_req"/></StgValue>
</operation>

<operation id="1811" st_id="48" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:2  %urem_ln1116_28 = urem i10 %add_ln84_52, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_28"/></StgValue>
</operation>

<operation id="1812" st_id="48" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:16  %bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_33_req"/></StgValue>
</operation>

<operation id="1813" st_id="48" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:1  %urem_ln1116_29 = urem i10 %add_ln84_53, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_29"/></StgValue>
</operation>

<operation id="1814" st_id="48" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:15  %bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_34_req"/></StgValue>
</operation>

<operation id="1815" st_id="48" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:1  %urem_ln1116_30 = urem i10 %add_ln84_55, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_30"/></StgValue>
</operation>

<operation id="1816" st_id="48" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:15  %bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_35_req"/></StgValue>
</operation>

<operation id="1817" st_id="48" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:1  %urem_ln1116_31 = urem i10 %add_ln84_57, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_31"/></StgValue>
</operation>

<operation id="1818" st_id="48" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:15  %bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_36_req"/></StgValue>
</operation>

<operation id="1819" st_id="48" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:1  %urem_ln1116_32 = urem i10 %add_ln84_59, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_32"/></StgValue>
</operation>

<operation id="1820" st_id="48" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:15  %bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_37_req"/></StgValue>
</operation>

<operation id="1821" st_id="48" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:2  %urem_ln1116_33 = urem i10 %add_ln84_61, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_33"/></StgValue>
</operation>

<operation id="1822" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:12  %add_ln1117_63 = add i33 %sext_ln203, %zext_ln91_41

]]></Node>
<StgValue><ssdm name="add_ln1117_63"/></StgValue>
</operation>

<operation id="1823" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:13  %sext_ln1117_64 = sext i33 %add_ln1117_63 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_64"/></StgValue>
</operation>

<operation id="1824" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:14  %bias_V_addr_37 = getelementptr i8* %input_V, i64 %sext_ln1117_64

]]></Node>
<StgValue><ssdm name="bias_V_addr_37"/></StgValue>
</operation>

<operation id="1825" st_id="48" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:2  %urem_ln1116_34 = urem i10 %add_ln84_63, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_34"/></StgValue>
</operation>

<operation id="1826" st_id="48" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:2  %urem_ln1116_35 = urem i10 %add_ln84_65, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_35"/></StgValue>
</operation>

<operation id="1827" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:0  %add_ln84_67 = add i10 %sext_ln81_2, %select_ln67_15

]]></Node>
<StgValue><ssdm name="add_ln84_67"/></StgValue>
</operation>

<operation id="1828" st_id="48" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:2  %urem_ln1116_36 = urem i10 %add_ln84_67, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_36"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1829" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:91  %add_ln91_32 = add i11 37, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_32"/></StgValue>
</operation>

<operation id="1830" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:92  %zext_ln91_42 = zext i11 %add_ln91_32 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_42"/></StgValue>
</operation>

<operation id="1831" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.2.1:0  %sum_4_2_0_2 = phi i8 [ %trunc_ln708_19, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv ], [ %sum_4_2_0_1, %.preheader.2.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_4_2_0_2"/></StgValue>
</operation>

<operation id="1832" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.2.1:1  br i1 %icmp_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="1833" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:11  %sext_ln1192_97 = sext i8 %select_ln1116_12 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_97"/></StgValue>
</operation>

<operation id="1834" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:17  %sext_ln1192_98 = sext i8 %bias_V_addr_22_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_98"/></StgValue>
</operation>

<operation id="1835" st_id="49" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:18  %mul_ln1192_48 = mul i11 %sext_ln1192_97, %sext_ln1192_98

]]></Node>
<StgValue><ssdm name="mul_ln1192_48"/></StgValue>
</operation>

<operation id="1836" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:19  %shl_ln728_46 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_2_0_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_46"/></StgValue>
</operation>

<operation id="1837" st_id="49" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:20  %add_ln1192_48 = add i11 %mul_ln1192_48, %shl_ln728_46

]]></Node>
<StgValue><ssdm name="add_ln1192_48"/></StgValue>
</operation>

<operation id="1838" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:21  %trunc_ln708_20 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_48, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_20"/></StgValue>
</operation>

<operation id="1839" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv:22  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="1840" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:8  %temp_1_V_load_23 = load i8* %temp_1_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_23"/></StgValue>
</operation>

<operation id="1841" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:9  %temp_2_V_load_14 = load i8* %temp_2_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_14"/></StgValue>
</operation>

<operation id="1842" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:10  %select_ln1116_17 = select i1 %icmp_ln1116_17, i8 %temp_1_V_load_23, i8 %temp_2_V_load_14

]]></Node>
<StgValue><ssdm name="select_ln1116_17"/></StgValue>
</operation>

<operation id="1843" st_id="49" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:1  %urem_ln1116_24 = urem i10 %add_ln84_44, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_24"/></StgValue>
</operation>

<operation id="1844" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:2  %zext_ln1116_51 = zext i10 %urem_ln1116_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_51"/></StgValue>
</operation>

<operation id="1845" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:3  %temp_2_V_addr_17 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_51

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_17"/></StgValue>
</operation>

<operation id="1846" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:4  %temp_3_V_addr_8 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_51

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_8"/></StgValue>
</operation>

<operation id="1847" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:8  %temp_2_V_load_15 = load i8* %temp_2_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_15"/></StgValue>
</operation>

<operation id="1848" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:9  %temp_3_V_load = load i8* %temp_3_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load"/></StgValue>
</operation>

<operation id="1849" st_id="49" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:1  %urem_ln1116_25 = urem i10 %add_ln84_46, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_25"/></StgValue>
</operation>

<operation id="1850" st_id="49" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:1  %urem_ln1116_26 = urem i10 %add_ln84_48, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_26"/></StgValue>
</operation>

<operation id="1851" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:16  %bias_V_addr_30_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_30)

]]></Node>
<StgValue><ssdm name="bias_V_addr_30_read"/></StgValue>
</operation>

<operation id="1852" st_id="49" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:1  %urem_ln1116_27 = urem i10 %add_ln84_50, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_27"/></StgValue>
</operation>

<operation id="1853" st_id="49" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:15  %bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_32_req"/></StgValue>
</operation>

<operation id="1854" st_id="49" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:2  %urem_ln1116_28 = urem i10 %add_ln84_52, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_28"/></StgValue>
</operation>

<operation id="1855" st_id="49" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:16  %bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_33_req"/></StgValue>
</operation>

<operation id="1856" st_id="49" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:1  %urem_ln1116_29 = urem i10 %add_ln84_53, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_29"/></StgValue>
</operation>

<operation id="1857" st_id="49" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:15  %bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_34_req"/></StgValue>
</operation>

<operation id="1858" st_id="49" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:1  %urem_ln1116_30 = urem i10 %add_ln84_55, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_30"/></StgValue>
</operation>

<operation id="1859" st_id="49" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:15  %bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_35_req"/></StgValue>
</operation>

<operation id="1860" st_id="49" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:1  %urem_ln1116_31 = urem i10 %add_ln84_57, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_31"/></StgValue>
</operation>

<operation id="1861" st_id="49" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:15  %bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_36_req"/></StgValue>
</operation>

<operation id="1862" st_id="49" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:1  %urem_ln1116_32 = urem i10 %add_ln84_59, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_32"/></StgValue>
</operation>

<operation id="1863" st_id="49" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:15  %bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_37_req"/></StgValue>
</operation>

<operation id="1864" st_id="49" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:2  %urem_ln1116_33 = urem i10 %add_ln84_61, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_33"/></StgValue>
</operation>

<operation id="1865" st_id="49" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:15  %bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_38_req"/></StgValue>
</operation>

<operation id="1866" st_id="49" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:2  %urem_ln1116_34 = urem i10 %add_ln84_63, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_34"/></StgValue>
</operation>

<operation id="1867" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:12  %add_ln1117_64 = add i33 %sext_ln203, %zext_ln91_42

]]></Node>
<StgValue><ssdm name="add_ln1117_64"/></StgValue>
</operation>

<operation id="1868" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:13  %sext_ln1117_65 = sext i33 %add_ln1117_64 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_65"/></StgValue>
</operation>

<operation id="1869" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:14  %bias_V_addr_38 = getelementptr i8* %input_V, i64 %sext_ln1117_65

]]></Node>
<StgValue><ssdm name="bias_V_addr_38"/></StgValue>
</operation>

<operation id="1870" st_id="49" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:2  %urem_ln1116_35 = urem i10 %add_ln84_65, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_35"/></StgValue>
</operation>

<operation id="1871" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:1  %add_ln1116_66 = add i9 %select_ln67_34, %sext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_66"/></StgValue>
</operation>

<operation id="1872" st_id="49" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:2  %urem_ln1116_36 = urem i10 %add_ln84_67, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_36"/></StgValue>
</operation>

<operation id="1873" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:6  %add_ln1116_21 = add i9 %add_ln1116_66, -160

]]></Node>
<StgValue><ssdm name="add_ln1116_21"/></StgValue>
</operation>

<operation id="1874" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:7  %icmp_ln1116_30 = icmp ult i9 %add_ln1116_21, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_30"/></StgValue>
</operation>

<operation id="1875" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:1  %add_ln84_69 = add i10 %zext_ln69, %select_ln67_15

]]></Node>
<StgValue><ssdm name="add_ln84_69"/></StgValue>
</operation>

<operation id="1876" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:2  %add_ln1116_67 = add i9 %select_ln67_34, %zext_ln69_1

]]></Node>
<StgValue><ssdm name="add_ln1116_67"/></StgValue>
</operation>

<operation id="1877" st_id="49" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:3  %urem_ln1116_37 = urem i10 %add_ln84_69, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_37"/></StgValue>
</operation>

<operation id="1878" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:7  %add_ln1116_22 = add i9 %add_ln1116_67, -160

]]></Node>
<StgValue><ssdm name="add_ln1116_22"/></StgValue>
</operation>

<operation id="1879" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:8  %icmp_ln1116_31 = icmp ult i9 %add_ln1116_22, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_31"/></StgValue>
</operation>

<operation id="1880" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:0  %add_ln84_70 = add i10 %zext_ln81, %select_ln67_15

]]></Node>
<StgValue><ssdm name="add_ln84_70"/></StgValue>
</operation>

<operation id="1881" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:1  %add_ln1116_68 = add i9 %select_ln67_34, %zext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_68"/></StgValue>
</operation>

<operation id="1882" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:6  %add_ln1116_23 = add i9 %add_ln1116_68, -160

]]></Node>
<StgValue><ssdm name="add_ln1116_23"/></StgValue>
</operation>

<operation id="1883" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:7  %icmp_ln1116_32 = icmp ult i9 %add_ln1116_23, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_32"/></StgValue>
</operation>

<operation id="1884" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:0  %add_ln84_72 = add i10 %sext_ln81_2, %select_ln67_16

]]></Node>
<StgValue><ssdm name="add_ln84_72"/></StgValue>
</operation>

<operation id="1885" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:1  %add_ln1116_69 = add i9 %select_ln67_35, %sext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_69"/></StgValue>
</operation>

<operation id="1886" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:6  %add_ln1116_24 = add i9 %add_ln1116_69, -160

]]></Node>
<StgValue><ssdm name="add_ln1116_24"/></StgValue>
</operation>

<operation id="1887" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:7  %icmp_ln1116_33 = icmp ult i9 %add_ln1116_24, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_33"/></StgValue>
</operation>

<operation id="1888" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:0  %add_ln84_74 = add i10 %zext_ln69, %select_ln67_16

]]></Node>
<StgValue><ssdm name="add_ln84_74"/></StgValue>
</operation>

<operation id="1889" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:1  %add_ln1116_70 = add i9 %select_ln67_35, %zext_ln69_1

]]></Node>
<StgValue><ssdm name="add_ln1116_70"/></StgValue>
</operation>

<operation id="1890" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:6  %add_ln1116_25 = add i9 %add_ln1116_70, -160

]]></Node>
<StgValue><ssdm name="add_ln1116_25"/></StgValue>
</operation>

<operation id="1891" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:7  %icmp_ln1116_34 = icmp ult i9 %add_ln1116_25, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_34"/></StgValue>
</operation>

<operation id="1892" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:0  %add_ln84_76 = add i10 %zext_ln81, %select_ln67_16

]]></Node>
<StgValue><ssdm name="add_ln84_76"/></StgValue>
</operation>

<operation id="1893" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:1  %add_ln1116_71 = add i9 %select_ln67_35, %zext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_71"/></StgValue>
</operation>

<operation id="1894" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:6  %add_ln1116_26 = add i9 %add_ln1116_71, -160

]]></Node>
<StgValue><ssdm name="add_ln1116_26"/></StgValue>
</operation>

<operation id="1895" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:7  %icmp_ln1116_35 = icmp ult i9 %add_ln1116_26, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_35"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1896" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:93  %add_ln91_33 = add i11 38, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_33"/></StgValue>
</operation>

<operation id="1897" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:94  %zext_ln91_43 = zext i11 %add_ln91_33 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_43"/></StgValue>
</operation>

<operation id="1898" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:0  %sum_4_2_1_0 = phi i8 [ %trunc_ln708_20, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv ], [ %sum_4_2_0_2, %.preheader.preheader.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_2_1_0"/></StgValue>
</operation>

<operation id="1899" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:12  %sext_ln1192_99 = sext i8 %select_ln1116_13 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_99"/></StgValue>
</operation>

<operation id="1900" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:18  %sext_ln1192_100 = sext i8 %bias_V_addr_23_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_100"/></StgValue>
</operation>

<operation id="1901" st_id="50" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:19  %mul_ln1192_49 = mul i11 %sext_ln1192_99, %sext_ln1192_100

]]></Node>
<StgValue><ssdm name="mul_ln1192_49"/></StgValue>
</operation>

<operation id="1902" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:20  %shl_ln728_47 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_2_1_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_47"/></StgValue>
</operation>

<operation id="1903" st_id="50" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:21  %add_ln1192_49 = add i11 %mul_ln1192_49, %shl_ln728_47

]]></Node>
<StgValue><ssdm name="add_ln1192_49"/></StgValue>
</operation>

<operation id="1904" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:22  %trunc_ln708_21 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_49, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_21"/></StgValue>
</operation>

<operation id="1905" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv:23  br i1 %icmp_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv, label %.preheader.preheader.2.2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="1906" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:8  %temp_2_V_load_15 = load i8* %temp_2_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_15"/></StgValue>
</operation>

<operation id="1907" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:9  %temp_3_V_load = load i8* %temp_3_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load"/></StgValue>
</operation>

<operation id="1908" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:10  %select_ln1116_18 = select i1 %icmp_ln1116_18, i8 %temp_2_V_load_15, i8 %temp_3_V_load

]]></Node>
<StgValue><ssdm name="select_ln1116_18"/></StgValue>
</operation>

<operation id="1909" st_id="50" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:1  %urem_ln1116_25 = urem i10 %add_ln84_46, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_25"/></StgValue>
</operation>

<operation id="1910" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:2  %zext_ln1116_52 = zext i10 %urem_ln1116_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_52"/></StgValue>
</operation>

<operation id="1911" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:3  %temp_2_V_addr_18 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_52

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_18"/></StgValue>
</operation>

<operation id="1912" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:4  %temp_3_V_addr_9 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_52

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_9"/></StgValue>
</operation>

<operation id="1913" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:8  %temp_2_V_load_16 = load i8* %temp_2_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_16"/></StgValue>
</operation>

<operation id="1914" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:9  %temp_3_V_load_7 = load i8* %temp_3_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_7"/></StgValue>
</operation>

<operation id="1915" st_id="50" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:1  %urem_ln1116_26 = urem i10 %add_ln84_48, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_26"/></StgValue>
</operation>

<operation id="1916" st_id="50" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:1  %urem_ln1116_27 = urem i10 %add_ln84_50, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_27"/></StgValue>
</operation>

<operation id="1917" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:16  %bias_V_addr_31_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_31)

]]></Node>
<StgValue><ssdm name="bias_V_addr_31_read"/></StgValue>
</operation>

<operation id="1918" st_id="50" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:2  %urem_ln1116_28 = urem i10 %add_ln84_52, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_28"/></StgValue>
</operation>

<operation id="1919" st_id="50" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:16  %bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_33_req"/></StgValue>
</operation>

<operation id="1920" st_id="50" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:1  %urem_ln1116_29 = urem i10 %add_ln84_53, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_29"/></StgValue>
</operation>

<operation id="1921" st_id="50" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:15  %bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_34_req"/></StgValue>
</operation>

<operation id="1922" st_id="50" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:1  %urem_ln1116_30 = urem i10 %add_ln84_55, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_30"/></StgValue>
</operation>

<operation id="1923" st_id="50" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:15  %bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_35_req"/></StgValue>
</operation>

<operation id="1924" st_id="50" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:1  %urem_ln1116_31 = urem i10 %add_ln84_57, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_31"/></StgValue>
</operation>

<operation id="1925" st_id="50" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:15  %bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_36_req"/></StgValue>
</operation>

<operation id="1926" st_id="50" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:1  %urem_ln1116_32 = urem i10 %add_ln84_59, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_32"/></StgValue>
</operation>

<operation id="1927" st_id="50" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:15  %bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_37_req"/></StgValue>
</operation>

<operation id="1928" st_id="50" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:2  %urem_ln1116_33 = urem i10 %add_ln84_61, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_33"/></StgValue>
</operation>

<operation id="1929" st_id="50" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:15  %bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_38_req"/></StgValue>
</operation>

<operation id="1930" st_id="50" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:2  %urem_ln1116_34 = urem i10 %add_ln84_63, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_34"/></StgValue>
</operation>

<operation id="1931" st_id="50" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:15  %bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_39_req"/></StgValue>
</operation>

<operation id="1932" st_id="50" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:2  %urem_ln1116_35 = urem i10 %add_ln84_65, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_35"/></StgValue>
</operation>

<operation id="1933" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:12  %add_ln1117_65 = add i33 %sext_ln203, %zext_ln91_43

]]></Node>
<StgValue><ssdm name="add_ln1117_65"/></StgValue>
</operation>

<operation id="1934" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:13  %sext_ln1117_66 = sext i33 %add_ln1117_65 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_66"/></StgValue>
</operation>

<operation id="1935" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:14  %bias_V_addr_39 = getelementptr i8* %input_V, i64 %sext_ln1117_66

]]></Node>
<StgValue><ssdm name="bias_V_addr_39"/></StgValue>
</operation>

<operation id="1936" st_id="50" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:2  %urem_ln1116_36 = urem i10 %add_ln84_67, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_36"/></StgValue>
</operation>

<operation id="1937" st_id="50" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:3  %urem_ln1116_37 = urem i10 %add_ln84_69, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_37"/></StgValue>
</operation>

<operation id="1938" st_id="50" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:2  %urem_ln1116_38 = urem i10 %add_ln84_70, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_38"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1939" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:95  %add_ln91_34 = add i11 39, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_34"/></StgValue>
</operation>

<operation id="1940" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:96  %zext_ln91_44 = zext i11 %add_ln91_34 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_44"/></StgValue>
</operation>

<operation id="1941" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:11  %sext_ln1192_101 = sext i8 %select_ln1116_14 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_101"/></StgValue>
</operation>

<operation id="1942" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:17  %sext_ln1192_102 = sext i8 %bias_V_addr_24_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_102"/></StgValue>
</operation>

<operation id="1943" st_id="51" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:18  %mul_ln1192_50 = mul i11 %sext_ln1192_101, %sext_ln1192_102

]]></Node>
<StgValue><ssdm name="mul_ln1192_50"/></StgValue>
</operation>

<operation id="1944" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:19  %shl_ln728_48 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln708_21, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_48"/></StgValue>
</operation>

<operation id="1945" st_id="51" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:20  %add_ln1192_50 = add i11 %mul_ln1192_50, %shl_ln728_48

]]></Node>
<StgValue><ssdm name="add_ln1192_50"/></StgValue>
</operation>

<operation id="1946" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:21  %trunc_ln708_22 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_50, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_22"/></StgValue>
</operation>

<operation id="1947" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv:22  br label %.preheader.preheader.2.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="1948" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:8  %temp_2_V_load_16 = load i8* %temp_2_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_16"/></StgValue>
</operation>

<operation id="1949" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:9  %temp_3_V_load_7 = load i8* %temp_3_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_7"/></StgValue>
</operation>

<operation id="1950" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:10  %select_ln1116_19 = select i1 %icmp_ln1116_19, i8 %temp_2_V_load_16, i8 %temp_3_V_load_7

]]></Node>
<StgValue><ssdm name="select_ln1116_19"/></StgValue>
</operation>

<operation id="1951" st_id="51" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:1  %urem_ln1116_26 = urem i10 %add_ln84_48, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_26"/></StgValue>
</operation>

<operation id="1952" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:2  %zext_ln1116_53 = zext i10 %urem_ln1116_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_53"/></StgValue>
</operation>

<operation id="1953" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:3  %temp_2_V_addr_19 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_53

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_19"/></StgValue>
</operation>

<operation id="1954" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:4  %temp_3_V_addr_10 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_53

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_10"/></StgValue>
</operation>

<operation id="1955" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:8  %temp_2_V_load_17 = load i8* %temp_2_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_17"/></StgValue>
</operation>

<operation id="1956" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:9  %temp_3_V_load_8 = load i8* %temp_3_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_8"/></StgValue>
</operation>

<operation id="1957" st_id="51" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:1  %urem_ln1116_27 = urem i10 %add_ln84_50, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_27"/></StgValue>
</operation>

<operation id="1958" st_id="51" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:2  %urem_ln1116_28 = urem i10 %add_ln84_52, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_28"/></StgValue>
</operation>

<operation id="1959" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:17  %bias_V_addr_32_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_32)

]]></Node>
<StgValue><ssdm name="bias_V_addr_32_read"/></StgValue>
</operation>

<operation id="1960" st_id="51" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:1  %urem_ln1116_29 = urem i10 %add_ln84_53, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_29"/></StgValue>
</operation>

<operation id="1961" st_id="51" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:15  %bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_34_req"/></StgValue>
</operation>

<operation id="1962" st_id="51" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:1  %urem_ln1116_30 = urem i10 %add_ln84_55, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_30"/></StgValue>
</operation>

<operation id="1963" st_id="51" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:15  %bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_35_req"/></StgValue>
</operation>

<operation id="1964" st_id="51" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:1  %urem_ln1116_31 = urem i10 %add_ln84_57, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_31"/></StgValue>
</operation>

<operation id="1965" st_id="51" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:15  %bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_36_req"/></StgValue>
</operation>

<operation id="1966" st_id="51" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:1  %urem_ln1116_32 = urem i10 %add_ln84_59, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_32"/></StgValue>
</operation>

<operation id="1967" st_id="51" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:15  %bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_37_req"/></StgValue>
</operation>

<operation id="1968" st_id="51" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:2  %urem_ln1116_33 = urem i10 %add_ln84_61, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_33"/></StgValue>
</operation>

<operation id="1969" st_id="51" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:15  %bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_38_req"/></StgValue>
</operation>

<operation id="1970" st_id="51" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:2  %urem_ln1116_34 = urem i10 %add_ln84_63, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_34"/></StgValue>
</operation>

<operation id="1971" st_id="51" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:15  %bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_39_req"/></StgValue>
</operation>

<operation id="1972" st_id="51" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:2  %urem_ln1116_35 = urem i10 %add_ln84_65, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_35"/></StgValue>
</operation>

<operation id="1973" st_id="51" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:15  %bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_40_req"/></StgValue>
</operation>

<operation id="1974" st_id="51" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:2  %urem_ln1116_36 = urem i10 %add_ln84_67, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_36"/></StgValue>
</operation>

<operation id="1975" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:12  %add_ln1117_66 = add i33 %sext_ln203, %zext_ln91_44

]]></Node>
<StgValue><ssdm name="add_ln1117_66"/></StgValue>
</operation>

<operation id="1976" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:13  %sext_ln1117_67 = sext i33 %add_ln1117_66 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_67"/></StgValue>
</operation>

<operation id="1977" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:14  %bias_V_addr_40 = getelementptr i8* %input_V, i64 %sext_ln1117_67

]]></Node>
<StgValue><ssdm name="bias_V_addr_40"/></StgValue>
</operation>

<operation id="1978" st_id="51" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:3  %urem_ln1116_37 = urem i10 %add_ln84_69, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_37"/></StgValue>
</operation>

<operation id="1979" st_id="51" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:2  %urem_ln1116_38 = urem i10 %add_ln84_70, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_38"/></StgValue>
</operation>

<operation id="1980" st_id="51" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:2  %urem_ln1116_39 = urem i10 %add_ln84_72, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_39"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1981" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:97  %add_ln91_35 = add i11 40, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_35"/></StgValue>
</operation>

<operation id="1982" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:98  %zext_ln91_45 = zext i11 %add_ln91_35 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_45"/></StgValue>
</operation>

<operation id="1983" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.2.2:0  %sum_4_2_1_2 = phi i8 [ %trunc_ln708_22, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv ], [ %trunc_ln708_21, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv ]

]]></Node>
<StgValue><ssdm name="sum_4_2_1_2"/></StgValue>
</operation>

<operation id="1984" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.2.2:1  br i1 %and_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv, label %.preheader.2.2.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="1985" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:11  %sext_ln1192_103 = sext i8 %select_ln1116_15 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_103"/></StgValue>
</operation>

<operation id="1986" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:17  %sext_ln1192_104 = sext i8 %bias_V_addr_25_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_104"/></StgValue>
</operation>

<operation id="1987" st_id="52" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:18  %mul_ln1192_51 = mul i11 %sext_ln1192_103, %sext_ln1192_104

]]></Node>
<StgValue><ssdm name="mul_ln1192_51"/></StgValue>
</operation>

<operation id="1988" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:19  %shl_ln728_49 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_2_1_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_49"/></StgValue>
</operation>

<operation id="1989" st_id="52" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:20  %add_ln1192_51 = add i11 %mul_ln1192_51, %shl_ln728_49

]]></Node>
<StgValue><ssdm name="add_ln1192_51"/></StgValue>
</operation>

<operation id="1990" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:21  %trunc_ln708_23 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_51, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_23"/></StgValue>
</operation>

<operation id="1991" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv:22  br label %.preheader.2.2.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="1992" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:8  %temp_2_V_load_17 = load i8* %temp_2_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_17"/></StgValue>
</operation>

<operation id="1993" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:9  %temp_3_V_load_8 = load i8* %temp_3_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_8"/></StgValue>
</operation>

<operation id="1994" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:10  %select_ln1116_20 = select i1 %icmp_ln1116_20, i8 %temp_2_V_load_17, i8 %temp_3_V_load_8

]]></Node>
<StgValue><ssdm name="select_ln1116_20"/></StgValue>
</operation>

<operation id="1995" st_id="52" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:1  %urem_ln1116_27 = urem i10 %add_ln84_50, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_27"/></StgValue>
</operation>

<operation id="1996" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:2  %zext_ln1116_54 = zext i10 %urem_ln1116_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_54"/></StgValue>
</operation>

<operation id="1997" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:3  %temp_2_V_addr_20 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_54

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_20"/></StgValue>
</operation>

<operation id="1998" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:4  %temp_3_V_addr_11 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_54

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_11"/></StgValue>
</operation>

<operation id="1999" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:8  %temp_2_V_load_18 = load i8* %temp_2_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_18"/></StgValue>
</operation>

<operation id="2000" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:9  %temp_3_V_load_9 = load i8* %temp_3_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_9"/></StgValue>
</operation>

<operation id="2001" st_id="52" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:2  %urem_ln1116_28 = urem i10 %add_ln84_52, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_28"/></StgValue>
</operation>

<operation id="2002" st_id="52" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:1  %urem_ln1116_29 = urem i10 %add_ln84_53, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_29"/></StgValue>
</operation>

<operation id="2003" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:16  %bias_V_addr_33_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_33)

]]></Node>
<StgValue><ssdm name="bias_V_addr_33_read"/></StgValue>
</operation>

<operation id="2004" st_id="52" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:1  %urem_ln1116_30 = urem i10 %add_ln84_55, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_30"/></StgValue>
</operation>

<operation id="2005" st_id="52" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:15  %bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_35_req"/></StgValue>
</operation>

<operation id="2006" st_id="52" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:1  %urem_ln1116_31 = urem i10 %add_ln84_57, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_31"/></StgValue>
</operation>

<operation id="2007" st_id="52" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:15  %bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_36_req"/></StgValue>
</operation>

<operation id="2008" st_id="52" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:1  %urem_ln1116_32 = urem i10 %add_ln84_59, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_32"/></StgValue>
</operation>

<operation id="2009" st_id="52" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:15  %bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_37_req"/></StgValue>
</operation>

<operation id="2010" st_id="52" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:2  %urem_ln1116_33 = urem i10 %add_ln84_61, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_33"/></StgValue>
</operation>

<operation id="2011" st_id="52" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:15  %bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_38_req"/></StgValue>
</operation>

<operation id="2012" st_id="52" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:2  %urem_ln1116_34 = urem i10 %add_ln84_63, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_34"/></StgValue>
</operation>

<operation id="2013" st_id="52" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:15  %bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_39_req"/></StgValue>
</operation>

<operation id="2014" st_id="52" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:2  %urem_ln1116_35 = urem i10 %add_ln84_65, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_35"/></StgValue>
</operation>

<operation id="2015" st_id="52" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:15  %bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_40_req"/></StgValue>
</operation>

<operation id="2016" st_id="52" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:2  %urem_ln1116_36 = urem i10 %add_ln84_67, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_36"/></StgValue>
</operation>

<operation id="2017" st_id="52" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:15  %bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_41_req"/></StgValue>
</operation>

<operation id="2018" st_id="52" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:3  %urem_ln1116_37 = urem i10 %add_ln84_69, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_37"/></StgValue>
</operation>

<operation id="2019" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:13  %add_ln1117_67 = add i33 %sext_ln203, %zext_ln91_45

]]></Node>
<StgValue><ssdm name="add_ln1117_67"/></StgValue>
</operation>

<operation id="2020" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:14  %sext_ln1117_68 = sext i33 %add_ln1117_67 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_68"/></StgValue>
</operation>

<operation id="2021" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:15  %bias_V_addr_41 = getelementptr i8* %input_V, i64 %sext_ln1117_68

]]></Node>
<StgValue><ssdm name="bias_V_addr_41"/></StgValue>
</operation>

<operation id="2022" st_id="52" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:2  %urem_ln1116_38 = urem i10 %add_ln84_70, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_38"/></StgValue>
</operation>

<operation id="2023" st_id="52" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:2  %urem_ln1116_39 = urem i10 %add_ln84_72, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_39"/></StgValue>
</operation>

<operation id="2024" st_id="52" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:2  %urem_ln1116_40 = urem i10 %add_ln84_74, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_40"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="2025" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:99  %add_ln91_36 = add i11 41, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_36"/></StgValue>
</operation>

<operation id="2026" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:100  %zext_ln91_46 = zext i11 %add_ln91_36 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_46"/></StgValue>
</operation>

<operation id="2027" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="11" op_0_bw="5">
<![CDATA[
hls_label_1_begin:339  %sext_ln81 = sext i5 %add_ln81 to i11

]]></Node>
<StgValue><ssdm name="sext_ln81"/></StgValue>
</operation>

<operation id="2028" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.2.2.1:0  %sum_4_2_2_0 = phi i8 [ %trunc_ln708_23, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv ], [ %sum_4_2_1_2, %.preheader.preheader.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_4_2_2_0"/></StgValue>
</operation>

<operation id="2029" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2.2.1:1  br i1 %select_ln67_4, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv, label %.preheader.2.2.2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="2030" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:11  %sext_ln1192_105 = sext i8 %select_ln1116_16 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_105"/></StgValue>
</operation>

<operation id="2031" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:17  %sext_ln1192_106 = sext i8 %bias_V_addr_26_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_106"/></StgValue>
</operation>

<operation id="2032" st_id="53" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:18  %mul_ln1192_52 = mul i11 %sext_ln1192_105, %sext_ln1192_106

]]></Node>
<StgValue><ssdm name="mul_ln1192_52"/></StgValue>
</operation>

<operation id="2033" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:19  %shl_ln728_50 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_2_2_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_50"/></StgValue>
</operation>

<operation id="2034" st_id="53" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:20  %add_ln1192_52 = add i11 %mul_ln1192_52, %shl_ln728_50

]]></Node>
<StgValue><ssdm name="add_ln1192_52"/></StgValue>
</operation>

<operation id="2035" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:21  %trunc_ln708_24 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_52, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_24"/></StgValue>
</operation>

<operation id="2036" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv:22  br label %.preheader.2.2.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="2037" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:8  %temp_2_V_load_18 = load i8* %temp_2_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_18"/></StgValue>
</operation>

<operation id="2038" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:9  %temp_3_V_load_9 = load i8* %temp_3_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_9"/></StgValue>
</operation>

<operation id="2039" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:10  %select_ln1116_21 = select i1 %icmp_ln1116_21, i8 %temp_2_V_load_18, i8 %temp_3_V_load_9

]]></Node>
<StgValue><ssdm name="select_ln1116_21"/></StgValue>
</operation>

<operation id="2040" st_id="53" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:2  %urem_ln1116_28 = urem i10 %add_ln84_52, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_28"/></StgValue>
</operation>

<operation id="2041" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:3  %zext_ln1116_55 = zext i10 %urem_ln1116_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_55"/></StgValue>
</operation>

<operation id="2042" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:4  %temp_2_V_addr_21 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_55

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_21"/></StgValue>
</operation>

<operation id="2043" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:5  %temp_3_V_addr_12 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_55

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_12"/></StgValue>
</operation>

<operation id="2044" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:9  %temp_2_V_load_19 = load i8* %temp_2_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_19"/></StgValue>
</operation>

<operation id="2045" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:10  %temp_3_V_load_10 = load i8* %temp_3_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_10"/></StgValue>
</operation>

<operation id="2046" st_id="53" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:1  %urem_ln1116_29 = urem i10 %add_ln84_53, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_29"/></StgValue>
</operation>

<operation id="2047" st_id="53" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:1  %urem_ln1116_30 = urem i10 %add_ln84_55, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_30"/></StgValue>
</operation>

<operation id="2048" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:16  %bias_V_addr_34_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_34)

]]></Node>
<StgValue><ssdm name="bias_V_addr_34_read"/></StgValue>
</operation>

<operation id="2049" st_id="53" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:1  %urem_ln1116_31 = urem i10 %add_ln84_57, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_31"/></StgValue>
</operation>

<operation id="2050" st_id="53" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:15  %bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_36_req"/></StgValue>
</operation>

<operation id="2051" st_id="53" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:1  %urem_ln1116_32 = urem i10 %add_ln84_59, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_32"/></StgValue>
</operation>

<operation id="2052" st_id="53" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:15  %bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_37_req"/></StgValue>
</operation>

<operation id="2053" st_id="53" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:2  %urem_ln1116_33 = urem i10 %add_ln84_61, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_33"/></StgValue>
</operation>

<operation id="2054" st_id="53" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:15  %bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_38_req"/></StgValue>
</operation>

<operation id="2055" st_id="53" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:2  %urem_ln1116_34 = urem i10 %add_ln84_63, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_34"/></StgValue>
</operation>

<operation id="2056" st_id="53" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:15  %bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_39_req"/></StgValue>
</operation>

<operation id="2057" st_id="53" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:2  %urem_ln1116_35 = urem i10 %add_ln84_65, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_35"/></StgValue>
</operation>

<operation id="2058" st_id="53" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:15  %bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_40_req"/></StgValue>
</operation>

<operation id="2059" st_id="53" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:2  %urem_ln1116_36 = urem i10 %add_ln84_67, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_36"/></StgValue>
</operation>

<operation id="2060" st_id="53" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:15  %bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_41_req"/></StgValue>
</operation>

<operation id="2061" st_id="53" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:3  %urem_ln1116_37 = urem i10 %add_ln84_69, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_37"/></StgValue>
</operation>

<operation id="2062" st_id="53" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:16  %bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_42_req"/></StgValue>
</operation>

<operation id="2063" st_id="53" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:2  %urem_ln1116_38 = urem i10 %add_ln84_70, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_38"/></StgValue>
</operation>

<operation id="2064" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:12  %add_ln1117_68 = add i33 %sext_ln203, %zext_ln91_46

]]></Node>
<StgValue><ssdm name="add_ln1117_68"/></StgValue>
</operation>

<operation id="2065" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:13  %sext_ln1117_69 = sext i33 %add_ln1117_68 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_69"/></StgValue>
</operation>

<operation id="2066" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:14  %bias_V_addr_42 = getelementptr i8* %input_V, i64 %sext_ln1117_69

]]></Node>
<StgValue><ssdm name="bias_V_addr_42"/></StgValue>
</operation>

<operation id="2067" st_id="53" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:2  %urem_ln1116_39 = urem i10 %add_ln84_72, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_39"/></StgValue>
</operation>

<operation id="2068" st_id="53" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:2  %urem_ln1116_40 = urem i10 %add_ln84_74, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_40"/></StgValue>
</operation>

<operation id="2069" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:0  %add_ln84_78 = add i11 %sext_ln81, %select_ln67_17

]]></Node>
<StgValue><ssdm name="add_ln84_78"/></StgValue>
</operation>

<operation id="2070" st_id="53" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:1  %urem_ln1116_42 = urem i11 %add_ln84_78, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_42"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="2071" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:101  %add_ln91_37 = add i11 42, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_37"/></StgValue>
</operation>

<operation id="2072" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:102  %zext_ln91_47 = zext i11 %add_ln91_37 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_47"/></StgValue>
</operation>

<operation id="2073" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.2.2.2:0  %sum_4_2_2_1 = phi i8 [ %trunc_ln708_24, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv ], [ %sum_4_2_2_0, %.preheader.2.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_2_2_1"/></StgValue>
</operation>

<operation id="2074" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2.2.2:1  br i1 %and_ln83_3, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv, label %.preheader148.preheader.3

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="2075" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:11  %sext_ln1192_107 = sext i8 %select_ln1116_17 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_107"/></StgValue>
</operation>

<operation id="2076" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:17  %sext_ln1192_108 = sext i8 %bias_V_addr_27_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_108"/></StgValue>
</operation>

<operation id="2077" st_id="54" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:18  %mul_ln1192_53 = mul i11 %sext_ln1192_107, %sext_ln1192_108

]]></Node>
<StgValue><ssdm name="mul_ln1192_53"/></StgValue>
</operation>

<operation id="2078" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:19  %shl_ln728_51 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_2_2_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_51"/></StgValue>
</operation>

<operation id="2079" st_id="54" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:20  %add_ln1192_53 = add i11 %mul_ln1192_53, %shl_ln728_51

]]></Node>
<StgValue><ssdm name="add_ln1192_53"/></StgValue>
</operation>

<operation id="2080" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:21  %trunc_ln708_25 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_53, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_25"/></StgValue>
</operation>

<operation id="2081" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv:22  br label %.preheader148.preheader.3

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="2082" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:9  %temp_2_V_load_19 = load i8* %temp_2_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_19"/></StgValue>
</operation>

<operation id="2083" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:10  %temp_3_V_load_10 = load i8* %temp_3_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_10"/></StgValue>
</operation>

<operation id="2084" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:11  %select_ln1116_22 = select i1 %icmp_ln1116_22, i8 %temp_2_V_load_19, i8 %temp_3_V_load_10

]]></Node>
<StgValue><ssdm name="select_ln1116_22"/></StgValue>
</operation>

<operation id="2085" st_id="54" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:1  %urem_ln1116_29 = urem i10 %add_ln84_53, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_29"/></StgValue>
</operation>

<operation id="2086" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:2  %zext_ln1116_56 = zext i10 %urem_ln1116_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_56"/></StgValue>
</operation>

<operation id="2087" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:3  %temp_2_V_addr_22 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_56

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_22"/></StgValue>
</operation>

<operation id="2088" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:4  %temp_3_V_addr_13 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_56

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_13"/></StgValue>
</operation>

<operation id="2089" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:8  %temp_2_V_load_20 = load i8* %temp_2_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_20"/></StgValue>
</operation>

<operation id="2090" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:9  %temp_3_V_load_11 = load i8* %temp_3_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_11"/></StgValue>
</operation>

<operation id="2091" st_id="54" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:1  %urem_ln1116_30 = urem i10 %add_ln84_55, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_30"/></StgValue>
</operation>

<operation id="2092" st_id="54" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:1  %urem_ln1116_31 = urem i10 %add_ln84_57, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_31"/></StgValue>
</operation>

<operation id="2093" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:16  %bias_V_addr_35_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_35)

]]></Node>
<StgValue><ssdm name="bias_V_addr_35_read"/></StgValue>
</operation>

<operation id="2094" st_id="54" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:1  %urem_ln1116_32 = urem i10 %add_ln84_59, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_32"/></StgValue>
</operation>

<operation id="2095" st_id="54" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:15  %bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_37_req"/></StgValue>
</operation>

<operation id="2096" st_id="54" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:2  %urem_ln1116_33 = urem i10 %add_ln84_61, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_33"/></StgValue>
</operation>

<operation id="2097" st_id="54" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:15  %bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_38_req"/></StgValue>
</operation>

<operation id="2098" st_id="54" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:2  %urem_ln1116_34 = urem i10 %add_ln84_63, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_34"/></StgValue>
</operation>

<operation id="2099" st_id="54" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:15  %bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_39_req"/></StgValue>
</operation>

<operation id="2100" st_id="54" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:2  %urem_ln1116_35 = urem i10 %add_ln84_65, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_35"/></StgValue>
</operation>

<operation id="2101" st_id="54" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:15  %bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_40_req"/></StgValue>
</operation>

<operation id="2102" st_id="54" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:2  %urem_ln1116_36 = urem i10 %add_ln84_67, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_36"/></StgValue>
</operation>

<operation id="2103" st_id="54" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:15  %bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_41_req"/></StgValue>
</operation>

<operation id="2104" st_id="54" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:3  %urem_ln1116_37 = urem i10 %add_ln84_69, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_37"/></StgValue>
</operation>

<operation id="2105" st_id="54" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:16  %bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_42_req"/></StgValue>
</operation>

<operation id="2106" st_id="54" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:2  %urem_ln1116_38 = urem i10 %add_ln84_70, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_38"/></StgValue>
</operation>

<operation id="2107" st_id="54" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:15  %bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_43_req"/></StgValue>
</operation>

<operation id="2108" st_id="54" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:2  %urem_ln1116_39 = urem i10 %add_ln84_72, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_39"/></StgValue>
</operation>

<operation id="2109" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:12  %add_ln1117_69 = add i33 %sext_ln203, %zext_ln91_47

]]></Node>
<StgValue><ssdm name="add_ln1117_69"/></StgValue>
</operation>

<operation id="2110" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:13  %sext_ln1117_70 = sext i33 %add_ln1117_69 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_70"/></StgValue>
</operation>

<operation id="2111" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:14  %bias_V_addr_43 = getelementptr i8* %input_V, i64 %sext_ln1117_70

]]></Node>
<StgValue><ssdm name="bias_V_addr_43"/></StgValue>
</operation>

<operation id="2112" st_id="54" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:2  %urem_ln1116_40 = urem i10 %add_ln84_74, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_40"/></StgValue>
</operation>

<operation id="2113" st_id="54" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:2  %urem_ln1116_41 = urem i10 %add_ln84_76, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_41"/></StgValue>
</operation>

<operation id="2114" st_id="54" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:1  %urem_ln1116_42 = urem i11 %add_ln84_78, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_42"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="2115" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:103  %add_ln91_38 = add i11 43, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_38"/></StgValue>
</operation>

<operation id="2116" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:104  %zext_ln91_48 = zext i11 %add_ln91_38 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_48"/></StgValue>
</operation>

<operation id="2117" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader148.preheader.3:0  %sum_4_2_2_2 = phi i8 [ %trunc_ln708_25, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv ], [ %sum_4_2_2_1, %.preheader.2.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_4_2_2_2"/></StgValue>
</operation>

<operation id="2118" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader148.preheader.3:1  br i1 %and_ln83, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv, label %.preheader.3.0.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="2119" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:11  %sext_ln1192_109 = sext i8 %select_ln1116_18 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_109"/></StgValue>
</operation>

<operation id="2120" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:17  %sext_ln1192_110 = sext i8 %bias_V_addr_28_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_110"/></StgValue>
</operation>

<operation id="2121" st_id="55" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:18  %mul_ln1192_54 = mul i11 %sext_ln1192_109, %sext_ln1192_110

]]></Node>
<StgValue><ssdm name="mul_ln1192_54"/></StgValue>
</operation>

<operation id="2122" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:19  %shl_ln728_52 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_2_2_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_52"/></StgValue>
</operation>

<operation id="2123" st_id="55" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:20  %add_ln1192_54 = add i11 %mul_ln1192_54, %shl_ln728_52

]]></Node>
<StgValue><ssdm name="add_ln1192_54"/></StgValue>
</operation>

<operation id="2124" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:21  %trunc_ln708_26 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_54, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_26"/></StgValue>
</operation>

<operation id="2125" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv:22  br label %.preheader.3.0.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="2126" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:8  %temp_2_V_load_20 = load i8* %temp_2_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_20"/></StgValue>
</operation>

<operation id="2127" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:9  %temp_3_V_load_11 = load i8* %temp_3_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_11"/></StgValue>
</operation>

<operation id="2128" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:10  %select_ln1116_23 = select i1 %icmp_ln1116_23, i8 %temp_2_V_load_20, i8 %temp_3_V_load_11

]]></Node>
<StgValue><ssdm name="select_ln1116_23"/></StgValue>
</operation>

<operation id="2129" st_id="55" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:1  %urem_ln1116_30 = urem i10 %add_ln84_55, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_30"/></StgValue>
</operation>

<operation id="2130" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:2  %zext_ln1116_57 = zext i10 %urem_ln1116_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_57"/></StgValue>
</operation>

<operation id="2131" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:3  %temp_2_V_addr_23 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_57

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_23"/></StgValue>
</operation>

<operation id="2132" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:4  %temp_3_V_addr_14 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_57

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_14"/></StgValue>
</operation>

<operation id="2133" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:8  %temp_2_V_load_21 = load i8* %temp_2_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_21"/></StgValue>
</operation>

<operation id="2134" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:9  %temp_3_V_load_12 = load i8* %temp_3_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_12"/></StgValue>
</operation>

<operation id="2135" st_id="55" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:1  %urem_ln1116_31 = urem i10 %add_ln84_57, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_31"/></StgValue>
</operation>

<operation id="2136" st_id="55" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:1  %urem_ln1116_32 = urem i10 %add_ln84_59, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_32"/></StgValue>
</operation>

<operation id="2137" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:16  %bias_V_addr_36_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_36)

]]></Node>
<StgValue><ssdm name="bias_V_addr_36_read"/></StgValue>
</operation>

<operation id="2138" st_id="55" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:2  %urem_ln1116_33 = urem i10 %add_ln84_61, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_33"/></StgValue>
</operation>

<operation id="2139" st_id="55" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:15  %bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_38_req"/></StgValue>
</operation>

<operation id="2140" st_id="55" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:2  %urem_ln1116_34 = urem i10 %add_ln84_63, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_34"/></StgValue>
</operation>

<operation id="2141" st_id="55" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:15  %bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_39_req"/></StgValue>
</operation>

<operation id="2142" st_id="55" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:2  %urem_ln1116_35 = urem i10 %add_ln84_65, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_35"/></StgValue>
</operation>

<operation id="2143" st_id="55" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:15  %bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_40_req"/></StgValue>
</operation>

<operation id="2144" st_id="55" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:2  %urem_ln1116_36 = urem i10 %add_ln84_67, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_36"/></StgValue>
</operation>

<operation id="2145" st_id="55" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:15  %bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_41_req"/></StgValue>
</operation>

<operation id="2146" st_id="55" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:3  %urem_ln1116_37 = urem i10 %add_ln84_69, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_37"/></StgValue>
</operation>

<operation id="2147" st_id="55" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:16  %bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_42_req"/></StgValue>
</operation>

<operation id="2148" st_id="55" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:2  %urem_ln1116_38 = urem i10 %add_ln84_70, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_38"/></StgValue>
</operation>

<operation id="2149" st_id="55" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:15  %bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_43_req"/></StgValue>
</operation>

<operation id="2150" st_id="55" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:2  %urem_ln1116_39 = urem i10 %add_ln84_72, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_39"/></StgValue>
</operation>

<operation id="2151" st_id="55" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:15  %bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_44_req"/></StgValue>
</operation>

<operation id="2152" st_id="55" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:2  %urem_ln1116_40 = urem i10 %add_ln84_74, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_40"/></StgValue>
</operation>

<operation id="2153" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:12  %add_ln1117_70 = add i33 %sext_ln203, %zext_ln91_48

]]></Node>
<StgValue><ssdm name="add_ln1117_70"/></StgValue>
</operation>

<operation id="2154" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:13  %sext_ln1117_71 = sext i33 %add_ln1117_70 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_71"/></StgValue>
</operation>

<operation id="2155" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:14  %bias_V_addr_44 = getelementptr i8* %input_V, i64 %sext_ln1117_71

]]></Node>
<StgValue><ssdm name="bias_V_addr_44"/></StgValue>
</operation>

<operation id="2156" st_id="55" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:2  %urem_ln1116_41 = urem i10 %add_ln84_76, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_41"/></StgValue>
</operation>

<operation id="2157" st_id="55" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:1  %urem_ln1116_42 = urem i11 %add_ln84_78, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_42"/></StgValue>
</operation>

<operation id="2158" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:5  %add_ln1116_72 = add i9 %select_ln67_36, %sext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_72"/></StgValue>
</operation>

<operation id="2159" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:6  %add_ln1116_73 = add i9 %add_ln1116_72, 128

]]></Node>
<StgValue><ssdm name="add_ln1116_73"/></StgValue>
</operation>

<operation id="2160" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:7  %icmp_ln1116_36 = icmp ult i9 %add_ln1116_73, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_36"/></StgValue>
</operation>

<operation id="2161" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:0  %add_ln84_80 = add i11 %zext_ln69_2, %select_ln67_17

]]></Node>
<StgValue><ssdm name="add_ln84_80"/></StgValue>
</operation>

<operation id="2162" st_id="55" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:1  %urem_ln1116_43 = urem i11 %add_ln84_80, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_43"/></StgValue>
</operation>

<operation id="2163" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:5  %add_ln1116_74 = add i9 %select_ln67_36, %zext_ln69_1

]]></Node>
<StgValue><ssdm name="add_ln1116_74"/></StgValue>
</operation>

<operation id="2164" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:6  %add_ln1116_75 = add i9 %add_ln1116_74, 128

]]></Node>
<StgValue><ssdm name="add_ln1116_75"/></StgValue>
</operation>

<operation id="2165" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:7  %icmp_ln1116_37 = icmp ult i9 %add_ln1116_75, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_37"/></StgValue>
</operation>

<operation id="2166" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:5  %add_ln1116_76 = add i9 %select_ln67_36, %zext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_76"/></StgValue>
</operation>

<operation id="2167" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:6  %add_ln1116_77 = add i9 %add_ln1116_76, 128

]]></Node>
<StgValue><ssdm name="add_ln1116_77"/></StgValue>
</operation>

<operation id="2168" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:7  %icmp_ln1116_38 = icmp ult i9 %add_ln1116_77, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_38"/></StgValue>
</operation>

<operation id="2169" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:5  %add_ln1116_78 = add i9 %select_ln67_37, %sext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_78"/></StgValue>
</operation>

<operation id="2170" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:6  %add_ln1116_79 = add i9 %add_ln1116_78, 128

]]></Node>
<StgValue><ssdm name="add_ln1116_79"/></StgValue>
</operation>

<operation id="2171" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:7  %icmp_ln1116_39 = icmp ult i9 %add_ln1116_79, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_39"/></StgValue>
</operation>

<operation id="2172" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:6  %add_ln1116_80 = add i9 %select_ln67_37, %zext_ln69_1

]]></Node>
<StgValue><ssdm name="add_ln1116_80"/></StgValue>
</operation>

<operation id="2173" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:7  %add_ln1116_81 = add i9 %add_ln1116_80, 128

]]></Node>
<StgValue><ssdm name="add_ln1116_81"/></StgValue>
</operation>

<operation id="2174" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:8  %icmp_ln1116_40 = icmp ult i9 %add_ln1116_81, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_40"/></StgValue>
</operation>

<operation id="2175" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:5  %add_ln1116_82 = add i9 %select_ln67_37, %zext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_82"/></StgValue>
</operation>

<operation id="2176" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:6  %add_ln1116_83 = add i9 %add_ln1116_82, 128

]]></Node>
<StgValue><ssdm name="add_ln1116_83"/></StgValue>
</operation>

<operation id="2177" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:7  %icmp_ln1116_41 = icmp ult i9 %add_ln1116_83, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_41"/></StgValue>
</operation>

<operation id="2178" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:5  %add_ln1116_84 = add i9 %select_ln67_38, %sext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_84"/></StgValue>
</operation>

<operation id="2179" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:6  %add_ln1116_85 = add i9 %add_ln1116_84, 128

]]></Node>
<StgValue><ssdm name="add_ln1116_85"/></StgValue>
</operation>

<operation id="2180" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:7  %icmp_ln1116_42 = icmp ult i9 %add_ln1116_85, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_42"/></StgValue>
</operation>

<operation id="2181" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:5  %add_ln1116_86 = add i9 %select_ln67_38, %zext_ln69_1

]]></Node>
<StgValue><ssdm name="add_ln1116_86"/></StgValue>
</operation>

<operation id="2182" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:6  %add_ln1116_87 = add i9 %add_ln1116_86, 128

]]></Node>
<StgValue><ssdm name="add_ln1116_87"/></StgValue>
</operation>

<operation id="2183" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:7  %icmp_ln1116_43 = icmp ult i9 %add_ln1116_87, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_43"/></StgValue>
</operation>

<operation id="2184" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:5  %add_ln1116_88 = add i9 %select_ln67_38, %zext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_88"/></StgValue>
</operation>

<operation id="2185" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:6  %add_ln1116_89 = add i9 %add_ln1116_88, 128

]]></Node>
<StgValue><ssdm name="add_ln1116_89"/></StgValue>
</operation>

<operation id="2186" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:7  %icmp_ln1116_44 = icmp ult i9 %add_ln1116_89, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_44"/></StgValue>
</operation>

<operation id="2187" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:1  %add_ln1116_90 = add i9 %select_ln67_39, %sext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_90"/></StgValue>
</operation>

<operation id="2188" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:6  %add_ln1116_36 = add i9 %add_ln1116_90, -96

]]></Node>
<StgValue><ssdm name="add_ln1116_36"/></StgValue>
</operation>

<operation id="2189" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:7  %icmp_ln1116_45 = icmp ult i9 %add_ln1116_36, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_45"/></StgValue>
</operation>

<operation id="2190" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:1  %add_ln1116_91 = add i9 %select_ln67_39, %zext_ln69_1

]]></Node>
<StgValue><ssdm name="add_ln1116_91"/></StgValue>
</operation>

<operation id="2191" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:6  %add_ln1116_37 = add i9 %add_ln1116_91, -96

]]></Node>
<StgValue><ssdm name="add_ln1116_37"/></StgValue>
</operation>

<operation id="2192" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:7  %icmp_ln1116_46 = icmp ult i9 %add_ln1116_37, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_46"/></StgValue>
</operation>

<operation id="2193" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:1  %add_ln1116_92 = add i9 %select_ln67_39, %zext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_92"/></StgValue>
</operation>

<operation id="2194" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:6  %add_ln1116_38 = add i9 %add_ln1116_92, -96

]]></Node>
<StgValue><ssdm name="add_ln1116_38"/></StgValue>
</operation>

<operation id="2195" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:7  %icmp_ln1116_47 = icmp ult i9 %add_ln1116_38, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_47"/></StgValue>
</operation>

<operation id="2196" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:1  %add_ln1116_93 = add i9 %select_ln67_40, %sext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_93"/></StgValue>
</operation>

<operation id="2197" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:6  %add_ln1116_39 = add i9 %add_ln1116_93, -96

]]></Node>
<StgValue><ssdm name="add_ln1116_39"/></StgValue>
</operation>

<operation id="2198" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:7  %icmp_ln1116_48 = icmp ult i9 %add_ln1116_39, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_48"/></StgValue>
</operation>

<operation id="2199" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:2  %add_ln1116_94 = add i9 %select_ln67_40, %zext_ln69_1

]]></Node>
<StgValue><ssdm name="add_ln1116_94"/></StgValue>
</operation>

<operation id="2200" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:7  %add_ln1116_40 = add i9 %add_ln1116_94, -96

]]></Node>
<StgValue><ssdm name="add_ln1116_40"/></StgValue>
</operation>

<operation id="2201" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:8  %icmp_ln1116_49 = icmp ult i9 %add_ln1116_40, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_49"/></StgValue>
</operation>

<operation id="2202" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:1  %add_ln1116_95 = add i9 %select_ln67_40, %zext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_95"/></StgValue>
</operation>

<operation id="2203" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:6  %add_ln1116_41 = add i9 %add_ln1116_95, -96

]]></Node>
<StgValue><ssdm name="add_ln1116_41"/></StgValue>
</operation>

<operation id="2204" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:7  %icmp_ln1116_50 = icmp ult i9 %add_ln1116_41, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_50"/></StgValue>
</operation>

<operation id="2205" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:1  %add_ln1116_96 = add i9 %select_ln67_41, %sext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_96"/></StgValue>
</operation>

<operation id="2206" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:6  %add_ln1116_42 = add i9 %add_ln1116_96, -96

]]></Node>
<StgValue><ssdm name="add_ln1116_42"/></StgValue>
</operation>

<operation id="2207" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:7  %icmp_ln1116_51 = icmp ult i9 %add_ln1116_42, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_51"/></StgValue>
</operation>

<operation id="2208" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:1  %add_ln1116_97 = add i9 %select_ln67_41, %zext_ln69_1

]]></Node>
<StgValue><ssdm name="add_ln1116_97"/></StgValue>
</operation>

<operation id="2209" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:6  %add_ln1116_43 = add i9 %add_ln1116_97, -96

]]></Node>
<StgValue><ssdm name="add_ln1116_43"/></StgValue>
</operation>

<operation id="2210" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:7  %icmp_ln1116_52 = icmp ult i9 %add_ln1116_43, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_52"/></StgValue>
</operation>

<operation id="2211" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:1  %add_ln1116_98 = add i9 %select_ln67_41, %zext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln1116_98"/></StgValue>
</operation>

<operation id="2212" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:6  %add_ln1116_44 = add i9 %add_ln1116_98, -96

]]></Node>
<StgValue><ssdm name="add_ln1116_44"/></StgValue>
</operation>

<operation id="2213" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:7  %icmp_ln1116_53 = icmp ult i9 %add_ln1116_44, 224

]]></Node>
<StgValue><ssdm name="icmp_ln1116_53"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="2214" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:105  %add_ln91_39 = add i11 44, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_39"/></StgValue>
</operation>

<operation id="2215" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:106  %zext_ln91_49 = zext i11 %add_ln91_39 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_49"/></StgValue>
</operation>

<operation id="2216" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.3.0.1:0  %sum_4_3_0_0 = phi i8 [ %trunc_ln708_26, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv ], [ %sum_4_2_2_2, %.preheader148.preheader.3 ]

]]></Node>
<StgValue><ssdm name="sum_4_3_0_0"/></StgValue>
</operation>

<operation id="2217" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.3.0.1:1  br i1 %select_ln67_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv, label %.preheader.3.0.2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="2218" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:11  %sext_ln1192_111 = sext i8 %select_ln1116_19 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_111"/></StgValue>
</operation>

<operation id="2219" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:17  %sext_ln1192_112 = sext i8 %bias_V_addr_29_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_112"/></StgValue>
</operation>

<operation id="2220" st_id="56" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:18  %mul_ln1192_55 = mul i11 %sext_ln1192_111, %sext_ln1192_112

]]></Node>
<StgValue><ssdm name="mul_ln1192_55"/></StgValue>
</operation>

<operation id="2221" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:19  %shl_ln728_53 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_3_0_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_53"/></StgValue>
</operation>

<operation id="2222" st_id="56" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:20  %add_ln1192_55 = add i11 %mul_ln1192_55, %shl_ln728_53

]]></Node>
<StgValue><ssdm name="add_ln1192_55"/></StgValue>
</operation>

<operation id="2223" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:21  %trunc_ln708_27 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_55, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_27"/></StgValue>
</operation>

<operation id="2224" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv:22  br label %.preheader.3.0.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="2225" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:8  %temp_2_V_load_21 = load i8* %temp_2_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_21"/></StgValue>
</operation>

<operation id="2226" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:9  %temp_3_V_load_12 = load i8* %temp_3_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_12"/></StgValue>
</operation>

<operation id="2227" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:10  %select_ln1116_24 = select i1 %icmp_ln1116_24, i8 %temp_2_V_load_21, i8 %temp_3_V_load_12

]]></Node>
<StgValue><ssdm name="select_ln1116_24"/></StgValue>
</operation>

<operation id="2228" st_id="56" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:1  %urem_ln1116_31 = urem i10 %add_ln84_57, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_31"/></StgValue>
</operation>

<operation id="2229" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:2  %zext_ln1116_58 = zext i10 %urem_ln1116_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_58"/></StgValue>
</operation>

<operation id="2230" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:3  %temp_2_V_addr_24 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_58

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_24"/></StgValue>
</operation>

<operation id="2231" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:4  %temp_3_V_addr_15 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_58

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_15"/></StgValue>
</operation>

<operation id="2232" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:8  %temp_2_V_load_22 = load i8* %temp_2_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_22"/></StgValue>
</operation>

<operation id="2233" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:9  %temp_3_V_load_13 = load i8* %temp_3_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_13"/></StgValue>
</operation>

<operation id="2234" st_id="56" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:1  %urem_ln1116_32 = urem i10 %add_ln84_59, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_32"/></StgValue>
</operation>

<operation id="2235" st_id="56" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:2  %urem_ln1116_33 = urem i10 %add_ln84_61, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_33"/></StgValue>
</operation>

<operation id="2236" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:16  %bias_V_addr_37_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_37)

]]></Node>
<StgValue><ssdm name="bias_V_addr_37_read"/></StgValue>
</operation>

<operation id="2237" st_id="56" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:2  %urem_ln1116_34 = urem i10 %add_ln84_63, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_34"/></StgValue>
</operation>

<operation id="2238" st_id="56" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:15  %bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_39_req"/></StgValue>
</operation>

<operation id="2239" st_id="56" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:2  %urem_ln1116_35 = urem i10 %add_ln84_65, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_35"/></StgValue>
</operation>

<operation id="2240" st_id="56" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:15  %bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_40_req"/></StgValue>
</operation>

<operation id="2241" st_id="56" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:2  %urem_ln1116_36 = urem i10 %add_ln84_67, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_36"/></StgValue>
</operation>

<operation id="2242" st_id="56" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:15  %bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_41_req"/></StgValue>
</operation>

<operation id="2243" st_id="56" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:3  %urem_ln1116_37 = urem i10 %add_ln84_69, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_37"/></StgValue>
</operation>

<operation id="2244" st_id="56" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:16  %bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_42_req"/></StgValue>
</operation>

<operation id="2245" st_id="56" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:2  %urem_ln1116_38 = urem i10 %add_ln84_70, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_38"/></StgValue>
</operation>

<operation id="2246" st_id="56" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:15  %bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_43_req"/></StgValue>
</operation>

<operation id="2247" st_id="56" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:2  %urem_ln1116_39 = urem i10 %add_ln84_72, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_39"/></StgValue>
</operation>

<operation id="2248" st_id="56" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:15  %bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_44_req"/></StgValue>
</operation>

<operation id="2249" st_id="56" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:2  %urem_ln1116_40 = urem i10 %add_ln84_74, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_40"/></StgValue>
</operation>

<operation id="2250" st_id="56" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:15  %bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_45_req"/></StgValue>
</operation>

<operation id="2251" st_id="56" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:2  %urem_ln1116_41 = urem i10 %add_ln84_76, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_41"/></StgValue>
</operation>

<operation id="2252" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:12  %add_ln1117_71 = add i33 %sext_ln203, %zext_ln91_49

]]></Node>
<StgValue><ssdm name="add_ln1117_71"/></StgValue>
</operation>

<operation id="2253" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:13  %sext_ln1117_72 = sext i33 %add_ln1117_71 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_72"/></StgValue>
</operation>

<operation id="2254" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:14  %bias_V_addr_45 = getelementptr i8* %input_V, i64 %sext_ln1117_72

]]></Node>
<StgValue><ssdm name="bias_V_addr_45"/></StgValue>
</operation>

<operation id="2255" st_id="56" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:1  %urem_ln1116_42 = urem i11 %add_ln84_78, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_42"/></StgValue>
</operation>

<operation id="2256" st_id="56" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:1  %urem_ln1116_43 = urem i11 %add_ln84_80, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_43"/></StgValue>
</operation>

<operation id="2257" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:0  %add_ln84_82 = add i11 %zext_ln81_2, %select_ln67_17

]]></Node>
<StgValue><ssdm name="add_ln84_82"/></StgValue>
</operation>

<operation id="2258" st_id="56" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:1  %urem_ln1116_44 = urem i11 %add_ln84_82, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_44"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="2259" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:107  %add_ln91_40 = add i11 45, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_40"/></StgValue>
</operation>

<operation id="2260" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:108  %zext_ln91_50 = zext i11 %add_ln91_40 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_50"/></StgValue>
</operation>

<operation id="2261" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.3.0.2:0  %sum_4_3_0_1 = phi i8 [ %trunc_ln708_27, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv ], [ %sum_4_3_0_0, %.preheader.3.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_3_0_1"/></StgValue>
</operation>

<operation id="2262" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.3.0.2:1  br i1 %and_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv, label %.preheader.preheader.3.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="2263" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:11  %sext_ln1192_113 = sext i8 %select_ln1116_20 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_113"/></StgValue>
</operation>

<operation id="2264" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:17  %sext_ln1192_114 = sext i8 %bias_V_addr_30_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_114"/></StgValue>
</operation>

<operation id="2265" st_id="57" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:18  %mul_ln1192_56 = mul i11 %sext_ln1192_113, %sext_ln1192_114

]]></Node>
<StgValue><ssdm name="mul_ln1192_56"/></StgValue>
</operation>

<operation id="2266" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:19  %shl_ln728_54 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_3_0_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_54"/></StgValue>
</operation>

<operation id="2267" st_id="57" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:20  %add_ln1192_56 = add i11 %mul_ln1192_56, %shl_ln728_54

]]></Node>
<StgValue><ssdm name="add_ln1192_56"/></StgValue>
</operation>

<operation id="2268" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:21  %trunc_ln708_28 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_56, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_28"/></StgValue>
</operation>

<operation id="2269" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv:22  br label %.preheader.preheader.3.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="2270" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:8  %temp_2_V_load_22 = load i8* %temp_2_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_22"/></StgValue>
</operation>

<operation id="2271" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:9  %temp_3_V_load_13 = load i8* %temp_3_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_13"/></StgValue>
</operation>

<operation id="2272" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:10  %select_ln1116_25 = select i1 %icmp_ln1116_25, i8 %temp_2_V_load_22, i8 %temp_3_V_load_13

]]></Node>
<StgValue><ssdm name="select_ln1116_25"/></StgValue>
</operation>

<operation id="2273" st_id="57" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:1  %urem_ln1116_32 = urem i10 %add_ln84_59, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_32"/></StgValue>
</operation>

<operation id="2274" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:2  %zext_ln1116_59 = zext i10 %urem_ln1116_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_59"/></StgValue>
</operation>

<operation id="2275" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:3  %temp_2_V_addr_25 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_59

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_25"/></StgValue>
</operation>

<operation id="2276" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:4  %temp_3_V_addr_16 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_59

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_16"/></StgValue>
</operation>

<operation id="2277" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:8  %temp_2_V_load_23 = load i8* %temp_2_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_23"/></StgValue>
</operation>

<operation id="2278" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:9  %temp_3_V_load_14 = load i8* %temp_3_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_14"/></StgValue>
</operation>

<operation id="2279" st_id="57" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:2  %urem_ln1116_33 = urem i10 %add_ln84_61, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_33"/></StgValue>
</operation>

<operation id="2280" st_id="57" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:2  %urem_ln1116_34 = urem i10 %add_ln84_63, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_34"/></StgValue>
</operation>

<operation id="2281" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:16  %bias_V_addr_38_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_38)

]]></Node>
<StgValue><ssdm name="bias_V_addr_38_read"/></StgValue>
</operation>

<operation id="2282" st_id="57" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:2  %urem_ln1116_35 = urem i10 %add_ln84_65, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_35"/></StgValue>
</operation>

<operation id="2283" st_id="57" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:15  %bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_40_req"/></StgValue>
</operation>

<operation id="2284" st_id="57" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:2  %urem_ln1116_36 = urem i10 %add_ln84_67, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_36"/></StgValue>
</operation>

<operation id="2285" st_id="57" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:15  %bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_41_req"/></StgValue>
</operation>

<operation id="2286" st_id="57" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:3  %urem_ln1116_37 = urem i10 %add_ln84_69, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_37"/></StgValue>
</operation>

<operation id="2287" st_id="57" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:16  %bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_42_req"/></StgValue>
</operation>

<operation id="2288" st_id="57" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:2  %urem_ln1116_38 = urem i10 %add_ln84_70, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_38"/></StgValue>
</operation>

<operation id="2289" st_id="57" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:15  %bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_43_req"/></StgValue>
</operation>

<operation id="2290" st_id="57" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:2  %urem_ln1116_39 = urem i10 %add_ln84_72, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_39"/></StgValue>
</operation>

<operation id="2291" st_id="57" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:15  %bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_44_req"/></StgValue>
</operation>

<operation id="2292" st_id="57" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:2  %urem_ln1116_40 = urem i10 %add_ln84_74, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_40"/></StgValue>
</operation>

<operation id="2293" st_id="57" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:15  %bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_45_req"/></StgValue>
</operation>

<operation id="2294" st_id="57" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:2  %urem_ln1116_41 = urem i10 %add_ln84_76, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_41"/></StgValue>
</operation>

<operation id="2295" st_id="57" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:15  %bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_46_req"/></StgValue>
</operation>

<operation id="2296" st_id="57" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:1  %urem_ln1116_42 = urem i11 %add_ln84_78, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_42"/></StgValue>
</operation>

<operation id="2297" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:12  %add_ln1117_72 = add i33 %sext_ln203, %zext_ln91_50

]]></Node>
<StgValue><ssdm name="add_ln1117_72"/></StgValue>
</operation>

<operation id="2298" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:13  %sext_ln1117_73 = sext i33 %add_ln1117_72 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_73"/></StgValue>
</operation>

<operation id="2299" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:14  %bias_V_addr_46 = getelementptr i8* %input_V, i64 %sext_ln1117_73

]]></Node>
<StgValue><ssdm name="bias_V_addr_46"/></StgValue>
</operation>

<operation id="2300" st_id="57" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:1  %urem_ln1116_43 = urem i11 %add_ln84_80, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_43"/></StgValue>
</operation>

<operation id="2301" st_id="57" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:1  %urem_ln1116_44 = urem i11 %add_ln84_82, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_44"/></StgValue>
</operation>

<operation id="2302" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:0  %add_ln84_84 = add i11 %sext_ln81, %select_ln67_18

]]></Node>
<StgValue><ssdm name="add_ln84_84"/></StgValue>
</operation>

<operation id="2303" st_id="57" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:1  %urem_ln1116_45 = urem i11 %add_ln84_84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_45"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="2304" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:109  %add_ln91_41 = add i11 46, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_41"/></StgValue>
</operation>

<operation id="2305" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:110  %zext_ln91_51 = zext i11 %add_ln91_41 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_51"/></StgValue>
</operation>

<operation id="2306" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.3.1:0  %sum_4_3_0_2 = phi i8 [ %trunc_ln708_28, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv ], [ %sum_4_3_0_1, %.preheader.3.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_4_3_0_2"/></StgValue>
</operation>

<operation id="2307" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.3.1:1  br i1 %icmp_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="2308" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:11  %sext_ln1192_115 = sext i8 %select_ln1116_21 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_115"/></StgValue>
</operation>

<operation id="2309" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:17  %sext_ln1192_116 = sext i8 %bias_V_addr_31_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_116"/></StgValue>
</operation>

<operation id="2310" st_id="58" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:18  %mul_ln1192_57 = mul i11 %sext_ln1192_115, %sext_ln1192_116

]]></Node>
<StgValue><ssdm name="mul_ln1192_57"/></StgValue>
</operation>

<operation id="2311" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:19  %shl_ln728_55 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_3_0_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_55"/></StgValue>
</operation>

<operation id="2312" st_id="58" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:20  %add_ln1192_57 = add i11 %mul_ln1192_57, %shl_ln728_55

]]></Node>
<StgValue><ssdm name="add_ln1192_57"/></StgValue>
</operation>

<operation id="2313" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:21  %trunc_ln708_29 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_57, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_29"/></StgValue>
</operation>

<operation id="2314" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv:22  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="2315" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:8  %temp_2_V_load_23 = load i8* %temp_2_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_23"/></StgValue>
</operation>

<operation id="2316" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:9  %temp_3_V_load_14 = load i8* %temp_3_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_14"/></StgValue>
</operation>

<operation id="2317" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:10  %select_ln1116_26 = select i1 %icmp_ln1116_26, i8 %temp_2_V_load_23, i8 %temp_3_V_load_14

]]></Node>
<StgValue><ssdm name="select_ln1116_26"/></StgValue>
</operation>

<operation id="2318" st_id="58" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:2  %urem_ln1116_33 = urem i10 %add_ln84_61, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_33"/></StgValue>
</operation>

<operation id="2319" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:3  %zext_ln1116_60 = zext i10 %urem_ln1116_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_60"/></StgValue>
</operation>

<operation id="2320" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:4  %temp_3_V_addr_17 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_60

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_17"/></StgValue>
</operation>

<operation id="2321" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:5  %temp_4_V_addr_8 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_60

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_8"/></StgValue>
</operation>

<operation id="2322" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:8  %temp_3_V_load_15 = load i8* %temp_3_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_15"/></StgValue>
</operation>

<operation id="2323" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:9  %temp_4_V_load = load i8* %temp_4_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load"/></StgValue>
</operation>

<operation id="2324" st_id="58" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:2  %urem_ln1116_34 = urem i10 %add_ln84_63, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_34"/></StgValue>
</operation>

<operation id="2325" st_id="58" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:2  %urem_ln1116_35 = urem i10 %add_ln84_65, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_35"/></StgValue>
</operation>

<operation id="2326" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:16  %bias_V_addr_39_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_39)

]]></Node>
<StgValue><ssdm name="bias_V_addr_39_read"/></StgValue>
</operation>

<operation id="2327" st_id="58" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:2  %urem_ln1116_36 = urem i10 %add_ln84_67, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_36"/></StgValue>
</operation>

<operation id="2328" st_id="58" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:15  %bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_41_req"/></StgValue>
</operation>

<operation id="2329" st_id="58" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:3  %urem_ln1116_37 = urem i10 %add_ln84_69, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_37"/></StgValue>
</operation>

<operation id="2330" st_id="58" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:16  %bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_42_req"/></StgValue>
</operation>

<operation id="2331" st_id="58" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:2  %urem_ln1116_38 = urem i10 %add_ln84_70, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_38"/></StgValue>
</operation>

<operation id="2332" st_id="58" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:15  %bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_43_req"/></StgValue>
</operation>

<operation id="2333" st_id="58" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:2  %urem_ln1116_39 = urem i10 %add_ln84_72, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_39"/></StgValue>
</operation>

<operation id="2334" st_id="58" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:15  %bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_44_req"/></StgValue>
</operation>

<operation id="2335" st_id="58" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:2  %urem_ln1116_40 = urem i10 %add_ln84_74, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_40"/></StgValue>
</operation>

<operation id="2336" st_id="58" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:15  %bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_45_req"/></StgValue>
</operation>

<operation id="2337" st_id="58" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:2  %urem_ln1116_41 = urem i10 %add_ln84_76, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_41"/></StgValue>
</operation>

<operation id="2338" st_id="58" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:15  %bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_46_req"/></StgValue>
</operation>

<operation id="2339" st_id="58" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:1  %urem_ln1116_42 = urem i11 %add_ln84_78, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_42"/></StgValue>
</operation>

<operation id="2340" st_id="58" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:15  %bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_47_req"/></StgValue>
</operation>

<operation id="2341" st_id="58" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:1  %urem_ln1116_43 = urem i11 %add_ln84_80, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_43"/></StgValue>
</operation>

<operation id="2342" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:12  %add_ln1117_73 = add i33 %sext_ln203, %zext_ln91_51

]]></Node>
<StgValue><ssdm name="add_ln1117_73"/></StgValue>
</operation>

<operation id="2343" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:13  %sext_ln1117_74 = sext i33 %add_ln1117_73 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_74"/></StgValue>
</operation>

<operation id="2344" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:14  %bias_V_addr_47 = getelementptr i8* %input_V, i64 %sext_ln1117_74

]]></Node>
<StgValue><ssdm name="bias_V_addr_47"/></StgValue>
</operation>

<operation id="2345" st_id="58" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:1  %urem_ln1116_44 = urem i11 %add_ln84_82, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_44"/></StgValue>
</operation>

<operation id="2346" st_id="58" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:1  %urem_ln1116_45 = urem i11 %add_ln84_84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_45"/></StgValue>
</operation>

<operation id="2347" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:1  %add_ln84_86 = add i11 %zext_ln69_2, %select_ln67_18

]]></Node>
<StgValue><ssdm name="add_ln84_86"/></StgValue>
</operation>

<operation id="2348" st_id="58" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:2  %urem_ln1116_46 = urem i11 %add_ln84_86, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_46"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="2349" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:111  %add_ln91_42 = add i11 47, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_42"/></StgValue>
</operation>

<operation id="2350" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:112  %zext_ln91_52 = zext i11 %add_ln91_42 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_52"/></StgValue>
</operation>

<operation id="2351" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:0  %sum_4_3_1_0 = phi i8 [ %trunc_ln708_29, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv ], [ %sum_4_3_0_2, %.preheader.preheader.3.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_3_1_0"/></StgValue>
</operation>

<operation id="2352" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:12  %sext_ln1192_117 = sext i8 %select_ln1116_22 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_117"/></StgValue>
</operation>

<operation id="2353" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:18  %sext_ln1192_118 = sext i8 %bias_V_addr_32_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_118"/></StgValue>
</operation>

<operation id="2354" st_id="59" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:19  %mul_ln1192_58 = mul i11 %sext_ln1192_117, %sext_ln1192_118

]]></Node>
<StgValue><ssdm name="mul_ln1192_58"/></StgValue>
</operation>

<operation id="2355" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:20  %shl_ln728_56 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_3_1_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_56"/></StgValue>
</operation>

<operation id="2356" st_id="59" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:21  %add_ln1192_58 = add i11 %mul_ln1192_58, %shl_ln728_56

]]></Node>
<StgValue><ssdm name="add_ln1192_58"/></StgValue>
</operation>

<operation id="2357" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:22  %trunc_ln708_30 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_58, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_30"/></StgValue>
</operation>

<operation id="2358" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv:23  br i1 %icmp_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv, label %.preheader.preheader.3.2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="2359" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:8  %temp_3_V_load_15 = load i8* %temp_3_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_15"/></StgValue>
</operation>

<operation id="2360" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:9  %temp_4_V_load = load i8* %temp_4_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load"/></StgValue>
</operation>

<operation id="2361" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:10  %select_ln1116_27 = select i1 %icmp_ln1116_27, i8 %temp_3_V_load_15, i8 %temp_4_V_load

]]></Node>
<StgValue><ssdm name="select_ln1116_27"/></StgValue>
</operation>

<operation id="2362" st_id="59" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:2  %urem_ln1116_34 = urem i10 %add_ln84_63, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_34"/></StgValue>
</operation>

<operation id="2363" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:3  %zext_ln1116_61 = zext i10 %urem_ln1116_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_61"/></StgValue>
</operation>

<operation id="2364" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:4  %temp_3_V_addr_18 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_61

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_18"/></StgValue>
</operation>

<operation id="2365" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:5  %temp_4_V_addr_9 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_61

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_9"/></StgValue>
</operation>

<operation id="2366" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:8  %temp_3_V_load_16 = load i8* %temp_3_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_16"/></StgValue>
</operation>

<operation id="2367" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:9  %temp_4_V_load_7 = load i8* %temp_4_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_7"/></StgValue>
</operation>

<operation id="2368" st_id="59" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:2  %urem_ln1116_35 = urem i10 %add_ln84_65, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_35"/></StgValue>
</operation>

<operation id="2369" st_id="59" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:2  %urem_ln1116_36 = urem i10 %add_ln84_67, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_36"/></StgValue>
</operation>

<operation id="2370" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:16  %bias_V_addr_40_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_40)

]]></Node>
<StgValue><ssdm name="bias_V_addr_40_read"/></StgValue>
</operation>

<operation id="2371" st_id="59" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:3  %urem_ln1116_37 = urem i10 %add_ln84_69, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_37"/></StgValue>
</operation>

<operation id="2372" st_id="59" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:16  %bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_42_req"/></StgValue>
</operation>

<operation id="2373" st_id="59" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:2  %urem_ln1116_38 = urem i10 %add_ln84_70, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_38"/></StgValue>
</operation>

<operation id="2374" st_id="59" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:15  %bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_43_req"/></StgValue>
</operation>

<operation id="2375" st_id="59" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:2  %urem_ln1116_39 = urem i10 %add_ln84_72, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_39"/></StgValue>
</operation>

<operation id="2376" st_id="59" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:15  %bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_44_req"/></StgValue>
</operation>

<operation id="2377" st_id="59" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:2  %urem_ln1116_40 = urem i10 %add_ln84_74, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_40"/></StgValue>
</operation>

<operation id="2378" st_id="59" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:15  %bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_45_req"/></StgValue>
</operation>

<operation id="2379" st_id="59" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:2  %urem_ln1116_41 = urem i10 %add_ln84_76, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_41"/></StgValue>
</operation>

<operation id="2380" st_id="59" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:15  %bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_46_req"/></StgValue>
</operation>

<operation id="2381" st_id="59" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:1  %urem_ln1116_42 = urem i11 %add_ln84_78, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_42"/></StgValue>
</operation>

<operation id="2382" st_id="59" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:15  %bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_47_req"/></StgValue>
</operation>

<operation id="2383" st_id="59" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:1  %urem_ln1116_43 = urem i11 %add_ln84_80, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_43"/></StgValue>
</operation>

<operation id="2384" st_id="59" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:15  %bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_48_req"/></StgValue>
</operation>

<operation id="2385" st_id="59" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:1  %urem_ln1116_44 = urem i11 %add_ln84_82, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_44"/></StgValue>
</operation>

<operation id="2386" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:12  %add_ln1117_74 = add i33 %sext_ln203, %zext_ln91_52

]]></Node>
<StgValue><ssdm name="add_ln1117_74"/></StgValue>
</operation>

<operation id="2387" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:13  %sext_ln1117_75 = sext i33 %add_ln1117_74 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_75"/></StgValue>
</operation>

<operation id="2388" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:14  %bias_V_addr_48 = getelementptr i8* %input_V, i64 %sext_ln1117_75

]]></Node>
<StgValue><ssdm name="bias_V_addr_48"/></StgValue>
</operation>

<operation id="2389" st_id="59" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:1  %urem_ln1116_45 = urem i11 %add_ln84_84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_45"/></StgValue>
</operation>

<operation id="2390" st_id="59" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:2  %urem_ln1116_46 = urem i11 %add_ln84_86, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_46"/></StgValue>
</operation>

<operation id="2391" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:0  %add_ln84_87 = add i11 %zext_ln81_2, %select_ln67_18

]]></Node>
<StgValue><ssdm name="add_ln84_87"/></StgValue>
</operation>

<operation id="2392" st_id="59" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:1  %urem_ln1116_47 = urem i11 %add_ln84_87, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_47"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="2393" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:113  %add_ln91_43 = add i11 48, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_43"/></StgValue>
</operation>

<operation id="2394" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:114  %zext_ln91_53 = zext i11 %add_ln91_43 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_53"/></StgValue>
</operation>

<operation id="2395" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:11  %sext_ln1192_119 = sext i8 %select_ln1116_23 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_119"/></StgValue>
</operation>

<operation id="2396" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:17  %sext_ln1192_120 = sext i8 %bias_V_addr_33_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_120"/></StgValue>
</operation>

<operation id="2397" st_id="60" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:18  %mul_ln1192_59 = mul i11 %sext_ln1192_119, %sext_ln1192_120

]]></Node>
<StgValue><ssdm name="mul_ln1192_59"/></StgValue>
</operation>

<operation id="2398" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:19  %shl_ln728_57 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln708_30, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_57"/></StgValue>
</operation>

<operation id="2399" st_id="60" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:20  %add_ln1192_59 = add i11 %mul_ln1192_59, %shl_ln728_57

]]></Node>
<StgValue><ssdm name="add_ln1192_59"/></StgValue>
</operation>

<operation id="2400" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:21  %trunc_ln708_31 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_59, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_31"/></StgValue>
</operation>

<operation id="2401" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv:22  br label %.preheader.preheader.3.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="2402" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:8  %temp_3_V_load_16 = load i8* %temp_3_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_16"/></StgValue>
</operation>

<operation id="2403" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:9  %temp_4_V_load_7 = load i8* %temp_4_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_7"/></StgValue>
</operation>

<operation id="2404" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:10  %select_ln1116_28 = select i1 %icmp_ln1116_28, i8 %temp_3_V_load_16, i8 %temp_4_V_load_7

]]></Node>
<StgValue><ssdm name="select_ln1116_28"/></StgValue>
</operation>

<operation id="2405" st_id="60" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:2  %urem_ln1116_35 = urem i10 %add_ln84_65, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_35"/></StgValue>
</operation>

<operation id="2406" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:3  %zext_ln1116_62 = zext i10 %urem_ln1116_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_62"/></StgValue>
</operation>

<operation id="2407" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:4  %temp_3_V_addr_19 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_62

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_19"/></StgValue>
</operation>

<operation id="2408" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:5  %temp_4_V_addr_10 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_62

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_10"/></StgValue>
</operation>

<operation id="2409" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:8  %temp_3_V_load_17 = load i8* %temp_3_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_17"/></StgValue>
</operation>

<operation id="2410" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:9  %temp_4_V_load_8 = load i8* %temp_4_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_8"/></StgValue>
</operation>

<operation id="2411" st_id="60" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:2  %urem_ln1116_36 = urem i10 %add_ln84_67, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_36"/></StgValue>
</operation>

<operation id="2412" st_id="60" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:3  %urem_ln1116_37 = urem i10 %add_ln84_69, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_37"/></StgValue>
</operation>

<operation id="2413" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:17  %bias_V_addr_41_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_41)

]]></Node>
<StgValue><ssdm name="bias_V_addr_41_read"/></StgValue>
</operation>

<operation id="2414" st_id="60" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:2  %urem_ln1116_38 = urem i10 %add_ln84_70, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_38"/></StgValue>
</operation>

<operation id="2415" st_id="60" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:15  %bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_43_req"/></StgValue>
</operation>

<operation id="2416" st_id="60" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:2  %urem_ln1116_39 = urem i10 %add_ln84_72, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_39"/></StgValue>
</operation>

<operation id="2417" st_id="60" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:15  %bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_44_req"/></StgValue>
</operation>

<operation id="2418" st_id="60" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:2  %urem_ln1116_40 = urem i10 %add_ln84_74, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_40"/></StgValue>
</operation>

<operation id="2419" st_id="60" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:15  %bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_45_req"/></StgValue>
</operation>

<operation id="2420" st_id="60" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:2  %urem_ln1116_41 = urem i10 %add_ln84_76, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_41"/></StgValue>
</operation>

<operation id="2421" st_id="60" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:15  %bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_46_req"/></StgValue>
</operation>

<operation id="2422" st_id="60" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:1  %urem_ln1116_42 = urem i11 %add_ln84_78, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_42"/></StgValue>
</operation>

<operation id="2423" st_id="60" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:15  %bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_47_req"/></StgValue>
</operation>

<operation id="2424" st_id="60" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:1  %urem_ln1116_43 = urem i11 %add_ln84_80, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_43"/></StgValue>
</operation>

<operation id="2425" st_id="60" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:15  %bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_48_req"/></StgValue>
</operation>

<operation id="2426" st_id="60" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:1  %urem_ln1116_44 = urem i11 %add_ln84_82, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_44"/></StgValue>
</operation>

<operation id="2427" st_id="60" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:15  %bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_49_req"/></StgValue>
</operation>

<operation id="2428" st_id="60" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:1  %urem_ln1116_45 = urem i11 %add_ln84_84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_45"/></StgValue>
</operation>

<operation id="2429" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:12  %add_ln1117_75 = add i33 %sext_ln203, %zext_ln91_53

]]></Node>
<StgValue><ssdm name="add_ln1117_75"/></StgValue>
</operation>

<operation id="2430" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:13  %sext_ln1117_76 = sext i33 %add_ln1117_75 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_76"/></StgValue>
</operation>

<operation id="2431" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:14  %bias_V_addr_49 = getelementptr i8* %input_V, i64 %sext_ln1117_76

]]></Node>
<StgValue><ssdm name="bias_V_addr_49"/></StgValue>
</operation>

<operation id="2432" st_id="60" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:2  %urem_ln1116_46 = urem i11 %add_ln84_86, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_46"/></StgValue>
</operation>

<operation id="2433" st_id="60" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:1  %urem_ln1116_47 = urem i11 %add_ln84_87, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_47"/></StgValue>
</operation>

<operation id="2434" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:0  %add_ln84_89 = add i11 %sext_ln81, %select_ln67_19

]]></Node>
<StgValue><ssdm name="add_ln84_89"/></StgValue>
</operation>

<operation id="2435" st_id="60" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:1  %urem_ln1116_48 = urem i11 %add_ln84_89, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_48"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="2436" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:115  %add_ln91_44 = add i11 49, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_44"/></StgValue>
</operation>

<operation id="2437" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:116  %zext_ln91_54 = zext i11 %add_ln91_44 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_54"/></StgValue>
</operation>

<operation id="2438" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.3.2:0  %sum_4_3_1_2 = phi i8 [ %trunc_ln708_31, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv ], [ %trunc_ln708_30, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv ]

]]></Node>
<StgValue><ssdm name="sum_4_3_1_2"/></StgValue>
</operation>

<operation id="2439" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.3.2:1  br i1 %and_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv, label %.preheader.3.2.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="2440" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:11  %sext_ln1192_121 = sext i8 %select_ln1116_24 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_121"/></StgValue>
</operation>

<operation id="2441" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:17  %sext_ln1192_122 = sext i8 %bias_V_addr_34_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_122"/></StgValue>
</operation>

<operation id="2442" st_id="61" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:18  %mul_ln1192_60 = mul i11 %sext_ln1192_121, %sext_ln1192_122

]]></Node>
<StgValue><ssdm name="mul_ln1192_60"/></StgValue>
</operation>

<operation id="2443" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:19  %shl_ln728_58 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_3_1_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_58"/></StgValue>
</operation>

<operation id="2444" st_id="61" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:20  %add_ln1192_60 = add i11 %mul_ln1192_60, %shl_ln728_58

]]></Node>
<StgValue><ssdm name="add_ln1192_60"/></StgValue>
</operation>

<operation id="2445" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:21  %trunc_ln708_32 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_60, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_32"/></StgValue>
</operation>

<operation id="2446" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv:22  br label %.preheader.3.2.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="2447" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:8  %temp_3_V_load_17 = load i8* %temp_3_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_17"/></StgValue>
</operation>

<operation id="2448" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:9  %temp_4_V_load_8 = load i8* %temp_4_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_8"/></StgValue>
</operation>

<operation id="2449" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:10  %select_ln1116_29 = select i1 %icmp_ln1116_29, i8 %temp_3_V_load_17, i8 %temp_4_V_load_8

]]></Node>
<StgValue><ssdm name="select_ln1116_29"/></StgValue>
</operation>

<operation id="2450" st_id="61" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:2  %urem_ln1116_36 = urem i10 %add_ln84_67, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_36"/></StgValue>
</operation>

<operation id="2451" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:3  %zext_ln1116_63 = zext i10 %urem_ln1116_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_63"/></StgValue>
</operation>

<operation id="2452" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:4  %temp_3_V_addr_20 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_63

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_20"/></StgValue>
</operation>

<operation id="2453" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:5  %temp_4_V_addr_11 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_63

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_11"/></StgValue>
</operation>

<operation id="2454" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:8  %temp_3_V_load_18 = load i8* %temp_3_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_18"/></StgValue>
</operation>

<operation id="2455" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:9  %temp_4_V_load_9 = load i8* %temp_4_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_9"/></StgValue>
</operation>

<operation id="2456" st_id="61" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:3  %urem_ln1116_37 = urem i10 %add_ln84_69, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_37"/></StgValue>
</operation>

<operation id="2457" st_id="61" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:2  %urem_ln1116_38 = urem i10 %add_ln84_70, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_38"/></StgValue>
</operation>

<operation id="2458" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:16  %bias_V_addr_42_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_42)

]]></Node>
<StgValue><ssdm name="bias_V_addr_42_read"/></StgValue>
</operation>

<operation id="2459" st_id="61" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:2  %urem_ln1116_39 = urem i10 %add_ln84_72, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_39"/></StgValue>
</operation>

<operation id="2460" st_id="61" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:15  %bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_44_req"/></StgValue>
</operation>

<operation id="2461" st_id="61" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:2  %urem_ln1116_40 = urem i10 %add_ln84_74, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_40"/></StgValue>
</operation>

<operation id="2462" st_id="61" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:15  %bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_45_req"/></StgValue>
</operation>

<operation id="2463" st_id="61" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:2  %urem_ln1116_41 = urem i10 %add_ln84_76, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_41"/></StgValue>
</operation>

<operation id="2464" st_id="61" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:15  %bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_46_req"/></StgValue>
</operation>

<operation id="2465" st_id="61" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:1  %urem_ln1116_42 = urem i11 %add_ln84_78, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_42"/></StgValue>
</operation>

<operation id="2466" st_id="61" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:15  %bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_47_req"/></StgValue>
</operation>

<operation id="2467" st_id="61" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:1  %urem_ln1116_43 = urem i11 %add_ln84_80, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_43"/></StgValue>
</operation>

<operation id="2468" st_id="61" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:15  %bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_48_req"/></StgValue>
</operation>

<operation id="2469" st_id="61" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:1  %urem_ln1116_44 = urem i11 %add_ln84_82, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_44"/></StgValue>
</operation>

<operation id="2470" st_id="61" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:15  %bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_49_req"/></StgValue>
</operation>

<operation id="2471" st_id="61" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:1  %urem_ln1116_45 = urem i11 %add_ln84_84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_45"/></StgValue>
</operation>

<operation id="2472" st_id="61" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:15  %bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_50_req"/></StgValue>
</operation>

<operation id="2473" st_id="61" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:2  %urem_ln1116_46 = urem i11 %add_ln84_86, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_46"/></StgValue>
</operation>

<operation id="2474" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:13  %add_ln1117_76 = add i33 %sext_ln203, %zext_ln91_54

]]></Node>
<StgValue><ssdm name="add_ln1117_76"/></StgValue>
</operation>

<operation id="2475" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:14  %sext_ln1117_77 = sext i33 %add_ln1117_76 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_77"/></StgValue>
</operation>

<operation id="2476" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:15  %bias_V_addr_50 = getelementptr i8* %input_V, i64 %sext_ln1117_77

]]></Node>
<StgValue><ssdm name="bias_V_addr_50"/></StgValue>
</operation>

<operation id="2477" st_id="61" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:1  %urem_ln1116_47 = urem i11 %add_ln84_87, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_47"/></StgValue>
</operation>

<operation id="2478" st_id="61" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:1  %urem_ln1116_48 = urem i11 %add_ln84_89, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_48"/></StgValue>
</operation>

<operation id="2479" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:0  %add_ln84_91 = add i11 %zext_ln69_2, %select_ln67_19

]]></Node>
<StgValue><ssdm name="add_ln84_91"/></StgValue>
</operation>

<operation id="2480" st_id="61" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:1  %urem_ln1116_49 = urem i11 %add_ln84_91, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_49"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="2481" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:117  %add_ln91_45 = add i11 50, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_45"/></StgValue>
</operation>

<operation id="2482" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:118  %zext_ln91_55 = zext i11 %add_ln91_45 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_55"/></StgValue>
</operation>

<operation id="2483" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.3.2.1:0  %sum_4_3_2_0 = phi i8 [ %trunc_ln708_32, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv ], [ %sum_4_3_1_2, %.preheader.preheader.3.2 ]

]]></Node>
<StgValue><ssdm name="sum_4_3_2_0"/></StgValue>
</operation>

<operation id="2484" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.3.2.1:1  br i1 %select_ln67_4, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv, label %.preheader.3.2.2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="2485" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:11  %sext_ln1192_123 = sext i8 %select_ln1116_25 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_123"/></StgValue>
</operation>

<operation id="2486" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:17  %sext_ln1192_124 = sext i8 %bias_V_addr_35_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_124"/></StgValue>
</operation>

<operation id="2487" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:18  %mul_ln1192_61 = mul i11 %sext_ln1192_123, %sext_ln1192_124

]]></Node>
<StgValue><ssdm name="mul_ln1192_61"/></StgValue>
</operation>

<operation id="2488" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:19  %shl_ln728_59 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_3_2_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_59"/></StgValue>
</operation>

<operation id="2489" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:20  %add_ln1192_61 = add i11 %mul_ln1192_61, %shl_ln728_59

]]></Node>
<StgValue><ssdm name="add_ln1192_61"/></StgValue>
</operation>

<operation id="2490" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:21  %trunc_ln708_33 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_61, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_33"/></StgValue>
</operation>

<operation id="2491" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv:22  br label %.preheader.3.2.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="2492" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:8  %temp_3_V_load_18 = load i8* %temp_3_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_18"/></StgValue>
</operation>

<operation id="2493" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:9  %temp_4_V_load_9 = load i8* %temp_4_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_9"/></StgValue>
</operation>

<operation id="2494" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:10  %select_ln1116_30 = select i1 %icmp_ln1116_30, i8 %temp_3_V_load_18, i8 %temp_4_V_load_9

]]></Node>
<StgValue><ssdm name="select_ln1116_30"/></StgValue>
</operation>

<operation id="2495" st_id="62" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:3  %urem_ln1116_37 = urem i10 %add_ln84_69, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_37"/></StgValue>
</operation>

<operation id="2496" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:4  %zext_ln1116_64 = zext i10 %urem_ln1116_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_64"/></StgValue>
</operation>

<operation id="2497" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:5  %temp_3_V_addr_21 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_64

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_21"/></StgValue>
</operation>

<operation id="2498" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:6  %temp_4_V_addr_12 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_64

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_12"/></StgValue>
</operation>

<operation id="2499" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:9  %temp_3_V_load_19 = load i8* %temp_3_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_19"/></StgValue>
</operation>

<operation id="2500" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:10  %temp_4_V_load_10 = load i8* %temp_4_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_10"/></StgValue>
</operation>

<operation id="2501" st_id="62" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:2  %urem_ln1116_38 = urem i10 %add_ln84_70, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_38"/></StgValue>
</operation>

<operation id="2502" st_id="62" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:2  %urem_ln1116_39 = urem i10 %add_ln84_72, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_39"/></StgValue>
</operation>

<operation id="2503" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:16  %bias_V_addr_43_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_43)

]]></Node>
<StgValue><ssdm name="bias_V_addr_43_read"/></StgValue>
</operation>

<operation id="2504" st_id="62" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:2  %urem_ln1116_40 = urem i10 %add_ln84_74, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_40"/></StgValue>
</operation>

<operation id="2505" st_id="62" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:15  %bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_45_req"/></StgValue>
</operation>

<operation id="2506" st_id="62" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:2  %urem_ln1116_41 = urem i10 %add_ln84_76, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_41"/></StgValue>
</operation>

<operation id="2507" st_id="62" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:15  %bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_46_req"/></StgValue>
</operation>

<operation id="2508" st_id="62" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:1  %urem_ln1116_42 = urem i11 %add_ln84_78, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_42"/></StgValue>
</operation>

<operation id="2509" st_id="62" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:15  %bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_47_req"/></StgValue>
</operation>

<operation id="2510" st_id="62" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:1  %urem_ln1116_43 = urem i11 %add_ln84_80, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_43"/></StgValue>
</operation>

<operation id="2511" st_id="62" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:15  %bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_48_req"/></StgValue>
</operation>

<operation id="2512" st_id="62" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:1  %urem_ln1116_44 = urem i11 %add_ln84_82, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_44"/></StgValue>
</operation>

<operation id="2513" st_id="62" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:15  %bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_49_req"/></StgValue>
</operation>

<operation id="2514" st_id="62" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:1  %urem_ln1116_45 = urem i11 %add_ln84_84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_45"/></StgValue>
</operation>

<operation id="2515" st_id="62" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:15  %bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_50_req"/></StgValue>
</operation>

<operation id="2516" st_id="62" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:2  %urem_ln1116_46 = urem i11 %add_ln84_86, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_46"/></StgValue>
</operation>

<operation id="2517" st_id="62" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:16  %bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_51_req"/></StgValue>
</operation>

<operation id="2518" st_id="62" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:1  %urem_ln1116_47 = urem i11 %add_ln84_87, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_47"/></StgValue>
</operation>

<operation id="2519" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:12  %add_ln1117_77 = add i33 %sext_ln203, %zext_ln91_55

]]></Node>
<StgValue><ssdm name="add_ln1117_77"/></StgValue>
</operation>

<operation id="2520" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:13  %sext_ln1117_78 = sext i33 %add_ln1117_77 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_78"/></StgValue>
</operation>

<operation id="2521" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:14  %bias_V_addr_51 = getelementptr i8* %input_V, i64 %sext_ln1117_78

]]></Node>
<StgValue><ssdm name="bias_V_addr_51"/></StgValue>
</operation>

<operation id="2522" st_id="62" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:1  %urem_ln1116_48 = urem i11 %add_ln84_89, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_48"/></StgValue>
</operation>

<operation id="2523" st_id="62" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:1  %urem_ln1116_49 = urem i11 %add_ln84_91, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_49"/></StgValue>
</operation>

<operation id="2524" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:0  %add_ln84_93 = add i11 %zext_ln81_2, %select_ln67_19

]]></Node>
<StgValue><ssdm name="add_ln84_93"/></StgValue>
</operation>

<operation id="2525" st_id="62" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:1  %urem_ln1116_50 = urem i11 %add_ln84_93, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_50"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="2526" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:119  %add_ln91_46 = add i11 51, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_46"/></StgValue>
</operation>

<operation id="2527" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:120  %zext_ln91_56 = zext i11 %add_ln91_46 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_56"/></StgValue>
</operation>

<operation id="2528" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.3.2.2:0  %sum_4_3_2_1 = phi i8 [ %trunc_ln708_33, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv ], [ %sum_4_3_2_0, %.preheader.3.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_3_2_1"/></StgValue>
</operation>

<operation id="2529" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.3.2.2:1  br i1 %and_ln83_3, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv, label %.preheader148.preheader.4

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="2530" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:11  %sext_ln1192_125 = sext i8 %select_ln1116_26 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_125"/></StgValue>
</operation>

<operation id="2531" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:17  %sext_ln1192_126 = sext i8 %bias_V_addr_36_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_126"/></StgValue>
</operation>

<operation id="2532" st_id="63" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:18  %mul_ln1192_62 = mul i11 %sext_ln1192_125, %sext_ln1192_126

]]></Node>
<StgValue><ssdm name="mul_ln1192_62"/></StgValue>
</operation>

<operation id="2533" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:19  %shl_ln728_60 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_3_2_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_60"/></StgValue>
</operation>

<operation id="2534" st_id="63" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:20  %add_ln1192_62 = add i11 %mul_ln1192_62, %shl_ln728_60

]]></Node>
<StgValue><ssdm name="add_ln1192_62"/></StgValue>
</operation>

<operation id="2535" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:21  %trunc_ln708_34 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_62, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_34"/></StgValue>
</operation>

<operation id="2536" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv:22  br label %.preheader148.preheader.4

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="2537" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:9  %temp_3_V_load_19 = load i8* %temp_3_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_19"/></StgValue>
</operation>

<operation id="2538" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:10  %temp_4_V_load_10 = load i8* %temp_4_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_10"/></StgValue>
</operation>

<operation id="2539" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:11  %select_ln1116_31 = select i1 %icmp_ln1116_31, i8 %temp_3_V_load_19, i8 %temp_4_V_load_10

]]></Node>
<StgValue><ssdm name="select_ln1116_31"/></StgValue>
</operation>

<operation id="2540" st_id="63" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:2  %urem_ln1116_38 = urem i10 %add_ln84_70, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_38"/></StgValue>
</operation>

<operation id="2541" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:3  %zext_ln1116_65 = zext i10 %urem_ln1116_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_65"/></StgValue>
</operation>

<operation id="2542" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:4  %temp_3_V_addr_22 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_65

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_22"/></StgValue>
</operation>

<operation id="2543" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:5  %temp_4_V_addr_13 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_65

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_13"/></StgValue>
</operation>

<operation id="2544" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:8  %temp_3_V_load_20 = load i8* %temp_3_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_20"/></StgValue>
</operation>

<operation id="2545" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:9  %temp_4_V_load_11 = load i8* %temp_4_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_11"/></StgValue>
</operation>

<operation id="2546" st_id="63" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:2  %urem_ln1116_39 = urem i10 %add_ln84_72, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_39"/></StgValue>
</operation>

<operation id="2547" st_id="63" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:2  %urem_ln1116_40 = urem i10 %add_ln84_74, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_40"/></StgValue>
</operation>

<operation id="2548" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:16  %bias_V_addr_44_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_44)

]]></Node>
<StgValue><ssdm name="bias_V_addr_44_read"/></StgValue>
</operation>

<operation id="2549" st_id="63" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:2  %urem_ln1116_41 = urem i10 %add_ln84_76, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_41"/></StgValue>
</operation>

<operation id="2550" st_id="63" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:15  %bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_46_req"/></StgValue>
</operation>

<operation id="2551" st_id="63" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:1  %urem_ln1116_42 = urem i11 %add_ln84_78, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_42"/></StgValue>
</operation>

<operation id="2552" st_id="63" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:15  %bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_47_req"/></StgValue>
</operation>

<operation id="2553" st_id="63" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:1  %urem_ln1116_43 = urem i11 %add_ln84_80, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_43"/></StgValue>
</operation>

<operation id="2554" st_id="63" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:15  %bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_48_req"/></StgValue>
</operation>

<operation id="2555" st_id="63" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:1  %urem_ln1116_44 = urem i11 %add_ln84_82, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_44"/></StgValue>
</operation>

<operation id="2556" st_id="63" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:15  %bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_49_req"/></StgValue>
</operation>

<operation id="2557" st_id="63" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:1  %urem_ln1116_45 = urem i11 %add_ln84_84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_45"/></StgValue>
</operation>

<operation id="2558" st_id="63" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:15  %bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_50_req"/></StgValue>
</operation>

<operation id="2559" st_id="63" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:2  %urem_ln1116_46 = urem i11 %add_ln84_86, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_46"/></StgValue>
</operation>

<operation id="2560" st_id="63" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:16  %bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_51_req"/></StgValue>
</operation>

<operation id="2561" st_id="63" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:1  %urem_ln1116_47 = urem i11 %add_ln84_87, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_47"/></StgValue>
</operation>

<operation id="2562" st_id="63" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:15  %bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_52_req"/></StgValue>
</operation>

<operation id="2563" st_id="63" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:1  %urem_ln1116_48 = urem i11 %add_ln84_89, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_48"/></StgValue>
</operation>

<operation id="2564" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:12  %add_ln1117_78 = add i33 %sext_ln203, %zext_ln91_56

]]></Node>
<StgValue><ssdm name="add_ln1117_78"/></StgValue>
</operation>

<operation id="2565" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:13  %sext_ln1117_79 = sext i33 %add_ln1117_78 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_79"/></StgValue>
</operation>

<operation id="2566" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:14  %bias_V_addr_52 = getelementptr i8* %input_V, i64 %sext_ln1117_79

]]></Node>
<StgValue><ssdm name="bias_V_addr_52"/></StgValue>
</operation>

<operation id="2567" st_id="63" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:1  %urem_ln1116_49 = urem i11 %add_ln84_91, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_49"/></StgValue>
</operation>

<operation id="2568" st_id="63" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:1  %urem_ln1116_50 = urem i11 %add_ln84_93, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_50"/></StgValue>
</operation>

<operation id="2569" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:0  %add_ln84_95 = add i11 %sext_ln81, %select_ln67_20

]]></Node>
<StgValue><ssdm name="add_ln84_95"/></StgValue>
</operation>

<operation id="2570" st_id="63" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:2  %urem_ln1116_51 = urem i11 %add_ln84_95, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_51"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="2571" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:121  %add_ln91_47 = add i11 52, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_47"/></StgValue>
</operation>

<operation id="2572" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:122  %zext_ln91_57 = zext i11 %add_ln91_47 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_57"/></StgValue>
</operation>

<operation id="2573" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader148.preheader.4:0  %sum_4_3_2_2 = phi i8 [ %trunc_ln708_34, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv ], [ %sum_4_3_2_1, %.preheader.3.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_4_3_2_2"/></StgValue>
</operation>

<operation id="2574" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader148.preheader.4:1  br i1 %and_ln83, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv, label %.preheader.4.0.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="2575" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:11  %sext_ln1192_127 = sext i8 %select_ln1116_27 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_127"/></StgValue>
</operation>

<operation id="2576" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:17  %sext_ln1192_128 = sext i8 %bias_V_addr_37_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_128"/></StgValue>
</operation>

<operation id="2577" st_id="64" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:18  %mul_ln1192_63 = mul i11 %sext_ln1192_127, %sext_ln1192_128

]]></Node>
<StgValue><ssdm name="mul_ln1192_63"/></StgValue>
</operation>

<operation id="2578" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:19  %shl_ln728_61 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_3_2_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_61"/></StgValue>
</operation>

<operation id="2579" st_id="64" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:20  %add_ln1192_63 = add i11 %mul_ln1192_63, %shl_ln728_61

]]></Node>
<StgValue><ssdm name="add_ln1192_63"/></StgValue>
</operation>

<operation id="2580" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:21  %trunc_ln708_35 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_63, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_35"/></StgValue>
</operation>

<operation id="2581" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv:22  br label %.preheader.4.0.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="2582" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:8  %temp_3_V_load_20 = load i8* %temp_3_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_20"/></StgValue>
</operation>

<operation id="2583" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:9  %temp_4_V_load_11 = load i8* %temp_4_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_11"/></StgValue>
</operation>

<operation id="2584" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:10  %select_ln1116_32 = select i1 %icmp_ln1116_32, i8 %temp_3_V_load_20, i8 %temp_4_V_load_11

]]></Node>
<StgValue><ssdm name="select_ln1116_32"/></StgValue>
</operation>

<operation id="2585" st_id="64" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:2  %urem_ln1116_39 = urem i10 %add_ln84_72, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_39"/></StgValue>
</operation>

<operation id="2586" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:3  %zext_ln1116_66 = zext i10 %urem_ln1116_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_66"/></StgValue>
</operation>

<operation id="2587" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:4  %temp_3_V_addr_23 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_66

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_23"/></StgValue>
</operation>

<operation id="2588" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:5  %temp_4_V_addr_14 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_66

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_14"/></StgValue>
</operation>

<operation id="2589" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:8  %temp_3_V_load_21 = load i8* %temp_3_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_21"/></StgValue>
</operation>

<operation id="2590" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:9  %temp_4_V_load_12 = load i8* %temp_4_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_12"/></StgValue>
</operation>

<operation id="2591" st_id="64" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:2  %urem_ln1116_40 = urem i10 %add_ln84_74, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_40"/></StgValue>
</operation>

<operation id="2592" st_id="64" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:2  %urem_ln1116_41 = urem i10 %add_ln84_76, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_41"/></StgValue>
</operation>

<operation id="2593" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:16  %bias_V_addr_45_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_45)

]]></Node>
<StgValue><ssdm name="bias_V_addr_45_read"/></StgValue>
</operation>

<operation id="2594" st_id="64" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:1  %urem_ln1116_42 = urem i11 %add_ln84_78, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_42"/></StgValue>
</operation>

<operation id="2595" st_id="64" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:15  %bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_47_req"/></StgValue>
</operation>

<operation id="2596" st_id="64" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:1  %urem_ln1116_43 = urem i11 %add_ln84_80, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_43"/></StgValue>
</operation>

<operation id="2597" st_id="64" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:15  %bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_48_req"/></StgValue>
</operation>

<operation id="2598" st_id="64" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:1  %urem_ln1116_44 = urem i11 %add_ln84_82, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_44"/></StgValue>
</operation>

<operation id="2599" st_id="64" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:15  %bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_49_req"/></StgValue>
</operation>

<operation id="2600" st_id="64" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:1  %urem_ln1116_45 = urem i11 %add_ln84_84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_45"/></StgValue>
</operation>

<operation id="2601" st_id="64" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:15  %bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_50_req"/></StgValue>
</operation>

<operation id="2602" st_id="64" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:2  %urem_ln1116_46 = urem i11 %add_ln84_86, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_46"/></StgValue>
</operation>

<operation id="2603" st_id="64" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:16  %bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_51_req"/></StgValue>
</operation>

<operation id="2604" st_id="64" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:1  %urem_ln1116_47 = urem i11 %add_ln84_87, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_47"/></StgValue>
</operation>

<operation id="2605" st_id="64" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:15  %bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_52_req"/></StgValue>
</operation>

<operation id="2606" st_id="64" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:1  %urem_ln1116_48 = urem i11 %add_ln84_89, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_48"/></StgValue>
</operation>

<operation id="2607" st_id="64" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:15  %bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_53_req"/></StgValue>
</operation>

<operation id="2608" st_id="64" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:1  %urem_ln1116_49 = urem i11 %add_ln84_91, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_49"/></StgValue>
</operation>

<operation id="2609" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:12  %add_ln1117_79 = add i33 %sext_ln203, %zext_ln91_57

]]></Node>
<StgValue><ssdm name="add_ln1117_79"/></StgValue>
</operation>

<operation id="2610" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:13  %sext_ln1117_80 = sext i33 %add_ln1117_79 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_80"/></StgValue>
</operation>

<operation id="2611" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:14  %bias_V_addr_53 = getelementptr i8* %input_V, i64 %sext_ln1117_80

]]></Node>
<StgValue><ssdm name="bias_V_addr_53"/></StgValue>
</operation>

<operation id="2612" st_id="64" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:1  %urem_ln1116_50 = urem i11 %add_ln84_93, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_50"/></StgValue>
</operation>

<operation id="2613" st_id="64" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:2  %urem_ln1116_51 = urem i11 %add_ln84_95, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_51"/></StgValue>
</operation>

<operation id="2614" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:0  %add_ln84_97 = add i11 %zext_ln69_2, %select_ln67_20

]]></Node>
<StgValue><ssdm name="add_ln84_97"/></StgValue>
</operation>

<operation id="2615" st_id="64" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:2  %urem_ln1116_52 = urem i11 %add_ln84_97, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_52"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="2616" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:123  %add_ln91_48 = add i11 53, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_48"/></StgValue>
</operation>

<operation id="2617" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:124  %zext_ln91_58 = zext i11 %add_ln91_48 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_58"/></StgValue>
</operation>

<operation id="2618" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.4.0.1:0  %sum_4_4_0_0 = phi i8 [ %trunc_ln708_35, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv ], [ %sum_4_3_2_2, %.preheader148.preheader.4 ]

]]></Node>
<StgValue><ssdm name="sum_4_4_0_0"/></StgValue>
</operation>

<operation id="2619" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.4.0.1:1  br i1 %select_ln67_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv, label %.preheader.4.0.2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="2620" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:11  %sext_ln1192_129 = sext i8 %select_ln1116_28 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_129"/></StgValue>
</operation>

<operation id="2621" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:17  %sext_ln1192_130 = sext i8 %bias_V_addr_38_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_130"/></StgValue>
</operation>

<operation id="2622" st_id="65" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:18  %mul_ln1192_64 = mul i11 %sext_ln1192_129, %sext_ln1192_130

]]></Node>
<StgValue><ssdm name="mul_ln1192_64"/></StgValue>
</operation>

<operation id="2623" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:19  %shl_ln728_62 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_4_0_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_62"/></StgValue>
</operation>

<operation id="2624" st_id="65" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:20  %add_ln1192_64 = add i11 %mul_ln1192_64, %shl_ln728_62

]]></Node>
<StgValue><ssdm name="add_ln1192_64"/></StgValue>
</operation>

<operation id="2625" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:21  %trunc_ln708_36 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_64, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_36"/></StgValue>
</operation>

<operation id="2626" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv:22  br label %.preheader.4.0.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="2627" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:8  %temp_3_V_load_21 = load i8* %temp_3_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_21"/></StgValue>
</operation>

<operation id="2628" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:9  %temp_4_V_load_12 = load i8* %temp_4_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_12"/></StgValue>
</operation>

<operation id="2629" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:10  %select_ln1116_33 = select i1 %icmp_ln1116_33, i8 %temp_3_V_load_21, i8 %temp_4_V_load_12

]]></Node>
<StgValue><ssdm name="select_ln1116_33"/></StgValue>
</operation>

<operation id="2630" st_id="65" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:2  %urem_ln1116_40 = urem i10 %add_ln84_74, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_40"/></StgValue>
</operation>

<operation id="2631" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:3  %zext_ln1116_67 = zext i10 %urem_ln1116_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_67"/></StgValue>
</operation>

<operation id="2632" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:4  %temp_3_V_addr_24 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_67

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_24"/></StgValue>
</operation>

<operation id="2633" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:5  %temp_4_V_addr_15 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_67

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_15"/></StgValue>
</operation>

<operation id="2634" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:8  %temp_3_V_load_22 = load i8* %temp_3_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_22"/></StgValue>
</operation>

<operation id="2635" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:9  %temp_4_V_load_13 = load i8* %temp_4_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_13"/></StgValue>
</operation>

<operation id="2636" st_id="65" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:2  %urem_ln1116_41 = urem i10 %add_ln84_76, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_41"/></StgValue>
</operation>

<operation id="2637" st_id="65" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:1  %urem_ln1116_42 = urem i11 %add_ln84_78, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_42"/></StgValue>
</operation>

<operation id="2638" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:16  %bias_V_addr_46_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_46)

]]></Node>
<StgValue><ssdm name="bias_V_addr_46_read"/></StgValue>
</operation>

<operation id="2639" st_id="65" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:1  %urem_ln1116_43 = urem i11 %add_ln84_80, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_43"/></StgValue>
</operation>

<operation id="2640" st_id="65" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:15  %bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_48_req"/></StgValue>
</operation>

<operation id="2641" st_id="65" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:1  %urem_ln1116_44 = urem i11 %add_ln84_82, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_44"/></StgValue>
</operation>

<operation id="2642" st_id="65" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:15  %bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_49_req"/></StgValue>
</operation>

<operation id="2643" st_id="65" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:1  %urem_ln1116_45 = urem i11 %add_ln84_84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_45"/></StgValue>
</operation>

<operation id="2644" st_id="65" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:15  %bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_50_req"/></StgValue>
</operation>

<operation id="2645" st_id="65" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:2  %urem_ln1116_46 = urem i11 %add_ln84_86, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_46"/></StgValue>
</operation>

<operation id="2646" st_id="65" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:16  %bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_51_req"/></StgValue>
</operation>

<operation id="2647" st_id="65" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:1  %urem_ln1116_47 = urem i11 %add_ln84_87, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_47"/></StgValue>
</operation>

<operation id="2648" st_id="65" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:15  %bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_52_req"/></StgValue>
</operation>

<operation id="2649" st_id="65" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:1  %urem_ln1116_48 = urem i11 %add_ln84_89, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_48"/></StgValue>
</operation>

<operation id="2650" st_id="65" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:15  %bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_53_req"/></StgValue>
</operation>

<operation id="2651" st_id="65" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:1  %urem_ln1116_49 = urem i11 %add_ln84_91, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_49"/></StgValue>
</operation>

<operation id="2652" st_id="65" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:15  %bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_54_req"/></StgValue>
</operation>

<operation id="2653" st_id="65" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:1  %urem_ln1116_50 = urem i11 %add_ln84_93, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_50"/></StgValue>
</operation>

<operation id="2654" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:12  %add_ln1117_80 = add i33 %sext_ln203, %zext_ln91_58

]]></Node>
<StgValue><ssdm name="add_ln1117_80"/></StgValue>
</operation>

<operation id="2655" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:13  %sext_ln1117_81 = sext i33 %add_ln1117_80 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_81"/></StgValue>
</operation>

<operation id="2656" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:14  %bias_V_addr_54 = getelementptr i8* %input_V, i64 %sext_ln1117_81

]]></Node>
<StgValue><ssdm name="bias_V_addr_54"/></StgValue>
</operation>

<operation id="2657" st_id="65" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:2  %urem_ln1116_51 = urem i11 %add_ln84_95, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_51"/></StgValue>
</operation>

<operation id="2658" st_id="65" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:2  %urem_ln1116_52 = urem i11 %add_ln84_97, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_52"/></StgValue>
</operation>

<operation id="2659" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:0  %add_ln84_99 = add i11 %zext_ln81_2, %select_ln67_20

]]></Node>
<StgValue><ssdm name="add_ln84_99"/></StgValue>
</operation>

<operation id="2660" st_id="65" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:2  %urem_ln1116_53 = urem i11 %add_ln84_99, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_53"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="2661" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:125  %add_ln91_49 = add i11 54, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_49"/></StgValue>
</operation>

<operation id="2662" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:126  %zext_ln91_59 = zext i11 %add_ln91_49 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_59"/></StgValue>
</operation>

<operation id="2663" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.4.0.2:0  %sum_4_4_0_1 = phi i8 [ %trunc_ln708_36, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv ], [ %sum_4_4_0_0, %.preheader.4.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_4_0_1"/></StgValue>
</operation>

<operation id="2664" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.4.0.2:1  br i1 %and_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv, label %.preheader.preheader.4.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="2665" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:11  %sext_ln1192_131 = sext i8 %select_ln1116_29 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_131"/></StgValue>
</operation>

<operation id="2666" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:17  %sext_ln1192_132 = sext i8 %bias_V_addr_39_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_132"/></StgValue>
</operation>

<operation id="2667" st_id="66" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:18  %mul_ln1192_65 = mul i11 %sext_ln1192_131, %sext_ln1192_132

]]></Node>
<StgValue><ssdm name="mul_ln1192_65"/></StgValue>
</operation>

<operation id="2668" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:19  %shl_ln728_63 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_4_0_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_63"/></StgValue>
</operation>

<operation id="2669" st_id="66" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:20  %add_ln1192_65 = add i11 %mul_ln1192_65, %shl_ln728_63

]]></Node>
<StgValue><ssdm name="add_ln1192_65"/></StgValue>
</operation>

<operation id="2670" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:21  %trunc_ln708_37 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_65, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_37"/></StgValue>
</operation>

<operation id="2671" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv:22  br label %.preheader.preheader.4.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="2672" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:8  %temp_3_V_load_22 = load i8* %temp_3_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_22"/></StgValue>
</operation>

<operation id="2673" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:9  %temp_4_V_load_13 = load i8* %temp_4_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_13"/></StgValue>
</operation>

<operation id="2674" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:10  %select_ln1116_34 = select i1 %icmp_ln1116_34, i8 %temp_3_V_load_22, i8 %temp_4_V_load_13

]]></Node>
<StgValue><ssdm name="select_ln1116_34"/></StgValue>
</operation>

<operation id="2675" st_id="66" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:2  %urem_ln1116_41 = urem i10 %add_ln84_76, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_41"/></StgValue>
</operation>

<operation id="2676" st_id="66" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:1  %urem_ln1116_42 = urem i11 %add_ln84_78, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_42"/></StgValue>
</operation>

<operation id="2677" st_id="66" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:1  %urem_ln1116_43 = urem i11 %add_ln84_80, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_43"/></StgValue>
</operation>

<operation id="2678" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:16  %bias_V_addr_47_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_47)

]]></Node>
<StgValue><ssdm name="bias_V_addr_47_read"/></StgValue>
</operation>

<operation id="2679" st_id="66" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:1  %urem_ln1116_44 = urem i11 %add_ln84_82, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_44"/></StgValue>
</operation>

<operation id="2680" st_id="66" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:15  %bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_49_req"/></StgValue>
</operation>

<operation id="2681" st_id="66" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:1  %urem_ln1116_45 = urem i11 %add_ln84_84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_45"/></StgValue>
</operation>

<operation id="2682" st_id="66" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:15  %bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_50_req"/></StgValue>
</operation>

<operation id="2683" st_id="66" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:2  %urem_ln1116_46 = urem i11 %add_ln84_86, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_46"/></StgValue>
</operation>

<operation id="2684" st_id="66" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:16  %bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_51_req"/></StgValue>
</operation>

<operation id="2685" st_id="66" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:1  %urem_ln1116_47 = urem i11 %add_ln84_87, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_47"/></StgValue>
</operation>

<operation id="2686" st_id="66" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:15  %bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_52_req"/></StgValue>
</operation>

<operation id="2687" st_id="66" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:1  %urem_ln1116_48 = urem i11 %add_ln84_89, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_48"/></StgValue>
</operation>

<operation id="2688" st_id="66" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:15  %bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_53_req"/></StgValue>
</operation>

<operation id="2689" st_id="66" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:1  %urem_ln1116_49 = urem i11 %add_ln84_91, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_49"/></StgValue>
</operation>

<operation id="2690" st_id="66" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:15  %bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_54_req"/></StgValue>
</operation>

<operation id="2691" st_id="66" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:1  %urem_ln1116_50 = urem i11 %add_ln84_93, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_50"/></StgValue>
</operation>

<operation id="2692" st_id="66" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:15  %bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_55_req"/></StgValue>
</operation>

<operation id="2693" st_id="66" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:2  %urem_ln1116_51 = urem i11 %add_ln84_95, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_51"/></StgValue>
</operation>

<operation id="2694" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:12  %add_ln1117_81 = add i33 %sext_ln203, %zext_ln91_59

]]></Node>
<StgValue><ssdm name="add_ln1117_81"/></StgValue>
</operation>

<operation id="2695" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:13  %sext_ln1117_82 = sext i33 %add_ln1117_81 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_82"/></StgValue>
</operation>

<operation id="2696" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:14  %bias_V_addr_55 = getelementptr i8* %input_V, i64 %sext_ln1117_82

]]></Node>
<StgValue><ssdm name="bias_V_addr_55"/></StgValue>
</operation>

<operation id="2697" st_id="66" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:2  %urem_ln1116_52 = urem i11 %add_ln84_97, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_52"/></StgValue>
</operation>

<operation id="2698" st_id="66" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:2  %urem_ln1116_53 = urem i11 %add_ln84_99, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_53"/></StgValue>
</operation>

<operation id="2699" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:0  %add_ln84_101 = add i11 %sext_ln81, %select_ln67_21

]]></Node>
<StgValue><ssdm name="add_ln84_101"/></StgValue>
</operation>

<operation id="2700" st_id="66" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:2  %urem_ln1116_54 = urem i11 %add_ln84_101, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_54"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="2701" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:127  %add_ln91_50 = add i11 55, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_50"/></StgValue>
</operation>

<operation id="2702" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:128  %zext_ln91_60 = zext i11 %add_ln91_50 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_60"/></StgValue>
</operation>

<operation id="2703" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.4.1:0  %sum_4_4_0_2 = phi i8 [ %trunc_ln708_37, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv ], [ %sum_4_4_0_1, %.preheader.4.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_4_4_0_2"/></StgValue>
</operation>

<operation id="2704" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.4.1:1  br i1 %icmp_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="2705" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:11  %sext_ln1192_133 = sext i8 %select_ln1116_30 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_133"/></StgValue>
</operation>

<operation id="2706" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:17  %sext_ln1192_134 = sext i8 %bias_V_addr_40_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_134"/></StgValue>
</operation>

<operation id="2707" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:18  %mul_ln1192_66 = mul i11 %sext_ln1192_133, %sext_ln1192_134

]]></Node>
<StgValue><ssdm name="mul_ln1192_66"/></StgValue>
</operation>

<operation id="2708" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:19  %shl_ln728_64 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_4_0_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_64"/></StgValue>
</operation>

<operation id="2709" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:20  %add_ln1192_66 = add i11 %mul_ln1192_66, %shl_ln728_64

]]></Node>
<StgValue><ssdm name="add_ln1192_66"/></StgValue>
</operation>

<operation id="2710" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:21  %trunc_ln708_38 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_66, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_38"/></StgValue>
</operation>

<operation id="2711" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv:22  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="2712" st_id="67" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:2  %urem_ln1116_41 = urem i10 %add_ln84_76, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_41"/></StgValue>
</operation>

<operation id="2713" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:3  %zext_ln1116_68 = zext i10 %urem_ln1116_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_68"/></StgValue>
</operation>

<operation id="2714" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:4  %temp_3_V_addr_25 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_68

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_25"/></StgValue>
</operation>

<operation id="2715" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:5  %temp_4_V_addr_16 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_68

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_16"/></StgValue>
</operation>

<operation id="2716" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:8  %temp_3_V_load_23 = load i8* %temp_3_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_23"/></StgValue>
</operation>

<operation id="2717" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:9  %temp_4_V_load_14 = load i8* %temp_4_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_14"/></StgValue>
</operation>

<operation id="2718" st_id="67" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:1  %urem_ln1116_42 = urem i11 %add_ln84_78, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_42"/></StgValue>
</operation>

<operation id="2719" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:2  %zext_ln1116_69 = zext i11 %urem_ln1116_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_69"/></StgValue>
</operation>

<operation id="2720" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:3  %temp_4_V_addr_17 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_69

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_17"/></StgValue>
</operation>

<operation id="2721" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:4  %temp_5_V_addr_8 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_69

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_8"/></StgValue>
</operation>

<operation id="2722" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:8  %temp_4_V_load_15 = load i8* %temp_4_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_15"/></StgValue>
</operation>

<operation id="2723" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:9  %temp_5_V_load = load i8* %temp_5_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load"/></StgValue>
</operation>

<operation id="2724" st_id="67" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:1  %urem_ln1116_43 = urem i11 %add_ln84_80, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_43"/></StgValue>
</operation>

<operation id="2725" st_id="67" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:1  %urem_ln1116_44 = urem i11 %add_ln84_82, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_44"/></StgValue>
</operation>

<operation id="2726" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:16  %bias_V_addr_48_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_48)

]]></Node>
<StgValue><ssdm name="bias_V_addr_48_read"/></StgValue>
</operation>

<operation id="2727" st_id="67" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:1  %urem_ln1116_45 = urem i11 %add_ln84_84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_45"/></StgValue>
</operation>

<operation id="2728" st_id="67" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:15  %bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_50_req"/></StgValue>
</operation>

<operation id="2729" st_id="67" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:2  %urem_ln1116_46 = urem i11 %add_ln84_86, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_46"/></StgValue>
</operation>

<operation id="2730" st_id="67" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:16  %bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_51_req"/></StgValue>
</operation>

<operation id="2731" st_id="67" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:1  %urem_ln1116_47 = urem i11 %add_ln84_87, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_47"/></StgValue>
</operation>

<operation id="2732" st_id="67" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:15  %bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_52_req"/></StgValue>
</operation>

<operation id="2733" st_id="67" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:1  %urem_ln1116_48 = urem i11 %add_ln84_89, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_48"/></StgValue>
</operation>

<operation id="2734" st_id="67" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:15  %bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_53_req"/></StgValue>
</operation>

<operation id="2735" st_id="67" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:1  %urem_ln1116_49 = urem i11 %add_ln84_91, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_49"/></StgValue>
</operation>

<operation id="2736" st_id="67" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:15  %bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_54_req"/></StgValue>
</operation>

<operation id="2737" st_id="67" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:1  %urem_ln1116_50 = urem i11 %add_ln84_93, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_50"/></StgValue>
</operation>

<operation id="2738" st_id="67" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:15  %bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_55_req"/></StgValue>
</operation>

<operation id="2739" st_id="67" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:2  %urem_ln1116_51 = urem i11 %add_ln84_95, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_51"/></StgValue>
</operation>

<operation id="2740" st_id="67" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:15  %bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_56_req"/></StgValue>
</operation>

<operation id="2741" st_id="67" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:2  %urem_ln1116_52 = urem i11 %add_ln84_97, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_52"/></StgValue>
</operation>

<operation id="2742" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:12  %add_ln1117_82 = add i33 %sext_ln203, %zext_ln91_60

]]></Node>
<StgValue><ssdm name="add_ln1117_82"/></StgValue>
</operation>

<operation id="2743" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:13  %sext_ln1117_83 = sext i33 %add_ln1117_82 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_83"/></StgValue>
</operation>

<operation id="2744" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:14  %bias_V_addr_56 = getelementptr i8* %input_V, i64 %sext_ln1117_83

]]></Node>
<StgValue><ssdm name="bias_V_addr_56"/></StgValue>
</operation>

<operation id="2745" st_id="67" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:2  %urem_ln1116_53 = urem i11 %add_ln84_99, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_53"/></StgValue>
</operation>

<operation id="2746" st_id="67" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:2  %urem_ln1116_54 = urem i11 %add_ln84_101, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_54"/></StgValue>
</operation>

<operation id="2747" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:1  %add_ln84_103 = add i11 %zext_ln69_2, %select_ln67_21

]]></Node>
<StgValue><ssdm name="add_ln84_103"/></StgValue>
</operation>

<operation id="2748" st_id="67" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:3  %urem_ln1116_55 = urem i11 %add_ln84_103, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_55"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="2749" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:129  %add_ln91_51 = add i11 56, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_51"/></StgValue>
</operation>

<operation id="2750" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:130  %zext_ln91_61 = zext i11 %add_ln91_51 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_61"/></StgValue>
</operation>

<operation id="2751" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:0  %sum_4_4_1_0 = phi i8 [ %trunc_ln708_38, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv ], [ %sum_4_4_0_2, %.preheader.preheader.4.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_4_1_0"/></StgValue>
</operation>

<operation id="2752" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:12  %sext_ln1192_135 = sext i8 %select_ln1116_31 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_135"/></StgValue>
</operation>

<operation id="2753" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:18  %sext_ln1192_136 = sext i8 %bias_V_addr_41_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_136"/></StgValue>
</operation>

<operation id="2754" st_id="68" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:19  %mul_ln1192_67 = mul i11 %sext_ln1192_135, %sext_ln1192_136

]]></Node>
<StgValue><ssdm name="mul_ln1192_67"/></StgValue>
</operation>

<operation id="2755" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:20  %shl_ln728_65 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_4_1_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_65"/></StgValue>
</operation>

<operation id="2756" st_id="68" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:21  %add_ln1192_67 = add i11 %mul_ln1192_67, %shl_ln728_65

]]></Node>
<StgValue><ssdm name="add_ln1192_67"/></StgValue>
</operation>

<operation id="2757" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:22  %trunc_ln708_39 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_67, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_39"/></StgValue>
</operation>

<operation id="2758" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv:23  br i1 %icmp_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv, label %.preheader.preheader.4.2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="2759" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:8  %temp_3_V_load_23 = load i8* %temp_3_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_23"/></StgValue>
</operation>

<operation id="2760" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:9  %temp_4_V_load_14 = load i8* %temp_4_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_14"/></StgValue>
</operation>

<operation id="2761" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:10  %select_ln1116_35 = select i1 %icmp_ln1116_35, i8 %temp_3_V_load_23, i8 %temp_4_V_load_14

]]></Node>
<StgValue><ssdm name="select_ln1116_35"/></StgValue>
</operation>

<operation id="2762" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:8  %temp_4_V_load_15 = load i8* %temp_4_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_15"/></StgValue>
</operation>

<operation id="2763" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:9  %temp_5_V_load = load i8* %temp_5_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load"/></StgValue>
</operation>

<operation id="2764" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:10  %select_ln1116_36 = select i1 %icmp_ln1116_36, i8 %temp_4_V_load_15, i8 %temp_5_V_load

]]></Node>
<StgValue><ssdm name="select_ln1116_36"/></StgValue>
</operation>

<operation id="2765" st_id="68" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:1  %urem_ln1116_43 = urem i11 %add_ln84_80, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_43"/></StgValue>
</operation>

<operation id="2766" st_id="68" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:1  %urem_ln1116_44 = urem i11 %add_ln84_82, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_44"/></StgValue>
</operation>

<operation id="2767" st_id="68" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:1  %urem_ln1116_45 = urem i11 %add_ln84_84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_45"/></StgValue>
</operation>

<operation id="2768" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:16  %bias_V_addr_49_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_49)

]]></Node>
<StgValue><ssdm name="bias_V_addr_49_read"/></StgValue>
</operation>

<operation id="2769" st_id="68" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:2  %urem_ln1116_46 = urem i11 %add_ln84_86, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_46"/></StgValue>
</operation>

<operation id="2770" st_id="68" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:16  %bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_51_req"/></StgValue>
</operation>

<operation id="2771" st_id="68" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:1  %urem_ln1116_47 = urem i11 %add_ln84_87, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_47"/></StgValue>
</operation>

<operation id="2772" st_id="68" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:15  %bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_52_req"/></StgValue>
</operation>

<operation id="2773" st_id="68" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:1  %urem_ln1116_48 = urem i11 %add_ln84_89, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_48"/></StgValue>
</operation>

<operation id="2774" st_id="68" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:15  %bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_53_req"/></StgValue>
</operation>

<operation id="2775" st_id="68" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:1  %urem_ln1116_49 = urem i11 %add_ln84_91, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_49"/></StgValue>
</operation>

<operation id="2776" st_id="68" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:15  %bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_54_req"/></StgValue>
</operation>

<operation id="2777" st_id="68" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:1  %urem_ln1116_50 = urem i11 %add_ln84_93, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_50"/></StgValue>
</operation>

<operation id="2778" st_id="68" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:15  %bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_55_req"/></StgValue>
</operation>

<operation id="2779" st_id="68" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:2  %urem_ln1116_51 = urem i11 %add_ln84_95, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_51"/></StgValue>
</operation>

<operation id="2780" st_id="68" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:15  %bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_56_req"/></StgValue>
</operation>

<operation id="2781" st_id="68" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:2  %urem_ln1116_52 = urem i11 %add_ln84_97, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_52"/></StgValue>
</operation>

<operation id="2782" st_id="68" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:15  %bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_57_req"/></StgValue>
</operation>

<operation id="2783" st_id="68" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:2  %urem_ln1116_53 = urem i11 %add_ln84_99, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_53"/></StgValue>
</operation>

<operation id="2784" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:12  %add_ln1117_83 = add i33 %sext_ln203, %zext_ln91_61

]]></Node>
<StgValue><ssdm name="add_ln1117_83"/></StgValue>
</operation>

<operation id="2785" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:13  %sext_ln1117_84 = sext i33 %add_ln1117_83 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_84"/></StgValue>
</operation>

<operation id="2786" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:14  %bias_V_addr_57 = getelementptr i8* %input_V, i64 %sext_ln1117_84

]]></Node>
<StgValue><ssdm name="bias_V_addr_57"/></StgValue>
</operation>

<operation id="2787" st_id="68" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:2  %urem_ln1116_54 = urem i11 %add_ln84_101, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_54"/></StgValue>
</operation>

<operation id="2788" st_id="68" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:3  %urem_ln1116_55 = urem i11 %add_ln84_103, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_55"/></StgValue>
</operation>

<operation id="2789" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:0  %add_ln84_104 = add i11 %zext_ln81_2, %select_ln67_21

]]></Node>
<StgValue><ssdm name="add_ln84_104"/></StgValue>
</operation>

<operation id="2790" st_id="68" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:2  %urem_ln1116_56 = urem i11 %add_ln84_104, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_56"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="2791" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:131  %add_ln91_52 = add i11 57, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_52"/></StgValue>
</operation>

<operation id="2792" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:132  %zext_ln91_62 = zext i11 %add_ln91_52 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_62"/></StgValue>
</operation>

<operation id="2793" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:11  %sext_ln1192_137 = sext i8 %select_ln1116_32 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_137"/></StgValue>
</operation>

<operation id="2794" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:17  %sext_ln1192_138 = sext i8 %bias_V_addr_42_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_138"/></StgValue>
</operation>

<operation id="2795" st_id="69" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:18  %mul_ln1192_68 = mul i11 %sext_ln1192_137, %sext_ln1192_138

]]></Node>
<StgValue><ssdm name="mul_ln1192_68"/></StgValue>
</operation>

<operation id="2796" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:19  %shl_ln728_66 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln708_39, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_66"/></StgValue>
</operation>

<operation id="2797" st_id="69" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:20  %add_ln1192_68 = add i11 %mul_ln1192_68, %shl_ln728_66

]]></Node>
<StgValue><ssdm name="add_ln1192_68"/></StgValue>
</operation>

<operation id="2798" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:21  %trunc_ln708_40 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_68, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_40"/></StgValue>
</operation>

<operation id="2799" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv:22  br label %.preheader.preheader.4.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="2800" st_id="69" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:1  %urem_ln1116_43 = urem i11 %add_ln84_80, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_43"/></StgValue>
</operation>

<operation id="2801" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:2  %zext_ln1116_70 = zext i11 %urem_ln1116_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_70"/></StgValue>
</operation>

<operation id="2802" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:3  %temp_4_V_addr_18 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_70

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_18"/></StgValue>
</operation>

<operation id="2803" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:4  %temp_5_V_addr_9 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_70

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_9"/></StgValue>
</operation>

<operation id="2804" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:8  %temp_4_V_load_16 = load i8* %temp_4_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_16"/></StgValue>
</operation>

<operation id="2805" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:9  %temp_5_V_load_7 = load i8* %temp_5_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_7"/></StgValue>
</operation>

<operation id="2806" st_id="69" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:1  %urem_ln1116_44 = urem i11 %add_ln84_82, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_44"/></StgValue>
</operation>

<operation id="2807" st_id="69" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:1  %urem_ln1116_45 = urem i11 %add_ln84_84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_45"/></StgValue>
</operation>

<operation id="2808" st_id="69" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:2  %urem_ln1116_46 = urem i11 %add_ln84_86, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_46"/></StgValue>
</operation>

<operation id="2809" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:17  %bias_V_addr_50_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_50)

]]></Node>
<StgValue><ssdm name="bias_V_addr_50_read"/></StgValue>
</operation>

<operation id="2810" st_id="69" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:1  %urem_ln1116_47 = urem i11 %add_ln84_87, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_47"/></StgValue>
</operation>

<operation id="2811" st_id="69" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:15  %bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_52_req"/></StgValue>
</operation>

<operation id="2812" st_id="69" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:1  %urem_ln1116_48 = urem i11 %add_ln84_89, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_48"/></StgValue>
</operation>

<operation id="2813" st_id="69" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:15  %bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_53_req"/></StgValue>
</operation>

<operation id="2814" st_id="69" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:1  %urem_ln1116_49 = urem i11 %add_ln84_91, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_49"/></StgValue>
</operation>

<operation id="2815" st_id="69" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:15  %bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_54_req"/></StgValue>
</operation>

<operation id="2816" st_id="69" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:1  %urem_ln1116_50 = urem i11 %add_ln84_93, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_50"/></StgValue>
</operation>

<operation id="2817" st_id="69" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:15  %bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_55_req"/></StgValue>
</operation>

<operation id="2818" st_id="69" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:2  %urem_ln1116_51 = urem i11 %add_ln84_95, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_51"/></StgValue>
</operation>

<operation id="2819" st_id="69" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:15  %bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_56_req"/></StgValue>
</operation>

<operation id="2820" st_id="69" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:2  %urem_ln1116_52 = urem i11 %add_ln84_97, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_52"/></StgValue>
</operation>

<operation id="2821" st_id="69" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:15  %bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_57_req"/></StgValue>
</operation>

<operation id="2822" st_id="69" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:2  %urem_ln1116_53 = urem i11 %add_ln84_99, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_53"/></StgValue>
</operation>

<operation id="2823" st_id="69" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:15  %bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_58_req"/></StgValue>
</operation>

<operation id="2824" st_id="69" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:2  %urem_ln1116_54 = urem i11 %add_ln84_101, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_54"/></StgValue>
</operation>

<operation id="2825" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:12  %add_ln1117_84 = add i33 %sext_ln203, %zext_ln91_62

]]></Node>
<StgValue><ssdm name="add_ln1117_84"/></StgValue>
</operation>

<operation id="2826" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:13  %sext_ln1117_85 = sext i33 %add_ln1117_84 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_85"/></StgValue>
</operation>

<operation id="2827" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:14  %bias_V_addr_58 = getelementptr i8* %input_V, i64 %sext_ln1117_85

]]></Node>
<StgValue><ssdm name="bias_V_addr_58"/></StgValue>
</operation>

<operation id="2828" st_id="69" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:3  %urem_ln1116_55 = urem i11 %add_ln84_103, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_55"/></StgValue>
</operation>

<operation id="2829" st_id="69" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:2  %urem_ln1116_56 = urem i11 %add_ln84_104, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_56"/></StgValue>
</operation>

<operation id="2830" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:0  %add_ln84_106 = add i11 %sext_ln81, %select_ln67_22

]]></Node>
<StgValue><ssdm name="add_ln84_106"/></StgValue>
</operation>

<operation id="2831" st_id="69" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:2  %urem_ln1116_57 = urem i11 %add_ln84_106, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_57"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="2832" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:133  %add_ln91_53 = add i11 58, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_53"/></StgValue>
</operation>

<operation id="2833" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:134  %zext_ln91_63 = zext i11 %add_ln91_53 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_63"/></StgValue>
</operation>

<operation id="2834" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.4.2:0  %sum_4_4_1_2 = phi i8 [ %trunc_ln708_40, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv ], [ %trunc_ln708_39, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv ]

]]></Node>
<StgValue><ssdm name="sum_4_4_1_2"/></StgValue>
</operation>

<operation id="2835" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.4.2:1  br i1 %and_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv, label %.preheader.4.2.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="2836" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:11  %sext_ln1192_139 = sext i8 %select_ln1116_33 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_139"/></StgValue>
</operation>

<operation id="2837" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:17  %sext_ln1192_140 = sext i8 %bias_V_addr_43_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_140"/></StgValue>
</operation>

<operation id="2838" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:18  %mul_ln1192_69 = mul i11 %sext_ln1192_139, %sext_ln1192_140

]]></Node>
<StgValue><ssdm name="mul_ln1192_69"/></StgValue>
</operation>

<operation id="2839" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:19  %shl_ln728_67 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_4_1_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_67"/></StgValue>
</operation>

<operation id="2840" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:20  %add_ln1192_69 = add i11 %mul_ln1192_69, %shl_ln728_67

]]></Node>
<StgValue><ssdm name="add_ln1192_69"/></StgValue>
</operation>

<operation id="2841" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:21  %trunc_ln708_41 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_69, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_41"/></StgValue>
</operation>

<operation id="2842" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv:22  br label %.preheader.4.2.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="2843" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:8  %temp_4_V_load_16 = load i8* %temp_4_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_16"/></StgValue>
</operation>

<operation id="2844" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:9  %temp_5_V_load_7 = load i8* %temp_5_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_7"/></StgValue>
</operation>

<operation id="2845" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:10  %select_ln1116_37 = select i1 %icmp_ln1116_37, i8 %temp_4_V_load_16, i8 %temp_5_V_load_7

]]></Node>
<StgValue><ssdm name="select_ln1116_37"/></StgValue>
</operation>

<operation id="2846" st_id="70" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:1  %urem_ln1116_44 = urem i11 %add_ln84_82, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_44"/></StgValue>
</operation>

<operation id="2847" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:2  %zext_ln1116_71 = zext i11 %urem_ln1116_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_71"/></StgValue>
</operation>

<operation id="2848" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:3  %temp_4_V_addr_19 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_71

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_19"/></StgValue>
</operation>

<operation id="2849" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:4  %temp_5_V_addr_10 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_71

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_10"/></StgValue>
</operation>

<operation id="2850" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:8  %temp_4_V_load_17 = load i8* %temp_4_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_17"/></StgValue>
</operation>

<operation id="2851" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:9  %temp_5_V_load_8 = load i8* %temp_5_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_8"/></StgValue>
</operation>

<operation id="2852" st_id="70" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:1  %urem_ln1116_45 = urem i11 %add_ln84_84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_45"/></StgValue>
</operation>

<operation id="2853" st_id="70" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:2  %urem_ln1116_46 = urem i11 %add_ln84_86, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_46"/></StgValue>
</operation>

<operation id="2854" st_id="70" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:1  %urem_ln1116_47 = urem i11 %add_ln84_87, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_47"/></StgValue>
</operation>

<operation id="2855" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:16  %bias_V_addr_51_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_51)

]]></Node>
<StgValue><ssdm name="bias_V_addr_51_read"/></StgValue>
</operation>

<operation id="2856" st_id="70" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:1  %urem_ln1116_48 = urem i11 %add_ln84_89, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_48"/></StgValue>
</operation>

<operation id="2857" st_id="70" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:15  %bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_53_req"/></StgValue>
</operation>

<operation id="2858" st_id="70" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:1  %urem_ln1116_49 = urem i11 %add_ln84_91, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_49"/></StgValue>
</operation>

<operation id="2859" st_id="70" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:15  %bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_54_req"/></StgValue>
</operation>

<operation id="2860" st_id="70" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:1  %urem_ln1116_50 = urem i11 %add_ln84_93, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_50"/></StgValue>
</operation>

<operation id="2861" st_id="70" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:15  %bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_55_req"/></StgValue>
</operation>

<operation id="2862" st_id="70" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:2  %urem_ln1116_51 = urem i11 %add_ln84_95, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_51"/></StgValue>
</operation>

<operation id="2863" st_id="70" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:15  %bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_56_req"/></StgValue>
</operation>

<operation id="2864" st_id="70" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:2  %urem_ln1116_52 = urem i11 %add_ln84_97, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_52"/></StgValue>
</operation>

<operation id="2865" st_id="70" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:15  %bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_57_req"/></StgValue>
</operation>

<operation id="2866" st_id="70" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:2  %urem_ln1116_53 = urem i11 %add_ln84_99, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_53"/></StgValue>
</operation>

<operation id="2867" st_id="70" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:15  %bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_58_req"/></StgValue>
</operation>

<operation id="2868" st_id="70" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:2  %urem_ln1116_54 = urem i11 %add_ln84_101, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_54"/></StgValue>
</operation>

<operation id="2869" st_id="70" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:15  %bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_59_req"/></StgValue>
</operation>

<operation id="2870" st_id="70" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:3  %urem_ln1116_55 = urem i11 %add_ln84_103, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_55"/></StgValue>
</operation>

<operation id="2871" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:13  %add_ln1117_85 = add i33 %sext_ln203, %zext_ln91_63

]]></Node>
<StgValue><ssdm name="add_ln1117_85"/></StgValue>
</operation>

<operation id="2872" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:14  %sext_ln1117_86 = sext i33 %add_ln1117_85 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_86"/></StgValue>
</operation>

<operation id="2873" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:15  %bias_V_addr_59 = getelementptr i8* %input_V, i64 %sext_ln1117_86

]]></Node>
<StgValue><ssdm name="bias_V_addr_59"/></StgValue>
</operation>

<operation id="2874" st_id="70" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:2  %urem_ln1116_56 = urem i11 %add_ln84_104, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_56"/></StgValue>
</operation>

<operation id="2875" st_id="70" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:2  %urem_ln1116_57 = urem i11 %add_ln84_106, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_57"/></StgValue>
</operation>

<operation id="2876" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:0  %add_ln84_108 = add i11 %zext_ln69_2, %select_ln67_22

]]></Node>
<StgValue><ssdm name="add_ln84_108"/></StgValue>
</operation>

<operation id="2877" st_id="70" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:2  %urem_ln1116_58 = urem i11 %add_ln84_108, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_58"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="2878" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:135  %add_ln91_54 = add i11 59, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_54"/></StgValue>
</operation>

<operation id="2879" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:136  %zext_ln91_64 = zext i11 %add_ln91_54 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_64"/></StgValue>
</operation>

<operation id="2880" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.4.2.1:0  %sum_4_4_2_0 = phi i8 [ %trunc_ln708_41, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv ], [ %sum_4_4_1_2, %.preheader.preheader.4.2 ]

]]></Node>
<StgValue><ssdm name="sum_4_4_2_0"/></StgValue>
</operation>

<operation id="2881" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.4.2.1:1  br i1 %select_ln67_4, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv, label %.preheader.4.2.2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="2882" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:11  %sext_ln1192_141 = sext i8 %select_ln1116_34 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_141"/></StgValue>
</operation>

<operation id="2883" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:17  %sext_ln1192_142 = sext i8 %bias_V_addr_44_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_142"/></StgValue>
</operation>

<operation id="2884" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:18  %mul_ln1192_70 = mul i11 %sext_ln1192_141, %sext_ln1192_142

]]></Node>
<StgValue><ssdm name="mul_ln1192_70"/></StgValue>
</operation>

<operation id="2885" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:19  %shl_ln728_68 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_4_2_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_68"/></StgValue>
</operation>

<operation id="2886" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:20  %add_ln1192_70 = add i11 %mul_ln1192_70, %shl_ln728_68

]]></Node>
<StgValue><ssdm name="add_ln1192_70"/></StgValue>
</operation>

<operation id="2887" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:21  %trunc_ln708_42 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_70, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_42"/></StgValue>
</operation>

<operation id="2888" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv:22  br label %.preheader.4.2.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="2889" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:8  %temp_4_V_load_17 = load i8* %temp_4_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_17"/></StgValue>
</operation>

<operation id="2890" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:9  %temp_5_V_load_8 = load i8* %temp_5_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_8"/></StgValue>
</operation>

<operation id="2891" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:10  %select_ln1116_38 = select i1 %icmp_ln1116_38, i8 %temp_4_V_load_17, i8 %temp_5_V_load_8

]]></Node>
<StgValue><ssdm name="select_ln1116_38"/></StgValue>
</operation>

<operation id="2892" st_id="71" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:1  %urem_ln1116_45 = urem i11 %add_ln84_84, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_45"/></StgValue>
</operation>

<operation id="2893" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:2  %zext_ln1116_72 = zext i11 %urem_ln1116_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_72"/></StgValue>
</operation>

<operation id="2894" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:3  %temp_4_V_addr_20 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_72

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_20"/></StgValue>
</operation>

<operation id="2895" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:4  %temp_5_V_addr_11 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_72

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_11"/></StgValue>
</operation>

<operation id="2896" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:8  %temp_4_V_load_18 = load i8* %temp_4_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_18"/></StgValue>
</operation>

<operation id="2897" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:9  %temp_5_V_load_9 = load i8* %temp_5_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_9"/></StgValue>
</operation>

<operation id="2898" st_id="71" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:2  %urem_ln1116_46 = urem i11 %add_ln84_86, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_46"/></StgValue>
</operation>

<operation id="2899" st_id="71" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:1  %urem_ln1116_47 = urem i11 %add_ln84_87, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_47"/></StgValue>
</operation>

<operation id="2900" st_id="71" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:1  %urem_ln1116_48 = urem i11 %add_ln84_89, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_48"/></StgValue>
</operation>

<operation id="2901" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:16  %bias_V_addr_52_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_52)

]]></Node>
<StgValue><ssdm name="bias_V_addr_52_read"/></StgValue>
</operation>

<operation id="2902" st_id="71" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:1  %urem_ln1116_49 = urem i11 %add_ln84_91, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_49"/></StgValue>
</operation>

<operation id="2903" st_id="71" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:15  %bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_54_req"/></StgValue>
</operation>

<operation id="2904" st_id="71" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:1  %urem_ln1116_50 = urem i11 %add_ln84_93, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_50"/></StgValue>
</operation>

<operation id="2905" st_id="71" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:15  %bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_55_req"/></StgValue>
</operation>

<operation id="2906" st_id="71" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:2  %urem_ln1116_51 = urem i11 %add_ln84_95, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_51"/></StgValue>
</operation>

<operation id="2907" st_id="71" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:15  %bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_56_req"/></StgValue>
</operation>

<operation id="2908" st_id="71" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:2  %urem_ln1116_52 = urem i11 %add_ln84_97, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_52"/></StgValue>
</operation>

<operation id="2909" st_id="71" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:15  %bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_57_req"/></StgValue>
</operation>

<operation id="2910" st_id="71" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:2  %urem_ln1116_53 = urem i11 %add_ln84_99, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_53"/></StgValue>
</operation>

<operation id="2911" st_id="71" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:15  %bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_58_req"/></StgValue>
</operation>

<operation id="2912" st_id="71" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:2  %urem_ln1116_54 = urem i11 %add_ln84_101, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_54"/></StgValue>
</operation>

<operation id="2913" st_id="71" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:15  %bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_59_req"/></StgValue>
</operation>

<operation id="2914" st_id="71" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:3  %urem_ln1116_55 = urem i11 %add_ln84_103, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_55"/></StgValue>
</operation>

<operation id="2915" st_id="71" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:16  %bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_60_req"/></StgValue>
</operation>

<operation id="2916" st_id="71" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:2  %urem_ln1116_56 = urem i11 %add_ln84_104, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_56"/></StgValue>
</operation>

<operation id="2917" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:12  %add_ln1117_86 = add i33 %sext_ln203, %zext_ln91_64

]]></Node>
<StgValue><ssdm name="add_ln1117_86"/></StgValue>
</operation>

<operation id="2918" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:13  %sext_ln1117_87 = sext i33 %add_ln1117_86 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_87"/></StgValue>
</operation>

<operation id="2919" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:14  %bias_V_addr_60 = getelementptr i8* %input_V, i64 %sext_ln1117_87

]]></Node>
<StgValue><ssdm name="bias_V_addr_60"/></StgValue>
</operation>

<operation id="2920" st_id="71" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:2  %urem_ln1116_57 = urem i11 %add_ln84_106, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_57"/></StgValue>
</operation>

<operation id="2921" st_id="71" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:2  %urem_ln1116_58 = urem i11 %add_ln84_108, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_58"/></StgValue>
</operation>

<operation id="2922" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:0  %add_ln84_110 = add i11 %zext_ln81_2, %select_ln67_22

]]></Node>
<StgValue><ssdm name="add_ln84_110"/></StgValue>
</operation>

<operation id="2923" st_id="71" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:2  %urem_ln1116_59 = urem i11 %add_ln84_110, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_59"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="2924" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:137  %add_ln91_55 = add i11 60, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_55"/></StgValue>
</operation>

<operation id="2925" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:138  %zext_ln91_65 = zext i11 %add_ln91_55 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_65"/></StgValue>
</operation>

<operation id="2926" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.4.2.2:0  %sum_4_4_2_1 = phi i8 [ %trunc_ln708_42, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv ], [ %sum_4_4_2_0, %.preheader.4.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_4_2_1"/></StgValue>
</operation>

<operation id="2927" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.4.2.2:1  br i1 %and_ln83_3, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv, label %.preheader148.preheader.5

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="2928" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:11  %sext_ln1192_143 = sext i8 %select_ln1116_35 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_143"/></StgValue>
</operation>

<operation id="2929" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:17  %sext_ln1192_144 = sext i8 %bias_V_addr_45_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_144"/></StgValue>
</operation>

<operation id="2930" st_id="72" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:18  %mul_ln1192_71 = mul i11 %sext_ln1192_143, %sext_ln1192_144

]]></Node>
<StgValue><ssdm name="mul_ln1192_71"/></StgValue>
</operation>

<operation id="2931" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:19  %shl_ln728_69 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_4_2_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_69"/></StgValue>
</operation>

<operation id="2932" st_id="72" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:20  %add_ln1192_71 = add i11 %mul_ln1192_71, %shl_ln728_69

]]></Node>
<StgValue><ssdm name="add_ln1192_71"/></StgValue>
</operation>

<operation id="2933" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:21  %trunc_ln708_43 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_71, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_43"/></StgValue>
</operation>

<operation id="2934" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv:22  br label %.preheader148.preheader.5

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="2935" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:8  %temp_4_V_load_18 = load i8* %temp_4_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_18"/></StgValue>
</operation>

<operation id="2936" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:9  %temp_5_V_load_9 = load i8* %temp_5_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_9"/></StgValue>
</operation>

<operation id="2937" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:10  %select_ln1116_39 = select i1 %icmp_ln1116_39, i8 %temp_4_V_load_18, i8 %temp_5_V_load_9

]]></Node>
<StgValue><ssdm name="select_ln1116_39"/></StgValue>
</operation>

<operation id="2938" st_id="72" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:2  %urem_ln1116_46 = urem i11 %add_ln84_86, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_46"/></StgValue>
</operation>

<operation id="2939" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:3  %zext_ln1116_73 = zext i11 %urem_ln1116_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_73"/></StgValue>
</operation>

<operation id="2940" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:4  %temp_4_V_addr_21 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_73

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_21"/></StgValue>
</operation>

<operation id="2941" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:5  %temp_5_V_addr_12 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_73

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_12"/></StgValue>
</operation>

<operation id="2942" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:9  %temp_4_V_load_19 = load i8* %temp_4_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_19"/></StgValue>
</operation>

<operation id="2943" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:10  %temp_5_V_load_10 = load i8* %temp_5_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_10"/></StgValue>
</operation>

<operation id="2944" st_id="72" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:1  %urem_ln1116_47 = urem i11 %add_ln84_87, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_47"/></StgValue>
</operation>

<operation id="2945" st_id="72" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:1  %urem_ln1116_48 = urem i11 %add_ln84_89, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_48"/></StgValue>
</operation>

<operation id="2946" st_id="72" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:1  %urem_ln1116_49 = urem i11 %add_ln84_91, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_49"/></StgValue>
</operation>

<operation id="2947" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:16  %bias_V_addr_53_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_53)

]]></Node>
<StgValue><ssdm name="bias_V_addr_53_read"/></StgValue>
</operation>

<operation id="2948" st_id="72" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:1  %urem_ln1116_50 = urem i11 %add_ln84_93, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_50"/></StgValue>
</operation>

<operation id="2949" st_id="72" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:15  %bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_55_req"/></StgValue>
</operation>

<operation id="2950" st_id="72" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:2  %urem_ln1116_51 = urem i11 %add_ln84_95, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_51"/></StgValue>
</operation>

<operation id="2951" st_id="72" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:15  %bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_56_req"/></StgValue>
</operation>

<operation id="2952" st_id="72" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:2  %urem_ln1116_52 = urem i11 %add_ln84_97, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_52"/></StgValue>
</operation>

<operation id="2953" st_id="72" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:15  %bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_57_req"/></StgValue>
</operation>

<operation id="2954" st_id="72" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:2  %urem_ln1116_53 = urem i11 %add_ln84_99, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_53"/></StgValue>
</operation>

<operation id="2955" st_id="72" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:15  %bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_58_req"/></StgValue>
</operation>

<operation id="2956" st_id="72" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:2  %urem_ln1116_54 = urem i11 %add_ln84_101, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_54"/></StgValue>
</operation>

<operation id="2957" st_id="72" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:15  %bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_59_req"/></StgValue>
</operation>

<operation id="2958" st_id="72" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:3  %urem_ln1116_55 = urem i11 %add_ln84_103, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_55"/></StgValue>
</operation>

<operation id="2959" st_id="72" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:16  %bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_60_req"/></StgValue>
</operation>

<operation id="2960" st_id="72" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:2  %urem_ln1116_56 = urem i11 %add_ln84_104, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_56"/></StgValue>
</operation>

<operation id="2961" st_id="72" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:15  %bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_61_req"/></StgValue>
</operation>

<operation id="2962" st_id="72" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:2  %urem_ln1116_57 = urem i11 %add_ln84_106, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_57"/></StgValue>
</operation>

<operation id="2963" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:12  %add_ln1117_87 = add i33 %sext_ln203, %zext_ln91_65

]]></Node>
<StgValue><ssdm name="add_ln1117_87"/></StgValue>
</operation>

<operation id="2964" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:13  %sext_ln1117_88 = sext i33 %add_ln1117_87 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_88"/></StgValue>
</operation>

<operation id="2965" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:14  %bias_V_addr_61 = getelementptr i8* %input_V, i64 %sext_ln1117_88

]]></Node>
<StgValue><ssdm name="bias_V_addr_61"/></StgValue>
</operation>

<operation id="2966" st_id="72" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:2  %urem_ln1116_58 = urem i11 %add_ln84_108, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_58"/></StgValue>
</operation>

<operation id="2967" st_id="72" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:2  %urem_ln1116_59 = urem i11 %add_ln84_110, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_59"/></StgValue>
</operation>

<operation id="2968" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:1  %add_ln84_112 = add i11 %sext_ln81, %select_ln67_23

]]></Node>
<StgValue><ssdm name="add_ln84_112"/></StgValue>
</operation>

<operation id="2969" st_id="72" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:3  %urem_ln1116_60 = urem i11 %add_ln84_112, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_60"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="2970" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:139  %add_ln91_56 = add i11 61, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_56"/></StgValue>
</operation>

<operation id="2971" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:140  %zext_ln91_66 = zext i11 %add_ln91_56 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_66"/></StgValue>
</operation>

<operation id="2972" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader148.preheader.5:0  %sum_4_4_2_2 = phi i8 [ %trunc_ln708_43, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv ], [ %sum_4_4_2_1, %.preheader.4.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_4_4_2_2"/></StgValue>
</operation>

<operation id="2973" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader148.preheader.5:1  br i1 %and_ln83, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv, label %.preheader.5.0.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="2974" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:11  %sext_ln1192_145 = sext i8 %select_ln1116_36 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_145"/></StgValue>
</operation>

<operation id="2975" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:17  %sext_ln1192_146 = sext i8 %bias_V_addr_46_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_146"/></StgValue>
</operation>

<operation id="2976" st_id="73" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:18  %mul_ln1192_72 = mul i11 %sext_ln1192_145, %sext_ln1192_146

]]></Node>
<StgValue><ssdm name="mul_ln1192_72"/></StgValue>
</operation>

<operation id="2977" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:19  %shl_ln728_70 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_4_2_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_70"/></StgValue>
</operation>

<operation id="2978" st_id="73" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:20  %add_ln1192_72 = add i11 %mul_ln1192_72, %shl_ln728_70

]]></Node>
<StgValue><ssdm name="add_ln1192_72"/></StgValue>
</operation>

<operation id="2979" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:21  %trunc_ln708_44 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_72, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_44"/></StgValue>
</operation>

<operation id="2980" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv:22  br label %.preheader.5.0.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="2981" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:9  %temp_4_V_load_19 = load i8* %temp_4_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_19"/></StgValue>
</operation>

<operation id="2982" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:10  %temp_5_V_load_10 = load i8* %temp_5_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_10"/></StgValue>
</operation>

<operation id="2983" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:11  %select_ln1116_40 = select i1 %icmp_ln1116_40, i8 %temp_4_V_load_19, i8 %temp_5_V_load_10

]]></Node>
<StgValue><ssdm name="select_ln1116_40"/></StgValue>
</operation>

<operation id="2984" st_id="73" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:1  %urem_ln1116_47 = urem i11 %add_ln84_87, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_47"/></StgValue>
</operation>

<operation id="2985" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:2  %zext_ln1116_74 = zext i11 %urem_ln1116_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_74"/></StgValue>
</operation>

<operation id="2986" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:3  %temp_4_V_addr_22 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_74

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_22"/></StgValue>
</operation>

<operation id="2987" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:4  %temp_5_V_addr_13 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_74

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_13"/></StgValue>
</operation>

<operation id="2988" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:8  %temp_4_V_load_20 = load i8* %temp_4_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_20"/></StgValue>
</operation>

<operation id="2989" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:9  %temp_5_V_load_11 = load i8* %temp_5_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_11"/></StgValue>
</operation>

<operation id="2990" st_id="73" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:1  %urem_ln1116_48 = urem i11 %add_ln84_89, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_48"/></StgValue>
</operation>

<operation id="2991" st_id="73" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:1  %urem_ln1116_49 = urem i11 %add_ln84_91, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_49"/></StgValue>
</operation>

<operation id="2992" st_id="73" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:1  %urem_ln1116_50 = urem i11 %add_ln84_93, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_50"/></StgValue>
</operation>

<operation id="2993" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:16  %bias_V_addr_54_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_54)

]]></Node>
<StgValue><ssdm name="bias_V_addr_54_read"/></StgValue>
</operation>

<operation id="2994" st_id="73" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:2  %urem_ln1116_51 = urem i11 %add_ln84_95, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_51"/></StgValue>
</operation>

<operation id="2995" st_id="73" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:15  %bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_56_req"/></StgValue>
</operation>

<operation id="2996" st_id="73" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:2  %urem_ln1116_52 = urem i11 %add_ln84_97, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_52"/></StgValue>
</operation>

<operation id="2997" st_id="73" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:15  %bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_57_req"/></StgValue>
</operation>

<operation id="2998" st_id="73" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:2  %urem_ln1116_53 = urem i11 %add_ln84_99, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_53"/></StgValue>
</operation>

<operation id="2999" st_id="73" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:15  %bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_58_req"/></StgValue>
</operation>

<operation id="3000" st_id="73" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:2  %urem_ln1116_54 = urem i11 %add_ln84_101, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_54"/></StgValue>
</operation>

<operation id="3001" st_id="73" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:15  %bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_59_req"/></StgValue>
</operation>

<operation id="3002" st_id="73" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:3  %urem_ln1116_55 = urem i11 %add_ln84_103, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_55"/></StgValue>
</operation>

<operation id="3003" st_id="73" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:16  %bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_60_req"/></StgValue>
</operation>

<operation id="3004" st_id="73" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:2  %urem_ln1116_56 = urem i11 %add_ln84_104, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_56"/></StgValue>
</operation>

<operation id="3005" st_id="73" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:15  %bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_61_req"/></StgValue>
</operation>

<operation id="3006" st_id="73" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:2  %urem_ln1116_57 = urem i11 %add_ln84_106, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_57"/></StgValue>
</operation>

<operation id="3007" st_id="73" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:15  %bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_62_req"/></StgValue>
</operation>

<operation id="3008" st_id="73" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:2  %urem_ln1116_58 = urem i11 %add_ln84_108, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_58"/></StgValue>
</operation>

<operation id="3009" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:12  %add_ln1117_88 = add i33 %sext_ln203, %zext_ln91_66

]]></Node>
<StgValue><ssdm name="add_ln1117_88"/></StgValue>
</operation>

<operation id="3010" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:13  %sext_ln1117_89 = sext i33 %add_ln1117_88 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_89"/></StgValue>
</operation>

<operation id="3011" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:14  %bias_V_addr_62 = getelementptr i8* %input_V, i64 %sext_ln1117_89

]]></Node>
<StgValue><ssdm name="bias_V_addr_62"/></StgValue>
</operation>

<operation id="3012" st_id="73" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:2  %urem_ln1116_59 = urem i11 %add_ln84_110, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_59"/></StgValue>
</operation>

<operation id="3013" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="8" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:0  %sext_ln84_13 = sext i5 %add_ln81 to i8

]]></Node>
<StgValue><ssdm name="sext_ln84_13"/></StgValue>
</operation>

<operation id="3014" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:2  %add_ln1116_99 = add i8 %select_ln67_42, %sext_ln84_13

]]></Node>
<StgValue><ssdm name="add_ln1116_99"/></StgValue>
</operation>

<operation id="3015" st_id="73" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:3  %urem_ln1116_60 = urem i11 %add_ln84_112, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_60"/></StgValue>
</operation>

<operation id="3016" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:7  %add_ln1116_45 = add i8 %add_ln1116_99, -64

]]></Node>
<StgValue><ssdm name="add_ln1116_45"/></StgValue>
</operation>

<operation id="3017" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:8  %icmp_ln1116_54 = icmp ult i8 %add_ln1116_45, -32

]]></Node>
<StgValue><ssdm name="icmp_ln1116_54"/></StgValue>
</operation>

<operation id="3018" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:0  %zext_ln84_8 = zext i4 %select_ln67 to i8

]]></Node>
<StgValue><ssdm name="zext_ln84_8"/></StgValue>
</operation>

<operation id="3019" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:1  %add_ln84_114 = add i11 %zext_ln69_2, %select_ln67_23

]]></Node>
<StgValue><ssdm name="add_ln84_114"/></StgValue>
</operation>

<operation id="3020" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:2  %add_ln1116_100 = add i8 %select_ln67_42, %zext_ln84_8

]]></Node>
<StgValue><ssdm name="add_ln1116_100"/></StgValue>
</operation>

<operation id="3021" st_id="73" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:3  %urem_ln1116_61 = urem i11 %add_ln84_114, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_61"/></StgValue>
</operation>

<operation id="3022" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:7  %add_ln1116_46 = add i8 %add_ln1116_100, -64

]]></Node>
<StgValue><ssdm name="add_ln1116_46"/></StgValue>
</operation>

<operation id="3023" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:8  %icmp_ln1116_55 = icmp ult i8 %add_ln1116_46, -32

]]></Node>
<StgValue><ssdm name="icmp_ln1116_55"/></StgValue>
</operation>

<operation id="3024" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:0  %zext_ln84_9 = zext i4 %w to i8

]]></Node>
<StgValue><ssdm name="zext_ln84_9"/></StgValue>
</operation>

<operation id="3025" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:2  %add_ln1116_101 = add i8 %select_ln67_42, %zext_ln84_9

]]></Node>
<StgValue><ssdm name="add_ln1116_101"/></StgValue>
</operation>

<operation id="3026" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:7  %add_ln1116_47 = add i8 %add_ln1116_101, -64

]]></Node>
<StgValue><ssdm name="add_ln1116_47"/></StgValue>
</operation>

<operation id="3027" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:8  %icmp_ln1116_56 = icmp ult i8 %add_ln1116_47, -32

]]></Node>
<StgValue><ssdm name="icmp_ln1116_56"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="3028" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:141  %add_ln91_57 = add i11 62, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_57"/></StgValue>
</operation>

<operation id="3029" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:142  %zext_ln91_67 = zext i11 %add_ln91_57 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_67"/></StgValue>
</operation>

<operation id="3030" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.5.0.1:0  %sum_4_5_0_0 = phi i8 [ %trunc_ln708_44, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv ], [ %sum_4_4_2_2, %.preheader148.preheader.5 ]

]]></Node>
<StgValue><ssdm name="sum_4_5_0_0"/></StgValue>
</operation>

<operation id="3031" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.5.0.1:1  br i1 %select_ln67_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv, label %.preheader.5.0.2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="3032" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:11  %sext_ln1192_147 = sext i8 %select_ln1116_37 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_147"/></StgValue>
</operation>

<operation id="3033" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:17  %sext_ln1192_148 = sext i8 %bias_V_addr_47_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_148"/></StgValue>
</operation>

<operation id="3034" st_id="74" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:18  %mul_ln1192_73 = mul i11 %sext_ln1192_147, %sext_ln1192_148

]]></Node>
<StgValue><ssdm name="mul_ln1192_73"/></StgValue>
</operation>

<operation id="3035" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:19  %shl_ln728_71 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_5_0_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_71"/></StgValue>
</operation>

<operation id="3036" st_id="74" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:20  %add_ln1192_73 = add i11 %mul_ln1192_73, %shl_ln728_71

]]></Node>
<StgValue><ssdm name="add_ln1192_73"/></StgValue>
</operation>

<operation id="3037" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:21  %trunc_ln708_45 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_73, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_45"/></StgValue>
</operation>

<operation id="3038" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv:22  br label %.preheader.5.0.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="3039" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:8  %temp_4_V_load_20 = load i8* %temp_4_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_20"/></StgValue>
</operation>

<operation id="3040" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:9  %temp_5_V_load_11 = load i8* %temp_5_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_11"/></StgValue>
</operation>

<operation id="3041" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:10  %select_ln1116_41 = select i1 %icmp_ln1116_41, i8 %temp_4_V_load_20, i8 %temp_5_V_load_11

]]></Node>
<StgValue><ssdm name="select_ln1116_41"/></StgValue>
</operation>

<operation id="3042" st_id="74" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:1  %urem_ln1116_48 = urem i11 %add_ln84_89, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_48"/></StgValue>
</operation>

<operation id="3043" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:2  %zext_ln1116_75 = zext i11 %urem_ln1116_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_75"/></StgValue>
</operation>

<operation id="3044" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:3  %temp_4_V_addr_23 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_75

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_23"/></StgValue>
</operation>

<operation id="3045" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:4  %temp_5_V_addr_14 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_75

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_14"/></StgValue>
</operation>

<operation id="3046" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:8  %temp_4_V_load_21 = load i8* %temp_4_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_21"/></StgValue>
</operation>

<operation id="3047" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:9  %temp_5_V_load_12 = load i8* %temp_5_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_12"/></StgValue>
</operation>

<operation id="3048" st_id="74" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:1  %urem_ln1116_49 = urem i11 %add_ln84_91, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_49"/></StgValue>
</operation>

<operation id="3049" st_id="74" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:1  %urem_ln1116_50 = urem i11 %add_ln84_93, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_50"/></StgValue>
</operation>

<operation id="3050" st_id="74" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:2  %urem_ln1116_51 = urem i11 %add_ln84_95, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_51"/></StgValue>
</operation>

<operation id="3051" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:16  %bias_V_addr_55_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_55)

]]></Node>
<StgValue><ssdm name="bias_V_addr_55_read"/></StgValue>
</operation>

<operation id="3052" st_id="74" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:2  %urem_ln1116_52 = urem i11 %add_ln84_97, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_52"/></StgValue>
</operation>

<operation id="3053" st_id="74" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:15  %bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_57_req"/></StgValue>
</operation>

<operation id="3054" st_id="74" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:2  %urem_ln1116_53 = urem i11 %add_ln84_99, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_53"/></StgValue>
</operation>

<operation id="3055" st_id="74" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:15  %bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_58_req"/></StgValue>
</operation>

<operation id="3056" st_id="74" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:2  %urem_ln1116_54 = urem i11 %add_ln84_101, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_54"/></StgValue>
</operation>

<operation id="3057" st_id="74" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:15  %bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_59_req"/></StgValue>
</operation>

<operation id="3058" st_id="74" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:3  %urem_ln1116_55 = urem i11 %add_ln84_103, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_55"/></StgValue>
</operation>

<operation id="3059" st_id="74" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:16  %bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_60_req"/></StgValue>
</operation>

<operation id="3060" st_id="74" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:2  %urem_ln1116_56 = urem i11 %add_ln84_104, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_56"/></StgValue>
</operation>

<operation id="3061" st_id="74" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:15  %bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_61_req"/></StgValue>
</operation>

<operation id="3062" st_id="74" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:2  %urem_ln1116_57 = urem i11 %add_ln84_106, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_57"/></StgValue>
</operation>

<operation id="3063" st_id="74" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:15  %bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_62_req"/></StgValue>
</operation>

<operation id="3064" st_id="74" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:2  %urem_ln1116_58 = urem i11 %add_ln84_108, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_58"/></StgValue>
</operation>

<operation id="3065" st_id="74" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:15  %bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_63_req"/></StgValue>
</operation>

<operation id="3066" st_id="74" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:2  %urem_ln1116_59 = urem i11 %add_ln84_110, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_59"/></StgValue>
</operation>

<operation id="3067" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:12  %add_ln1117_89 = add i33 %sext_ln203, %zext_ln91_67

]]></Node>
<StgValue><ssdm name="add_ln1117_89"/></StgValue>
</operation>

<operation id="3068" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:13  %sext_ln1117_90 = sext i33 %add_ln1117_89 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_90"/></StgValue>
</operation>

<operation id="3069" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:14  %bias_V_addr_63 = getelementptr i8* %input_V, i64 %sext_ln1117_90

]]></Node>
<StgValue><ssdm name="bias_V_addr_63"/></StgValue>
</operation>

<operation id="3070" st_id="74" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:3  %urem_ln1116_60 = urem i11 %add_ln84_112, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_60"/></StgValue>
</operation>

<operation id="3071" st_id="74" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:3  %urem_ln1116_61 = urem i11 %add_ln84_114, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_61"/></StgValue>
</operation>

<operation id="3072" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:1  %add_ln84_116 = add i11 %zext_ln81_2, %select_ln67_23

]]></Node>
<StgValue><ssdm name="add_ln84_116"/></StgValue>
</operation>

<operation id="3073" st_id="74" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:3  %urem_ln1116_62 = urem i11 %add_ln84_116, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_62"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="3074" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:143  %add_ln91_58 = add i11 63, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_58"/></StgValue>
</operation>

<operation id="3075" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:144  %zext_ln91_68 = zext i11 %add_ln91_58 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_68"/></StgValue>
</operation>

<operation id="3076" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.5.0.2:0  %sum_4_5_0_1 = phi i8 [ %trunc_ln708_45, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv ], [ %sum_4_5_0_0, %.preheader.5.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_5_0_1"/></StgValue>
</operation>

<operation id="3077" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.5.0.2:1  br i1 %and_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv, label %.preheader.preheader.5.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="3078" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:11  %sext_ln1192_149 = sext i8 %select_ln1116_38 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_149"/></StgValue>
</operation>

<operation id="3079" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:17  %sext_ln1192_150 = sext i8 %bias_V_addr_48_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_150"/></StgValue>
</operation>

<operation id="3080" st_id="75" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:18  %mul_ln1192_74 = mul i11 %sext_ln1192_149, %sext_ln1192_150

]]></Node>
<StgValue><ssdm name="mul_ln1192_74"/></StgValue>
</operation>

<operation id="3081" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:19  %shl_ln728_72 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_5_0_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_72"/></StgValue>
</operation>

<operation id="3082" st_id="75" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:20  %add_ln1192_74 = add i11 %mul_ln1192_74, %shl_ln728_72

]]></Node>
<StgValue><ssdm name="add_ln1192_74"/></StgValue>
</operation>

<operation id="3083" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:21  %trunc_ln708_46 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_74, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_46"/></StgValue>
</operation>

<operation id="3084" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv:22  br label %.preheader.preheader.5.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="3085" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:8  %temp_4_V_load_21 = load i8* %temp_4_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_21"/></StgValue>
</operation>

<operation id="3086" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:9  %temp_5_V_load_12 = load i8* %temp_5_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_12"/></StgValue>
</operation>

<operation id="3087" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:10  %select_ln1116_42 = select i1 %icmp_ln1116_42, i8 %temp_4_V_load_21, i8 %temp_5_V_load_12

]]></Node>
<StgValue><ssdm name="select_ln1116_42"/></StgValue>
</operation>

<operation id="3088" st_id="75" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:1  %urem_ln1116_49 = urem i11 %add_ln84_91, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_49"/></StgValue>
</operation>

<operation id="3089" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:2  %zext_ln1116_76 = zext i11 %urem_ln1116_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_76"/></StgValue>
</operation>

<operation id="3090" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:3  %temp_4_V_addr_24 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_76

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_24"/></StgValue>
</operation>

<operation id="3091" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:4  %temp_5_V_addr_15 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_76

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_15"/></StgValue>
</operation>

<operation id="3092" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:8  %temp_4_V_load_22 = load i8* %temp_4_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_22"/></StgValue>
</operation>

<operation id="3093" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:9  %temp_5_V_load_13 = load i8* %temp_5_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_13"/></StgValue>
</operation>

<operation id="3094" st_id="75" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:1  %urem_ln1116_50 = urem i11 %add_ln84_93, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_50"/></StgValue>
</operation>

<operation id="3095" st_id="75" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:2  %urem_ln1116_51 = urem i11 %add_ln84_95, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_51"/></StgValue>
</operation>

<operation id="3096" st_id="75" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:2  %urem_ln1116_52 = urem i11 %add_ln84_97, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_52"/></StgValue>
</operation>

<operation id="3097" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:16  %bias_V_addr_56_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_56)

]]></Node>
<StgValue><ssdm name="bias_V_addr_56_read"/></StgValue>
</operation>

<operation id="3098" st_id="75" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:2  %urem_ln1116_53 = urem i11 %add_ln84_99, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_53"/></StgValue>
</operation>

<operation id="3099" st_id="75" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:15  %bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_58_req"/></StgValue>
</operation>

<operation id="3100" st_id="75" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:2  %urem_ln1116_54 = urem i11 %add_ln84_101, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_54"/></StgValue>
</operation>

<operation id="3101" st_id="75" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:15  %bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_59_req"/></StgValue>
</operation>

<operation id="3102" st_id="75" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:3  %urem_ln1116_55 = urem i11 %add_ln84_103, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_55"/></StgValue>
</operation>

<operation id="3103" st_id="75" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:16  %bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_60_req"/></StgValue>
</operation>

<operation id="3104" st_id="75" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:2  %urem_ln1116_56 = urem i11 %add_ln84_104, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_56"/></StgValue>
</operation>

<operation id="3105" st_id="75" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:15  %bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_61_req"/></StgValue>
</operation>

<operation id="3106" st_id="75" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:2  %urem_ln1116_57 = urem i11 %add_ln84_106, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_57"/></StgValue>
</operation>

<operation id="3107" st_id="75" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:15  %bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_62_req"/></StgValue>
</operation>

<operation id="3108" st_id="75" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:2  %urem_ln1116_58 = urem i11 %add_ln84_108, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_58"/></StgValue>
</operation>

<operation id="3109" st_id="75" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:15  %bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_63_req"/></StgValue>
</operation>

<operation id="3110" st_id="75" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:2  %urem_ln1116_59 = urem i11 %add_ln84_110, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_59"/></StgValue>
</operation>

<operation id="3111" st_id="75" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:15  %bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_64_req"/></StgValue>
</operation>

<operation id="3112" st_id="75" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:3  %urem_ln1116_60 = urem i11 %add_ln84_112, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_60"/></StgValue>
</operation>

<operation id="3113" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:13  %add_ln1117_90 = add i33 %sext_ln203, %zext_ln91_68

]]></Node>
<StgValue><ssdm name="add_ln1117_90"/></StgValue>
</operation>

<operation id="3114" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:14  %sext_ln1117_91 = sext i33 %add_ln1117_90 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_91"/></StgValue>
</operation>

<operation id="3115" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:15  %bias_V_addr_64 = getelementptr i8* %input_V, i64 %sext_ln1117_91

]]></Node>
<StgValue><ssdm name="bias_V_addr_64"/></StgValue>
</operation>

<operation id="3116" st_id="75" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:3  %urem_ln1116_61 = urem i11 %add_ln84_114, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_61"/></StgValue>
</operation>

<operation id="3117" st_id="75" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:3  %urem_ln1116_62 = urem i11 %add_ln84_116, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_62"/></StgValue>
</operation>

<operation id="3118" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="8" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:0  %sext_ln84_14 = sext i5 %add_ln81 to i8

]]></Node>
<StgValue><ssdm name="sext_ln84_14"/></StgValue>
</operation>

<operation id="3119" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:1  %add_ln84_118 = add i11 %sext_ln81, %select_ln67_24

]]></Node>
<StgValue><ssdm name="add_ln84_118"/></StgValue>
</operation>

<operation id="3120" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:2  %add_ln1116_102 = add i8 %select_ln67_43, %sext_ln84_14

]]></Node>
<StgValue><ssdm name="add_ln1116_102"/></StgValue>
</operation>

<operation id="3121" st_id="75" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:3  %urem_ln1116_63 = urem i11 %add_ln84_118, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_63"/></StgValue>
</operation>

<operation id="3122" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:7  %add_ln1116_48 = add i8 %add_ln1116_102, -64

]]></Node>
<StgValue><ssdm name="add_ln1116_48"/></StgValue>
</operation>

<operation id="3123" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:8  %icmp_ln1116_57 = icmp ult i8 %add_ln1116_48, -32

]]></Node>
<StgValue><ssdm name="icmp_ln1116_57"/></StgValue>
</operation>

<operation id="3124" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:1  %zext_ln84_10 = zext i4 %select_ln67 to i8

]]></Node>
<StgValue><ssdm name="zext_ln84_10"/></StgValue>
</operation>

<operation id="3125" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:3  %add_ln1116_103 = add i8 %select_ln67_43, %zext_ln84_10

]]></Node>
<StgValue><ssdm name="add_ln1116_103"/></StgValue>
</operation>

<operation id="3126" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:8  %add_ln1116_49 = add i8 %add_ln1116_103, -64

]]></Node>
<StgValue><ssdm name="add_ln1116_49"/></StgValue>
</operation>

<operation id="3127" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:9  %icmp_ln1116_58 = icmp ult i8 %add_ln1116_49, -32

]]></Node>
<StgValue><ssdm name="icmp_ln1116_58"/></StgValue>
</operation>

<operation id="3128" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:0  %zext_ln84_11 = zext i4 %w to i8

]]></Node>
<StgValue><ssdm name="zext_ln84_11"/></StgValue>
</operation>

<operation id="3129" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:2  %add_ln1116_104 = add i8 %select_ln67_43, %zext_ln84_11

]]></Node>
<StgValue><ssdm name="add_ln1116_104"/></StgValue>
</operation>

<operation id="3130" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:7  %add_ln1116_50 = add i8 %add_ln1116_104, -64

]]></Node>
<StgValue><ssdm name="add_ln1116_50"/></StgValue>
</operation>

<operation id="3131" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:8  %icmp_ln1116_59 = icmp ult i8 %add_ln1116_50, -32

]]></Node>
<StgValue><ssdm name="icmp_ln1116_59"/></StgValue>
</operation>

<operation id="3132" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="8" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:0  %sext_ln84_15 = sext i5 %add_ln81 to i8

]]></Node>
<StgValue><ssdm name="sext_ln84_15"/></StgValue>
</operation>

<operation id="3133" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:1  %add_ln84_123 = add i11 %sext_ln81, %select_ln67_26

]]></Node>
<StgValue><ssdm name="add_ln84_123"/></StgValue>
</operation>

<operation id="3134" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:2  %add_ln1116_105 = add i8 %select_ln67_44, %sext_ln84_15

]]></Node>
<StgValue><ssdm name="add_ln1116_105"/></StgValue>
</operation>

<operation id="3135" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:7  %add_ln1116_51 = add i8 %add_ln1116_105, -64

]]></Node>
<StgValue><ssdm name="add_ln1116_51"/></StgValue>
</operation>

<operation id="3136" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:8  %icmp_ln1116_60 = icmp ult i8 %add_ln1116_51, -32

]]></Node>
<StgValue><ssdm name="icmp_ln1116_60"/></StgValue>
</operation>

<operation id="3137" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:1  %add_ln1116_106 = add i8 %select_ln67_44, %zext_ln84_10

]]></Node>
<StgValue><ssdm name="add_ln1116_106"/></StgValue>
</operation>

<operation id="3138" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:6  %add_ln1116_52 = add i8 %add_ln1116_106, -64

]]></Node>
<StgValue><ssdm name="add_ln1116_52"/></StgValue>
</operation>

<operation id="3139" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:7  %icmp_ln1116_61 = icmp ult i8 %add_ln1116_52, -32

]]></Node>
<StgValue><ssdm name="icmp_ln1116_61"/></StgValue>
</operation>

<operation id="3140" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:0  %zext_ln84_12 = zext i4 %w to i8

]]></Node>
<StgValue><ssdm name="zext_ln84_12"/></StgValue>
</operation>

<operation id="3141" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:2  %add_ln1116_107 = add i8 %select_ln67_44, %zext_ln84_12

]]></Node>
<StgValue><ssdm name="add_ln1116_107"/></StgValue>
</operation>

<operation id="3142" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:7  %add_ln1116_53 = add i8 %add_ln1116_107, -64

]]></Node>
<StgValue><ssdm name="add_ln1116_53"/></StgValue>
</operation>

<operation id="3143" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:8  %icmp_ln1116_62 = icmp ult i8 %add_ln1116_53, -32

]]></Node>
<StgValue><ssdm name="icmp_ln1116_62"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="3144" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:145  %add_ln91_59 = add i11 64, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_59"/></StgValue>
</operation>

<operation id="3145" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:146  %zext_ln91_69 = zext i11 %add_ln91_59 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_69"/></StgValue>
</operation>

<operation id="3146" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.5.1:0  %sum_4_5_0_2 = phi i8 [ %trunc_ln708_46, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv ], [ %sum_4_5_0_1, %.preheader.5.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_4_5_0_2"/></StgValue>
</operation>

<operation id="3147" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.5.1:1  br i1 %icmp_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="3148" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:11  %sext_ln1192_151 = sext i8 %select_ln1116_39 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_151"/></StgValue>
</operation>

<operation id="3149" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:17  %sext_ln1192_152 = sext i8 %bias_V_addr_49_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_152"/></StgValue>
</operation>

<operation id="3150" st_id="76" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:18  %mul_ln1192_75 = mul i11 %sext_ln1192_151, %sext_ln1192_152

]]></Node>
<StgValue><ssdm name="mul_ln1192_75"/></StgValue>
</operation>

<operation id="3151" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:19  %shl_ln728_73 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_5_0_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_73"/></StgValue>
</operation>

<operation id="3152" st_id="76" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:20  %add_ln1192_75 = add i11 %mul_ln1192_75, %shl_ln728_73

]]></Node>
<StgValue><ssdm name="add_ln1192_75"/></StgValue>
</operation>

<operation id="3153" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:21  %trunc_ln708_47 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_75, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_47"/></StgValue>
</operation>

<operation id="3154" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv:22  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="3155" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:8  %temp_4_V_load_22 = load i8* %temp_4_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_22"/></StgValue>
</operation>

<operation id="3156" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:9  %temp_5_V_load_13 = load i8* %temp_5_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_13"/></StgValue>
</operation>

<operation id="3157" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:10  %select_ln1116_43 = select i1 %icmp_ln1116_43, i8 %temp_4_V_load_22, i8 %temp_5_V_load_13

]]></Node>
<StgValue><ssdm name="select_ln1116_43"/></StgValue>
</operation>

<operation id="3158" st_id="76" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:1  %urem_ln1116_50 = urem i11 %add_ln84_93, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_50"/></StgValue>
</operation>

<operation id="3159" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:2  %zext_ln1116_77 = zext i11 %urem_ln1116_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_77"/></StgValue>
</operation>

<operation id="3160" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:3  %temp_4_V_addr_25 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_77

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_25"/></StgValue>
</operation>

<operation id="3161" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:4  %temp_5_V_addr_16 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_77

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_16"/></StgValue>
</operation>

<operation id="3162" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:8  %temp_4_V_load_23 = load i8* %temp_4_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_23"/></StgValue>
</operation>

<operation id="3163" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:9  %temp_5_V_load_14 = load i8* %temp_5_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_14"/></StgValue>
</operation>

<operation id="3164" st_id="76" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:2  %urem_ln1116_51 = urem i11 %add_ln84_95, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_51"/></StgValue>
</operation>

<operation id="3165" st_id="76" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:2  %urem_ln1116_52 = urem i11 %add_ln84_97, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_52"/></StgValue>
</operation>

<operation id="3166" st_id="76" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:2  %urem_ln1116_53 = urem i11 %add_ln84_99, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_53"/></StgValue>
</operation>

<operation id="3167" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:16  %bias_V_addr_57_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_57)

]]></Node>
<StgValue><ssdm name="bias_V_addr_57_read"/></StgValue>
</operation>

<operation id="3168" st_id="76" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:2  %urem_ln1116_54 = urem i11 %add_ln84_101, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_54"/></StgValue>
</operation>

<operation id="3169" st_id="76" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:15  %bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_59_req"/></StgValue>
</operation>

<operation id="3170" st_id="76" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:3  %urem_ln1116_55 = urem i11 %add_ln84_103, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_55"/></StgValue>
</operation>

<operation id="3171" st_id="76" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:16  %bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_60_req"/></StgValue>
</operation>

<operation id="3172" st_id="76" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:2  %urem_ln1116_56 = urem i11 %add_ln84_104, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_56"/></StgValue>
</operation>

<operation id="3173" st_id="76" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:15  %bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_61_req"/></StgValue>
</operation>

<operation id="3174" st_id="76" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:2  %urem_ln1116_57 = urem i11 %add_ln84_106, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_57"/></StgValue>
</operation>

<operation id="3175" st_id="76" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:15  %bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_62_req"/></StgValue>
</operation>

<operation id="3176" st_id="76" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:2  %urem_ln1116_58 = urem i11 %add_ln84_108, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_58"/></StgValue>
</operation>

<operation id="3177" st_id="76" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:15  %bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_63_req"/></StgValue>
</operation>

<operation id="3178" st_id="76" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:2  %urem_ln1116_59 = urem i11 %add_ln84_110, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_59"/></StgValue>
</operation>

<operation id="3179" st_id="76" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:15  %bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_64_req"/></StgValue>
</operation>

<operation id="3180" st_id="76" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:3  %urem_ln1116_60 = urem i11 %add_ln84_112, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_60"/></StgValue>
</operation>

<operation id="3181" st_id="76" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:16  %bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_65_req"/></StgValue>
</operation>

<operation id="3182" st_id="76" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:3  %urem_ln1116_61 = urem i11 %add_ln84_114, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_61"/></StgValue>
</operation>

<operation id="3183" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:13  %add_ln1117_91 = add i33 %sext_ln203, %zext_ln91_69

]]></Node>
<StgValue><ssdm name="add_ln1117_91"/></StgValue>
</operation>

<operation id="3184" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:14  %sext_ln1117_92 = sext i33 %add_ln1117_91 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_92"/></StgValue>
</operation>

<operation id="3185" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:15  %bias_V_addr_65 = getelementptr i8* %input_V, i64 %sext_ln1117_92

]]></Node>
<StgValue><ssdm name="bias_V_addr_65"/></StgValue>
</operation>

<operation id="3186" st_id="76" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:3  %urem_ln1116_62 = urem i11 %add_ln84_116, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_62"/></StgValue>
</operation>

<operation id="3187" st_id="76" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:3  %urem_ln1116_63 = urem i11 %add_ln84_118, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_63"/></StgValue>
</operation>

<operation id="3188" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:2  %add_ln84_120 = add i11 %zext_ln69_2, %select_ln67_24

]]></Node>
<StgValue><ssdm name="add_ln84_120"/></StgValue>
</operation>

<operation id="3189" st_id="76" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:4  %urem_ln1116_64 = urem i11 %add_ln84_120, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_64"/></StgValue>
</operation>

<operation id="3190" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:1  %add_ln84_121 = add i11 %zext_ln81_2, %select_ln67_24

]]></Node>
<StgValue><ssdm name="add_ln84_121"/></StgValue>
</operation>

<operation id="3191" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:0  %add_ln84_125 = add i11 %zext_ln69_2, %select_ln67_26

]]></Node>
<StgValue><ssdm name="add_ln84_125"/></StgValue>
</operation>

<operation id="3192" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:1  %add_ln84_127 = add i11 %zext_ln81_2, %select_ln67_26

]]></Node>
<StgValue><ssdm name="add_ln84_127"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="3193" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:147  %add_ln91_60 = add i11 65, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_60"/></StgValue>
</operation>

<operation id="3194" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:148  %zext_ln91_70 = zext i11 %add_ln91_60 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_70"/></StgValue>
</operation>

<operation id="3195" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:0  %sum_4_5_1_0 = phi i8 [ %trunc_ln708_47, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv ], [ %sum_4_5_0_2, %.preheader.preheader.5.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_5_1_0"/></StgValue>
</operation>

<operation id="3196" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:12  %sext_ln1192_153 = sext i8 %select_ln1116_40 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_153"/></StgValue>
</operation>

<operation id="3197" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:18  %sext_ln1192_154 = sext i8 %bias_V_addr_50_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_154"/></StgValue>
</operation>

<operation id="3198" st_id="77" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:19  %mul_ln1192_76 = mul i11 %sext_ln1192_153, %sext_ln1192_154

]]></Node>
<StgValue><ssdm name="mul_ln1192_76"/></StgValue>
</operation>

<operation id="3199" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:20  %shl_ln728_74 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_5_1_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_74"/></StgValue>
</operation>

<operation id="3200" st_id="77" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:21  %add_ln1192_76 = add i11 %mul_ln1192_76, %shl_ln728_74

]]></Node>
<StgValue><ssdm name="add_ln1192_76"/></StgValue>
</operation>

<operation id="3201" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:22  %trunc_ln708_48 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_76, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_48"/></StgValue>
</operation>

<operation id="3202" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv:23  br i1 %icmp_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv, label %.preheader.preheader.5.2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="3203" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:8  %temp_4_V_load_23 = load i8* %temp_4_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_23"/></StgValue>
</operation>

<operation id="3204" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:9  %temp_5_V_load_14 = load i8* %temp_5_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_14"/></StgValue>
</operation>

<operation id="3205" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:10  %select_ln1116_44 = select i1 %icmp_ln1116_44, i8 %temp_4_V_load_23, i8 %temp_5_V_load_14

]]></Node>
<StgValue><ssdm name="select_ln1116_44"/></StgValue>
</operation>

<operation id="3206" st_id="77" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:2  %urem_ln1116_51 = urem i11 %add_ln84_95, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_51"/></StgValue>
</operation>

<operation id="3207" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:3  %zext_ln1116_78 = zext i11 %urem_ln1116_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_78"/></StgValue>
</operation>

<operation id="3208" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:4  %temp_5_V_addr_17 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_78

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_17"/></StgValue>
</operation>

<operation id="3209" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:5  %temp_6_V_addr_8 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_78

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_8"/></StgValue>
</operation>

<operation id="3210" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:8  %temp_5_V_load_15 = load i8* %temp_5_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_15"/></StgValue>
</operation>

<operation id="3211" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:9  %temp_6_V_load = load i8* %temp_6_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load"/></StgValue>
</operation>

<operation id="3212" st_id="77" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:2  %urem_ln1116_52 = urem i11 %add_ln84_97, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_52"/></StgValue>
</operation>

<operation id="3213" st_id="77" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:2  %urem_ln1116_53 = urem i11 %add_ln84_99, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_53"/></StgValue>
</operation>

<operation id="3214" st_id="77" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:2  %urem_ln1116_54 = urem i11 %add_ln84_101, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_54"/></StgValue>
</operation>

<operation id="3215" st_id="77" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:16  %bias_V_addr_58_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_58)

]]></Node>
<StgValue><ssdm name="bias_V_addr_58_read"/></StgValue>
</operation>

<operation id="3216" st_id="77" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:3  %urem_ln1116_55 = urem i11 %add_ln84_103, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_55"/></StgValue>
</operation>

<operation id="3217" st_id="77" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:16  %bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_60_req"/></StgValue>
</operation>

<operation id="3218" st_id="77" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:2  %urem_ln1116_56 = urem i11 %add_ln84_104, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_56"/></StgValue>
</operation>

<operation id="3219" st_id="77" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:15  %bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_61_req"/></StgValue>
</operation>

<operation id="3220" st_id="77" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:2  %urem_ln1116_57 = urem i11 %add_ln84_106, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_57"/></StgValue>
</operation>

<operation id="3221" st_id="77" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:15  %bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_62_req"/></StgValue>
</operation>

<operation id="3222" st_id="77" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:2  %urem_ln1116_58 = urem i11 %add_ln84_108, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_58"/></StgValue>
</operation>

<operation id="3223" st_id="77" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:15  %bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_63_req"/></StgValue>
</operation>

<operation id="3224" st_id="77" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:2  %urem_ln1116_59 = urem i11 %add_ln84_110, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_59"/></StgValue>
</operation>

<operation id="3225" st_id="77" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:15  %bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_64_req"/></StgValue>
</operation>

<operation id="3226" st_id="77" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:3  %urem_ln1116_60 = urem i11 %add_ln84_112, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_60"/></StgValue>
</operation>

<operation id="3227" st_id="77" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:16  %bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_65_req"/></StgValue>
</operation>

<operation id="3228" st_id="77" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:3  %urem_ln1116_61 = urem i11 %add_ln84_114, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_61"/></StgValue>
</operation>

<operation id="3229" st_id="77" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:16  %bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_66_req"/></StgValue>
</operation>

<operation id="3230" st_id="77" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:3  %urem_ln1116_62 = urem i11 %add_ln84_116, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_62"/></StgValue>
</operation>

<operation id="3231" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:13  %add_ln1117_92 = add i33 %sext_ln203, %zext_ln91_70

]]></Node>
<StgValue><ssdm name="add_ln1117_92"/></StgValue>
</operation>

<operation id="3232" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:14  %sext_ln1117_93 = sext i33 %add_ln1117_92 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_93"/></StgValue>
</operation>

<operation id="3233" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:15  %bias_V_addr_66 = getelementptr i8* %input_V, i64 %sext_ln1117_93

]]></Node>
<StgValue><ssdm name="bias_V_addr_66"/></StgValue>
</operation>

<operation id="3234" st_id="77" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:3  %urem_ln1116_63 = urem i11 %add_ln84_118, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_63"/></StgValue>
</operation>

<operation id="3235" st_id="77" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:4  %urem_ln1116_64 = urem i11 %add_ln84_120, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_64"/></StgValue>
</operation>

<operation id="3236" st_id="77" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:3  %urem_ln1116_65 = urem i11 %add_ln84_121, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_65"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="3237" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_1_begin:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3136, i64 3136, i64 3136)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="3238" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:149  %add_ln91_61 = add i11 66, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_61"/></StgValue>
</operation>

<operation id="3239" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:150  %zext_ln91_71 = zext i11 %add_ln91_61 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_71"/></StgValue>
</operation>

<operation id="3240" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:151  %add_ln91_62 = add i11 67, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_62"/></StgValue>
</operation>

<operation id="3241" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:152  %zext_ln91_72 = zext i11 %add_ln91_62 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_72"/></StgValue>
</operation>

<operation id="3242" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:153  %add_ln91_63 = add i11 68, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_63"/></StgValue>
</operation>

<operation id="3243" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:154  %zext_ln91_73 = zext i11 %add_ln91_63 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_73"/></StgValue>
</operation>

<operation id="3244" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:155  %add_ln91_64 = add i11 69, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_64"/></StgValue>
</operation>

<operation id="3245" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:156  %zext_ln91_74 = zext i11 %add_ln91_64 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_74"/></StgValue>
</operation>

<operation id="3246" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:157  %add_ln91_65 = add i11 70, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_65"/></StgValue>
</operation>

<operation id="3247" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:158  %zext_ln91_75 = zext i11 %add_ln91_65 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_75"/></StgValue>
</operation>

<operation id="3248" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:159  %add_ln91_66 = add i11 71, %select_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_66"/></StgValue>
</operation>

<operation id="3249" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="33" op_0_bw="11">
<![CDATA[
hls_label_1_begin:160  %zext_ln91_76 = zext i11 %add_ln91_66 to i33

]]></Node>
<StgValue><ssdm name="zext_ln91_76"/></StgValue>
</operation>

<operation id="3250" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1_begin:332  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln70"/></StgValue>
</operation>

<operation id="3251" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:11  %sext_ln1192_155 = sext i8 %select_ln1116_41 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_155"/></StgValue>
</operation>

<operation id="3252" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:17  %sext_ln1192_156 = sext i8 %bias_V_addr_51_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_156"/></StgValue>
</operation>

<operation id="3253" st_id="78" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:18  %mul_ln1192_77 = mul i11 %sext_ln1192_155, %sext_ln1192_156

]]></Node>
<StgValue><ssdm name="mul_ln1192_77"/></StgValue>
</operation>

<operation id="3254" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:19  %shl_ln728_75 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln708_48, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_75"/></StgValue>
</operation>

<operation id="3255" st_id="78" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:20  %add_ln1192_77 = add i11 %mul_ln1192_77, %shl_ln728_75

]]></Node>
<StgValue><ssdm name="add_ln1192_77"/></StgValue>
</operation>

<operation id="3256" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:21  %trunc_ln708_49 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_77, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_49"/></StgValue>
</operation>

<operation id="3257" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv:22  br label %.preheader.preheader.5.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="3258" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:8  %temp_5_V_load_15 = load i8* %temp_5_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_15"/></StgValue>
</operation>

<operation id="3259" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:9  %temp_6_V_load = load i8* %temp_6_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load"/></StgValue>
</operation>

<operation id="3260" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:10  %select_ln1116_45 = select i1 %icmp_ln1116_45, i8 %temp_5_V_load_15, i8 %temp_6_V_load

]]></Node>
<StgValue><ssdm name="select_ln1116_45"/></StgValue>
</operation>

<operation id="3261" st_id="78" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:2  %urem_ln1116_52 = urem i11 %add_ln84_97, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_52"/></StgValue>
</operation>

<operation id="3262" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:3  %zext_ln1116_79 = zext i11 %urem_ln1116_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_79"/></StgValue>
</operation>

<operation id="3263" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:4  %temp_5_V_addr_18 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_79

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_18"/></StgValue>
</operation>

<operation id="3264" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:5  %temp_6_V_addr_9 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_79

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_9"/></StgValue>
</operation>

<operation id="3265" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:8  %temp_5_V_load_16 = load i8* %temp_5_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_16"/></StgValue>
</operation>

<operation id="3266" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:9  %temp_6_V_load_7 = load i8* %temp_6_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_7"/></StgValue>
</operation>

<operation id="3267" st_id="78" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:2  %urem_ln1116_53 = urem i11 %add_ln84_99, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_53"/></StgValue>
</operation>

<operation id="3268" st_id="78" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:2  %urem_ln1116_54 = urem i11 %add_ln84_101, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_54"/></StgValue>
</operation>

<operation id="3269" st_id="78" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:3  %urem_ln1116_55 = urem i11 %add_ln84_103, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_55"/></StgValue>
</operation>

<operation id="3270" st_id="78" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:17  %bias_V_addr_59_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_59)

]]></Node>
<StgValue><ssdm name="bias_V_addr_59_read"/></StgValue>
</operation>

<operation id="3271" st_id="78" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:2  %urem_ln1116_56 = urem i11 %add_ln84_104, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_56"/></StgValue>
</operation>

<operation id="3272" st_id="78" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:15  %bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_61_req"/></StgValue>
</operation>

<operation id="3273" st_id="78" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:2  %urem_ln1116_57 = urem i11 %add_ln84_106, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_57"/></StgValue>
</operation>

<operation id="3274" st_id="78" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:15  %bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_62_req"/></StgValue>
</operation>

<operation id="3275" st_id="78" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:2  %urem_ln1116_58 = urem i11 %add_ln84_108, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_58"/></StgValue>
</operation>

<operation id="3276" st_id="78" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:15  %bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_63_req"/></StgValue>
</operation>

<operation id="3277" st_id="78" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:2  %urem_ln1116_59 = urem i11 %add_ln84_110, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_59"/></StgValue>
</operation>

<operation id="3278" st_id="78" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:15  %bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_64_req"/></StgValue>
</operation>

<operation id="3279" st_id="78" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:3  %urem_ln1116_60 = urem i11 %add_ln84_112, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_60"/></StgValue>
</operation>

<operation id="3280" st_id="78" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:16  %bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_65_req"/></StgValue>
</operation>

<operation id="3281" st_id="78" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:3  %urem_ln1116_61 = urem i11 %add_ln84_114, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_61"/></StgValue>
</operation>

<operation id="3282" st_id="78" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:16  %bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_66_req"/></StgValue>
</operation>

<operation id="3283" st_id="78" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:3  %urem_ln1116_62 = urem i11 %add_ln84_116, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_62"/></StgValue>
</operation>

<operation id="3284" st_id="78" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:16  %bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_67_req"/></StgValue>
</operation>

<operation id="3285" st_id="78" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:3  %urem_ln1116_63 = urem i11 %add_ln84_118, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_63"/></StgValue>
</operation>

<operation id="3286" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:13  %add_ln1117_93 = add i33 %sext_ln203, %zext_ln91_71

]]></Node>
<StgValue><ssdm name="add_ln1117_93"/></StgValue>
</operation>

<operation id="3287" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:14  %sext_ln1117_94 = sext i33 %add_ln1117_93 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_94"/></StgValue>
</operation>

<operation id="3288" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:15  %bias_V_addr_67 = getelementptr i8* %input_V, i64 %sext_ln1117_94

]]></Node>
<StgValue><ssdm name="bias_V_addr_67"/></StgValue>
</operation>

<operation id="3289" st_id="78" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:4  %urem_ln1116_64 = urem i11 %add_ln84_120, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_64"/></StgValue>
</operation>

<operation id="3290" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:14  %add_ln1117_94 = add i33 %sext_ln203, %zext_ln91_72

]]></Node>
<StgValue><ssdm name="add_ln1117_94"/></StgValue>
</operation>

<operation id="3291" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:15  %sext_ln1117_95 = sext i33 %add_ln1117_94 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_95"/></StgValue>
</operation>

<operation id="3292" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:16  %bias_V_addr_68 = getelementptr i8* %input_V, i64 %sext_ln1117_95

]]></Node>
<StgValue><ssdm name="bias_V_addr_68"/></StgValue>
</operation>

<operation id="3293" st_id="78" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:3  %urem_ln1116_65 = urem i11 %add_ln84_121, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_65"/></StgValue>
</operation>

<operation id="3294" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:13  %add_ln1117_95 = add i33 %sext_ln203, %zext_ln91_73

]]></Node>
<StgValue><ssdm name="add_ln1117_95"/></StgValue>
</operation>

<operation id="3295" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:14  %sext_ln1117_96 = sext i33 %add_ln1117_95 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_96"/></StgValue>
</operation>

<operation id="3296" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:15  %bias_V_addr_69 = getelementptr i8* %input_V, i64 %sext_ln1117_96

]]></Node>
<StgValue><ssdm name="bias_V_addr_69"/></StgValue>
</operation>

<operation id="3297" st_id="78" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:3  %urem_ln1116_66 = urem i11 %add_ln84_123, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_66"/></StgValue>
</operation>

<operation id="3298" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:13  %add_ln1117_96 = add i33 %sext_ln203, %zext_ln91_74

]]></Node>
<StgValue><ssdm name="add_ln1117_96"/></StgValue>
</operation>

<operation id="3299" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:14  %sext_ln1117_97 = sext i33 %add_ln1117_96 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_97"/></StgValue>
</operation>

<operation id="3300" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:15  %bias_V_addr_70 = getelementptr i8* %input_V, i64 %sext_ln1117_97

]]></Node>
<StgValue><ssdm name="bias_V_addr_70"/></StgValue>
</operation>

<operation id="3301" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:12  %add_ln1117_97 = add i33 %sext_ln203, %zext_ln91_75

]]></Node>
<StgValue><ssdm name="add_ln1117_97"/></StgValue>
</operation>

<operation id="3302" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:13  %sext_ln1117_98 = sext i33 %add_ln1117_97 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_98"/></StgValue>
</operation>

<operation id="3303" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:14  %bias_V_addr_71 = getelementptr i8* %input_V, i64 %sext_ln1117_98

]]></Node>
<StgValue><ssdm name="bias_V_addr_71"/></StgValue>
</operation>

<operation id="3304" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:13  %add_ln1117_98 = add i33 %sext_ln203, %zext_ln91_76

]]></Node>
<StgValue><ssdm name="add_ln1117_98"/></StgValue>
</operation>

<operation id="3305" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:14  %sext_ln1117_99 = sext i33 %add_ln1117_98 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_99"/></StgValue>
</operation>

<operation id="3306" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:15  %bias_V_addr_72 = getelementptr i8* %input_V, i64 %sext_ln1117_99

]]></Node>
<StgValue><ssdm name="bias_V_addr_72"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="3307" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.5.2:0  %sum_4_5_1_2 = phi i8 [ %trunc_ln708_49, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv ], [ %trunc_ln708_48, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv ]

]]></Node>
<StgValue><ssdm name="sum_4_5_1_2"/></StgValue>
</operation>

<operation id="3308" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.5.2:1  br i1 %and_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv, label %.preheader.5.2.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="3309" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:11  %sext_ln1192_157 = sext i8 %select_ln1116_42 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_157"/></StgValue>
</operation>

<operation id="3310" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:17  %sext_ln1192_158 = sext i8 %bias_V_addr_52_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_158"/></StgValue>
</operation>

<operation id="3311" st_id="79" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:18  %mul_ln1192_78 = mul i11 %sext_ln1192_157, %sext_ln1192_158

]]></Node>
<StgValue><ssdm name="mul_ln1192_78"/></StgValue>
</operation>

<operation id="3312" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:19  %shl_ln728_76 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_5_1_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_76"/></StgValue>
</operation>

<operation id="3313" st_id="79" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:20  %add_ln1192_78 = add i11 %mul_ln1192_78, %shl_ln728_76

]]></Node>
<StgValue><ssdm name="add_ln1192_78"/></StgValue>
</operation>

<operation id="3314" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:21  %trunc_ln708_50 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_78, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_50"/></StgValue>
</operation>

<operation id="3315" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv:22  br label %.preheader.5.2.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="3316" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:8  %temp_5_V_load_16 = load i8* %temp_5_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_16"/></StgValue>
</operation>

<operation id="3317" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:9  %temp_6_V_load_7 = load i8* %temp_6_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_7"/></StgValue>
</operation>

<operation id="3318" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:10  %select_ln1116_46 = select i1 %icmp_ln1116_46, i8 %temp_5_V_load_16, i8 %temp_6_V_load_7

]]></Node>
<StgValue><ssdm name="select_ln1116_46"/></StgValue>
</operation>

<operation id="3319" st_id="79" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:2  %urem_ln1116_53 = urem i11 %add_ln84_99, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_53"/></StgValue>
</operation>

<operation id="3320" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:3  %zext_ln1116_80 = zext i11 %urem_ln1116_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_80"/></StgValue>
</operation>

<operation id="3321" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:4  %temp_5_V_addr_19 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_80

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_19"/></StgValue>
</operation>

<operation id="3322" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:5  %temp_6_V_addr_10 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_80

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_10"/></StgValue>
</operation>

<operation id="3323" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:8  %temp_5_V_load_17 = load i8* %temp_5_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_17"/></StgValue>
</operation>

<operation id="3324" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:9  %temp_6_V_load_8 = load i8* %temp_6_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_8"/></StgValue>
</operation>

<operation id="3325" st_id="79" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:2  %urem_ln1116_54 = urem i11 %add_ln84_101, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_54"/></StgValue>
</operation>

<operation id="3326" st_id="79" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:3  %urem_ln1116_55 = urem i11 %add_ln84_103, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_55"/></StgValue>
</operation>

<operation id="3327" st_id="79" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:2  %urem_ln1116_56 = urem i11 %add_ln84_104, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_56"/></StgValue>
</operation>

<operation id="3328" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:16  %bias_V_addr_60_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_60)

]]></Node>
<StgValue><ssdm name="bias_V_addr_60_read"/></StgValue>
</operation>

<operation id="3329" st_id="79" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:2  %urem_ln1116_57 = urem i11 %add_ln84_106, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_57"/></StgValue>
</operation>

<operation id="3330" st_id="79" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:15  %bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_62_req"/></StgValue>
</operation>

<operation id="3331" st_id="79" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:2  %urem_ln1116_58 = urem i11 %add_ln84_108, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_58"/></StgValue>
</operation>

<operation id="3332" st_id="79" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:15  %bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_63_req"/></StgValue>
</operation>

<operation id="3333" st_id="79" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:2  %urem_ln1116_59 = urem i11 %add_ln84_110, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_59"/></StgValue>
</operation>

<operation id="3334" st_id="79" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:15  %bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_64_req"/></StgValue>
</operation>

<operation id="3335" st_id="79" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:3  %urem_ln1116_60 = urem i11 %add_ln84_112, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_60"/></StgValue>
</operation>

<operation id="3336" st_id="79" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:16  %bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_65_req"/></StgValue>
</operation>

<operation id="3337" st_id="79" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:3  %urem_ln1116_61 = urem i11 %add_ln84_114, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_61"/></StgValue>
</operation>

<operation id="3338" st_id="79" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:16  %bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_66_req"/></StgValue>
</operation>

<operation id="3339" st_id="79" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:3  %urem_ln1116_62 = urem i11 %add_ln84_116, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_62"/></StgValue>
</operation>

<operation id="3340" st_id="79" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:16  %bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_67_req"/></StgValue>
</operation>

<operation id="3341" st_id="79" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:3  %urem_ln1116_63 = urem i11 %add_ln84_118, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_63"/></StgValue>
</operation>

<operation id="3342" st_id="79" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:16  %bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_68_req"/></StgValue>
</operation>

<operation id="3343" st_id="79" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:4  %urem_ln1116_64 = urem i11 %add_ln84_120, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_64"/></StgValue>
</operation>

<operation id="3344" st_id="79" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:3  %urem_ln1116_65 = urem i11 %add_ln84_121, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_65"/></StgValue>
</operation>

<operation id="3345" st_id="79" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:3  %urem_ln1116_66 = urem i11 %add_ln84_123, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_66"/></StgValue>
</operation>

<operation id="3346" st_id="79" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:2  %urem_ln1116_67 = urem i11 %add_ln84_125, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_67"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="3347" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.5.2.1:0  %sum_4_5_2_0 = phi i8 [ %trunc_ln708_50, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv ], [ %sum_4_5_1_2, %.preheader.preheader.5.2 ]

]]></Node>
<StgValue><ssdm name="sum_4_5_2_0"/></StgValue>
</operation>

<operation id="3348" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.5.2.1:1  br i1 %select_ln67_4, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv, label %.preheader.5.2.2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="3349" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:11  %sext_ln1192_159 = sext i8 %select_ln1116_43 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_159"/></StgValue>
</operation>

<operation id="3350" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:17  %sext_ln1192_160 = sext i8 %bias_V_addr_53_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_160"/></StgValue>
</operation>

<operation id="3351" st_id="80" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:18  %mul_ln1192_79 = mul i11 %sext_ln1192_159, %sext_ln1192_160

]]></Node>
<StgValue><ssdm name="mul_ln1192_79"/></StgValue>
</operation>

<operation id="3352" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:19  %shl_ln728_77 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_5_2_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_77"/></StgValue>
</operation>

<operation id="3353" st_id="80" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:20  %add_ln1192_79 = add i11 %mul_ln1192_79, %shl_ln728_77

]]></Node>
<StgValue><ssdm name="add_ln1192_79"/></StgValue>
</operation>

<operation id="3354" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:21  %trunc_ln708_51 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_79, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_51"/></StgValue>
</operation>

<operation id="3355" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv:22  br label %.preheader.5.2.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="3356" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:8  %temp_5_V_load_17 = load i8* %temp_5_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_17"/></StgValue>
</operation>

<operation id="3357" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:9  %temp_6_V_load_8 = load i8* %temp_6_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_8"/></StgValue>
</operation>

<operation id="3358" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:10  %select_ln1116_47 = select i1 %icmp_ln1116_47, i8 %temp_5_V_load_17, i8 %temp_6_V_load_8

]]></Node>
<StgValue><ssdm name="select_ln1116_47"/></StgValue>
</operation>

<operation id="3359" st_id="80" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:2  %urem_ln1116_54 = urem i11 %add_ln84_101, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_54"/></StgValue>
</operation>

<operation id="3360" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:3  %zext_ln1116_81 = zext i11 %urem_ln1116_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_81"/></StgValue>
</operation>

<operation id="3361" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:4  %temp_5_V_addr_20 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_81

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_20"/></StgValue>
</operation>

<operation id="3362" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:5  %temp_6_V_addr_11 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_81

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_11"/></StgValue>
</operation>

<operation id="3363" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:8  %temp_5_V_load_18 = load i8* %temp_5_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_18"/></StgValue>
</operation>

<operation id="3364" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:9  %temp_6_V_load_9 = load i8* %temp_6_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_9"/></StgValue>
</operation>

<operation id="3365" st_id="80" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:3  %urem_ln1116_55 = urem i11 %add_ln84_103, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_55"/></StgValue>
</operation>

<operation id="3366" st_id="80" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:2  %urem_ln1116_56 = urem i11 %add_ln84_104, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_56"/></StgValue>
</operation>

<operation id="3367" st_id="80" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:2  %urem_ln1116_57 = urem i11 %add_ln84_106, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_57"/></StgValue>
</operation>

<operation id="3368" st_id="80" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:16  %bias_V_addr_61_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_61)

]]></Node>
<StgValue><ssdm name="bias_V_addr_61_read"/></StgValue>
</operation>

<operation id="3369" st_id="80" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:2  %urem_ln1116_58 = urem i11 %add_ln84_108, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_58"/></StgValue>
</operation>

<operation id="3370" st_id="80" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:15  %bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_63_req"/></StgValue>
</operation>

<operation id="3371" st_id="80" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:2  %urem_ln1116_59 = urem i11 %add_ln84_110, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_59"/></StgValue>
</operation>

<operation id="3372" st_id="80" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:15  %bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_64_req"/></StgValue>
</operation>

<operation id="3373" st_id="80" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:3  %urem_ln1116_60 = urem i11 %add_ln84_112, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_60"/></StgValue>
</operation>

<operation id="3374" st_id="80" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:16  %bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_65_req"/></StgValue>
</operation>

<operation id="3375" st_id="80" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:3  %urem_ln1116_61 = urem i11 %add_ln84_114, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_61"/></StgValue>
</operation>

<operation id="3376" st_id="80" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:16  %bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_66_req"/></StgValue>
</operation>

<operation id="3377" st_id="80" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:3  %urem_ln1116_62 = urem i11 %add_ln84_116, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_62"/></StgValue>
</operation>

<operation id="3378" st_id="80" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:16  %bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_67_req"/></StgValue>
</operation>

<operation id="3379" st_id="80" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:3  %urem_ln1116_63 = urem i11 %add_ln84_118, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_63"/></StgValue>
</operation>

<operation id="3380" st_id="80" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:16  %bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_68_req"/></StgValue>
</operation>

<operation id="3381" st_id="80" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:4  %urem_ln1116_64 = urem i11 %add_ln84_120, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_64"/></StgValue>
</operation>

<operation id="3382" st_id="80" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:17  %bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_69_req"/></StgValue>
</operation>

<operation id="3383" st_id="80" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:3  %urem_ln1116_65 = urem i11 %add_ln84_121, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_65"/></StgValue>
</operation>

<operation id="3384" st_id="80" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:3  %urem_ln1116_66 = urem i11 %add_ln84_123, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_66"/></StgValue>
</operation>

<operation id="3385" st_id="80" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:2  %urem_ln1116_67 = urem i11 %add_ln84_125, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_67"/></StgValue>
</operation>

<operation id="3386" st_id="80" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:3  %urem_ln1116_68 = urem i11 %add_ln84_127, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_68"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="3387" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.5.2.2:0  %sum_4_5_2_1 = phi i8 [ %trunc_ln708_51, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv ], [ %sum_4_5_2_0, %.preheader.5.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_5_2_1"/></StgValue>
</operation>

<operation id="3388" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.5.2.2:1  br i1 %and_ln83_3, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv, label %.preheader148.preheader.6

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="3389" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:11  %sext_ln1192_161 = sext i8 %select_ln1116_44 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_161"/></StgValue>
</operation>

<operation id="3390" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:17  %sext_ln1192_162 = sext i8 %bias_V_addr_54_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_162"/></StgValue>
</operation>

<operation id="3391" st_id="81" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:18  %mul_ln1192_80 = mul i11 %sext_ln1192_161, %sext_ln1192_162

]]></Node>
<StgValue><ssdm name="mul_ln1192_80"/></StgValue>
</operation>

<operation id="3392" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:19  %shl_ln728_78 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_5_2_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_78"/></StgValue>
</operation>

<operation id="3393" st_id="81" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:20  %add_ln1192_80 = add i11 %mul_ln1192_80, %shl_ln728_78

]]></Node>
<StgValue><ssdm name="add_ln1192_80"/></StgValue>
</operation>

<operation id="3394" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:21  %trunc_ln708_52 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_80, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_52"/></StgValue>
</operation>

<operation id="3395" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv:22  br label %.preheader148.preheader.6

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="3396" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:8  %temp_5_V_load_18 = load i8* %temp_5_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_18"/></StgValue>
</operation>

<operation id="3397" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:9  %temp_6_V_load_9 = load i8* %temp_6_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_9"/></StgValue>
</operation>

<operation id="3398" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:10  %select_ln1116_48 = select i1 %icmp_ln1116_48, i8 %temp_5_V_load_18, i8 %temp_6_V_load_9

]]></Node>
<StgValue><ssdm name="select_ln1116_48"/></StgValue>
</operation>

<operation id="3399" st_id="81" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:3  %urem_ln1116_55 = urem i11 %add_ln84_103, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_55"/></StgValue>
</operation>

<operation id="3400" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:4  %zext_ln1116_82 = zext i11 %urem_ln1116_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_82"/></StgValue>
</operation>

<operation id="3401" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:5  %temp_5_V_addr_21 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_82

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_21"/></StgValue>
</operation>

<operation id="3402" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:6  %temp_6_V_addr_12 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_82

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_12"/></StgValue>
</operation>

<operation id="3403" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:9  %temp_5_V_load_19 = load i8* %temp_5_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_19"/></StgValue>
</operation>

<operation id="3404" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:10  %temp_6_V_load_10 = load i8* %temp_6_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_10"/></StgValue>
</operation>

<operation id="3405" st_id="81" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:2  %urem_ln1116_56 = urem i11 %add_ln84_104, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_56"/></StgValue>
</operation>

<operation id="3406" st_id="81" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:2  %urem_ln1116_57 = urem i11 %add_ln84_106, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_57"/></StgValue>
</operation>

<operation id="3407" st_id="81" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:2  %urem_ln1116_58 = urem i11 %add_ln84_108, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_58"/></StgValue>
</operation>

<operation id="3408" st_id="81" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:16  %bias_V_addr_62_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_62)

]]></Node>
<StgValue><ssdm name="bias_V_addr_62_read"/></StgValue>
</operation>

<operation id="3409" st_id="81" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:2  %urem_ln1116_59 = urem i11 %add_ln84_110, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_59"/></StgValue>
</operation>

<operation id="3410" st_id="81" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:15  %bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_64_req"/></StgValue>
</operation>

<operation id="3411" st_id="81" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:3  %urem_ln1116_60 = urem i11 %add_ln84_112, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_60"/></StgValue>
</operation>

<operation id="3412" st_id="81" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:16  %bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_65_req"/></StgValue>
</operation>

<operation id="3413" st_id="81" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:3  %urem_ln1116_61 = urem i11 %add_ln84_114, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_61"/></StgValue>
</operation>

<operation id="3414" st_id="81" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:16  %bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_66_req"/></StgValue>
</operation>

<operation id="3415" st_id="81" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:3  %urem_ln1116_62 = urem i11 %add_ln84_116, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_62"/></StgValue>
</operation>

<operation id="3416" st_id="81" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:16  %bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_67_req"/></StgValue>
</operation>

<operation id="3417" st_id="81" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:3  %urem_ln1116_63 = urem i11 %add_ln84_118, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_63"/></StgValue>
</operation>

<operation id="3418" st_id="81" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:16  %bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_68_req"/></StgValue>
</operation>

<operation id="3419" st_id="81" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:4  %urem_ln1116_64 = urem i11 %add_ln84_120, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_64"/></StgValue>
</operation>

<operation id="3420" st_id="81" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:17  %bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_69_req"/></StgValue>
</operation>

<operation id="3421" st_id="81" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:3  %urem_ln1116_65 = urem i11 %add_ln84_121, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_65"/></StgValue>
</operation>

<operation id="3422" st_id="81" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:16  %bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_70_req"/></StgValue>
</operation>

<operation id="3423" st_id="81" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:3  %urem_ln1116_66 = urem i11 %add_ln84_123, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_66"/></StgValue>
</operation>

<operation id="3424" st_id="81" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:2  %urem_ln1116_67 = urem i11 %add_ln84_125, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_67"/></StgValue>
</operation>

<operation id="3425" st_id="81" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:3  %urem_ln1116_68 = urem i11 %add_ln84_127, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_68"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="3426" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader148.preheader.6:0  %sum_4_5_2_2 = phi i8 [ %trunc_ln708_52, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv ], [ %sum_4_5_2_1, %.preheader.5.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_4_5_2_2"/></StgValue>
</operation>

<operation id="3427" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader148.preheader.6:1  br i1 %and_ln83, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv, label %.preheader.6.0.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="3428" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:11  %sext_ln1192_163 = sext i8 %select_ln1116_45 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_163"/></StgValue>
</operation>

<operation id="3429" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:17  %sext_ln1192_164 = sext i8 %bias_V_addr_55_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_164"/></StgValue>
</operation>

<operation id="3430" st_id="82" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:18  %mul_ln1192_81 = mul i11 %sext_ln1192_163, %sext_ln1192_164

]]></Node>
<StgValue><ssdm name="mul_ln1192_81"/></StgValue>
</operation>

<operation id="3431" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:19  %shl_ln728_79 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_5_2_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_79"/></StgValue>
</operation>

<operation id="3432" st_id="82" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:20  %add_ln1192_81 = add i11 %mul_ln1192_81, %shl_ln728_79

]]></Node>
<StgValue><ssdm name="add_ln1192_81"/></StgValue>
</operation>

<operation id="3433" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:21  %trunc_ln708_53 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_81, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_53"/></StgValue>
</operation>

<operation id="3434" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv:22  br label %.preheader.6.0.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="3435" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:9  %temp_5_V_load_19 = load i8* %temp_5_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_19"/></StgValue>
</operation>

<operation id="3436" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:10  %temp_6_V_load_10 = load i8* %temp_6_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_10"/></StgValue>
</operation>

<operation id="3437" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:11  %select_ln1116_49 = select i1 %icmp_ln1116_49, i8 %temp_5_V_load_19, i8 %temp_6_V_load_10

]]></Node>
<StgValue><ssdm name="select_ln1116_49"/></StgValue>
</operation>

<operation id="3438" st_id="82" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:2  %urem_ln1116_56 = urem i11 %add_ln84_104, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_56"/></StgValue>
</operation>

<operation id="3439" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:3  %zext_ln1116_83 = zext i11 %urem_ln1116_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_83"/></StgValue>
</operation>

<operation id="3440" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:4  %temp_5_V_addr_22 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_83

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_22"/></StgValue>
</operation>

<operation id="3441" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:5  %temp_6_V_addr_13 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_83

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_13"/></StgValue>
</operation>

<operation id="3442" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:8  %temp_5_V_load_20 = load i8* %temp_5_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_20"/></StgValue>
</operation>

<operation id="3443" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:9  %temp_6_V_load_11 = load i8* %temp_6_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_11"/></StgValue>
</operation>

<operation id="3444" st_id="82" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:2  %urem_ln1116_57 = urem i11 %add_ln84_106, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_57"/></StgValue>
</operation>

<operation id="3445" st_id="82" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:2  %urem_ln1116_58 = urem i11 %add_ln84_108, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_58"/></StgValue>
</operation>

<operation id="3446" st_id="82" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:2  %urem_ln1116_59 = urem i11 %add_ln84_110, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_59"/></StgValue>
</operation>

<operation id="3447" st_id="82" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:16  %bias_V_addr_63_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_63)

]]></Node>
<StgValue><ssdm name="bias_V_addr_63_read"/></StgValue>
</operation>

<operation id="3448" st_id="82" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:3  %urem_ln1116_60 = urem i11 %add_ln84_112, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_60"/></StgValue>
</operation>

<operation id="3449" st_id="82" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:16  %bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_65_req"/></StgValue>
</operation>

<operation id="3450" st_id="82" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:3  %urem_ln1116_61 = urem i11 %add_ln84_114, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_61"/></StgValue>
</operation>

<operation id="3451" st_id="82" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:16  %bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_66_req"/></StgValue>
</operation>

<operation id="3452" st_id="82" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:3  %urem_ln1116_62 = urem i11 %add_ln84_116, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_62"/></StgValue>
</operation>

<operation id="3453" st_id="82" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:16  %bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_67_req"/></StgValue>
</operation>

<operation id="3454" st_id="82" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:3  %urem_ln1116_63 = urem i11 %add_ln84_118, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_63"/></StgValue>
</operation>

<operation id="3455" st_id="82" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:16  %bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_68_req"/></StgValue>
</operation>

<operation id="3456" st_id="82" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:4  %urem_ln1116_64 = urem i11 %add_ln84_120, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_64"/></StgValue>
</operation>

<operation id="3457" st_id="82" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:17  %bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_69_req"/></StgValue>
</operation>

<operation id="3458" st_id="82" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:3  %urem_ln1116_65 = urem i11 %add_ln84_121, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_65"/></StgValue>
</operation>

<operation id="3459" st_id="82" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:16  %bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_70_req"/></StgValue>
</operation>

<operation id="3460" st_id="82" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:3  %urem_ln1116_66 = urem i11 %add_ln84_123, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_66"/></StgValue>
</operation>

<operation id="3461" st_id="82" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:16  %bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_71_req"/></StgValue>
</operation>

<operation id="3462" st_id="82" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:2  %urem_ln1116_67 = urem i11 %add_ln84_125, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_67"/></StgValue>
</operation>

<operation id="3463" st_id="82" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:3  %urem_ln1116_68 = urem i11 %add_ln84_127, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_68"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="3464" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.6.0.1:0  %sum_4_6_0_0 = phi i8 [ %trunc_ln708_53, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv ], [ %sum_4_5_2_2, %.preheader148.preheader.6 ]

]]></Node>
<StgValue><ssdm name="sum_4_6_0_0"/></StgValue>
</operation>

<operation id="3465" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.6.0.1:1  br i1 %select_ln67_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv, label %.preheader.6.0.2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="3466" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:11  %sext_ln1192_165 = sext i8 %select_ln1116_46 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_165"/></StgValue>
</operation>

<operation id="3467" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:17  %sext_ln1192_166 = sext i8 %bias_V_addr_56_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_166"/></StgValue>
</operation>

<operation id="3468" st_id="83" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:18  %mul_ln1192_82 = mul i11 %sext_ln1192_165, %sext_ln1192_166

]]></Node>
<StgValue><ssdm name="mul_ln1192_82"/></StgValue>
</operation>

<operation id="3469" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:19  %shl_ln728_80 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_6_0_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_80"/></StgValue>
</operation>

<operation id="3470" st_id="83" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:20  %add_ln1192_82 = add i11 %mul_ln1192_82, %shl_ln728_80

]]></Node>
<StgValue><ssdm name="add_ln1192_82"/></StgValue>
</operation>

<operation id="3471" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:21  %trunc_ln708_54 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_82, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_54"/></StgValue>
</operation>

<operation id="3472" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv:22  br label %.preheader.6.0.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="3473" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:8  %temp_5_V_load_20 = load i8* %temp_5_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_20"/></StgValue>
</operation>

<operation id="3474" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:9  %temp_6_V_load_11 = load i8* %temp_6_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_11"/></StgValue>
</operation>

<operation id="3475" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:10  %select_ln1116_50 = select i1 %icmp_ln1116_50, i8 %temp_5_V_load_20, i8 %temp_6_V_load_11

]]></Node>
<StgValue><ssdm name="select_ln1116_50"/></StgValue>
</operation>

<operation id="3476" st_id="83" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:2  %urem_ln1116_57 = urem i11 %add_ln84_106, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_57"/></StgValue>
</operation>

<operation id="3477" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:3  %zext_ln1116_84 = zext i11 %urem_ln1116_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_84"/></StgValue>
</operation>

<operation id="3478" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:4  %temp_5_V_addr_23 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_84

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_23"/></StgValue>
</operation>

<operation id="3479" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:5  %temp_6_V_addr_14 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_84

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_14"/></StgValue>
</operation>

<operation id="3480" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:8  %temp_5_V_load_21 = load i8* %temp_5_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_21"/></StgValue>
</operation>

<operation id="3481" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:9  %temp_6_V_load_12 = load i8* %temp_6_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_12"/></StgValue>
</operation>

<operation id="3482" st_id="83" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:2  %urem_ln1116_58 = urem i11 %add_ln84_108, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_58"/></StgValue>
</operation>

<operation id="3483" st_id="83" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:2  %urem_ln1116_59 = urem i11 %add_ln84_110, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_59"/></StgValue>
</operation>

<operation id="3484" st_id="83" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:3  %urem_ln1116_60 = urem i11 %add_ln84_112, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_60"/></StgValue>
</operation>

<operation id="3485" st_id="83" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:17  %bias_V_addr_64_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_64)

]]></Node>
<StgValue><ssdm name="bias_V_addr_64_read"/></StgValue>
</operation>

<operation id="3486" st_id="83" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:3  %urem_ln1116_61 = urem i11 %add_ln84_114, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_61"/></StgValue>
</operation>

<operation id="3487" st_id="83" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:16  %bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_66_req"/></StgValue>
</operation>

<operation id="3488" st_id="83" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:3  %urem_ln1116_62 = urem i11 %add_ln84_116, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_62"/></StgValue>
</operation>

<operation id="3489" st_id="83" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:16  %bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_67_req"/></StgValue>
</operation>

<operation id="3490" st_id="83" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:3  %urem_ln1116_63 = urem i11 %add_ln84_118, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_63"/></StgValue>
</operation>

<operation id="3491" st_id="83" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:16  %bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_68_req"/></StgValue>
</operation>

<operation id="3492" st_id="83" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:4  %urem_ln1116_64 = urem i11 %add_ln84_120, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_64"/></StgValue>
</operation>

<operation id="3493" st_id="83" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:17  %bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_69_req"/></StgValue>
</operation>

<operation id="3494" st_id="83" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:3  %urem_ln1116_65 = urem i11 %add_ln84_121, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_65"/></StgValue>
</operation>

<operation id="3495" st_id="83" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:16  %bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_70_req"/></StgValue>
</operation>

<operation id="3496" st_id="83" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:3  %urem_ln1116_66 = urem i11 %add_ln84_123, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_66"/></StgValue>
</operation>

<operation id="3497" st_id="83" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:16  %bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_71_req"/></StgValue>
</operation>

<operation id="3498" st_id="83" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:2  %urem_ln1116_67 = urem i11 %add_ln84_125, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_67"/></StgValue>
</operation>

<operation id="3499" st_id="83" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:15  %bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_72_req"/></StgValue>
</operation>

<operation id="3500" st_id="83" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:3  %urem_ln1116_68 = urem i11 %add_ln84_127, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_68"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="3501" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.6.0.2:0  %sum_4_6_0_1 = phi i8 [ %trunc_ln708_54, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv ], [ %sum_4_6_0_0, %.preheader.6.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_6_0_1"/></StgValue>
</operation>

<operation id="3502" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.6.0.2:1  br i1 %and_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv, label %.preheader.preheader.6.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="3503" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:11  %sext_ln1192_167 = sext i8 %select_ln1116_47 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_167"/></StgValue>
</operation>

<operation id="3504" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:17  %sext_ln1192_168 = sext i8 %bias_V_addr_57_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_168"/></StgValue>
</operation>

<operation id="3505" st_id="84" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:18  %mul_ln1192_83 = mul i11 %sext_ln1192_167, %sext_ln1192_168

]]></Node>
<StgValue><ssdm name="mul_ln1192_83"/></StgValue>
</operation>

<operation id="3506" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:19  %shl_ln728_81 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_6_0_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_81"/></StgValue>
</operation>

<operation id="3507" st_id="84" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:20  %add_ln1192_83 = add i11 %mul_ln1192_83, %shl_ln728_81

]]></Node>
<StgValue><ssdm name="add_ln1192_83"/></StgValue>
</operation>

<operation id="3508" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:21  %trunc_ln708_55 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_83, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_55"/></StgValue>
</operation>

<operation id="3509" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv:22  br label %.preheader.preheader.6.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="3510" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:8  %temp_5_V_load_21 = load i8* %temp_5_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_21"/></StgValue>
</operation>

<operation id="3511" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:9  %temp_6_V_load_12 = load i8* %temp_6_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_12"/></StgValue>
</operation>

<operation id="3512" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:10  %select_ln1116_51 = select i1 %icmp_ln1116_51, i8 %temp_5_V_load_21, i8 %temp_6_V_load_12

]]></Node>
<StgValue><ssdm name="select_ln1116_51"/></StgValue>
</operation>

<operation id="3513" st_id="84" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:2  %urem_ln1116_58 = urem i11 %add_ln84_108, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_58"/></StgValue>
</operation>

<operation id="3514" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:3  %zext_ln1116_85 = zext i11 %urem_ln1116_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_85"/></StgValue>
</operation>

<operation id="3515" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:4  %temp_5_V_addr_24 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_85

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_24"/></StgValue>
</operation>

<operation id="3516" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:5  %temp_6_V_addr_15 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_85

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_15"/></StgValue>
</operation>

<operation id="3517" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:8  %temp_5_V_load_22 = load i8* %temp_5_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_22"/></StgValue>
</operation>

<operation id="3518" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:9  %temp_6_V_load_13 = load i8* %temp_6_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_13"/></StgValue>
</operation>

<operation id="3519" st_id="84" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:2  %urem_ln1116_59 = urem i11 %add_ln84_110, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_59"/></StgValue>
</operation>

<operation id="3520" st_id="84" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:3  %urem_ln1116_60 = urem i11 %add_ln84_112, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_60"/></StgValue>
</operation>

<operation id="3521" st_id="84" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:3  %urem_ln1116_61 = urem i11 %add_ln84_114, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_61"/></StgValue>
</operation>

<operation id="3522" st_id="84" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8" op_132_bw="1" op_133_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:17  %bias_V_addr_65_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_65)

]]></Node>
<StgValue><ssdm name="bias_V_addr_65_read"/></StgValue>
</operation>

<operation id="3523" st_id="84" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:3  %urem_ln1116_62 = urem i11 %add_ln84_116, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_62"/></StgValue>
</operation>

<operation id="3524" st_id="84" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:16  %bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_67_req"/></StgValue>
</operation>

<operation id="3525" st_id="84" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:3  %urem_ln1116_63 = urem i11 %add_ln84_118, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_63"/></StgValue>
</operation>

<operation id="3526" st_id="84" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:16  %bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_68_req"/></StgValue>
</operation>

<operation id="3527" st_id="84" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:4  %urem_ln1116_64 = urem i11 %add_ln84_120, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_64"/></StgValue>
</operation>

<operation id="3528" st_id="84" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:17  %bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_69_req"/></StgValue>
</operation>

<operation id="3529" st_id="84" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:3  %urem_ln1116_65 = urem i11 %add_ln84_121, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_65"/></StgValue>
</operation>

<operation id="3530" st_id="84" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:16  %bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_70_req"/></StgValue>
</operation>

<operation id="3531" st_id="84" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:3  %urem_ln1116_66 = urem i11 %add_ln84_123, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_66"/></StgValue>
</operation>

<operation id="3532" st_id="84" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:16  %bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_71_req"/></StgValue>
</operation>

<operation id="3533" st_id="84" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:2  %urem_ln1116_67 = urem i11 %add_ln84_125, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_67"/></StgValue>
</operation>

<operation id="3534" st_id="84" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:15  %bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_72_req"/></StgValue>
</operation>

<operation id="3535" st_id="84" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:3  %urem_ln1116_68 = urem i11 %add_ln84_127, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_68"/></StgValue>
</operation>

<operation id="3536" st_id="84" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:16  %bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_73_req"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="3537" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.6.1:0  %sum_4_6_0_2 = phi i8 [ %trunc_ln708_55, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv ], [ %sum_4_6_0_1, %.preheader.6.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_4_6_0_2"/></StgValue>
</operation>

<operation id="3538" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.6.1:1  br i1 %icmp_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="3539" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:11  %sext_ln1192_169 = sext i8 %select_ln1116_48 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_169"/></StgValue>
</operation>

<operation id="3540" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:17  %sext_ln1192_170 = sext i8 %bias_V_addr_58_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_170"/></StgValue>
</operation>

<operation id="3541" st_id="85" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:18  %mul_ln1192_84 = mul i11 %sext_ln1192_169, %sext_ln1192_170

]]></Node>
<StgValue><ssdm name="mul_ln1192_84"/></StgValue>
</operation>

<operation id="3542" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:19  %shl_ln728_82 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_6_0_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_82"/></StgValue>
</operation>

<operation id="3543" st_id="85" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:20  %add_ln1192_84 = add i11 %mul_ln1192_84, %shl_ln728_82

]]></Node>
<StgValue><ssdm name="add_ln1192_84"/></StgValue>
</operation>

<operation id="3544" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:21  %trunc_ln708_56 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_84, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_56"/></StgValue>
</operation>

<operation id="3545" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv:22  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="3546" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:8  %temp_5_V_load_22 = load i8* %temp_5_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_22"/></StgValue>
</operation>

<operation id="3547" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:9  %temp_6_V_load_13 = load i8* %temp_6_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_13"/></StgValue>
</operation>

<operation id="3548" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:10  %select_ln1116_52 = select i1 %icmp_ln1116_52, i8 %temp_5_V_load_22, i8 %temp_6_V_load_13

]]></Node>
<StgValue><ssdm name="select_ln1116_52"/></StgValue>
</operation>

<operation id="3549" st_id="85" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:2  %urem_ln1116_59 = urem i11 %add_ln84_110, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_59"/></StgValue>
</operation>

<operation id="3550" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:3  %zext_ln1116_86 = zext i11 %urem_ln1116_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_86"/></StgValue>
</operation>

<operation id="3551" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:4  %temp_5_V_addr_25 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_86

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_25"/></StgValue>
</operation>

<operation id="3552" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:5  %temp_6_V_addr_16 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_86

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_16"/></StgValue>
</operation>

<operation id="3553" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:8  %temp_5_V_load_23 = load i8* %temp_5_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_23"/></StgValue>
</operation>

<operation id="3554" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:9  %temp_6_V_load_14 = load i8* %temp_6_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_14"/></StgValue>
</operation>

<operation id="3555" st_id="85" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:3  %urem_ln1116_60 = urem i11 %add_ln84_112, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_60"/></StgValue>
</operation>

<operation id="3556" st_id="85" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:3  %urem_ln1116_61 = urem i11 %add_ln84_114, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_61"/></StgValue>
</operation>

<operation id="3557" st_id="85" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:3  %urem_ln1116_62 = urem i11 %add_ln84_116, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_62"/></StgValue>
</operation>

<operation id="3558" st_id="85" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8" op_132_bw="1" op_133_bw="8" op_134_bw="1" op_135_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:17  %bias_V_addr_66_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_66)

]]></Node>
<StgValue><ssdm name="bias_V_addr_66_read"/></StgValue>
</operation>

<operation id="3559" st_id="85" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:3  %urem_ln1116_63 = urem i11 %add_ln84_118, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_63"/></StgValue>
</operation>

<operation id="3560" st_id="85" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:16  %bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_68_req"/></StgValue>
</operation>

<operation id="3561" st_id="85" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:4  %urem_ln1116_64 = urem i11 %add_ln84_120, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_64"/></StgValue>
</operation>

<operation id="3562" st_id="85" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:17  %bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_69_req"/></StgValue>
</operation>

<operation id="3563" st_id="85" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:3  %urem_ln1116_65 = urem i11 %add_ln84_121, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_65"/></StgValue>
</operation>

<operation id="3564" st_id="85" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:16  %bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_70_req"/></StgValue>
</operation>

<operation id="3565" st_id="85" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:3  %urem_ln1116_66 = urem i11 %add_ln84_123, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_66"/></StgValue>
</operation>

<operation id="3566" st_id="85" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:16  %bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_71_req"/></StgValue>
</operation>

<operation id="3567" st_id="85" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:2  %urem_ln1116_67 = urem i11 %add_ln84_125, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_67"/></StgValue>
</operation>

<operation id="3568" st_id="85" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:15  %bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_72_req"/></StgValue>
</operation>

<operation id="3569" st_id="85" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:3  %urem_ln1116_68 = urem i11 %add_ln84_127, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_68"/></StgValue>
</operation>

<operation id="3570" st_id="85" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:16  %bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_73_req"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="3571" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:0  %sum_4_6_1_0 = phi i8 [ %trunc_ln708_56, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv ], [ %sum_4_6_0_2, %.preheader.preheader.6.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_6_1_0"/></StgValue>
</operation>

<operation id="3572" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:12  %sext_ln1192_171 = sext i8 %select_ln1116_49 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_171"/></StgValue>
</operation>

<operation id="3573" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:18  %sext_ln1192_172 = sext i8 %bias_V_addr_59_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_172"/></StgValue>
</operation>

<operation id="3574" st_id="86" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:19  %mul_ln1192_85 = mul i11 %sext_ln1192_171, %sext_ln1192_172

]]></Node>
<StgValue><ssdm name="mul_ln1192_85"/></StgValue>
</operation>

<operation id="3575" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:20  %shl_ln728_83 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_6_1_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_83"/></StgValue>
</operation>

<operation id="3576" st_id="86" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:21  %add_ln1192_85 = add i11 %mul_ln1192_85, %shl_ln728_83

]]></Node>
<StgValue><ssdm name="add_ln1192_85"/></StgValue>
</operation>

<operation id="3577" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:22  %trunc_ln708_57 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_85, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_57"/></StgValue>
</operation>

<operation id="3578" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv:23  br i1 %icmp_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv, label %.preheader.preheader.6.2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="3579" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:8  %temp_5_V_load_23 = load i8* %temp_5_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_23"/></StgValue>
</operation>

<operation id="3580" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:9  %temp_6_V_load_14 = load i8* %temp_6_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_14"/></StgValue>
</operation>

<operation id="3581" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:10  %select_ln1116_53 = select i1 %icmp_ln1116_53, i8 %temp_5_V_load_23, i8 %temp_6_V_load_14

]]></Node>
<StgValue><ssdm name="select_ln1116_53"/></StgValue>
</operation>

<operation id="3582" st_id="86" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:3  %urem_ln1116_60 = urem i11 %add_ln84_112, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_60"/></StgValue>
</operation>

<operation id="3583" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:4  %zext_ln1116_87 = zext i11 %urem_ln1116_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_87"/></StgValue>
</operation>

<operation id="3584" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:5  %temp_6_V_addr_17 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_87

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_17"/></StgValue>
</operation>

<operation id="3585" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:6  %temp_7_V_addr_8 = getelementptr [224 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_87

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_8"/></StgValue>
</operation>

<operation id="3586" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:9  %temp_6_V_load_15 = load i8* %temp_6_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_15"/></StgValue>
</operation>

<operation id="3587" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:10  %temp_7_V_load = load i8* %temp_7_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load"/></StgValue>
</operation>

<operation id="3588" st_id="86" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:3  %urem_ln1116_61 = urem i11 %add_ln84_114, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_61"/></StgValue>
</operation>

<operation id="3589" st_id="86" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:3  %urem_ln1116_62 = urem i11 %add_ln84_116, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_62"/></StgValue>
</operation>

<operation id="3590" st_id="86" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:3  %urem_ln1116_63 = urem i11 %add_ln84_118, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_63"/></StgValue>
</operation>

<operation id="3591" st_id="86" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8" op_132_bw="1" op_133_bw="8" op_134_bw="1" op_135_bw="8" op_136_bw="1" op_137_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:17  %bias_V_addr_67_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_67)

]]></Node>
<StgValue><ssdm name="bias_V_addr_67_read"/></StgValue>
</operation>

<operation id="3592" st_id="86" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:4  %urem_ln1116_64 = urem i11 %add_ln84_120, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_64"/></StgValue>
</operation>

<operation id="3593" st_id="86" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:17  %bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_69_req"/></StgValue>
</operation>

<operation id="3594" st_id="86" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:3  %urem_ln1116_65 = urem i11 %add_ln84_121, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_65"/></StgValue>
</operation>

<operation id="3595" st_id="86" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:16  %bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_70_req"/></StgValue>
</operation>

<operation id="3596" st_id="86" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:3  %urem_ln1116_66 = urem i11 %add_ln84_123, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_66"/></StgValue>
</operation>

<operation id="3597" st_id="86" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:16  %bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_71_req"/></StgValue>
</operation>

<operation id="3598" st_id="86" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:2  %urem_ln1116_67 = urem i11 %add_ln84_125, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_67"/></StgValue>
</operation>

<operation id="3599" st_id="86" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:15  %bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_72_req"/></StgValue>
</operation>

<operation id="3600" st_id="86" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:3  %urem_ln1116_68 = urem i11 %add_ln84_127, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_68"/></StgValue>
</operation>

<operation id="3601" st_id="86" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:16  %bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_73_req"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="3602" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:11  %sext_ln1192_173 = sext i8 %select_ln1116_50 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_173"/></StgValue>
</operation>

<operation id="3603" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:17  %sext_ln1192_174 = sext i8 %bias_V_addr_60_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_174"/></StgValue>
</operation>

<operation id="3604" st_id="87" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:18  %mul_ln1192_86 = mul i11 %sext_ln1192_173, %sext_ln1192_174

]]></Node>
<StgValue><ssdm name="mul_ln1192_86"/></StgValue>
</operation>

<operation id="3605" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:19  %shl_ln728_84 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln708_57, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_84"/></StgValue>
</operation>

<operation id="3606" st_id="87" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:20  %add_ln1192_86 = add i11 %mul_ln1192_86, %shl_ln728_84

]]></Node>
<StgValue><ssdm name="add_ln1192_86"/></StgValue>
</operation>

<operation id="3607" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:21  %trunc_ln708_58 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_86, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_58"/></StgValue>
</operation>

<operation id="3608" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv:22  br label %.preheader.preheader.6.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="3609" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:9  %temp_6_V_load_15 = load i8* %temp_6_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_15"/></StgValue>
</operation>

<operation id="3610" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
<literal name="icmp_ln1116_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:10  %temp_7_V_load = load i8* %temp_7_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load"/></StgValue>
</operation>

<operation id="3611" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:11  %select_ln1116_54 = select i1 %icmp_ln1116_54, i8 %temp_6_V_load_15, i8 %temp_7_V_load

]]></Node>
<StgValue><ssdm name="select_ln1116_54"/></StgValue>
</operation>

<operation id="3612" st_id="87" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:3  %urem_ln1116_61 = urem i11 %add_ln84_114, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_61"/></StgValue>
</operation>

<operation id="3613" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:4  %zext_ln1116_88 = zext i11 %urem_ln1116_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_88"/></StgValue>
</operation>

<operation id="3614" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:5  %temp_6_V_addr_18 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_88

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_18"/></StgValue>
</operation>

<operation id="3615" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:6  %temp_7_V_addr_9 = getelementptr [224 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_88

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_9"/></StgValue>
</operation>

<operation id="3616" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:9  %temp_6_V_load_16 = load i8* %temp_6_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_16"/></StgValue>
</operation>

<operation id="3617" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:10  %temp_7_V_load_7 = load i8* %temp_7_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_7"/></StgValue>
</operation>

<operation id="3618" st_id="87" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:3  %urem_ln1116_62 = urem i11 %add_ln84_116, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_62"/></StgValue>
</operation>

<operation id="3619" st_id="87" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:3  %urem_ln1116_63 = urem i11 %add_ln84_118, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_63"/></StgValue>
</operation>

<operation id="3620" st_id="87" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:4  %urem_ln1116_64 = urem i11 %add_ln84_120, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_64"/></StgValue>
</operation>

<operation id="3621" st_id="87" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8" op_132_bw="1" op_133_bw="8" op_134_bw="1" op_135_bw="8" op_136_bw="1" op_137_bw="8" op_138_bw="1" op_139_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:18  %bias_V_addr_68_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_68)

]]></Node>
<StgValue><ssdm name="bias_V_addr_68_read"/></StgValue>
</operation>

<operation id="3622" st_id="87" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:3  %urem_ln1116_65 = urem i11 %add_ln84_121, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_65"/></StgValue>
</operation>

<operation id="3623" st_id="87" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:16  %bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_70_req"/></StgValue>
</operation>

<operation id="3624" st_id="87" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:3  %urem_ln1116_66 = urem i11 %add_ln84_123, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_66"/></StgValue>
</operation>

<operation id="3625" st_id="87" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:16  %bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_71_req"/></StgValue>
</operation>

<operation id="3626" st_id="87" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:2  %urem_ln1116_67 = urem i11 %add_ln84_125, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_67"/></StgValue>
</operation>

<operation id="3627" st_id="87" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:15  %bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_72_req"/></StgValue>
</operation>

<operation id="3628" st_id="87" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:3  %urem_ln1116_68 = urem i11 %add_ln84_127, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_68"/></StgValue>
</operation>

<operation id="3629" st_id="87" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:16  %bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_73_req"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="3630" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.6.2:0  %sum_4_6_1_2 = phi i8 [ %trunc_ln708_58, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv ], [ %trunc_ln708_57, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv ]

]]></Node>
<StgValue><ssdm name="sum_4_6_1_2"/></StgValue>
</operation>

<operation id="3631" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.6.2:1  br i1 %and_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv, label %.preheader.6.2.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="3632" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:11  %sext_ln1192_175 = sext i8 %select_ln1116_51 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_175"/></StgValue>
</operation>

<operation id="3633" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:17  %sext_ln1192_176 = sext i8 %bias_V_addr_61_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_176"/></StgValue>
</operation>

<operation id="3634" st_id="88" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:18  %mul_ln1192_87 = mul i11 %sext_ln1192_175, %sext_ln1192_176

]]></Node>
<StgValue><ssdm name="mul_ln1192_87"/></StgValue>
</operation>

<operation id="3635" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:19  %shl_ln728_85 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_6_1_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_85"/></StgValue>
</operation>

<operation id="3636" st_id="88" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:20  %add_ln1192_87 = add i11 %mul_ln1192_87, %shl_ln728_85

]]></Node>
<StgValue><ssdm name="add_ln1192_87"/></StgValue>
</operation>

<operation id="3637" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:21  %trunc_ln708_59 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_87, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_59"/></StgValue>
</operation>

<operation id="3638" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv:22  br label %.preheader.6.2.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="3639" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:9  %temp_6_V_load_16 = load i8* %temp_6_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_16"/></StgValue>
</operation>

<operation id="3640" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
<literal name="icmp_ln1116_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:10  %temp_7_V_load_7 = load i8* %temp_7_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_7"/></StgValue>
</operation>

<operation id="3641" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:11  %select_ln1116_55 = select i1 %icmp_ln1116_55, i8 %temp_6_V_load_16, i8 %temp_7_V_load_7

]]></Node>
<StgValue><ssdm name="select_ln1116_55"/></StgValue>
</operation>

<operation id="3642" st_id="88" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:3  %urem_ln1116_62 = urem i11 %add_ln84_116, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_62"/></StgValue>
</operation>

<operation id="3643" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:4  %zext_ln1116_89 = zext i11 %urem_ln1116_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_89"/></StgValue>
</operation>

<operation id="3644" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:5  %temp_6_V_addr_19 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_89

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_19"/></StgValue>
</operation>

<operation id="3645" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:6  %temp_7_V_addr_10 = getelementptr [224 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_89

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_10"/></StgValue>
</operation>

<operation id="3646" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:9  %temp_6_V_load_17 = load i8* %temp_6_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_17"/></StgValue>
</operation>

<operation id="3647" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:10  %temp_7_V_load_8 = load i8* %temp_7_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_8"/></StgValue>
</operation>

<operation id="3648" st_id="88" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:3  %urem_ln1116_63 = urem i11 %add_ln84_118, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_63"/></StgValue>
</operation>

<operation id="3649" st_id="88" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:4  %urem_ln1116_64 = urem i11 %add_ln84_120, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_64"/></StgValue>
</operation>

<operation id="3650" st_id="88" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:3  %urem_ln1116_65 = urem i11 %add_ln84_121, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_65"/></StgValue>
</operation>

<operation id="3651" st_id="88" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8" op_132_bw="1" op_133_bw="8" op_134_bw="1" op_135_bw="8" op_136_bw="1" op_137_bw="8" op_138_bw="1" op_139_bw="8" op_140_bw="1" op_141_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:17  %bias_V_addr_69_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_69)

]]></Node>
<StgValue><ssdm name="bias_V_addr_69_read"/></StgValue>
</operation>

<operation id="3652" st_id="88" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:3  %urem_ln1116_66 = urem i11 %add_ln84_123, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_66"/></StgValue>
</operation>

<operation id="3653" st_id="88" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:16  %bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_71_req"/></StgValue>
</operation>

<operation id="3654" st_id="88" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:2  %urem_ln1116_67 = urem i11 %add_ln84_125, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_67"/></StgValue>
</operation>

<operation id="3655" st_id="88" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:15  %bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_72_req"/></StgValue>
</operation>

<operation id="3656" st_id="88" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:3  %urem_ln1116_68 = urem i11 %add_ln84_127, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_68"/></StgValue>
</operation>

<operation id="3657" st_id="88" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:16  %bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_73_req"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="3658" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.6.2.1:0  %sum_4_6_2_0 = phi i8 [ %trunc_ln708_59, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv ], [ %sum_4_6_1_2, %.preheader.preheader.6.2 ]

]]></Node>
<StgValue><ssdm name="sum_4_6_2_0"/></StgValue>
</operation>

<operation id="3659" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.6.2.1:1  br i1 %select_ln67_4, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv, label %.preheader.6.2.2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="3660" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:11  %sext_ln1192_177 = sext i8 %select_ln1116_52 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_177"/></StgValue>
</operation>

<operation id="3661" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:17  %sext_ln1192_178 = sext i8 %bias_V_addr_62_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_178"/></StgValue>
</operation>

<operation id="3662" st_id="89" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:18  %mul_ln1192_88 = mul i11 %sext_ln1192_177, %sext_ln1192_178

]]></Node>
<StgValue><ssdm name="mul_ln1192_88"/></StgValue>
</operation>

<operation id="3663" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:19  %shl_ln728_86 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_6_2_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_86"/></StgValue>
</operation>

<operation id="3664" st_id="89" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:20  %add_ln1192_88 = add i11 %mul_ln1192_88, %shl_ln728_86

]]></Node>
<StgValue><ssdm name="add_ln1192_88"/></StgValue>
</operation>

<operation id="3665" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:21  %trunc_ln708_60 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_88, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_60"/></StgValue>
</operation>

<operation id="3666" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv:22  br label %.preheader.6.2.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="3667" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:9  %temp_6_V_load_17 = load i8* %temp_6_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_17"/></StgValue>
</operation>

<operation id="3668" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
<literal name="icmp_ln1116_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:10  %temp_7_V_load_8 = load i8* %temp_7_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_8"/></StgValue>
</operation>

<operation id="3669" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:11  %select_ln1116_56 = select i1 %icmp_ln1116_56, i8 %temp_6_V_load_17, i8 %temp_7_V_load_8

]]></Node>
<StgValue><ssdm name="select_ln1116_56"/></StgValue>
</operation>

<operation id="3670" st_id="89" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:3  %urem_ln1116_63 = urem i11 %add_ln84_118, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_63"/></StgValue>
</operation>

<operation id="3671" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:4  %zext_ln1116_90 = zext i11 %urem_ln1116_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_90"/></StgValue>
</operation>

<operation id="3672" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:5  %temp_6_V_addr_20 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_90

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_20"/></StgValue>
</operation>

<operation id="3673" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:6  %temp_7_V_addr_11 = getelementptr [224 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_90

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_11"/></StgValue>
</operation>

<operation id="3674" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:9  %temp_6_V_load_18 = load i8* %temp_6_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_18"/></StgValue>
</operation>

<operation id="3675" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:10  %temp_7_V_load_9 = load i8* %temp_7_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_9"/></StgValue>
</operation>

<operation id="3676" st_id="89" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:4  %urem_ln1116_64 = urem i11 %add_ln84_120, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_64"/></StgValue>
</operation>

<operation id="3677" st_id="89" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:3  %urem_ln1116_65 = urem i11 %add_ln84_121, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_65"/></StgValue>
</operation>

<operation id="3678" st_id="89" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:3  %urem_ln1116_66 = urem i11 %add_ln84_123, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_66"/></StgValue>
</operation>

<operation id="3679" st_id="89" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8" op_132_bw="1" op_133_bw="8" op_134_bw="1" op_135_bw="8" op_136_bw="1" op_137_bw="8" op_138_bw="1" op_139_bw="8" op_140_bw="1" op_141_bw="8" op_142_bw="1" op_143_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:17  %bias_V_addr_70_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_70)

]]></Node>
<StgValue><ssdm name="bias_V_addr_70_read"/></StgValue>
</operation>

<operation id="3680" st_id="89" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:2  %urem_ln1116_67 = urem i11 %add_ln84_125, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_67"/></StgValue>
</operation>

<operation id="3681" st_id="89" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:15  %bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_72_req"/></StgValue>
</operation>

<operation id="3682" st_id="89" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:3  %urem_ln1116_68 = urem i11 %add_ln84_127, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_68"/></StgValue>
</operation>

<operation id="3683" st_id="89" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:16  %bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_73_req"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="3684" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.6.2.2:0  %sum_4_6_2_1 = phi i8 [ %trunc_ln708_60, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv ], [ %sum_4_6_2_0, %.preheader.6.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_6_2_1"/></StgValue>
</operation>

<operation id="3685" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.6.2.2:1  br i1 %and_ln83_3, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv, label %.preheader148.preheader.7

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="3686" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:11  %sext_ln1192_179 = sext i8 %select_ln1116_53 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_179"/></StgValue>
</operation>

<operation id="3687" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:17  %sext_ln1192_180 = sext i8 %bias_V_addr_63_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_180"/></StgValue>
</operation>

<operation id="3688" st_id="90" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:18  %mul_ln1192_89 = mul i11 %sext_ln1192_179, %sext_ln1192_180

]]></Node>
<StgValue><ssdm name="mul_ln1192_89"/></StgValue>
</operation>

<operation id="3689" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:19  %shl_ln728_87 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_6_2_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_87"/></StgValue>
</operation>

<operation id="3690" st_id="90" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:20  %add_ln1192_89 = add i11 %mul_ln1192_89, %shl_ln728_87

]]></Node>
<StgValue><ssdm name="add_ln1192_89"/></StgValue>
</operation>

<operation id="3691" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:21  %trunc_ln708_61 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_89, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_61"/></StgValue>
</operation>

<operation id="3692" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv:22  br label %.preheader148.preheader.7

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="3693" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:9  %temp_6_V_load_18 = load i8* %temp_6_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_18"/></StgValue>
</operation>

<operation id="3694" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
<literal name="icmp_ln1116_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:10  %temp_7_V_load_9 = load i8* %temp_7_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_9"/></StgValue>
</operation>

<operation id="3695" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:11  %select_ln1116_57 = select i1 %icmp_ln1116_57, i8 %temp_6_V_load_18, i8 %temp_7_V_load_9

]]></Node>
<StgValue><ssdm name="select_ln1116_57"/></StgValue>
</operation>

<operation id="3696" st_id="90" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:4  %urem_ln1116_64 = urem i11 %add_ln84_120, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_64"/></StgValue>
</operation>

<operation id="3697" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:5  %zext_ln1116_91 = zext i11 %urem_ln1116_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_91"/></StgValue>
</operation>

<operation id="3698" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:6  %temp_6_V_addr_21 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_91

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_21"/></StgValue>
</operation>

<operation id="3699" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:7  %temp_7_V_addr_12 = getelementptr [224 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_91

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_12"/></StgValue>
</operation>

<operation id="3700" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:10  %temp_6_V_load_19 = load i8* %temp_6_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_19"/></StgValue>
</operation>

<operation id="3701" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:11  %temp_7_V_load_10 = load i8* %temp_7_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_10"/></StgValue>
</operation>

<operation id="3702" st_id="90" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:3  %urem_ln1116_65 = urem i11 %add_ln84_121, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_65"/></StgValue>
</operation>

<operation id="3703" st_id="90" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:3  %urem_ln1116_66 = urem i11 %add_ln84_123, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_66"/></StgValue>
</operation>

<operation id="3704" st_id="90" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:2  %urem_ln1116_67 = urem i11 %add_ln84_125, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_67"/></StgValue>
</operation>

<operation id="3705" st_id="90" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8" op_132_bw="1" op_133_bw="8" op_134_bw="1" op_135_bw="8" op_136_bw="1" op_137_bw="8" op_138_bw="1" op_139_bw="8" op_140_bw="1" op_141_bw="8" op_142_bw="1" op_143_bw="8" op_144_bw="1" op_145_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:16  %bias_V_addr_71_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_71)

]]></Node>
<StgValue><ssdm name="bias_V_addr_71_read"/></StgValue>
</operation>

<operation id="3706" st_id="90" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:3  %urem_ln1116_68 = urem i11 %add_ln84_127, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_68"/></StgValue>
</operation>

<operation id="3707" st_id="90" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:16  %bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_load_73_req"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="3708" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader148.preheader.7:0  %sum_4_6_2_2 = phi i8 [ %trunc_ln708_61, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv ], [ %sum_4_6_2_1, %.preheader.6.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_4_6_2_2"/></StgValue>
</operation>

<operation id="3709" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader148.preheader.7:1  br i1 %and_ln83, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv, label %.preheader.7.0.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="3710" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:12  %sext_ln1192_181 = sext i8 %select_ln1116_54 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_181"/></StgValue>
</operation>

<operation id="3711" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:18  %sext_ln1192_182 = sext i8 %bias_V_addr_64_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_182"/></StgValue>
</operation>

<operation id="3712" st_id="91" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:19  %mul_ln1192_90 = mul i11 %sext_ln1192_181, %sext_ln1192_182

]]></Node>
<StgValue><ssdm name="mul_ln1192_90"/></StgValue>
</operation>

<operation id="3713" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:20  %shl_ln728_88 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_6_2_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_88"/></StgValue>
</operation>

<operation id="3714" st_id="91" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:21  %add_ln1192_90 = add i11 %mul_ln1192_90, %shl_ln728_88

]]></Node>
<StgValue><ssdm name="add_ln1192_90"/></StgValue>
</operation>

<operation id="3715" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:22  %trunc_ln708_62 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_90, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_62"/></StgValue>
</operation>

<operation id="3716" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv:23  br label %.preheader.7.0.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="3717" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:10  %temp_6_V_load_19 = load i8* %temp_6_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_19"/></StgValue>
</operation>

<operation id="3718" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln1116_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:11  %temp_7_V_load_10 = load i8* %temp_7_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_10"/></StgValue>
</operation>

<operation id="3719" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:12  %select_ln1116_58 = select i1 %icmp_ln1116_58, i8 %temp_6_V_load_19, i8 %temp_7_V_load_10

]]></Node>
<StgValue><ssdm name="select_ln1116_58"/></StgValue>
</operation>

<operation id="3720" st_id="91" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:3  %urem_ln1116_65 = urem i11 %add_ln84_121, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_65"/></StgValue>
</operation>

<operation id="3721" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:4  %zext_ln1116_92 = zext i11 %urem_ln1116_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_92"/></StgValue>
</operation>

<operation id="3722" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:5  %temp_6_V_addr_22 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_92

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_22"/></StgValue>
</operation>

<operation id="3723" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:6  %temp_7_V_addr_13 = getelementptr [224 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_92

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_13"/></StgValue>
</operation>

<operation id="3724" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:9  %temp_6_V_load_20 = load i8* %temp_6_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_20"/></StgValue>
</operation>

<operation id="3725" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:10  %temp_7_V_load_11 = load i8* %temp_7_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_11"/></StgValue>
</operation>

<operation id="3726" st_id="91" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:3  %urem_ln1116_66 = urem i11 %add_ln84_123, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_66"/></StgValue>
</operation>

<operation id="3727" st_id="91" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:2  %urem_ln1116_67 = urem i11 %add_ln84_125, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_67"/></StgValue>
</operation>

<operation id="3728" st_id="91" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:3  %urem_ln1116_68 = urem i11 %add_ln84_127, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_68"/></StgValue>
</operation>

<operation id="3729" st_id="91" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8" op_60_bw="1" op_61_bw="8" op_62_bw="1" op_63_bw="8" op_64_bw="1" op_65_bw="8" op_66_bw="1" op_67_bw="8" op_68_bw="1" op_69_bw="8" op_70_bw="1" op_71_bw="8" op_72_bw="1" op_73_bw="8" op_74_bw="1" op_75_bw="8" op_76_bw="1" op_77_bw="8" op_78_bw="1" op_79_bw="8" op_80_bw="1" op_81_bw="8" op_82_bw="1" op_83_bw="8" op_84_bw="1" op_85_bw="8" op_86_bw="1" op_87_bw="8" op_88_bw="1" op_89_bw="8" op_90_bw="1" op_91_bw="8" op_92_bw="1" op_93_bw="8" op_94_bw="1" op_95_bw="8" op_96_bw="1" op_97_bw="8" op_98_bw="1" op_99_bw="8" op_100_bw="1" op_101_bw="8" op_102_bw="1" op_103_bw="8" op_104_bw="1" op_105_bw="8" op_106_bw="1" op_107_bw="8" op_108_bw="1" op_109_bw="8" op_110_bw="1" op_111_bw="8" op_112_bw="1" op_113_bw="8" op_114_bw="1" op_115_bw="8" op_116_bw="1" op_117_bw="8" op_118_bw="1" op_119_bw="8" op_120_bw="1" op_121_bw="8" op_122_bw="1" op_123_bw="8" op_124_bw="1" op_125_bw="8" op_126_bw="1" op_127_bw="8" op_128_bw="1" op_129_bw="8" op_130_bw="1" op_131_bw="8" op_132_bw="1" op_133_bw="8" op_134_bw="1" op_135_bw="8" op_136_bw="1" op_137_bw="8" op_138_bw="1" op_139_bw="8" op_140_bw="1" op_141_bw="8" op_142_bw="1" op_143_bw="8" op_144_bw="1" op_145_bw="8" op_146_bw="1" op_147_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:17  %bias_V_addr_72_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_72)

]]></Node>
<StgValue><ssdm name="bias_V_addr_72_read"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="3730" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.7.0.1:0  %sum_4_7_0_0 = phi i8 [ %trunc_ln708_62, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv ], [ %sum_4_6_2_2, %.preheader148.preheader.7 ]

]]></Node>
<StgValue><ssdm name="sum_4_7_0_0"/></StgValue>
</operation>

<operation id="3731" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.7.0.1:1  br i1 %select_ln67_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv, label %.preheader.7.0.2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="3732" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:12  %sext_ln1192_183 = sext i8 %select_ln1116_55 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_183"/></StgValue>
</operation>

<operation id="3733" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:18  %sext_ln1192_184 = sext i8 %bias_V_addr_65_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_184"/></StgValue>
</operation>

<operation id="3734" st_id="92" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:19  %mul_ln1192_91 = mul i11 %sext_ln1192_183, %sext_ln1192_184

]]></Node>
<StgValue><ssdm name="mul_ln1192_91"/></StgValue>
</operation>

<operation id="3735" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:20  %shl_ln728_89 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_7_0_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_89"/></StgValue>
</operation>

<operation id="3736" st_id="92" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:21  %add_ln1192_91 = add i11 %mul_ln1192_91, %shl_ln728_89

]]></Node>
<StgValue><ssdm name="add_ln1192_91"/></StgValue>
</operation>

<operation id="3737" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:22  %trunc_ln708_63 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_91, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_63"/></StgValue>
</operation>

<operation id="3738" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv:23  br label %.preheader.7.0.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="3739" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:9  %temp_6_V_load_20 = load i8* %temp_6_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_20"/></StgValue>
</operation>

<operation id="3740" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
<literal name="icmp_ln1116_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:10  %temp_7_V_load_11 = load i8* %temp_7_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_11"/></StgValue>
</operation>

<operation id="3741" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:11  %select_ln1116_59 = select i1 %icmp_ln1116_59, i8 %temp_6_V_load_20, i8 %temp_7_V_load_11

]]></Node>
<StgValue><ssdm name="select_ln1116_59"/></StgValue>
</operation>

<operation id="3742" st_id="92" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:3  %urem_ln1116_66 = urem i11 %add_ln84_123, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_66"/></StgValue>
</operation>

<operation id="3743" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:4  %zext_ln1116_93 = zext i11 %urem_ln1116_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_93"/></StgValue>
</operation>

<operation id="3744" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:5  %temp_6_V_addr_23 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_93

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_23"/></StgValue>
</operation>

<operation id="3745" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:6  %temp_7_V_addr_14 = getelementptr [224 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_93

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_14"/></StgValue>
</operation>

<operation id="3746" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:9  %temp_6_V_load_21 = load i8* %temp_6_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_21"/></StgValue>
</operation>

<operation id="3747" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:10  %temp_7_V_load_12 = load i8* %temp_7_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_12"/></StgValue>
</operation>

<operation id="3748" st_id="92" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:2  %urem_ln1116_67 = urem i11 %add_ln84_125, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_67"/></StgValue>
</operation>

<operation id="3749" st_id="92" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:3  %urem_ln1116_68 = urem i11 %add_ln84_127, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_68"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="3750" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.7.0.2:0  %sum_4_7_0_1 = phi i8 [ %trunc_ln708_63, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv ], [ %sum_4_7_0_0, %.preheader.7.0.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_7_0_1"/></StgValue>
</operation>

<operation id="3751" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.7.0.2:1  br i1 %and_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv, label %.preheader.preheader.7.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="3752" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:12  %sext_ln1192_185 = sext i8 %select_ln1116_56 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_185"/></StgValue>
</operation>

<operation id="3753" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:18  %sext_ln1192_186 = sext i8 %bias_V_addr_66_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_186"/></StgValue>
</operation>

<operation id="3754" st_id="93" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:19  %mul_ln1192_92 = mul i11 %sext_ln1192_185, %sext_ln1192_186

]]></Node>
<StgValue><ssdm name="mul_ln1192_92"/></StgValue>
</operation>

<operation id="3755" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:20  %shl_ln728_90 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_7_0_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_90"/></StgValue>
</operation>

<operation id="3756" st_id="93" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:21  %add_ln1192_92 = add i11 %mul_ln1192_92, %shl_ln728_90

]]></Node>
<StgValue><ssdm name="add_ln1192_92"/></StgValue>
</operation>

<operation id="3757" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:22  %trunc_ln708_64 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_92, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_64"/></StgValue>
</operation>

<operation id="3758" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv:23  br label %.preheader.preheader.7.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="3759" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:9  %temp_6_V_load_21 = load i8* %temp_6_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_21"/></StgValue>
</operation>

<operation id="3760" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
<literal name="icmp_ln1116_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:10  %temp_7_V_load_12 = load i8* %temp_7_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_12"/></StgValue>
</operation>

<operation id="3761" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:11  %select_ln1116_60 = select i1 %icmp_ln1116_60, i8 %temp_6_V_load_21, i8 %temp_7_V_load_12

]]></Node>
<StgValue><ssdm name="select_ln1116_60"/></StgValue>
</operation>

<operation id="3762" st_id="93" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:2  %urem_ln1116_67 = urem i11 %add_ln84_125, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_67"/></StgValue>
</operation>

<operation id="3763" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:3  %zext_ln1116_94 = zext i11 %urem_ln1116_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_94"/></StgValue>
</operation>

<operation id="3764" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:4  %temp_6_V_addr_24 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_94

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_24"/></StgValue>
</operation>

<operation id="3765" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:5  %temp_7_V_addr_15 = getelementptr [224 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_94

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_15"/></StgValue>
</operation>

<operation id="3766" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:8  %temp_6_V_load_22 = load i8* %temp_6_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_22"/></StgValue>
</operation>

<operation id="3767" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:9  %temp_7_V_load_13 = load i8* %temp_7_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_13"/></StgValue>
</operation>

<operation id="3768" st_id="93" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:3  %urem_ln1116_68 = urem i11 %add_ln84_127, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_68"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="3769" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.7.1:0  %sum_4_7_0_2 = phi i8 [ %trunc_ln708_64, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv ], [ %sum_4_7_0_1, %.preheader.7.0.2 ]

]]></Node>
<StgValue><ssdm name="sum_4_7_0_2"/></StgValue>
</operation>

<operation id="3770" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.7.1:1  br i1 %icmp_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="3771" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:12  %sext_ln1192_187 = sext i8 %select_ln1116_57 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_187"/></StgValue>
</operation>

<operation id="3772" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:18  %sext_ln1192_188 = sext i8 %bias_V_addr_67_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_188"/></StgValue>
</operation>

<operation id="3773" st_id="94" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:19  %mul_ln1192_93 = mul i11 %sext_ln1192_187, %sext_ln1192_188

]]></Node>
<StgValue><ssdm name="mul_ln1192_93"/></StgValue>
</operation>

<operation id="3774" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:20  %shl_ln728_91 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_7_0_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_91"/></StgValue>
</operation>

<operation id="3775" st_id="94" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:21  %add_ln1192_93 = add i11 %mul_ln1192_93, %shl_ln728_91

]]></Node>
<StgValue><ssdm name="add_ln1192_93"/></StgValue>
</operation>

<operation id="3776" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:22  %trunc_ln708_65 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_93, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_65"/></StgValue>
</operation>

<operation id="3777" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv:23  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="3778" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:8  %temp_6_V_load_22 = load i8* %temp_6_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_22"/></StgValue>
</operation>

<operation id="3779" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
<literal name="icmp_ln1116_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:9  %temp_7_V_load_13 = load i8* %temp_7_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_13"/></StgValue>
</operation>

<operation id="3780" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:10  %select_ln1116_61 = select i1 %icmp_ln1116_61, i8 %temp_6_V_load_22, i8 %temp_7_V_load_13

]]></Node>
<StgValue><ssdm name="select_ln1116_61"/></StgValue>
</operation>

<operation id="3781" st_id="94" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:3  %urem_ln1116_68 = urem i11 %add_ln84_127, 224

]]></Node>
<StgValue><ssdm name="urem_ln1116_68"/></StgValue>
</operation>

<operation id="3782" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:4  %zext_ln1116_95 = zext i11 %urem_ln1116_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_95"/></StgValue>
</operation>

<operation id="3783" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:5  %temp_6_V_addr_25 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_95

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_25"/></StgValue>
</operation>

<operation id="3784" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:6  %temp_7_V_addr_16 = getelementptr [224 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_95

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_16"/></StgValue>
</operation>

<operation id="3785" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:9  %temp_6_V_load_23 = load i8* %temp_6_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_23"/></StgValue>
</operation>

<operation id="3786" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:10  %temp_7_V_load_14 = load i8* %temp_7_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_14"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="3787" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:0  %sum_4_7_1_0 = phi i8 [ %trunc_ln708_65, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv ], [ %sum_4_7_0_2, %.preheader.preheader.7.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_7_1_0"/></StgValue>
</operation>

<operation id="3788" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:13  %sext_ln1192_189 = sext i8 %select_ln1116_58 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_189"/></StgValue>
</operation>

<operation id="3789" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:19  %sext_ln1192_190 = sext i8 %bias_V_addr_68_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_190"/></StgValue>
</operation>

<operation id="3790" st_id="95" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:20  %mul_ln1192_94 = mul i11 %sext_ln1192_189, %sext_ln1192_190

]]></Node>
<StgValue><ssdm name="mul_ln1192_94"/></StgValue>
</operation>

<operation id="3791" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:21  %shl_ln728_92 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_7_1_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_92"/></StgValue>
</operation>

<operation id="3792" st_id="95" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:22  %add_ln1192_94 = add i11 %mul_ln1192_94, %shl_ln728_92

]]></Node>
<StgValue><ssdm name="add_ln1192_94"/></StgValue>
</operation>

<operation id="3793" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:23  %trunc_ln708_66 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_94, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_66"/></StgValue>
</operation>

<operation id="3794" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv:24  br i1 %icmp_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv, label %.preheader.preheader.7.2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="3795" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:9  %temp_6_V_load_23 = load i8* %temp_6_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_23"/></StgValue>
</operation>

<operation id="3796" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
<literal name="icmp_ln1116_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:10  %temp_7_V_load_14 = load i8* %temp_7_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_14"/></StgValue>
</operation>

<operation id="3797" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:11  %select_ln1116_62 = select i1 %icmp_ln1116_62, i8 %temp_6_V_load_23, i8 %temp_7_V_load_14

]]></Node>
<StgValue><ssdm name="select_ln1116_62"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="3798" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:12  %sext_ln1192_191 = sext i8 %select_ln1116_59 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_191"/></StgValue>
</operation>

<operation id="3799" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:18  %sext_ln1192_192 = sext i8 %bias_V_addr_69_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_192"/></StgValue>
</operation>

<operation id="3800" st_id="96" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:19  %mul_ln1192_95 = mul i11 %sext_ln1192_191, %sext_ln1192_192

]]></Node>
<StgValue><ssdm name="mul_ln1192_95"/></StgValue>
</operation>

<operation id="3801" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:20  %shl_ln728_93 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln708_66, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_93"/></StgValue>
</operation>

<operation id="3802" st_id="96" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:21  %add_ln1192_95 = add i11 %mul_ln1192_95, %shl_ln728_93

]]></Node>
<StgValue><ssdm name="add_ln1192_95"/></StgValue>
</operation>

<operation id="3803" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:22  %trunc_ln708_67 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_95, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_67"/></StgValue>
</operation>

<operation id="3804" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv:23  br label %.preheader.preheader.7.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="3805" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader.7.2:0  %sum_4_7_1_2 = phi i8 [ %trunc_ln708_67, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv ], [ %trunc_ln708_66, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv ]

]]></Node>
<StgValue><ssdm name="sum_4_7_1_2"/></StgValue>
</operation>

<operation id="3806" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.7.2:1  br i1 %and_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv, label %.preheader.7.2.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="3807" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:12  %sext_ln1192_193 = sext i8 %select_ln1116_60 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_193"/></StgValue>
</operation>

<operation id="3808" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:18  %sext_ln1192_194 = sext i8 %bias_V_addr_70_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_194"/></StgValue>
</operation>

<operation id="3809" st_id="97" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:19  %mul_ln1192_96 = mul i11 %sext_ln1192_193, %sext_ln1192_194

]]></Node>
<StgValue><ssdm name="mul_ln1192_96"/></StgValue>
</operation>

<operation id="3810" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:20  %shl_ln728_94 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_7_1_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_94"/></StgValue>
</operation>

<operation id="3811" st_id="97" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:21  %add_ln1192_96 = add i11 %mul_ln1192_96, %shl_ln728_94

]]></Node>
<StgValue><ssdm name="add_ln1192_96"/></StgValue>
</operation>

<operation id="3812" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:22  %trunc_ln708_68 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_96, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_68"/></StgValue>
</operation>

<operation id="3813" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv:23  br label %.preheader.7.2.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="3814" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.7.2.1:0  %sum_4_7_2_0 = phi i8 [ %trunc_ln708_68, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv ], [ %sum_4_7_1_2, %.preheader.preheader.7.2 ]

]]></Node>
<StgValue><ssdm name="sum_4_7_2_0"/></StgValue>
</operation>

<operation id="3815" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.7.2.1:1  br i1 %select_ln67_4, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv, label %.preheader.7.2.2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="3816" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:11  %sext_ln1192_195 = sext i8 %select_ln1116_61 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_195"/></StgValue>
</operation>

<operation id="3817" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:17  %sext_ln1192_196 = sext i8 %bias_V_addr_71_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_196"/></StgValue>
</operation>

<operation id="3818" st_id="98" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:18  %mul_ln1192_97 = mul i11 %sext_ln1192_195, %sext_ln1192_196

]]></Node>
<StgValue><ssdm name="mul_ln1192_97"/></StgValue>
</operation>

<operation id="3819" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:19  %shl_ln728_95 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_7_2_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_95"/></StgValue>
</operation>

<operation id="3820" st_id="98" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:20  %add_ln1192_97 = add i11 %mul_ln1192_97, %shl_ln728_95

]]></Node>
<StgValue><ssdm name="add_ln1192_97"/></StgValue>
</operation>

<operation id="3821" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:21  %trunc_ln708_69 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_97, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_69"/></StgValue>
</operation>

<operation id="3822" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="select_ln67_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv:22  br label %.preheader.7.2.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="3823" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.7.2.2:0  %sum_4_7_2_1 = phi i8 [ %trunc_ln708_69, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv ], [ %sum_4_7_2_0, %.preheader.7.2.1 ]

]]></Node>
<StgValue><ssdm name="sum_4_7_2_1"/></StgValue>
</operation>

<operation id="3824" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.7.2.2:1  br i1 %and_ln83_3, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv, label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="3825" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:12  %sext_ln1192_197 = sext i8 %select_ln1116_62 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_197"/></StgValue>
</operation>

<operation id="3826" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:18  %sext_ln1192_198 = sext i8 %bias_V_addr_72_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_198"/></StgValue>
</operation>

<operation id="3827" st_id="99" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:19  %mul_ln1192_98 = mul i11 %sext_ln1192_197, %sext_ln1192_198

]]></Node>
<StgValue><ssdm name="mul_ln1192_98"/></StgValue>
</operation>

<operation id="3828" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:20  %shl_ln728_96 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_7_2_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_96"/></StgValue>
</operation>

<operation id="3829" st_id="99" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:21  %add_ln1192_98 = add i11 %mul_ln1192_98, %shl_ln728_96

]]></Node>
<StgValue><ssdm name="add_ln1192_98"/></StgValue>
</operation>

<operation id="3830" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:22  %trunc_ln708_70 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_98, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_70"/></StgValue>
</operation>

<operation id="3831" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="and_ln83_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv:23  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="3832" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
hls_label_1_end:0  %sum_4_7_2_2 = phi i8 [ %trunc_ln708_70, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv ], [ %sum_4_7_2_1, %.preheader.7.2.2 ]

]]></Node>
<StgValue><ssdm name="sum_4_7_2_2"/></StgValue>
</operation>

<operation id="3833" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="7" op_0_bw="8">
<![CDATA[
hls_label_1_end:1  %trunc_ln91 = trunc i8 %sum_4_7_2_2 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln91"/></StgValue>
</operation>

<operation id="3834" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_end:7  %icmp_ln1494 = icmp sgt i8 %sum_4_7_2_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="3835" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1_end:8  %select_ln92 = select i1 %icmp_ln1494, i7 %trunc_ln91, i7 0

]]></Node>
<StgValue><ssdm name="select_ln92"/></StgValue>
</operation>

<operation id="3836" st_id="99" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_1_end:13  %bias_V_addr_74_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %bias_V_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="bias_V_addr_74_req"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="3837" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="8" op_0_bw="7">
<![CDATA[
hls_label_1_end:9  %zext_ln92 = zext i7 %select_ln92 to i8

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="3838" st_id="100" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="1">
<![CDATA[
hls_label_1_end:14  call void @_ssdm_op_Write.m_axi.i8P(i8* %bias_V_addr_73, i8 %zext_ln92, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="3839" st_id="101" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
hls_label_1_end:15  %bias_V_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_73)

]]></Node>
<StgValue><ssdm name="bias_V_addr_74_resp"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="3840" st_id="102" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
hls_label_1_end:15  %bias_V_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_73)

]]></Node>
<StgValue><ssdm name="bias_V_addr_74_resp"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="3841" st_id="103" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
hls_label_1_end:15  %bias_V_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_73)

]]></Node>
<StgValue><ssdm name="bias_V_addr_74_resp"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="3842" st_id="104" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
hls_label_1_end:15  %bias_V_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_73)

]]></Node>
<StgValue><ssdm name="bias_V_addr_74_resp"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="3843" st_id="105" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
hls_label_1_end:15  %bias_V_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_73)

]]></Node>
<StgValue><ssdm name="bias_V_addr_74_resp"/></StgValue>
</operation>

<operation id="3844" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_end:16  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="3845" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1_end:19  br label %.preheader149

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="3846" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln96"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
