Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr  7 13:05:27 2021
| Host         : DESKTOP-KNQBTDF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.293        0.000                      0                   28        0.308        0.000                      0                   28        3.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.293        0.000                      0                   28        0.308        0.000                      0                   28        3.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.293ns  (required time - arrival time)
  Source:                 clock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clock/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 1.930ns (70.196%)  route 0.819ns (29.804%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.748     5.382    clock/clk
    SLICE_X42Y17         FDRE                                         r  clock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.900 r  clock/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.720    clock/counter_reg_n_0_[2]
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.224 r  clock/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    clock/counter_reg[0]_i_1_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.341 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.341    clock/counter_reg[4]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.458 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.458    clock/counter_reg[8]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.575 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    clock/counter_reg[12]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  clock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.692    clock/counter_reg[16]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.809 r  clock/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.809    clock/counter_reg[20]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.132 r  clock/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.132    clock/counter_reg[24]_i_1_n_6
    SLICE_X42Y23         FDRE                                         r  clock/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564    14.922    clock/clk
    SLICE_X42Y23         FDRE                                         r  clock/counter_reg[25]/C
                         clock pessimism              0.429    15.351    
                         clock uncertainty           -0.035    15.316    
    SLICE_X42Y23         FDRE (Setup_fdre_C_D)        0.109    15.425    clock/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                  7.293    

Slack (MET) :             7.301ns  (required time - arrival time)
  Source:                 clock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clock/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 1.922ns (70.109%)  route 0.819ns (29.891%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.748     5.382    clock/clk
    SLICE_X42Y17         FDRE                                         r  clock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.900 r  clock/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.720    clock/counter_reg_n_0_[2]
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.224 r  clock/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    clock/counter_reg[0]_i_1_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.341 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.341    clock/counter_reg[4]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.458 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.458    clock/counter_reg[8]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.575 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    clock/counter_reg[12]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  clock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.692    clock/counter_reg[16]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.809 r  clock/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.809    clock/counter_reg[20]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.124 r  clock/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.124    clock/counter_reg[24]_i_1_n_4
    SLICE_X42Y23         FDRE                                         r  clock/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564    14.922    clock/clk
    SLICE_X42Y23         FDRE                                         r  clock/counter_reg[27]/C
                         clock pessimism              0.429    15.351    
                         clock uncertainty           -0.035    15.316    
    SLICE_X42Y23         FDRE (Setup_fdre_C_D)        0.109    15.425    clock/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                  7.301    

Slack (MET) :             7.377ns  (required time - arrival time)
  Source:                 clock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clock/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 1.846ns (69.256%)  route 0.819ns (30.744%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.748     5.382    clock/clk
    SLICE_X42Y17         FDRE                                         r  clock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.900 r  clock/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.720    clock/counter_reg_n_0_[2]
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.224 r  clock/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    clock/counter_reg[0]_i_1_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.341 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.341    clock/counter_reg[4]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.458 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.458    clock/counter_reg[8]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.575 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    clock/counter_reg[12]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  clock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.692    clock/counter_reg[16]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.809 r  clock/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.809    clock/counter_reg[20]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.048 r  clock/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.048    clock/counter_reg[24]_i_1_n_5
    SLICE_X42Y23         FDRE                                         r  clock/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564    14.922    clock/clk
    SLICE_X42Y23         FDRE                                         r  clock/counter_reg[26]/C
                         clock pessimism              0.429    15.351    
                         clock uncertainty           -0.035    15.316    
    SLICE_X42Y23         FDRE (Setup_fdre_C_D)        0.109    15.425    clock/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  7.377    

Slack (MET) :             7.397ns  (required time - arrival time)
  Source:                 clock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clock/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 1.826ns (69.024%)  route 0.819ns (30.976%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.748     5.382    clock/clk
    SLICE_X42Y17         FDRE                                         r  clock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.900 r  clock/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.720    clock/counter_reg_n_0_[2]
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.224 r  clock/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    clock/counter_reg[0]_i_1_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.341 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.341    clock/counter_reg[4]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.458 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.458    clock/counter_reg[8]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.575 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    clock/counter_reg[12]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  clock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.692    clock/counter_reg[16]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.809 r  clock/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.809    clock/counter_reg[20]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.028 r  clock/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.028    clock/counter_reg[24]_i_1_n_7
    SLICE_X42Y23         FDRE                                         r  clock/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564    14.922    clock/clk
    SLICE_X42Y23         FDRE                                         r  clock/counter_reg[24]/C
                         clock pessimism              0.429    15.351    
                         clock uncertainty           -0.035    15.316    
    SLICE_X42Y23         FDRE (Setup_fdre_C_D)        0.109    15.425    clock/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                  7.397    

Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 clock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clock/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 1.813ns (68.871%)  route 0.819ns (31.129%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.748     5.382    clock/clk
    SLICE_X42Y17         FDRE                                         r  clock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.900 r  clock/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.720    clock/counter_reg_n_0_[2]
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.224 r  clock/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    clock/counter_reg[0]_i_1_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.341 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.341    clock/counter_reg[4]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.458 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.458    clock/counter_reg[8]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.575 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    clock/counter_reg[12]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  clock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.692    clock/counter_reg[16]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.015 r  clock/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.015    clock/counter_reg[20]_i_1_n_6
    SLICE_X42Y22         FDRE                                         r  clock/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    14.923    clock/clk
    SLICE_X42Y22         FDRE                                         r  clock/counter_reg[21]/C
                         clock pessimism              0.429    15.352    
                         clock uncertainty           -0.035    15.317    
    SLICE_X42Y22         FDRE (Setup_fdre_C_D)        0.109    15.426    clock/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  7.411    

Slack (MET) :             7.419ns  (required time - arrival time)
  Source:                 clock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clock/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 1.805ns (68.776%)  route 0.819ns (31.224%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.748     5.382    clock/clk
    SLICE_X42Y17         FDRE                                         r  clock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.900 r  clock/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.720    clock/counter_reg_n_0_[2]
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.224 r  clock/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    clock/counter_reg[0]_i_1_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.341 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.341    clock/counter_reg[4]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.458 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.458    clock/counter_reg[8]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.575 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    clock/counter_reg[12]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  clock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.692    clock/counter_reg[16]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.007 r  clock/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.007    clock/counter_reg[20]_i_1_n_4
    SLICE_X42Y22         FDRE                                         r  clock/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    14.923    clock/clk
    SLICE_X42Y22         FDRE                                         r  clock/counter_reg[23]/C
                         clock pessimism              0.429    15.352    
                         clock uncertainty           -0.035    15.317    
    SLICE_X42Y22         FDRE (Setup_fdre_C_D)        0.109    15.426    clock/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  7.419    

Slack (MET) :             7.495ns  (required time - arrival time)
  Source:                 clock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clock/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 1.729ns (67.845%)  route 0.819ns (32.155%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.748     5.382    clock/clk
    SLICE_X42Y17         FDRE                                         r  clock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.900 r  clock/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.720    clock/counter_reg_n_0_[2]
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.224 r  clock/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    clock/counter_reg[0]_i_1_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.341 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.341    clock/counter_reg[4]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.458 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.458    clock/counter_reg[8]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.575 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    clock/counter_reg[12]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  clock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.692    clock/counter_reg[16]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.931 r  clock/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.931    clock/counter_reg[20]_i_1_n_5
    SLICE_X42Y22         FDRE                                         r  clock/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    14.923    clock/clk
    SLICE_X42Y22         FDRE                                         r  clock/counter_reg[22]/C
                         clock pessimism              0.429    15.352    
                         clock uncertainty           -0.035    15.317    
    SLICE_X42Y22         FDRE (Setup_fdre_C_D)        0.109    15.426    clock/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                  7.495    

Slack (MET) :             7.515ns  (required time - arrival time)
  Source:                 clock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clock/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 1.709ns (67.591%)  route 0.819ns (32.409%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.748     5.382    clock/clk
    SLICE_X42Y17         FDRE                                         r  clock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.900 r  clock/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.720    clock/counter_reg_n_0_[2]
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.224 r  clock/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    clock/counter_reg[0]_i_1_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.341 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.341    clock/counter_reg[4]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.458 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.458    clock/counter_reg[8]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.575 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    clock/counter_reg[12]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  clock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.692    clock/counter_reg[16]_i_1_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.911 r  clock/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.911    clock/counter_reg[20]_i_1_n_7
    SLICE_X42Y22         FDRE                                         r  clock/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    14.923    clock/clk
    SLICE_X42Y22         FDRE                                         r  clock/counter_reg[20]/C
                         clock pessimism              0.429    15.352    
                         clock uncertainty           -0.035    15.317    
    SLICE_X42Y22         FDRE (Setup_fdre_C_D)        0.109    15.426    clock/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                  7.515    

Slack (MET) :             7.530ns  (required time - arrival time)
  Source:                 clock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clock/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 1.696ns (67.423%)  route 0.819ns (32.577%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.748     5.382    clock/clk
    SLICE_X42Y17         FDRE                                         r  clock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.900 r  clock/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.720    clock/counter_reg_n_0_[2]
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.224 r  clock/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    clock/counter_reg[0]_i_1_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.341 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.341    clock/counter_reg[4]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.458 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.458    clock/counter_reg[8]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.575 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    clock/counter_reg[12]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.898 r  clock/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.898    clock/counter_reg[16]_i_1_n_6
    SLICE_X42Y21         FDRE                                         r  clock/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.567    14.925    clock/clk
    SLICE_X42Y21         FDRE                                         r  clock/counter_reg[17]/C
                         clock pessimism              0.429    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X42Y21         FDRE (Setup_fdre_C_D)        0.109    15.428    clock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.428    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  7.530    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 clock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clock/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.688ns (67.319%)  route 0.819ns (32.681%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.748     5.382    clock/clk
    SLICE_X42Y17         FDRE                                         r  clock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.900 r  clock/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.720    clock/counter_reg_n_0_[2]
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.224 r  clock/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    clock/counter_reg[0]_i_1_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.341 r  clock/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.341    clock/counter_reg[4]_i_1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.458 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.458    clock/counter_reg[8]_i_1_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.575 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    clock/counter_reg[12]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.890 r  clock/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.890    clock/counter_reg[16]_i_1_n_4
    SLICE_X42Y21         FDRE                                         r  clock/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.567    14.925    clock/clk
    SLICE_X42Y21         FDRE                                         r  clock/counter_reg[19]/C
                         clock pessimism              0.429    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X42Y21         FDRE (Setup_fdre_C_D)        0.109    15.428    clock/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.428    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                  7.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clock/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.466    clock/clk
    SLICE_X42Y17         FDRE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  clock/counter_reg[0]/Q
                         net (fo=1, routed)           0.163     1.793    clock/counter_reg_n_0_[0]
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.838 r  clock/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.838    clock/counter[0]_i_2_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.908 r  clock/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.908    clock/counter_reg[0]_i_1_n_7
    SLICE_X42Y17         FDRE                                         r  clock/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.855     1.980    clock/clk
    SLICE_X42Y17         FDRE                                         r  clock/counter_reg[0]/C
                         clock pessimism             -0.514     1.466    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.134     1.600    clock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 clock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clock/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.463    clock/clk
    SLICE_X42Y20         FDRE                                         r  clock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  clock/counter_reg[12]/Q
                         net (fo=1, routed)           0.170     1.797    clock/counter_reg_n_0_[12]
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.912 r  clock/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.912    clock/counter_reg[12]_i_1_n_7
    SLICE_X42Y20         FDRE                                         r  clock/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.852     1.977    clock/clk
    SLICE_X42Y20         FDRE                                         r  clock/counter_reg[12]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X42Y20         FDRE (Hold_fdre_C_D)         0.134     1.597    clock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 clock/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clock/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.584     1.462    clock/clk
    SLICE_X42Y21         FDRE                                         r  clock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  clock/counter_reg[16]/Q
                         net (fo=1, routed)           0.170     1.796    clock/counter_reg_n_0_[16]
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  clock/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    clock/counter_reg[16]_i_1_n_7
    SLICE_X42Y21         FDRE                                         r  clock/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     1.976    clock/clk
    SLICE_X42Y21         FDRE                                         r  clock/counter_reg[16]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X42Y21         FDRE (Hold_fdre_C_D)         0.134     1.596    clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 clock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clock/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.465    clock/clk
    SLICE_X42Y18         FDRE                                         r  clock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  clock/counter_reg[4]/Q
                         net (fo=1, routed)           0.170     1.799    clock/counter_reg_n_0_[4]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.914 r  clock/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.914    clock/counter_reg[4]_i_1_n_7
    SLICE_X42Y18         FDRE                                         r  clock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.854     1.979    clock/clk
    SLICE_X42Y18         FDRE                                         r  clock/counter_reg[4]/C
                         clock pessimism             -0.514     1.465    
    SLICE_X42Y18         FDRE (Hold_fdre_C_D)         0.134     1.599    clock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 clock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clock/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.586     1.464    clock/clk
    SLICE_X42Y19         FDRE                                         r  clock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  clock/counter_reg[8]/Q
                         net (fo=1, routed)           0.170     1.798    clock/counter_reg_n_0_[8]
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.913 r  clock/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.913    clock/counter_reg[8]_i_1_n_7
    SLICE_X42Y19         FDRE                                         r  clock/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.853     1.978    clock/clk
    SLICE_X42Y19         FDRE                                         r  clock/counter_reg[8]/C
                         clock pessimism             -0.514     1.464    
    SLICE_X42Y19         FDRE (Hold_fdre_C_D)         0.134     1.598    clock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clock/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.466    clock/clk
    SLICE_X42Y17         FDRE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  clock/counter_reg[0]/Q
                         net (fo=1, routed)           0.163     1.793    clock/counter_reg_n_0_[0]
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.838 r  clock/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.838    clock/counter[0]_i_2_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.943 r  clock/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.943    clock/counter_reg[0]_i_1_n_6
    SLICE_X42Y17         FDRE                                         r  clock/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.855     1.980    clock/clk
    SLICE_X42Y17         FDRE                                         r  clock/counter_reg[1]/C
                         clock pessimism             -0.514     1.466    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.134     1.600    clock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 clock/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clock/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.279ns (58.377%)  route 0.199ns (41.623%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.584     1.462    clock/clk
    SLICE_X42Y22         FDRE                                         r  clock/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  clock/counter_reg[20]/Q
                         net (fo=1, routed)           0.199     1.825    clock/counter_reg_n_0_[20]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.940 r  clock/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.940    clock/counter_reg[20]_i_1_n_7
    SLICE_X42Y22         FDRE                                         r  clock/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.850     1.975    clock/clk
    SLICE_X42Y22         FDRE                                         r  clock/counter_reg[20]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X42Y22         FDRE (Hold_fdre_C_D)         0.134     1.596    clock/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 clock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clock/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.463    clock/clk
    SLICE_X42Y20         FDRE                                         r  clock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  clock/counter_reg[12]/Q
                         net (fo=1, routed)           0.170     1.797    clock/counter_reg_n_0_[12]
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.947 r  clock/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.947    clock/counter_reg[12]_i_1_n_6
    SLICE_X42Y20         FDRE                                         r  clock/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.852     1.977    clock/clk
    SLICE_X42Y20         FDRE                                         r  clock/counter_reg[13]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X42Y20         FDRE (Hold_fdre_C_D)         0.134     1.597    clock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 clock/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clock/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.584     1.462    clock/clk
    SLICE_X42Y21         FDRE                                         r  clock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  clock/counter_reg[16]/Q
                         net (fo=1, routed)           0.170     1.796    clock/counter_reg_n_0_[16]
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.946 r  clock/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.946    clock/counter_reg[16]_i_1_n_6
    SLICE_X42Y21         FDRE                                         r  clock/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     1.976    clock/clk
    SLICE_X42Y21         FDRE                                         r  clock/counter_reg[17]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X42Y21         FDRE (Hold_fdre_C_D)         0.134     1.596    clock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 clock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clock/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.465    clock/clk
    SLICE_X42Y18         FDRE                                         r  clock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  clock/counter_reg[4]/Q
                         net (fo=1, routed)           0.170     1.799    clock/counter_reg_n_0_[4]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.949 r  clock/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.949    clock/counter_reg[4]_i_1_n_6
    SLICE_X42Y18         FDRE                                         r  clock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.854     1.979    clock/clk
    SLICE_X42Y18         FDRE                                         r  clock/counter_reg[5]/C
                         clock pessimism             -0.514     1.465    
    SLICE_X42Y18         FDRE (Hold_fdre_C_D)         0.134     1.599    clock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y17    clock/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y19    clock/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y19    clock/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y20    clock/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y20    clock/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y20    clock/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y20    clock/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y21    clock/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y21    clock/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y19    clock/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y19    clock/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y20    clock/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y20    clock/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y20    clock/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y20    clock/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y19    clock/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y19    clock/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y22    clock/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y22    clock/counter_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y19    clock/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y19    clock/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y20    clock/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y20    clock/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y20    clock/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y20    clock/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y23    clock/counter_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y23    clock/counter_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y23    clock/counter_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y23    clock/counter_reg[27]/C



