// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    // Put your code here:
    DMux8Way(in=load,sel=address[9..11],a=P0,b=P1,c=P2,d=P3,e=P4,f=P5,g=P6,h=P7);

    RAM512(in=in,load=P0,address=address[0..8],out=Y0);
    RAM512(in=in,load=P1,address=address[0..8],out=Y1);
    RAM512(in=in,load=P2,address=address[0..8],out=Y2);
    RAM512(in=in,load=P3,address=address[0..8],out=Y3);
    RAM512(in=in,load=P4,address=address[0..8],out=Y4);
    RAM512(in=in,load=P5,address=address[0..8],out=Y5);
    RAM512(in=in,load=P6,address=address[0..8],out=Y6);
    RAM512(in=in,load=P7,address=address[0..8],out=Y7);

    Mux8Way16(a=Y0,b=Y1,c=Y2,d=Y3,e=Y4,f=Y5,g=Y6,h=Y7,sel=address[9..11],out=out);
}