
---------- Begin Simulation Statistics ----------
simSeconds                                   0.001256                       # Number of seconds simulated (Second)
simTicks                                   1255651000                       # Number of ticks simulated (Tick)
finalTick                                  1255651000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     12.95                       # Real time elapsed on the host (Second)
hostTickRate                                 96940070                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681144                       # Number of bytes of host memory used (Byte)
simInsts                                      2957840                       # Number of instructions simulated (Count)
simOps                                        3229488                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   228352                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     249324                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          2511303                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3819949                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      382                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        3938766                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   5664                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               590842                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            483747                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 124                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             2370306                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.661712                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.236243                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1247812     52.64%     52.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    218246      9.21%     61.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    215139      9.08%     70.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    161729      6.82%     77.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    194428      8.20%     85.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    133215      5.62%     91.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     94568      3.99%     95.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     47492      2.00%     97.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     57677      2.43%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               2370306                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   20259     19.09%     19.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     19.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1216      1.15%     20.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     20.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     20.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     20.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     20.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     20.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     20.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     20.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     20.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     20.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     20.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    136      0.13%     20.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     14      0.01%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     20.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  69551     65.53%     85.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14959     14.09%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          749      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2465376     62.59%     62.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         7645      0.19%     62.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2724      0.07%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd        55302      1.40%     64.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       110638      2.81%     67.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          125      0.00%     67.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     67.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        55330      1.40%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       963661     24.47%     92.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       277214      7.04%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3938766                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.568415                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              106135                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.026946                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  9460476                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 4107378                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3245691                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                   899161                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                  303877                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses          279537                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3583189                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                      460963                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           3910028                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        951536                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     28738                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 482                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1227164                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         518498                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       275628                       # Number of stores executed (Count)
system.cpu.numRate                           1.556972                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1522                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          140997                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     2957840                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3229488                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.849033                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.849033                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.177811                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.177811                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    4906111                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2277691                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                     501394                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                      961338                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     957690                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1159092                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      197                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         634620                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        285001                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         9288                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        13367                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  648154                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            568990                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             17635                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               333830                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 9959                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  330853                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.991082                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17633                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 48                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6774                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1337                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5437                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          690                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          589035                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             258                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             17374                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      2278601                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.417375                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.629351                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1539891     67.58%     67.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          234834     10.31%     77.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           49659      2.18%     80.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           26098      1.15%     81.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           94962      4.17%     85.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           20006      0.88%     86.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           59811      2.62%     88.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           48279      2.12%     91.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          205061      9.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      2278601                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2957983                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3229631                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      767910                       # Number of memory references committed (Count)
system.cpu.commit.loads                        522169                       # Number of loads committed (Count)
system.cpu.commit.amos                             98                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         106                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     468830                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions           278687                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     2811365                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11040                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          121      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2231086     69.08%     69.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         7075      0.22%     69.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2571      0.08%     69.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     69.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     69.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     69.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     69.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     69.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     69.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd        55187      1.71%     71.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       110375      3.42%     74.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           93      0.00%     74.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     74.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        55211      1.71%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       522169     16.17%     92.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       245741      7.61%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3229631                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        205061                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         683605                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            683605                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        683605                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           683605                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       133717                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          133717                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       133717                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         133717                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   5414525996                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   5414525996                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   5414525996                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   5414525996                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       817322                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        817322                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       817322                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       817322                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.163604                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.163604                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.163604                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.163604                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 40492.428008                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 40492.428008                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 40492.428008                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 40492.428008                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       440765                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          527                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        63450                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           13                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       6.946651                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    40.538462                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        57815                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             57815                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        55476                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         55476                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        55476                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        55476                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        78241                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        78241                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        78241                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        78241                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1901146703                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1901146703                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1901146703                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1901146703                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.095728                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.095728                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.095728                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.095728                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 24298.599238                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 24298.599238                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 24298.599238                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 24298.599238                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  77222                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       443667                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          443667                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       127997                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        127997                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   5075382000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   5075382000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       571664                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       571664                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.223903                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.223903                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 39652.351227                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 39652.351227                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        52012                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        52012                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        75985                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        75985                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1768469500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1768469500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.132919                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.132919                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 23273.929065                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 23273.929065                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           93                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              93                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       239000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       239000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           98                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           98                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.051020                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.051020                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        47800                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        47800                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       234000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       234000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.051020                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.051020                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        46800                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        46800                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       239938                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         239938                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5589                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5589                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    334969088                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    334969088                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       245527                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       245527                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.022763                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.022763                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 59933.635355                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 59933.635355                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3464                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3464                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2125                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2125                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    128633295                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    128633295                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.008655                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.008655                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 60533.315294                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 60533.315294                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1255651000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           994.143426                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               761944                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              78246                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               9.737801                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   994.143426                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.970843                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.970843                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           99                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          924                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            3347926                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           3347926                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1255651000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   345500                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1356402                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    536241                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                114326                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  17837                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               306486                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   871                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                3981245                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3008                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             438246                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        3830559                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      648154                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             349823                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       1908630                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   37362                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  622                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4051                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    389979                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5316                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            2370306                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.776200                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.865844                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1559340     65.79%     65.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   108295      4.57%     70.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    49050      2.07%     72.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    65123      2.75%     75.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    53704      2.27%     77.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   194249      8.20%     85.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    37629      1.59%     87.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    26790      1.13%     88.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   276126     11.65%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              2370306                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.258095                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.525327                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         387244                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            387244                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        387244                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           387244                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2735                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2735                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2735                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2735                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    180939997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    180939997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    180939997                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    180939997                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       389979                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        389979                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       389979                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       389979                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.007013                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.007013                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.007013                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.007013                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 66157.220110                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 66157.220110                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 66157.220110                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 66157.220110                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         1304                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      93.142857                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1870                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1870                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          608                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           608                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          608                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          608                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2127                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2127                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2127                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2127                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    142164499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    142164499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    142164499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    142164499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.005454                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.005454                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.005454                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.005454                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 66838.034321                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 66838.034321                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 66838.034321                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 66838.034321                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1870                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       387244                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          387244                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2735                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2735                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    180939997                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    180939997                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       389979                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       389979                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.007013                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.007013                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 66157.220110                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66157.220110                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          608                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          608                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2127                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2127                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    142164499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    142164499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.005454                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.005454                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 66838.034321                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 66838.034321                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1255651000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           252.856121                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               389370                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2126                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             183.146754                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   252.856121                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.987719                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.987719                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           94                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           85                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           60                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           17                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            1562042                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           1562042                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1255651000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     17837                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     827071                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    44318                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                3820813                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2810                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   634620                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  285001                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   376                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     14456                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    25616                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             83                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           8028                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        11925                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                19953                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  3535476                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 3525228                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   2155909                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   3455514                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.403745                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.623904                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       24435                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  112451                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   40                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  83                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  39260                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9280                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  61664                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             522169                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             25.426360                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            58.970048                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 371294     71.11%     71.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                16829      3.22%     74.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                30895      5.92%     80.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                19441      3.72%     83.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                19432      3.72%     87.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 7465      1.43%     89.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 6585      1.26%     90.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 5064      0.97%     91.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1614      0.31%     91.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  929      0.18%     91.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                889      0.17%     92.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1391      0.27%     92.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2103      0.40%     92.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4410      0.84%     93.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              14225      2.72%     96.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1230      0.24%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1339      0.26%     96.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3595      0.69%     97.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                860      0.16%     97.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2262      0.43%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               4287      0.82%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                527      0.10%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                159      0.03%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                105      0.02%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 89      0.02%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                111      0.02%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                200      0.04%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                224      0.04%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                446      0.09%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                249      0.05%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             3920      0.75%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1244                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               522169                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1255651000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1255651000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1255651000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1255651000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1255651000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  17837                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   389908                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1007345                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          34204                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    595225                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                325787                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3914035                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 16850                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 161966                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 105839                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  34380                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4106898                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     6922375                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  4691996                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                   292047                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps               3423398                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   683500                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     384                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  92                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    558232                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          5887084                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7729900                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2957840                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3229488                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    55                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    449                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  65177                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     65626                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   449                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 65177                       # number of overall hits (Count)
system.l2.overallHits::total                    65626                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1678                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                12928                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   14606                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1678                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               12928                       # number of overall misses (Count)
system.l2.overallMisses::total                  14606                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       134136500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1063363000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1197499500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      134136500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1063363000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1197499500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2127                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              78105                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 80232                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2127                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             78105                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                80232                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.788905                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.165521                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.182047                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.788905                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.165521                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.182047                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79938.319428                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 82252.707302                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    81986.820485                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 79938.319428                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 82252.707302                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   81986.820485                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 1534                       # number of writebacks (Count)
system.l2.writebacks::total                      1534                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1678                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            12928                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               14606                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1678                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           12928                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              14606                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    117366500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    934083000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1051449500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    117366500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    934083000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1051449500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.788905                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.165521                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.182047                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.788905                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.165521                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.182047                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69944.278903                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 72252.707302                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 71987.505135                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69944.278903                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 72252.707302                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 71987.505135                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          11055                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          177                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            177                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              3                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 3                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          138                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             138                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          141                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           141                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.978723                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.978723                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          138                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          138                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2617500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2617500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.978723                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.978723                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18967.391304                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18967.391304                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             449                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                449                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1678                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1678                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    134136500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    134136500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2127                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2127                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.788905                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.788905                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79938.319428                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79938.319428                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1678                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1678                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    117366500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    117366500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.788905                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.788905                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69944.278903                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69944.278903                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                654                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   654                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1466                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1466                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    118213000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      118213000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2120                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2120                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.691509                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.691509                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 80636.425648                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80636.425648                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1466                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1466                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    103553000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    103553000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.691509                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.691509                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70636.425648                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70636.425648                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          64523                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             64523                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        11462                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           11462                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    945150000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    945150000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        75985                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         75985                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.150846                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.150846                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 82459.431164                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 82459.431164                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        11462                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        11462                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    830530000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    830530000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.150846                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.150846                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 72459.431164                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 72459.431164                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1869                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1869                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1869                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1869                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        57815                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            57815                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        57815                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        57815                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1255651000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  3775.385398                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       159148                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      15153                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      10.502739                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      82.762755                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       294.982917                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3397.639726                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.020206                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.072017                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.829502                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.921725                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4095                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  168                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  238                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3593                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   96                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.999756                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1290865                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1290865                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1255651000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      1534.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1677.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     12905.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000473044250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           91                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           91                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               30351                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1418                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       14605                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1534                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     14605                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     1534                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     23                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      22.22                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 14605                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 1534                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    9413                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    3317                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1299                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     523                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     86                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     93                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     93                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     93                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     93                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     95                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           91                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     159.109890                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    105.070655                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    389.124043                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127            61     67.03%     67.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           23     25.27%     92.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            5      5.49%     97.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            1      1.10%     98.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3712-3839            1      1.10%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            91                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           91                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.571429                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.545913                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.944491                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               65     71.43%     71.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                3      3.30%     74.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               20     21.98%     96.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                3      3.30%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            91                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1472                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  934720                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                98176                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              744410668.25097096                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              78187330.71530226                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    1255553000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      77796.21                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       107328                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       825920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        96512                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 85475980.188762649894                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 657762387.797246217728                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 76862121.720127642155                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1677                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        12928                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         1534                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     48355000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    401878000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  25458872250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28834.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     31085.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  16596396.51                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       107328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       827392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         934720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       107328                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       107328                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        98176                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        98176                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1677                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        12928                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           14605                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1534                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1534                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       85475980                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      658934688                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         744410668                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     85475980                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      85475980                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     78187331                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         78187331                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     78187331                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      85475980                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     658934688                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        822597999                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                14582                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1508                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          950                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          861                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1007                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1041                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          876                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          972                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          913                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          944                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          975                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          683                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          692                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          901                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          935                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          879                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          982                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          971                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          105                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           79                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          168                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          219                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           63                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          129                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           66                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           99                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           57                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          102                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           87                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          124                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               176820500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              72910000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          450233000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12125.94                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30875.94                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               10345                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1134                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            70.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           75.20                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         4607                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   223.395702                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   136.717882                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   272.534779                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2136     46.36%     46.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1331     28.89%     75.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          367      7.97%     83.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          152      3.30%     86.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          123      2.67%     89.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           71      1.54%     90.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           78      1.69%     92.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           31      0.67%     93.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          318      6.90%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         4607                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                933248                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              96512                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              743.238368                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               76.862122                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    6.41                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                5.81                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.60                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               71.34                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1255651000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        17293080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         9183900                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       54006960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       4609260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 98957040.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    488478600                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy     70819680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy     743348520                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   592.002491                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    179565250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     41860000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1034225750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        15629460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         8299665                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       50108520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       3262500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 98957040.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    506965980                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy     55251360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy     738474525                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   588.120843                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    139134750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     41860000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1074656250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1255651000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               13139                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1534                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              9070                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1466                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1466                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          13139                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            138                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        39952                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   39952                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1032896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1032896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              14743                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    14743    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                14743                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1255651000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            35123000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           77822000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          25347                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        10604                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              78111                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        59349                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1870                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            28928                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2120                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2120                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2127                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         75985                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           141                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          141                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6123                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       233714                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 239837                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       255744                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8698880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 8954624                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           11055                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     98176                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             91428                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.006880                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.082659                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   90799     99.31%     99.31% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     629      0.69%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               91428                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1255651000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          139417500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3190497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         117228000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        159465                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        79092                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             628                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          628                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
