(ExpressProject ""
  (ProjectVersion "19981106")
  (ProjectType "PCB")
  (Folder "Design Resources"
    (Folder "Library"
      (File "e:\cadencelib\orcad\hyoc.olb"
        (Type "Schematic Library")))
    (BuildFileAddedOrDeleted "x")
    (CompileFileAddedOrDeleted "x")
    (NoModify)
    (ANNOTATE_Scope "0")
    (ANNOTATE_Mode "1")
    (ANNOTATE_Action "3")
    (Annotate_Page_Order "0")
    (ANNOTATE_Reset_References_to_1 "FALSE")
    (ANNOTATE_No_Page_Number_Change "FALSE")
    (ANNOTATE_Property_Combine "{Value}{Source Package}{POWER_GROUP}")
    (ANNOTATE_IncludeNonPrimitive "FALSE")
    (ANNOTATE_PreserveDesignator "FALSE")
    (ANNOTATE_PreserveUserEdits "FALSE")
    (ANNOTATE_Refdes_Control_Required "FALSE")
    (Update_Instace_for_External_Design "FALSE")
    (Annotate_type "Default")
    (width_pages "100")
    (width_start "80")
    (width_End "80")
    (IREFReportFile "G:\Ñ¸À×ÏÂÔØ\F407_PACK_V10B\SCH\F407_PACK_V10B.csv")
    (IREFViewOutput "0")
    (DRC_Scope "0")
    (DRC_Action "0")
    (DRC_Create_Warnings "FALSE")
    (DRC_View_Output "FALSE")
    (DRC_Preserved_Waived "FALSE")
    (DRC_Run_Electrical_Rules "TRUE")
    (DRC_Run_Physical_Rules "FALSE")
    (DRC_Report_File
       "E:\GitHub\test.cc\45_STM32F407\F407_PACK_V10C\SCH\F407_PACK_V10C.DRC")
    (DRC_Check_Ports "FALSE")
    (DRC_Check_Off-Page_Connectors "FALSE")
    (DRC_Report_Ports_and_Off-page_Connectors "FALSE")
    (DRC_SDT_Compatibility "FALSE")
    (DRC_Report_Off-grid_Objects "FALSE")
    (DRC_Check_Unconnected_Nets "TRUE")
    (DRC_Check_for_Misleading_TAP "FALSE")
    (DRC_Report_Netnames "FALSE")
    (DRC_Check_Single_Node_Nets "TRUE")
    (DRC_Run_Electrical_Custom_DRC "FALSE")
    (DRC_Check_No_Driving_Source "TRUE")
    (DRC_Check_Duplicate_NetNames "TRUE")
    (DRC_Check_Floating_Pins "TRUE")
    (DRC_Check_Physical_Power_Pins_Visibility "TRUE")
    (DRC_Check_PCB_Footprint_Property "TRUE")
    (DRC_Check_Normal_Convert_View_Sync "TRUE")
    (DRC_Check_Incorrect_PinGroup_Assignment "TRUE")
    (DRC_Check_High_Speed_Props_Syntax "TRUE")
    (DRC_Check_Missing_Pin_Numbers "TRUE")
    (DRC_Check_Device_With_No_Pins "TRUE")
    (DRC_Check_Power_Ground_Short "TRUE")
    (DRC_Identical_References "TRUE")
    (DRC_Type_Mismatch "TRUE")
    (DRC_Visible_Power_pins "FALSE")
    (DRC_Report_Unused_Part_Packages "TRUE")
    (DRC_Check_Name_Prop_For_HierBlocks "TRUE")
    (DRC_Run_Physical_Custom_DRC "FALSE")
    (BOM_Scope "0")
    (BOM_Mode "0")
    (BOM_Report_File
       "E:\GitHub\test.cc\45_STM32F407\F407_PACK_V10C\SCH\F407_PACK_V10C.BOM")
    (BOM_Merge_Include "FALSE")
    (BOM_Property_Combine_7.0
       "{Item}\t{Quantity}\t{Reference}\t{Value}\t{PCB Footprint}\t{Description}\t{Corporation}\t{Manufacture}")
    (BOM_Header
       "Item\tQuantity\tReference\tPart\tPCB Footprint\tDescription\tCorporation\tManufacture")
    (BOM_Include_File
       "F:\Ñ¸À×ÏÂÔØ\45_STM32F407\F407_PACK_V10A\SCH\F407_PACK_V10A.INC")
    (BOM_Include_File_Combine_7.0 "{Item}\t{Quantity}\t{Reference}\t{Value}")
    (BOM_One_Part_Per_Line "FALSE")
    (Open_BOM_in_Excel "FALSE")
    (BOM_View_Output "FALSE")
    ("Create Allegro Netlist" "TRUE")
    ("Allegro Netlist Directory"
       "E:\GITHUB\MBEDBOARD\F407_PACK_V10C\SCH\ALLEGRO")
    ("View Allegro Netlist Files" "FALSE")
    ("Allegro Netlist Create DCF File" "FALSE")
    ("Update Allegro Board" "FALSE")
    ("Allegro Netlist Output Board File" "allegro\F407_PACK_V10A.brd")
    ("Allegro Netlist Remove Etch" "FALSE")
    ("Allegro Netlist Place Changed Component" "ALWAYS_REPLACE")
    ("Allegro Netlist Open Board in Allegro" "ALLEGRO")
    ("Allegro Setup Backup Versions" "3")
    ("Allegro Setup Output Warnings" "TRUE")
    ("Allegro Setup Ignore Constraints" "FALSE")
    ("Allegro Setup Part Type Length" "31")
    ("Allegro Netlist Combine Property String" "PCB Footprint")
    ("Allegro Netlist Ignore Fixed Property" "FALSE")
    ("Allegro Netlist User Defined Property" "FALSE")
    (Netlist_TAB "0")
    (File ".\f407_pack_v10c.dsn"
      (Type "Schematic Design")))
  (Folder "Outputs"
    (File ".\f407_pack_v10c.drc"
      (Type "Report"))
    (File ".\allegro\pstxnet.dat"
      (Type "Report")
      (DisplayName "pstxnet.dat"))
    (File ".\allegro\pstxprt.dat"
      (Type "Report")
      (DisplayName "pstxprt.dat"))
    (File ".\allegro\pstchip.dat"
      (Type "Report")
      (DisplayName "pstchip.dat"))
    (File ".\f407_pack_v10c.bom"
      (Type "Report")))
  (Folder "Referenced Projects")
  (PartMRUSelector
    (USB-A
      (FullPartName "USB-A.Normal")
      (LibraryName "E:\CADENCELIB\ORCAD\HYOC.OLB")
      (DeviceIndex "0"))
    (AMS1117-3.3
      (FullPartName "AMS1117-3.3.Normal")
      (LibraryName "E:\CADENCELIB\XXXLZJXXX\XXXLZJXXX.OLB")
      (DeviceIndex "0"))
    (MIC
      (FullPartName "MIC.Normal")
      (LibraryName "E:\CADENCELIB\XXXLZJXXX\XXXLZJXXX.OLB")
      (DeviceIndex "0"))
    (EARPHONE
      (FullPartName "EARPHONE.Normal")
      (LibraryName "E:\CADENCELIB\XXXLZJXXX\XXXLZJXXX.OLB")
      (DeviceIndex "0"))
    (WM8978
      (FullPartName "WM8978.Normal")
      (LibraryName "E:\CADENCELIB\XXXLZJXXX\XXXLZJXXX.OLB")
      (DeviceIndex "0"))
    (DHT11
      (FullPartName "DHT11.Normal")
      (LibraryName "E:\CADENCELIB\XXXLZJXXX\XXXLZJXXX.OLB")
      (DeviceIndex "0"))
    (HS0038
      (FullPartName "HS0038.Normal")
      (LibraryName "E:\CADENCELIB\XXXLZJXXX\XXXLZJXXX.OLB")
      (DeviceIndex "0"))
    (SWITCH_6P
      (FullPartName "SWITCH_6P.Normal")
      (LibraryName "E:\CADENCELIB\XXXLZJXXX\XXXLZJXXX.OLB")
      (DeviceIndex "0"))
    (FUSE
      (FullPartName "FUSE.Normal")
      (LibraryName "E:\CADENCELIB\XXXLZJXXX\XXXLZJXXX.OLB")
      (DeviceIndex "0"))
    (CH340G
      (FullPartName "CH340G.Normal")
      (LibraryName "E:\CADENCELIB\XXXLZJXXX\XXXLZJXXX.OLB")
      (DeviceIndex "0"))
    (TestPoint
      (FullPartName "TestPoint.Normal")
      (LibraryName "E:\CADENCELIB\XXXLZJXXX\XXXLZJXXX.OLB")
      (DeviceIndex "0"))
    (BATTERY
      (FullPartName "BATTERY.Normal")
      (LibraryName "E:\CADENCELIB\XXXLZJXXX\XXXLZJXXX.OLB")
      (DeviceIndex "0"))
    (XTAL-3225-25MHz
      (FullPartName "XTAL-3225-25MHz.Normal")
      (LibraryName "E:\CADENCELIB\XXXLZJXXX\XXXLZJXXX.OLB")
      (DeviceIndex "0"))
    ("CONN RCPT 2"
      (FullPartName "CONN RCPT 2.Normal")
      (LibraryName "D:\CADENCE\SPB_16.6\TOOLS\CAPTURE\LIBRARY\CONNECTOR.OLB")
      (DeviceIndex "0"))
    (NRF24L01PACK
      (FullPartName "NRF24L01PACK.Normal")
      (LibraryName "E:\CADENCELIB\XXXLZJXXX\XXXLZJXXX.OLB")
      (DeviceIndex "0"))
    ("CONN RCPT 18"
      (FullPartName "CONN RCPT 18.Normal")
      (LibraryName "D:\CADENCE\SPB_16.6\TOOLS\CAPTURE\LIBRARY\CONNECTOR.OLB")
      (DeviceIndex "0"))
    ("CONN RCPT 23x2"
      (FullPartName "CONN RCPT 23x2.Normal")
      (LibraryName "D:\CADENCE\SPB_16.6\TOOLS\CAPTURE\LIBRARY\CONNECTOR.OLB")
      (DeviceIndex "0"))
    ("CONN RCPT 16"
      (FullPartName "CONN RCPT 16.Normal")
      (LibraryName "D:\CADENCE\SPB_16.6\TOOLS\CAPTURE\LIBRARY\CONNECTOR.OLB")
      (DeviceIndex "0"))
    (XTAL_5032_2P
      (FullPartName "XTAL_5032_2P.Normal")
      (LibraryName "E:\CADENCELIB\XXXLZJXXX\XXXLZJXXX.OLB")
      (DeviceIndex "0"))
    (CP2102
      (FullPartName "CP2102.Normal")
      (LibraryName "E:\CADENCELIB\XXXLZJXXX\XXXLZJXXX.OLB")
      (DeviceIndex "0"))
    ("CONN RCPT 2x2"
      (FullPartName "CONN RCPT 2x2.Normal")
      (LibraryName "D:\CADENCE\SPB_16.6\TOOLS\CAPTURE\LIBRARY\CONNECTOR.OLB")
      (DeviceIndex "0"))
    ("ATK MODULE"
      (FullPartName "ATK MODULE.Normal")
      (LibraryName "E:\CADENCELIB\XXXLZJXXX\XXXLZJXXX.OLB")
      (DeviceIndex "0"))
    (GND_SIGNAL
      (LibraryName "D:\CADENCE\SPB_16.6\TOOLS\CAPTURE\LIBRARY\CAPSYM.OLB")
      (DeviceIndex "0"))
    ("CONN RCPT 9x2"
      (FullPartName "CONN RCPT 9x2.Normal")
      (LibraryName "D:\CADENCE\SPB_16.6\TOOLS\CAPTURE\LIBRARY\CONNECTOR.OLB")
      (DeviceIndex "0"))
    (LM75A
      (FullPartName "LM75A.Normal")
      (LibraryName "E:\CADENCELIB\XXXLZJXXX\XXXLZJXXX.OLB")
      (DeviceIndex "0")))
  (GlobalState
    (FileView
      (Path "Design Resources")
      (Path "Design Resources" ".\f407_pack_v10c.dsn")
      (Path "Design Resources" ".\f407_pack_v10c.dsn" "MAIN")
      (Path "Design Resources" "Library")
      (Path "Outputs")
      (Select "Design Resources" ".\f407_pack_v10c.dsn" "MAIN" "13 POWER"))
    (HierarchyView)
    (Doc
      (Type "COrCapturePMDoc")
      (Frame
        (Placement "44 2 3 -1 -1 -8 -31 0 200 0 373"))
      (Tab 0))
    (Doc
      (Type "COrSchematicDoc")
      (Frame
        (Placement "44 0 1 -1 -1 -8 -31 78 1422 78 658")
        (Scroll "1554 947")
        (Zoom "272")
        (Occurrence "/"))
      (Path "H:\GITHUB\MBEDBOARD\F407_PACK_V10C\SCH\F407_PACK_V10C.DSN")
      (Schematic "MAIN")
      (Page "13 POWER"))) >>>>>>> 1f942cfdecf2741bc72ee6013a9aa7418f98a8c5
  (HierarchyView)
  (Doc
    (Type "COrCapturePMDoc")
    (Frame <<<<<<< HEAD
      (Placement "44 2 3 -1 -1 -8 -31 0 200 0 541"))
    (Tab 0))
  (MPSSessionName "Administrator")
  (ISPCBBASICLICENSE "false"))
