# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:13 on Oct 18,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 15:27:13 on Oct 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 15:27:13 on Oct 18,2025
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# ** Error: (vsim-8378) ./DE1_SoC.sv(34): Port size (4) does not match connection size (10) for implicit .name connection port 'SW'. The port definition is at: ./DE1_SoC.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut File: ./DE1_SoC.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:52 on Oct 18,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 15:28:52 on Oct 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 15:27:13 on Oct 18,2025
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/DE1_SoC_testbench/SW[3]
add wave -position end  sim:/DE1_SoC_testbench/SW[2]
add wave -position end  sim:/DE1_SoC_testbench/SW[1]
add wave -position end  sim:/DE1_SoC_testbench/SW[0]
add wave -position end  sim:/DE1_SoC_testbench/LEDR[1]
add wave -position end  sim:/DE1_SoC_testbench/LEDR[0]
add wave -position end  sim:/DE1_SoC_testbench/SW[3]
add wave -position end  sim:/DE1_SoC_testbench/SW[2]
add wave -position end  sim:/DE1_SoC_testbench/SW[1]
add wave -position end  sim:/DE1_SoC_testbench/SW[0]
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:03 on Oct 18,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 15:37:03 on Oct 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:37:06 on Oct 18,2025, Elapsed time: 0:09:53
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 15:37:06 on Oct 18,2025
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/DE1_SoC_testbench/LEDR[1]
add wave -position end  sim:/DE1_SoC_testbench/LEDR[0]
add wave -position end  sim:/DE1_SoC_testbench/SW[9]
add wave -position end  sim:/DE1_SoC_testbench/SW[8]
add wave -position end  sim:/DE1_SoC_testbench/SW[7]
add wave -position end  sim:/DE1_SoC_testbench/SW[0]
add wave -position end  sim:/DE1_SoC_testbench/LEDR
add wave -position end  sim:/DE1_SoC_testbench/KEY
add wave -position end  sim:/DE1_SoC_testbench/SW
add wave -position end  sim:/DE1_SoC_testbench/LEDR
add wave -position end  sim:/DE1_SoC_testbench/SW
# End time: 15:42:43 on Oct 18,2025, Elapsed time: 0:05:37
# Errors: 0, Warnings: 0
