#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Oct 27 10:58:45 2022
# Process ID: 5276
# Current directory: D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6624 D:\lmq\yanshou\cpu_for_tw\Single_Cycle_CPU\Single_Cycle_CPU_1_int\mips_cpu\mips_cpu.xpr
# Log file: D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/vivado.log
# Journal file: D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_cpu.tcl
run 10 us
close_sim
launch_simulation
source tb_cpu.tcl
run 10 us
close_sim
launch_simulation
source tb_cpu.tcl
run 10 us
close_sim
launch_simulation
source tb_cpu.tcl
update_compile_order -fileset sources_1
run 10 us
run 10 us
run all
close_sim
launch_simulation
source tb_cpu.tcl
run 10 us
close_sim
launch_simulation
source tb_cpu.tcl
update_compile_order -fileset sources_1
run 10 us
close_sim
launch_simulation
source tb_cpu.tcl
update_compile_order -fileset sources_1
run 10 us
close_sim
launch_simulation
source tb_cpu.tcl
run 10 us
run 10 us
close_sim
launch_simulation
source tb_cpu.tcl
run 10 us
run 10 us
restart
run 10 us
step
relaunch_sim
current_wave_config {Untitled 10}
add_wave {{/tb_cpu/tb_cpu/Interrupt_Request_Register_1_int_1/IR2_Interrupt_Request}} 
current_wave_config {Untitled 10}
add_wave {{/tb_cpu/tb_cpu/Interrupt_Request_Register_1_int_1/IR1_Interrupt_Request}} 
current_wave_config {Untitled 10}
add_wave {{/tb_cpu/tb_cpu/Interrupt_Request_Register_1_int_1/IR3_Interrupt_Request}} 
run 10 us
run 10 us
close_sim
launch_simulation
source tb_cpu.tcl
close_sim
launch_simulation
source tb_cpu.tcl
run 10 us
run 10 us
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.runs/impl_1/LogisimToplevelShell.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.runs/impl_1/LogisimToplevelShell.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.runs/impl_1/LogisimToplevelShell.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
