INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/SR-2024S-main/SR-2024S-main/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/SR-2024S-main/SR-2024S-main/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/SR-2024S-main/SR-2024S-main/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/LUTs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUTs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/SR-2024S-main/SR-2024S-main/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module YCrCb_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/SR-2024S-main/SR-2024S-main/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module YCrCb_submod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/SR-2024S-main/SR-2024S-main/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/accum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/SR-2024S-main/SR-2024S-main/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/bounding_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bounding_box
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/SR-2024S-main/SR-2024S-main/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/SR-2024S-main/SR-2024S-main/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid_counters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid_counters
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/SR-2024S-main/SR-2024S-main/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/contextNxN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contextNxN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/SR-2024S-main/SR-2024S-main/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/Downloads/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/SR-2024S-main/SR-2024S-main/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/SR-2024S-main/SR-2024S-main/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/SR-2024S-main/SR-2024S-main/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/draw_rectangle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_rectangle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/SR-2024S-main/SR-2024S-main/lab07/mass_centroid/mass_centroid.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/SR-2024S-main/SR-2024S-main/lab07/mass_centroid/mass_centroid.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/SR-2024S-main/SR-2024S-main/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/mass_centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mass_centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/SR-2024S-main/SR-2024S-main/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/median_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/SR-2024S-main/SR-2024S-main/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/moment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/SR-2024S-main/SR-2024S-main/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/SR-2024S-main/SR-2024S-main/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/tresholding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tresholding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/SR-2024S-main/SR-2024S-main/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/SR-2024S-main/SR-2024S-main/lab07/mass_centroid/mass_centroid.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
