From 8d4d63064f00a99e0c58dc4d97319963f56ad66a Mon Sep 17 00:00:00 2001
From: Josua Mayer <josua@solid-run.com>
Date: Thu, 18 Sep 2025 12:55:36 +0200
Subject: [PATCH] lx2160acex7-clearfog-cx: add configurations for SD3-3

This set of configurations allow splitting the x8 pcie port on
clearfog-cx into 2x x4 using a suitable riser card.

Signed-off-by: Josua Mayer <josua@solid-run.com>
---
 GenerateSRConfigs.sh                          |  6 ++-
 .../rcw_2000_700_2400_18_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_18_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_18_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_20_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_20_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_20_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_4_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_4_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_4_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_8S_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_8S_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_8S_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_8_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_8_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_8_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_18_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_18_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_18_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_20_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_20_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_20_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_4_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_4_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_4_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_8S_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_8S_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_8S_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_8_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_8_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_8_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_18_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_18_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_18_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_20_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_20_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_20_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_4_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_4_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_4_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_8S_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_8S_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_8S_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_8_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_8_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_8_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_18_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_18_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_18_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_20_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_20_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_20_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_4_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_4_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_4_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_8S_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_8S_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_8S_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_8_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_8_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_8_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_18_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_18_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_18_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_20_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_20_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_20_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_4_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_4_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_4_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_8S_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_8S_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_8S_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_8_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_8_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_8_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_18_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_18_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_18_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_20_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_20_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_20_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_4_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_4_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_4_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_8S_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_8S_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_8S_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_8_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_8_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_8_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_18_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_18_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_18_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_20_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_20_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_20_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_4_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_4_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_4_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_8S_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_8S_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_8S_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_8_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_8_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_8_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_18_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_18_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_18_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_20_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_20_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_20_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_4_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_4_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_4_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_8S_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_8S_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_8S_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_8_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_8_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_8_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_18_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_18_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_18_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_20_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_20_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_20_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_4_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_4_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_4_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_8S_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_8S_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_8S_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_8_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_8_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_8_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_18_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_18_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_18_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_20_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_20_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_20_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_4_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_4_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_4_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_8S_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_8S_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_8S_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_8_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_8_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_8_5_3_xspi.rcw          | 43 +++++++++++++++++++
 lx2160acex7/include/SD3_3.rcwi                | 31 +++++++++++++
 .../rcw_2000_700_2400_18_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_18_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_18_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_20_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_20_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_20_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_4_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_4_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_4_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_8S_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_8S_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_8S_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_8_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_8_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2400_8_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_18_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_18_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_18_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_20_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_20_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_20_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_4_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_4_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_4_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_8S_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_8S_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_8S_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_8_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_8_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2600_8_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_18_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_18_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_18_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_20_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_20_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_20_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_4_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_4_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_4_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_8S_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_8S_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_8S_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_8_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_8_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2666_8_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_18_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_18_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_18_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_20_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_20_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_20_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_4_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_4_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_4_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_8S_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_8S_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_8S_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_8_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_8_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_2900_8_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_18_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_18_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_18_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_20_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_20_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_20_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_4_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_4_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_4_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_8S_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_8S_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_8S_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_8_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_8_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2000_700_3200_8_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_18_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_18_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_18_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_20_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_20_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_20_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_4_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_4_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_4_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_8S_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_8S_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_8S_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_8_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_8_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2400_8_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_18_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_18_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_18_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_20_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_20_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_20_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_4_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_4_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_4_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_8S_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_8S_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_8S_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_8_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_8_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2600_8_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_18_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_18_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_18_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_20_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_20_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_20_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_4_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_4_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_4_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_8S_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_8S_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_8S_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_8_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_8_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2666_8_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_18_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_18_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_18_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_20_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_20_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_20_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_4_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_4_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_4_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_8S_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_8S_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_8S_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_8_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_8_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_2900_8_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_18_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_18_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_18_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_20_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_20_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_20_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_4_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_4_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_4_5_3_xspi.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_8S_5_3_auto.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_8S_5_3_sdhc.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_8S_5_3_xspi.rcw         | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_8_5_3_auto.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_8_5_3_sdhc.rcw          | 43 +++++++++++++++++++
 .../rcw_2200_750_3200_8_5_3_xspi.rcw          | 43 +++++++++++++++++++
 302 files changed, 12935 insertions(+), 2 deletions(-)
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_3_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_3_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_3_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_3_xspi.rcw
 create mode 100644 lx2160acex7/include/SD3_3.rcwi
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_3_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_3_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_3_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_3_xspi.rcw

diff --git a/GenerateSRConfigs.sh b/GenerateSRConfigs.sh
index 8d1aaea..1729c0f 100755
--- a/GenerateSRConfigs.sh
+++ b/GenerateSRConfigs.sh
@@ -54,8 +54,10 @@ for DDR_SPEED in 2400 2600 2666 2900 3200; do
 	for SOC_REVISION in 1 2; do
 		for BOOTSOURCE in auto sdhc xspi; do
 			for SD1 in 4 8 8S 18 20; do
-				generate lx2160acex7_clearfog-cx.tmpl lx2160acex7 ${SOC_REVISION} clearfog-cx 2000 700 ${DDR_SPEED} ${SD1} 5 2 ${BOOTSOURCE}
-				generate lx2160acex7_clearfog-cx.tmpl lx2160acex7 ${SOC_REVISION} clearfog-cx 2200 750 ${DDR_SPEED} ${SD1} 5 2 ${BOOTSOURCE}
+				for SD3 in 2 3; do
+					generate lx2160acex7_clearfog-cx.tmpl lx2160acex7 ${SOC_REVISION} clearfog-cx 2000 700 ${DDR_SPEED} ${SD1} 5 ${SD3} ${BOOTSOURCE}
+					generate lx2160acex7_clearfog-cx.tmpl lx2160acex7 ${SOC_REVISION} clearfog-cx 2200 750 ${DDR_SPEED} ${SD1} 5 ${SD3} ${BOOTSOURCE}
+				done
 			done
 		done
 	done
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_3_auto.rcw
new file mode 100644
index 0000000..18b79b0
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_3_sdhc.rcw
new file mode 100644
index 0000000..bb90740
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_3_xspi.rcw
new file mode 100644
index 0000000..3469ec4
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_3_auto.rcw
new file mode 100644
index 0000000..e39ed7b
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_3_sdhc.rcw
new file mode 100644
index 0000000..68830b7
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_3_xspi.rcw
new file mode 100644
index 0000000..88a82b6
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_3_auto.rcw
new file mode 100644
index 0000000..ac441f0
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_3_sdhc.rcw
new file mode 100644
index 0000000..06dae06
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_3_xspi.rcw
new file mode 100644
index 0000000..30bde0f
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_3_auto.rcw
new file mode 100644
index 0000000..3e24254
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_3_sdhc.rcw
new file mode 100644
index 0000000..1c0dfd3
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_3_xspi.rcw
new file mode 100644
index 0000000..cd3ca7a
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_3_auto.rcw
new file mode 100644
index 0000000..53f6982
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_3_sdhc.rcw
new file mode 100644
index 0000000..0d029de
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_3_xspi.rcw
new file mode 100644
index 0000000..7034b6a
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_3_auto.rcw
new file mode 100644
index 0000000..c1365ae
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_3_sdhc.rcw
new file mode 100644
index 0000000..180649a
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_3_xspi.rcw
new file mode 100644
index 0000000..d48b489
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_3_auto.rcw
new file mode 100644
index 0000000..5e1b24e
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_3_sdhc.rcw
new file mode 100644
index 0000000..b72e413
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_3_xspi.rcw
new file mode 100644
index 0000000..bca34cd
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_3_auto.rcw
new file mode 100644
index 0000000..f3adcd7
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_3_sdhc.rcw
new file mode 100644
index 0000000..c5c4e6e
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_3_xspi.rcw
new file mode 100644
index 0000000..7046c79
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_3_auto.rcw
new file mode 100644
index 0000000..a95fc8d
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_3_sdhc.rcw
new file mode 100644
index 0000000..05b794d
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_3_xspi.rcw
new file mode 100644
index 0000000..bb8219b
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_3_auto.rcw
new file mode 100644
index 0000000..56d834f
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_3_sdhc.rcw
new file mode 100644
index 0000000..4cb5018
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_3_xspi.rcw
new file mode 100644
index 0000000..5e43aa1
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_3_auto.rcw
new file mode 100644
index 0000000..d726b73
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_3_sdhc.rcw
new file mode 100644
index 0000000..aed1013
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_3_xspi.rcw
new file mode 100644
index 0000000..714b2ca
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_3_auto.rcw
new file mode 100644
index 0000000..4d1068e
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_3_sdhc.rcw
new file mode 100644
index 0000000..1ce2ab4
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_3_xspi.rcw
new file mode 100644
index 0000000..d821944
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_3_auto.rcw
new file mode 100644
index 0000000..cced4e9
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_3_sdhc.rcw
new file mode 100644
index 0000000..7df6f5d
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_3_xspi.rcw
new file mode 100644
index 0000000..8eea71e
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_3_auto.rcw
new file mode 100644
index 0000000..5957fd8
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_3_sdhc.rcw
new file mode 100644
index 0000000..642411f
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_3_xspi.rcw
new file mode 100644
index 0000000..ada2b4b
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_3_auto.rcw
new file mode 100644
index 0000000..3c40b35
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_3_sdhc.rcw
new file mode 100644
index 0000000..48ca287
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_3_xspi.rcw
new file mode 100644
index 0000000..afa3401
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_3_auto.rcw
new file mode 100644
index 0000000..975a226
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_3_sdhc.rcw
new file mode 100644
index 0000000..37d1c41
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_3_xspi.rcw
new file mode 100644
index 0000000..d21ad89
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_3_auto.rcw
new file mode 100644
index 0000000..4ae35c8
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_3_sdhc.rcw
new file mode 100644
index 0000000..095dd31
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_3_xspi.rcw
new file mode 100644
index 0000000..7154dc2
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_3_auto.rcw
new file mode 100644
index 0000000..40446ba
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_3_sdhc.rcw
new file mode 100644
index 0000000..de04c51
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_3_xspi.rcw
new file mode 100644
index 0000000..58c055d
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_3_auto.rcw
new file mode 100644
index 0000000..c22faf5
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_3_sdhc.rcw
new file mode 100644
index 0000000..3bdbbaf
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_3_xspi.rcw
new file mode 100644
index 0000000..1d64d38
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_3_auto.rcw
new file mode 100644
index 0000000..7fae340
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_3_sdhc.rcw
new file mode 100644
index 0000000..db1e36a
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_3_xspi.rcw
new file mode 100644
index 0000000..10f0581
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_3_auto.rcw
new file mode 100644
index 0000000..7ec9a21
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_3_sdhc.rcw
new file mode 100644
index 0000000..db98c50
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_3_xspi.rcw
new file mode 100644
index 0000000..dfc6063
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_3_auto.rcw
new file mode 100644
index 0000000..d808926
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_3_sdhc.rcw
new file mode 100644
index 0000000..cb7fc22
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_3_xspi.rcw
new file mode 100644
index 0000000..4c60f87
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_3_auto.rcw
new file mode 100644
index 0000000..dda584f
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_3_sdhc.rcw
new file mode 100644
index 0000000..b471d18
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_3_xspi.rcw
new file mode 100644
index 0000000..1481a07
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_3_auto.rcw
new file mode 100644
index 0000000..ccce50b
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_3_sdhc.rcw
new file mode 100644
index 0000000..a92d580
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_3_xspi.rcw
new file mode 100644
index 0000000..5078308
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_3_auto.rcw
new file mode 100644
index 0000000..f3bc61a
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_3_sdhc.rcw
new file mode 100644
index 0000000..9e7d911
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_3_xspi.rcw
new file mode 100644
index 0000000..a455f49
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_3_auto.rcw
new file mode 100644
index 0000000..e3245eb
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_3_sdhc.rcw
new file mode 100644
index 0000000..95e614a
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_3_xspi.rcw
new file mode 100644
index 0000000..d572e26
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_3_auto.rcw
new file mode 100644
index 0000000..c285102
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_3_sdhc.rcw
new file mode 100644
index 0000000..db7deb5
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_3_xspi.rcw
new file mode 100644
index 0000000..990fad4
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_3_auto.rcw
new file mode 100644
index 0000000..7f452b4
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_3_sdhc.rcw
new file mode 100644
index 0000000..4a3a03f
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_3_xspi.rcw
new file mode 100644
index 0000000..cc6c15a
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_3_auto.rcw
new file mode 100644
index 0000000..f252d5a
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_3_sdhc.rcw
new file mode 100644
index 0000000..c36af85
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_3_xspi.rcw
new file mode 100644
index 0000000..1d5cd3f
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_3_auto.rcw
new file mode 100644
index 0000000..44d72db
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_3_sdhc.rcw
new file mode 100644
index 0000000..9127749
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_3_xspi.rcw
new file mode 100644
index 0000000..a8df231
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_3_auto.rcw
new file mode 100644
index 0000000..940408e
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_3_sdhc.rcw
new file mode 100644
index 0000000..97d1e09
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_3_xspi.rcw
new file mode 100644
index 0000000..2c0dc46
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_3_auto.rcw
new file mode 100644
index 0000000..27c261b
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_3_sdhc.rcw
new file mode 100644
index 0000000..115d4fe
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_3_xspi.rcw
new file mode 100644
index 0000000..a1589b1
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_3_auto.rcw
new file mode 100644
index 0000000..d633140
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_3_sdhc.rcw
new file mode 100644
index 0000000..13c6600
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_3_xspi.rcw
new file mode 100644
index 0000000..79cab6d
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_3_auto.rcw
new file mode 100644
index 0000000..617b70f
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_3_sdhc.rcw
new file mode 100644
index 0000000..fe8bcea
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_3_xspi.rcw
new file mode 100644
index 0000000..c18c4cb
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_3_auto.rcw
new file mode 100644
index 0000000..a8d819a
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_3_sdhc.rcw
new file mode 100644
index 0000000..181305e
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_3_xspi.rcw
new file mode 100644
index 0000000..9b2b73e
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_3_auto.rcw
new file mode 100644
index 0000000..8ac2a81
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_3_sdhc.rcw
new file mode 100644
index 0000000..82db178
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_3_xspi.rcw
new file mode 100644
index 0000000..ad4c5b4
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_3_auto.rcw
new file mode 100644
index 0000000..a34bba7
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_3_sdhc.rcw
new file mode 100644
index 0000000..8f638ef
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_3_xspi.rcw
new file mode 100644
index 0000000..7ff79f6
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_3_auto.rcw
new file mode 100644
index 0000000..1b9c05d
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_3_sdhc.rcw
new file mode 100644
index 0000000..6c0adf1
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_3_xspi.rcw
new file mode 100644
index 0000000..c93645d
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_3_auto.rcw
new file mode 100644
index 0000000..3b0edb1
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_3_sdhc.rcw
new file mode 100644
index 0000000..fc65a85
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_3_xspi.rcw
new file mode 100644
index 0000000..3695000
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_3_auto.rcw
new file mode 100644
index 0000000..fd6c4fc
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_3_sdhc.rcw
new file mode 100644
index 0000000..8c256d1
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_3_xspi.rcw
new file mode 100644
index 0000000..e98fb68
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_3_auto.rcw
new file mode 100644
index 0000000..63b1029
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_3_sdhc.rcw
new file mode 100644
index 0000000..22050fd
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_3_xspi.rcw
new file mode 100644
index 0000000..487d2fa
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_3_auto.rcw
new file mode 100644
index 0000000..ab46c91
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_3_sdhc.rcw
new file mode 100644
index 0000000..71ff1ed
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_3_xspi.rcw
new file mode 100644
index 0000000..57c8ef9
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_3_auto.rcw
new file mode 100644
index 0000000..954e546
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_3_sdhc.rcw
new file mode 100644
index 0000000..b2180f4
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_3_xspi.rcw
new file mode 100644
index 0000000..168e748
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_3_auto.rcw
new file mode 100644
index 0000000..35d7ebd
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_3_sdhc.rcw
new file mode 100644
index 0000000..bbfd2a1
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_3_xspi.rcw
new file mode 100644
index 0000000..2797e29
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_3_auto.rcw
new file mode 100644
index 0000000..8dfc1ff
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_3_sdhc.rcw
new file mode 100644
index 0000000..7adfb37
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_3_xspi.rcw
new file mode 100644
index 0000000..2db1727
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_3_auto.rcw
new file mode 100644
index 0000000..540912f
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_3_sdhc.rcw
new file mode 100644
index 0000000..f807e06
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_3_xspi.rcw
new file mode 100644
index 0000000..d386e95
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_3_auto.rcw
new file mode 100644
index 0000000..448c44d
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_3_sdhc.rcw
new file mode 100644
index 0000000..5711b2c
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_3_xspi.rcw
new file mode 100644
index 0000000..a6a66ae
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_3_auto.rcw
new file mode 100644
index 0000000..5462b6e
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_3_sdhc.rcw
new file mode 100644
index 0000000..5c48aa0
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_3_xspi.rcw
new file mode 100644
index 0000000..d419afa
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_3_auto.rcw
new file mode 100644
index 0000000..b5dcce7
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_3_sdhc.rcw
new file mode 100644
index 0000000..01126a5
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_3_xspi.rcw
new file mode 100644
index 0000000..3de05cc
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_3_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_3_auto.rcw
new file mode 100644
index 0000000..f9964a1
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_3_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_3_sdhc.rcw
new file mode 100644
index 0000000..5ca5ee9
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_3_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_3_xspi.rcw
new file mode 100644
index 0000000..512967a
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7/include/SD3_3.rcwi b/lx2160acex7/include/SD3_3.rcwi
new file mode 100644
index 0000000..bcc922e
--- /dev/null
+++ b/lx2160acex7/include/SD3_3.rcwi
@@ -0,0 +1,31 @@
+/*
+ * Serdes 3 Reference Clocks:
+ * - PLLF = 100MHz
+ * - PLLS = 100MHz
+ */
+
+/* Serdes 3 Protocol 3: 2x PCI-e x4 Gen 3 */
+SRDS_PRTCL_S3=3
+
+/* Disable PLLF */
+SRDS_PLL_PD_PLL5=1
+
+/* Don't use Serdes 3 PLLF for PLLS */
+SRDS_INTRA_REF_CLK_S3=0
+
+/* Enable PLLS */
+SRDS_PLL_PD_PLL6=0
+
+/*
+ * Select PLLF frequency 100MHz: Bit 0 = 0
+ * Select PLLS frequency 100MHz: Bit 1 = 0
+ * (See QorIQ LX2160A Reference Manual, Rev. 0, 07/2020, 4.9.8.9 Reset Control Word (RCW) Register Descriptions, Bits 936-937)
+ */
+SRDS_PLL_REF_CLK_SEL_S3=0
+
+/* Support up to PCI-e Gen 3 */
+SRDS_DIV_PEX_S3=1
+
+/* indicate PCI ports for pbi section errata application*/
+#define HAVE_PEX5
+#define HAVE_PEX6
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_3_auto.rcw
new file mode 100644
index 0000000..837a8f9
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_3_sdhc.rcw
new file mode 100644
index 0000000..be27c74
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_3_xspi.rcw
new file mode 100644
index 0000000..101fdd2
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_3_auto.rcw
new file mode 100644
index 0000000..8c18647
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_3_sdhc.rcw
new file mode 100644
index 0000000..fc79e27
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_3_xspi.rcw
new file mode 100644
index 0000000..118017d
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_3_auto.rcw
new file mode 100644
index 0000000..26df7ad
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_3_sdhc.rcw
new file mode 100644
index 0000000..f680a3b
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_3_xspi.rcw
new file mode 100644
index 0000000..fc2fc4b
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_3_auto.rcw
new file mode 100644
index 0000000..83fc3eb
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_3_sdhc.rcw
new file mode 100644
index 0000000..af1379a
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_3_xspi.rcw
new file mode 100644
index 0000000..d4999c8
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_3_auto.rcw
new file mode 100644
index 0000000..e934bb5
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_3_sdhc.rcw
new file mode 100644
index 0000000..c71cb80
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_3_xspi.rcw
new file mode 100644
index 0000000..30feec1
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_3_auto.rcw
new file mode 100644
index 0000000..4ef4bfe
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_3_sdhc.rcw
new file mode 100644
index 0000000..957bfda
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_3_xspi.rcw
new file mode 100644
index 0000000..3dc6aa3
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_3_auto.rcw
new file mode 100644
index 0000000..0a72b8d
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_3_sdhc.rcw
new file mode 100644
index 0000000..b8ff07f
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_3_xspi.rcw
new file mode 100644
index 0000000..57dcdd5
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_3_auto.rcw
new file mode 100644
index 0000000..6830cf9
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_3_sdhc.rcw
new file mode 100644
index 0000000..01dd3a6
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_3_xspi.rcw
new file mode 100644
index 0000000..06a7b27
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_3_auto.rcw
new file mode 100644
index 0000000..78bcca7
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_3_sdhc.rcw
new file mode 100644
index 0000000..09cfdf7
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_3_xspi.rcw
new file mode 100644
index 0000000..2c6f666
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_3_auto.rcw
new file mode 100644
index 0000000..3b9a711
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_3_sdhc.rcw
new file mode 100644
index 0000000..c297e85
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_3_xspi.rcw
new file mode 100644
index 0000000..c6e2347
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_3_auto.rcw
new file mode 100644
index 0000000..8cded1a
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_3_sdhc.rcw
new file mode 100644
index 0000000..4451195
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_3_xspi.rcw
new file mode 100644
index 0000000..7576b96
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_3_auto.rcw
new file mode 100644
index 0000000..663ab21
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_3_sdhc.rcw
new file mode 100644
index 0000000..1059fc9
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_3_xspi.rcw
new file mode 100644
index 0000000..f1988d4
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_3_auto.rcw
new file mode 100644
index 0000000..b07bee0
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_3_sdhc.rcw
new file mode 100644
index 0000000..20c24b3
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_3_xspi.rcw
new file mode 100644
index 0000000..30b3014
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_3_auto.rcw
new file mode 100644
index 0000000..6831358
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_3_sdhc.rcw
new file mode 100644
index 0000000..61ddaab
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_3_xspi.rcw
new file mode 100644
index 0000000..8d9d4a5
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_3_auto.rcw
new file mode 100644
index 0000000..641bfcd
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_3_sdhc.rcw
new file mode 100644
index 0000000..e65f75e
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_3_xspi.rcw
new file mode 100644
index 0000000..772cfbe
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_3_auto.rcw
new file mode 100644
index 0000000..eeb2853
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_3_sdhc.rcw
new file mode 100644
index 0000000..687e6ac
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_3_xspi.rcw
new file mode 100644
index 0000000..725c18f
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_3_auto.rcw
new file mode 100644
index 0000000..081bcf8
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_3_sdhc.rcw
new file mode 100644
index 0000000..e7b1605
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_3_xspi.rcw
new file mode 100644
index 0000000..4e52909
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_3_auto.rcw
new file mode 100644
index 0000000..f082fcb
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_3_sdhc.rcw
new file mode 100644
index 0000000..59c7d91
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_3_xspi.rcw
new file mode 100644
index 0000000..7365e04
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_3_auto.rcw
new file mode 100644
index 0000000..0f50802
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_3_sdhc.rcw
new file mode 100644
index 0000000..c53871d
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_3_xspi.rcw
new file mode 100644
index 0000000..ee8f019
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_3_auto.rcw
new file mode 100644
index 0000000..d0cb0a1
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_3_sdhc.rcw
new file mode 100644
index 0000000..ad62e87
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_3_xspi.rcw
new file mode 100644
index 0000000..20ff469
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_3_auto.rcw
new file mode 100644
index 0000000..62cfb02
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_3_sdhc.rcw
new file mode 100644
index 0000000..4836801
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_3_xspi.rcw
new file mode 100644
index 0000000..4e9c1ba
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_3_auto.rcw
new file mode 100644
index 0000000..75f7f5c
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_3_sdhc.rcw
new file mode 100644
index 0000000..e53f156
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_3_xspi.rcw
new file mode 100644
index 0000000..25d965c
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_3_auto.rcw
new file mode 100644
index 0000000..91c71e7
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_3_sdhc.rcw
new file mode 100644
index 0000000..e937d04
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_3_xspi.rcw
new file mode 100644
index 0000000..a9ebd15
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_3_auto.rcw
new file mode 100644
index 0000000..f8694b0
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_3_sdhc.rcw
new file mode 100644
index 0000000..07c86a6
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_3_xspi.rcw
new file mode 100644
index 0000000..8ed828a
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_3_auto.rcw
new file mode 100644
index 0000000..251b71b
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_3_sdhc.rcw
new file mode 100644
index 0000000..de84ba4
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_3_xspi.rcw
new file mode 100644
index 0000000..e2b50db
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_3_auto.rcw
new file mode 100644
index 0000000..0548ea8
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_3_sdhc.rcw
new file mode 100644
index 0000000..aedaaf2
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_3_xspi.rcw
new file mode 100644
index 0000000..67651b3
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_3_auto.rcw
new file mode 100644
index 0000000..c8def25
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_3_sdhc.rcw
new file mode 100644
index 0000000..04a3f56
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_3_xspi.rcw
new file mode 100644
index 0000000..b626d11
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_3_auto.rcw
new file mode 100644
index 0000000..4284933
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_3_sdhc.rcw
new file mode 100644
index 0000000..3952db2
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_3_xspi.rcw
new file mode 100644
index 0000000..f3a4036
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_3_auto.rcw
new file mode 100644
index 0000000..7dcd4ad
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_3_sdhc.rcw
new file mode 100644
index 0000000..8447089
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_3_xspi.rcw
new file mode 100644
index 0000000..30d3c29
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_3_auto.rcw
new file mode 100644
index 0000000..75c3964
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_3_sdhc.rcw
new file mode 100644
index 0000000..bd315d6
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_3_xspi.rcw
new file mode 100644
index 0000000..9c2ad07
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_3_auto.rcw
new file mode 100644
index 0000000..fdce727
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_3_sdhc.rcw
new file mode 100644
index 0000000..79b4b8b
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_3_xspi.rcw
new file mode 100644
index 0000000..9646c6d
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_3_auto.rcw
new file mode 100644
index 0000000..fd52d11
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_3_sdhc.rcw
new file mode 100644
index 0000000..4f5781a
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_3_xspi.rcw
new file mode 100644
index 0000000..643610f
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_3_auto.rcw
new file mode 100644
index 0000000..e92a9c7
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_3_sdhc.rcw
new file mode 100644
index 0000000..5ddbd56
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_3_xspi.rcw
new file mode 100644
index 0000000..4e66f4b
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_3_auto.rcw
new file mode 100644
index 0000000..b134578
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_3_sdhc.rcw
new file mode 100644
index 0000000..227eb1f
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_3_xspi.rcw
new file mode 100644
index 0000000..c140375
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_3_auto.rcw
new file mode 100644
index 0000000..edb1771
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_3_sdhc.rcw
new file mode 100644
index 0000000..b6d7943
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_3_xspi.rcw
new file mode 100644
index 0000000..0b04f14
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_3_auto.rcw
new file mode 100644
index 0000000..e774b11
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_3_sdhc.rcw
new file mode 100644
index 0000000..8bd428c
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_3_xspi.rcw
new file mode 100644
index 0000000..c849390
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_3_auto.rcw
new file mode 100644
index 0000000..d29debd
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_3_sdhc.rcw
new file mode 100644
index 0000000..0532ddb
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_3_xspi.rcw
new file mode 100644
index 0000000..833c34a
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_3_auto.rcw
new file mode 100644
index 0000000..9d58a84
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_3_sdhc.rcw
new file mode 100644
index 0000000..92a45ac
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_3_xspi.rcw
new file mode 100644
index 0000000..c2ba95b
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_3_auto.rcw
new file mode 100644
index 0000000..6e2edf7
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_3_sdhc.rcw
new file mode 100644
index 0000000..bc9b3fa
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_3_xspi.rcw
new file mode 100644
index 0000000..4f103bd
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_3_auto.rcw
new file mode 100644
index 0000000..34dd029
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_3_sdhc.rcw
new file mode 100644
index 0000000..b7e8546
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_3_xspi.rcw
new file mode 100644
index 0000000..dac85b1
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_3_auto.rcw
new file mode 100644
index 0000000..4bd3f62
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_3_sdhc.rcw
new file mode 100644
index 0000000..4251795
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_3_xspi.rcw
new file mode 100644
index 0000000..fb28668
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_3_auto.rcw
new file mode 100644
index 0000000..d3a951b
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_3_sdhc.rcw
new file mode 100644
index 0000000..5b0129a
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_3_xspi.rcw
new file mode 100644
index 0000000..1655669
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_3_auto.rcw
new file mode 100644
index 0000000..78b72e2
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_3_sdhc.rcw
new file mode 100644
index 0000000..63e67a6
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_3_xspi.rcw
new file mode 100644
index 0000000..4907015
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_3_auto.rcw
new file mode 100644
index 0000000..883bddf
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_3_sdhc.rcw
new file mode 100644
index 0000000..3b751de
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_3_xspi.rcw
new file mode 100644
index 0000000..de0ca01
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_3_auto.rcw
new file mode 100644
index 0000000..a178ce2
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_3_sdhc.rcw
new file mode 100644
index 0000000..fad9bb5
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_3_xspi.rcw
new file mode 100644
index 0000000..2134efb
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_3_auto.rcw
new file mode 100644
index 0000000..1844f61
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_3_sdhc.rcw
new file mode 100644
index 0000000..f18562f
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_3_xspi.rcw
new file mode 100644
index 0000000..4bbffa5
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 18 || 18 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_3_auto.rcw
new file mode 100644
index 0000000..20377c9
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_3_sdhc.rcw
new file mode 100644
index 0000000..6766644
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_3_xspi.rcw
new file mode 100644
index 0000000..bfeef43
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 18 || 20 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_3_auto.rcw
new file mode 100644
index 0000000..079a014
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_3_sdhc.rcw
new file mode 100644
index 0000000..d69b8c4
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_3_xspi.rcw
new file mode 100644
index 0000000..2122b7e
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 18 || 4 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_3_auto.rcw
new file mode 100644
index 0000000..213dd8a
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_3_sdhc.rcw
new file mode 100644
index 0000000..b3444e9
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_3_xspi.rcw
new file mode 100644
index 0000000..030013a
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_3_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_3_auto.rcw
new file mode 100644
index 0000000..56aec7d
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_3_auto.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_3_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_3_sdhc.rcw
new file mode 100644
index 0000000..18e6566
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_3_sdhc.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_3_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_3_xspi.rcw
new file mode 100644
index 0000000..9760e1b
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_3_xspi.rcw
@@ -0,0 +1,43 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  3
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_3.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 18 || 8 == -18
+/* protocol 18 2x-25g-6x-10g convert 2x10g-25g for 4x25g on qsfp */
+#include <../lx2160asi/sd1_lane_g_h_xfi_to_25g.rcw>
+/* set default serdes lane equalization parameters for 25G */
+#include <../lx2160asi/25g_eq_s1_lane_e.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_f.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_g.rcw>
+#include <../lx2160asi/25g_eq_s1_lane_h.rcw>
+#endif
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
+
-- 
2.51.0

