$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb_can_clic $end
   $var wire 6 # entries [5:0] $end
   $var wire 1 % is_interrupt $end
   $var wire 2 & index [1:0] $end
   $var wire 32 ' i [31:0] $end
   $scope module dut $end
    $var wire 32 ( PRIO_BITS [31:0] $end
    $var wire 32 ) INDEX_BITS [31:0] $end
    $var wire 6 # entries [5:0] $end
    $var wire 1 % is_interrupt $end
    $var wire 2 & index [1:0] $end
    $var wire 3 $ p [2:0] $end
    $scope module unnamedblk1 $end
     $var wire 32 * i [31:0] $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b010100 #
b010 $
0%
b00 &
b00000000000000000000000000000000 '
b00000000000000000000000000000011 (
b00000000000000000000000000000010 )
b00000000000000000000000000000010 *
#10
