Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'data_In' [D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.srcs/sim_1/new/testbench.sv:18]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.srcs/sources_1/imports/On-Chip Memory/ram.sv" Line 1. Module frameRAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.srcs/sources_1/imports/On-Chip Memory/ram.sv" Line 1. Module frameRAM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frameRAM
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
