
Balance.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c964  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000018e8  0800ca78  0800ca78  0000da78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e360  0800e360  00010238  2**0
                  CONTENTS
  4 .ARM          00000008  0800e360  0800e360  0000f360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e368  0800e368  00010238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e368  0800e368  0000f368  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e36c  0800e36c  0000f36c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000238  20000000  0800e370  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003ac  20000238  0800e5a8  00010238  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005e4  0800e5a8  000105e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010238  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012f31  00000000  00000000  00010261  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d23  00000000  00000000  00023192  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001400  00000000  00000000  00025eb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fd6  00000000  00000000  000272b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c245  00000000  00000000  0002828e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000182ed  00000000  00000000  000444d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009702d  00000000  00000000  0005c7c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f37ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000069cc  00000000  00000000  000f3830  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000fa1fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000238 	.word	0x20000238
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ca5c 	.word	0x0800ca5c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000023c 	.word	0x2000023c
 800014c:	0800ca5c 	.word	0x0800ca5c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2iz>:
 80010d0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80010d8:	d30f      	bcc.n	80010fa <__aeabi_f2iz+0x2a>
 80010da:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d90d      	bls.n	8001100 <__aeabi_f2iz+0x30>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80010ec:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80010f0:	fa23 f002 	lsr.w	r0, r3, r2
 80010f4:	bf18      	it	ne
 80010f6:	4240      	negne	r0, r0
 80010f8:	4770      	bx	lr
 80010fa:	f04f 0000 	mov.w	r0, #0
 80010fe:	4770      	bx	lr
 8001100:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001104:	d101      	bne.n	800110a <__aeabi_f2iz+0x3a>
 8001106:	0242      	lsls	r2, r0, #9
 8001108:	d105      	bne.n	8001116 <__aeabi_f2iz+0x46>
 800110a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800110e:	bf08      	it	eq
 8001110:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001114:	4770      	bx	lr
 8001116:	f04f 0000 	mov.w	r0, #0
 800111a:	4770      	bx	lr

0800111c <__aeabi_f2uiz>:
 800111c:	0042      	lsls	r2, r0, #1
 800111e:	d20e      	bcs.n	800113e <__aeabi_f2uiz+0x22>
 8001120:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001124:	d30b      	bcc.n	800113e <__aeabi_f2uiz+0x22>
 8001126:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800112a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800112e:	d409      	bmi.n	8001144 <__aeabi_f2uiz+0x28>
 8001130:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001134:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001138:	fa23 f002 	lsr.w	r0, r3, r2
 800113c:	4770      	bx	lr
 800113e:	f04f 0000 	mov.w	r0, #0
 8001142:	4770      	bx	lr
 8001144:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001148:	d101      	bne.n	800114e <__aeabi_f2uiz+0x32>
 800114a:	0242      	lsls	r2, r0, #9
 800114c:	d102      	bne.n	8001154 <__aeabi_f2uiz+0x38>
 800114e:	f04f 30ff 	mov.w	r0, #4294967295
 8001152:	4770      	bx	lr
 8001154:	f04f 0000 	mov.w	r0, #0
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop

0800115c <__aeabi_ldivmod>:
 800115c:	b97b      	cbnz	r3, 800117e <__aeabi_ldivmod+0x22>
 800115e:	b972      	cbnz	r2, 800117e <__aeabi_ldivmod+0x22>
 8001160:	2900      	cmp	r1, #0
 8001162:	bfbe      	ittt	lt
 8001164:	2000      	movlt	r0, #0
 8001166:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800116a:	e006      	blt.n	800117a <__aeabi_ldivmod+0x1e>
 800116c:	bf08      	it	eq
 800116e:	2800      	cmpeq	r0, #0
 8001170:	bf1c      	itt	ne
 8001172:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8001176:	f04f 30ff 	movne.w	r0, #4294967295
 800117a:	f000 b99b 	b.w	80014b4 <__aeabi_idiv0>
 800117e:	f1ad 0c08 	sub.w	ip, sp, #8
 8001182:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001186:	2900      	cmp	r1, #0
 8001188:	db09      	blt.n	800119e <__aeabi_ldivmod+0x42>
 800118a:	2b00      	cmp	r3, #0
 800118c:	db1a      	blt.n	80011c4 <__aeabi_ldivmod+0x68>
 800118e:	f000 f835 	bl	80011fc <__udivmoddi4>
 8001192:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001196:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800119a:	b004      	add	sp, #16
 800119c:	4770      	bx	lr
 800119e:	4240      	negs	r0, r0
 80011a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	db1b      	blt.n	80011e0 <__aeabi_ldivmod+0x84>
 80011a8:	f000 f828 	bl	80011fc <__udivmoddi4>
 80011ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011b4:	b004      	add	sp, #16
 80011b6:	4240      	negs	r0, r0
 80011b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011bc:	4252      	negs	r2, r2
 80011be:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011c2:	4770      	bx	lr
 80011c4:	4252      	negs	r2, r2
 80011c6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011ca:	f000 f817 	bl	80011fc <__udivmoddi4>
 80011ce:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011d2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011d6:	b004      	add	sp, #16
 80011d8:	4240      	negs	r0, r0
 80011da:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011de:	4770      	bx	lr
 80011e0:	4252      	negs	r2, r2
 80011e2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011e6:	f000 f809 	bl	80011fc <__udivmoddi4>
 80011ea:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011f2:	b004      	add	sp, #16
 80011f4:	4252      	negs	r2, r2
 80011f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011fa:	4770      	bx	lr

080011fc <__udivmoddi4>:
 80011fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001200:	9d08      	ldr	r5, [sp, #32]
 8001202:	460c      	mov	r4, r1
 8001204:	2b00      	cmp	r3, #0
 8001206:	d14e      	bne.n	80012a6 <__udivmoddi4+0xaa>
 8001208:	4694      	mov	ip, r2
 800120a:	458c      	cmp	ip, r1
 800120c:	4686      	mov	lr, r0
 800120e:	fab2 f282 	clz	r2, r2
 8001212:	d962      	bls.n	80012da <__udivmoddi4+0xde>
 8001214:	b14a      	cbz	r2, 800122a <__udivmoddi4+0x2e>
 8001216:	f1c2 0320 	rsb	r3, r2, #32
 800121a:	4091      	lsls	r1, r2
 800121c:	fa20 f303 	lsr.w	r3, r0, r3
 8001220:	fa0c fc02 	lsl.w	ip, ip, r2
 8001224:	4319      	orrs	r1, r3
 8001226:	fa00 fe02 	lsl.w	lr, r0, r2
 800122a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800122e:	fbb1 f4f7 	udiv	r4, r1, r7
 8001232:	fb07 1114 	mls	r1, r7, r4, r1
 8001236:	fa1f f68c 	uxth.w	r6, ip
 800123a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800123e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001242:	fb04 f106 	mul.w	r1, r4, r6
 8001246:	4299      	cmp	r1, r3
 8001248:	d90a      	bls.n	8001260 <__udivmoddi4+0x64>
 800124a:	eb1c 0303 	adds.w	r3, ip, r3
 800124e:	f104 30ff 	add.w	r0, r4, #4294967295
 8001252:	f080 8110 	bcs.w	8001476 <__udivmoddi4+0x27a>
 8001256:	4299      	cmp	r1, r3
 8001258:	f240 810d 	bls.w	8001476 <__udivmoddi4+0x27a>
 800125c:	3c02      	subs	r4, #2
 800125e:	4463      	add	r3, ip
 8001260:	1a59      	subs	r1, r3, r1
 8001262:	fbb1 f0f7 	udiv	r0, r1, r7
 8001266:	fb07 1110 	mls	r1, r7, r0, r1
 800126a:	fb00 f606 	mul.w	r6, r0, r6
 800126e:	fa1f f38e 	uxth.w	r3, lr
 8001272:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001276:	429e      	cmp	r6, r3
 8001278:	d90a      	bls.n	8001290 <__udivmoddi4+0x94>
 800127a:	eb1c 0303 	adds.w	r3, ip, r3
 800127e:	f100 31ff 	add.w	r1, r0, #4294967295
 8001282:	f080 80fa 	bcs.w	800147a <__udivmoddi4+0x27e>
 8001286:	429e      	cmp	r6, r3
 8001288:	f240 80f7 	bls.w	800147a <__udivmoddi4+0x27e>
 800128c:	4463      	add	r3, ip
 800128e:	3802      	subs	r0, #2
 8001290:	2100      	movs	r1, #0
 8001292:	1b9b      	subs	r3, r3, r6
 8001294:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8001298:	b11d      	cbz	r5, 80012a2 <__udivmoddi4+0xa6>
 800129a:	40d3      	lsrs	r3, r2
 800129c:	2200      	movs	r2, #0
 800129e:	e9c5 3200 	strd	r3, r2, [r5]
 80012a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012a6:	428b      	cmp	r3, r1
 80012a8:	d905      	bls.n	80012b6 <__udivmoddi4+0xba>
 80012aa:	b10d      	cbz	r5, 80012b0 <__udivmoddi4+0xb4>
 80012ac:	e9c5 0100 	strd	r0, r1, [r5]
 80012b0:	2100      	movs	r1, #0
 80012b2:	4608      	mov	r0, r1
 80012b4:	e7f5      	b.n	80012a2 <__udivmoddi4+0xa6>
 80012b6:	fab3 f183 	clz	r1, r3
 80012ba:	2900      	cmp	r1, #0
 80012bc:	d146      	bne.n	800134c <__udivmoddi4+0x150>
 80012be:	42a3      	cmp	r3, r4
 80012c0:	d302      	bcc.n	80012c8 <__udivmoddi4+0xcc>
 80012c2:	4290      	cmp	r0, r2
 80012c4:	f0c0 80ee 	bcc.w	80014a4 <__udivmoddi4+0x2a8>
 80012c8:	1a86      	subs	r6, r0, r2
 80012ca:	eb64 0303 	sbc.w	r3, r4, r3
 80012ce:	2001      	movs	r0, #1
 80012d0:	2d00      	cmp	r5, #0
 80012d2:	d0e6      	beq.n	80012a2 <__udivmoddi4+0xa6>
 80012d4:	e9c5 6300 	strd	r6, r3, [r5]
 80012d8:	e7e3      	b.n	80012a2 <__udivmoddi4+0xa6>
 80012da:	2a00      	cmp	r2, #0
 80012dc:	f040 808f 	bne.w	80013fe <__udivmoddi4+0x202>
 80012e0:	eba1 040c 	sub.w	r4, r1, ip
 80012e4:	2101      	movs	r1, #1
 80012e6:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80012ea:	fa1f f78c 	uxth.w	r7, ip
 80012ee:	fbb4 f6f8 	udiv	r6, r4, r8
 80012f2:	fb08 4416 	mls	r4, r8, r6, r4
 80012f6:	fb07 f006 	mul.w	r0, r7, r6
 80012fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80012fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8001302:	4298      	cmp	r0, r3
 8001304:	d908      	bls.n	8001318 <__udivmoddi4+0x11c>
 8001306:	eb1c 0303 	adds.w	r3, ip, r3
 800130a:	f106 34ff 	add.w	r4, r6, #4294967295
 800130e:	d202      	bcs.n	8001316 <__udivmoddi4+0x11a>
 8001310:	4298      	cmp	r0, r3
 8001312:	f200 80cb 	bhi.w	80014ac <__udivmoddi4+0x2b0>
 8001316:	4626      	mov	r6, r4
 8001318:	1a1c      	subs	r4, r3, r0
 800131a:	fbb4 f0f8 	udiv	r0, r4, r8
 800131e:	fb08 4410 	mls	r4, r8, r0, r4
 8001322:	fb00 f707 	mul.w	r7, r0, r7
 8001326:	fa1f f38e 	uxth.w	r3, lr
 800132a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800132e:	429f      	cmp	r7, r3
 8001330:	d908      	bls.n	8001344 <__udivmoddi4+0x148>
 8001332:	eb1c 0303 	adds.w	r3, ip, r3
 8001336:	f100 34ff 	add.w	r4, r0, #4294967295
 800133a:	d202      	bcs.n	8001342 <__udivmoddi4+0x146>
 800133c:	429f      	cmp	r7, r3
 800133e:	f200 80ae 	bhi.w	800149e <__udivmoddi4+0x2a2>
 8001342:	4620      	mov	r0, r4
 8001344:	1bdb      	subs	r3, r3, r7
 8001346:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800134a:	e7a5      	b.n	8001298 <__udivmoddi4+0x9c>
 800134c:	f1c1 0720 	rsb	r7, r1, #32
 8001350:	408b      	lsls	r3, r1
 8001352:	fa22 fc07 	lsr.w	ip, r2, r7
 8001356:	ea4c 0c03 	orr.w	ip, ip, r3
 800135a:	fa24 f607 	lsr.w	r6, r4, r7
 800135e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8001362:	fbb6 f8f9 	udiv	r8, r6, r9
 8001366:	fa1f fe8c 	uxth.w	lr, ip
 800136a:	fb09 6618 	mls	r6, r9, r8, r6
 800136e:	fa20 f307 	lsr.w	r3, r0, r7
 8001372:	408c      	lsls	r4, r1
 8001374:	fa00 fa01 	lsl.w	sl, r0, r1
 8001378:	fb08 f00e 	mul.w	r0, r8, lr
 800137c:	431c      	orrs	r4, r3
 800137e:	0c23      	lsrs	r3, r4, #16
 8001380:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001384:	4298      	cmp	r0, r3
 8001386:	fa02 f201 	lsl.w	r2, r2, r1
 800138a:	d90a      	bls.n	80013a2 <__udivmoddi4+0x1a6>
 800138c:	eb1c 0303 	adds.w	r3, ip, r3
 8001390:	f108 36ff 	add.w	r6, r8, #4294967295
 8001394:	f080 8081 	bcs.w	800149a <__udivmoddi4+0x29e>
 8001398:	4298      	cmp	r0, r3
 800139a:	d97e      	bls.n	800149a <__udivmoddi4+0x29e>
 800139c:	f1a8 0802 	sub.w	r8, r8, #2
 80013a0:	4463      	add	r3, ip
 80013a2:	1a1e      	subs	r6, r3, r0
 80013a4:	fbb6 f3f9 	udiv	r3, r6, r9
 80013a8:	fb09 6613 	mls	r6, r9, r3, r6
 80013ac:	fb03 fe0e 	mul.w	lr, r3, lr
 80013b0:	b2a4      	uxth	r4, r4
 80013b2:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 80013b6:	45a6      	cmp	lr, r4
 80013b8:	d908      	bls.n	80013cc <__udivmoddi4+0x1d0>
 80013ba:	eb1c 0404 	adds.w	r4, ip, r4
 80013be:	f103 30ff 	add.w	r0, r3, #4294967295
 80013c2:	d266      	bcs.n	8001492 <__udivmoddi4+0x296>
 80013c4:	45a6      	cmp	lr, r4
 80013c6:	d964      	bls.n	8001492 <__udivmoddi4+0x296>
 80013c8:	3b02      	subs	r3, #2
 80013ca:	4464      	add	r4, ip
 80013cc:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80013d0:	fba0 8302 	umull	r8, r3, r0, r2
 80013d4:	eba4 040e 	sub.w	r4, r4, lr
 80013d8:	429c      	cmp	r4, r3
 80013da:	46c6      	mov	lr, r8
 80013dc:	461e      	mov	r6, r3
 80013de:	d350      	bcc.n	8001482 <__udivmoddi4+0x286>
 80013e0:	d04d      	beq.n	800147e <__udivmoddi4+0x282>
 80013e2:	b155      	cbz	r5, 80013fa <__udivmoddi4+0x1fe>
 80013e4:	ebba 030e 	subs.w	r3, sl, lr
 80013e8:	eb64 0406 	sbc.w	r4, r4, r6
 80013ec:	fa04 f707 	lsl.w	r7, r4, r7
 80013f0:	40cb      	lsrs	r3, r1
 80013f2:	431f      	orrs	r7, r3
 80013f4:	40cc      	lsrs	r4, r1
 80013f6:	e9c5 7400 	strd	r7, r4, [r5]
 80013fa:	2100      	movs	r1, #0
 80013fc:	e751      	b.n	80012a2 <__udivmoddi4+0xa6>
 80013fe:	fa0c fc02 	lsl.w	ip, ip, r2
 8001402:	f1c2 0320 	rsb	r3, r2, #32
 8001406:	40d9      	lsrs	r1, r3
 8001408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800140c:	fa20 f303 	lsr.w	r3, r0, r3
 8001410:	fa00 fe02 	lsl.w	lr, r0, r2
 8001414:	fbb1 f0f8 	udiv	r0, r1, r8
 8001418:	fb08 1110 	mls	r1, r8, r0, r1
 800141c:	4094      	lsls	r4, r2
 800141e:	431c      	orrs	r4, r3
 8001420:	fa1f f78c 	uxth.w	r7, ip
 8001424:	0c23      	lsrs	r3, r4, #16
 8001426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800142a:	fb00 f107 	mul.w	r1, r0, r7
 800142e:	4299      	cmp	r1, r3
 8001430:	d908      	bls.n	8001444 <__udivmoddi4+0x248>
 8001432:	eb1c 0303 	adds.w	r3, ip, r3
 8001436:	f100 36ff 	add.w	r6, r0, #4294967295
 800143a:	d22c      	bcs.n	8001496 <__udivmoddi4+0x29a>
 800143c:	4299      	cmp	r1, r3
 800143e:	d92a      	bls.n	8001496 <__udivmoddi4+0x29a>
 8001440:	3802      	subs	r0, #2
 8001442:	4463      	add	r3, ip
 8001444:	1a5b      	subs	r3, r3, r1
 8001446:	fbb3 f1f8 	udiv	r1, r3, r8
 800144a:	fb08 3311 	mls	r3, r8, r1, r3
 800144e:	b2a4      	uxth	r4, r4
 8001450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001454:	fb01 f307 	mul.w	r3, r1, r7
 8001458:	42a3      	cmp	r3, r4
 800145a:	d908      	bls.n	800146e <__udivmoddi4+0x272>
 800145c:	eb1c 0404 	adds.w	r4, ip, r4
 8001460:	f101 36ff 	add.w	r6, r1, #4294967295
 8001464:	d213      	bcs.n	800148e <__udivmoddi4+0x292>
 8001466:	42a3      	cmp	r3, r4
 8001468:	d911      	bls.n	800148e <__udivmoddi4+0x292>
 800146a:	3902      	subs	r1, #2
 800146c:	4464      	add	r4, ip
 800146e:	1ae4      	subs	r4, r4, r3
 8001470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001474:	e73b      	b.n	80012ee <__udivmoddi4+0xf2>
 8001476:	4604      	mov	r4, r0
 8001478:	e6f2      	b.n	8001260 <__udivmoddi4+0x64>
 800147a:	4608      	mov	r0, r1
 800147c:	e708      	b.n	8001290 <__udivmoddi4+0x94>
 800147e:	45c2      	cmp	sl, r8
 8001480:	d2af      	bcs.n	80013e2 <__udivmoddi4+0x1e6>
 8001482:	ebb8 0e02 	subs.w	lr, r8, r2
 8001486:	eb63 060c 	sbc.w	r6, r3, ip
 800148a:	3801      	subs	r0, #1
 800148c:	e7a9      	b.n	80013e2 <__udivmoddi4+0x1e6>
 800148e:	4631      	mov	r1, r6
 8001490:	e7ed      	b.n	800146e <__udivmoddi4+0x272>
 8001492:	4603      	mov	r3, r0
 8001494:	e79a      	b.n	80013cc <__udivmoddi4+0x1d0>
 8001496:	4630      	mov	r0, r6
 8001498:	e7d4      	b.n	8001444 <__udivmoddi4+0x248>
 800149a:	46b0      	mov	r8, r6
 800149c:	e781      	b.n	80013a2 <__udivmoddi4+0x1a6>
 800149e:	4463      	add	r3, ip
 80014a0:	3802      	subs	r0, #2
 80014a2:	e74f      	b.n	8001344 <__udivmoddi4+0x148>
 80014a4:	4606      	mov	r6, r0
 80014a6:	4623      	mov	r3, r4
 80014a8:	4608      	mov	r0, r1
 80014aa:	e711      	b.n	80012d0 <__udivmoddi4+0xd4>
 80014ac:	3e02      	subs	r6, #2
 80014ae:	4463      	add	r3, ip
 80014b0:	e732      	b.n	8001318 <__udivmoddi4+0x11c>
 80014b2:	bf00      	nop

080014b4 <__aeabi_idiv0>:
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop

080014b8 <IIC_Delay>:
*	    
*	  : 
*********************************************************************************************************
*/
static void IIC_Delay(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
    	7SCL = 347KHz SCL1.5usSCL2.87us
     	5SCL = 421KHz SCL1.25usSCL2.375us

    IAR7
    */
    for (i = 0; i < 10; i++);
 80014be:	2300      	movs	r3, #0
 80014c0:	71fb      	strb	r3, [r7, #7]
 80014c2:	e002      	b.n	80014ca <IIC_Delay+0x12>
 80014c4:	79fb      	ldrb	r3, [r7, #7]
 80014c6:	3301      	adds	r3, #1
 80014c8:	71fb      	strb	r3, [r7, #7]
 80014ca:	79fb      	ldrb	r3, [r7, #7]
 80014cc:	2b09      	cmp	r3, #9
 80014ce:	d9f9      	bls.n	80014c4 <IIC_Delay+0xc>
}
 80014d0:	bf00      	nop
 80014d2:	bf00      	nop
 80014d4:	370c      	adds	r7, #12
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bc80      	pop	{r7}
 80014da:	4770      	bx	lr

080014dc <IIC_Start>:
*	    
*	  : 
*********************************************************************************************************
*/
void IIC_Start(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
    /* SCLSDAIIC */
    IIC_SDA_1();
 80014e0:	2201      	movs	r2, #1
 80014e2:	2110      	movs	r1, #16
 80014e4:	480c      	ldr	r0, [pc, #48]	@ (8001518 <IIC_Start+0x3c>)
 80014e6:	f005 fa60 	bl	80069aa <HAL_GPIO_WritePin>
    IIC_SCL_1();
 80014ea:	2201      	movs	r2, #1
 80014ec:	2108      	movs	r1, #8
 80014ee:	480a      	ldr	r0, [pc, #40]	@ (8001518 <IIC_Start+0x3c>)
 80014f0:	f005 fa5b 	bl	80069aa <HAL_GPIO_WritePin>
    IIC_Delay();
 80014f4:	f7ff ffe0 	bl	80014b8 <IIC_Delay>
    IIC_SDA_0();
 80014f8:	2200      	movs	r2, #0
 80014fa:	2110      	movs	r1, #16
 80014fc:	4806      	ldr	r0, [pc, #24]	@ (8001518 <IIC_Start+0x3c>)
 80014fe:	f005 fa54 	bl	80069aa <HAL_GPIO_WritePin>
    IIC_Delay();
 8001502:	f7ff ffd9 	bl	80014b8 <IIC_Delay>
    IIC_SCL_0();
 8001506:	2200      	movs	r2, #0
 8001508:	2108      	movs	r1, #8
 800150a:	4803      	ldr	r0, [pc, #12]	@ (8001518 <IIC_Start+0x3c>)
 800150c:	f005 fa4d 	bl	80069aa <HAL_GPIO_WritePin>
    IIC_Delay();
 8001510:	f7ff ffd2 	bl	80014b8 <IIC_Delay>
}
 8001514:	bf00      	nop
 8001516:	bd80      	pop	{r7, pc}
 8001518:	40010c00 	.word	0x40010c00

0800151c <IIC_Stop>:
*	    
*	  : 
*********************************************************************************************************
*/
void IIC_Stop(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
    /* SCLSDAIIC */
    IIC_SDA_0();
 8001520:	2200      	movs	r2, #0
 8001522:	2110      	movs	r1, #16
 8001524:	4808      	ldr	r0, [pc, #32]	@ (8001548 <IIC_Stop+0x2c>)
 8001526:	f005 fa40 	bl	80069aa <HAL_GPIO_WritePin>
    IIC_SCL_1();
 800152a:	2201      	movs	r2, #1
 800152c:	2108      	movs	r1, #8
 800152e:	4806      	ldr	r0, [pc, #24]	@ (8001548 <IIC_Stop+0x2c>)
 8001530:	f005 fa3b 	bl	80069aa <HAL_GPIO_WritePin>
    IIC_Delay();
 8001534:	f7ff ffc0 	bl	80014b8 <IIC_Delay>
    IIC_SDA_1();
 8001538:	2201      	movs	r2, #1
 800153a:	2110      	movs	r1, #16
 800153c:	4802      	ldr	r0, [pc, #8]	@ (8001548 <IIC_Stop+0x2c>)
 800153e:	f005 fa34 	bl	80069aa <HAL_GPIO_WritePin>
}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	40010c00 	.word	0x40010c00

0800154c <IIC_Send_Byte>:
*	    _ucByte  
*	  : 
*********************************************************************************************************
*/
void IIC_Send_Byte(uint8_t _ucByte)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	71fb      	strb	r3, [r7, #7]
    uint8_t i;

    /* bit7 */
    for (i = 0; i < 8; i++)
 8001556:	2300      	movs	r3, #0
 8001558:	73fb      	strb	r3, [r7, #15]
 800155a:	e02c      	b.n	80015b6 <IIC_Send_Byte+0x6a>
    {
        if (_ucByte & 0x80)
 800155c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001560:	2b00      	cmp	r3, #0
 8001562:	da05      	bge.n	8001570 <IIC_Send_Byte+0x24>
        {
            IIC_SDA_1();
 8001564:	2201      	movs	r2, #1
 8001566:	2110      	movs	r1, #16
 8001568:	4817      	ldr	r0, [pc, #92]	@ (80015c8 <IIC_Send_Byte+0x7c>)
 800156a:	f005 fa1e 	bl	80069aa <HAL_GPIO_WritePin>
 800156e:	e004      	b.n	800157a <IIC_Send_Byte+0x2e>
        }
        else
        {
            IIC_SDA_0();
 8001570:	2200      	movs	r2, #0
 8001572:	2110      	movs	r1, #16
 8001574:	4814      	ldr	r0, [pc, #80]	@ (80015c8 <IIC_Send_Byte+0x7c>)
 8001576:	f005 fa18 	bl	80069aa <HAL_GPIO_WritePin>
        }
        IIC_Delay();
 800157a:	f7ff ff9d 	bl	80014b8 <IIC_Delay>
        IIC_SCL_1();
 800157e:	2201      	movs	r2, #1
 8001580:	2108      	movs	r1, #8
 8001582:	4811      	ldr	r0, [pc, #68]	@ (80015c8 <IIC_Send_Byte+0x7c>)
 8001584:	f005 fa11 	bl	80069aa <HAL_GPIO_WritePin>
        IIC_Delay();
 8001588:	f7ff ff96 	bl	80014b8 <IIC_Delay>
        IIC_SCL_0();
 800158c:	2200      	movs	r2, #0
 800158e:	2108      	movs	r1, #8
 8001590:	480d      	ldr	r0, [pc, #52]	@ (80015c8 <IIC_Send_Byte+0x7c>)
 8001592:	f005 fa0a 	bl	80069aa <HAL_GPIO_WritePin>
        if (i == 7)
 8001596:	7bfb      	ldrb	r3, [r7, #15]
 8001598:	2b07      	cmp	r3, #7
 800159a:	d104      	bne.n	80015a6 <IIC_Send_Byte+0x5a>
        {
            IIC_SDA_1(); // 
 800159c:	2201      	movs	r2, #1
 800159e:	2110      	movs	r1, #16
 80015a0:	4809      	ldr	r0, [pc, #36]	@ (80015c8 <IIC_Send_Byte+0x7c>)
 80015a2:	f005 fa02 	bl	80069aa <HAL_GPIO_WritePin>
        }
        _ucByte <<= 1;	/* bit */
 80015a6:	79fb      	ldrb	r3, [r7, #7]
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	71fb      	strb	r3, [r7, #7]
        IIC_Delay();
 80015ac:	f7ff ff84 	bl	80014b8 <IIC_Delay>
    for (i = 0; i < 8; i++)
 80015b0:	7bfb      	ldrb	r3, [r7, #15]
 80015b2:	3301      	adds	r3, #1
 80015b4:	73fb      	strb	r3, [r7, #15]
 80015b6:	7bfb      	ldrb	r3, [r7, #15]
 80015b8:	2b07      	cmp	r3, #7
 80015ba:	d9cf      	bls.n	800155c <IIC_Send_Byte+0x10>
    }
}
 80015bc:	bf00      	nop
 80015be:	bf00      	nop
 80015c0:	3710      	adds	r7, #16
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	40010c00 	.word	0x40010c00

080015cc <IIC_Read_Byte>:
*	    
*	  : 
*********************************************************************************************************
*/
uint8_t IIC_Read_Byte(uint8_t ack)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b084      	sub	sp, #16
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	71fb      	strb	r3, [r7, #7]
    uint8_t i;
    uint8_t value;

    /* 1bitbit7 */
    value = 0;
 80015d6:	2300      	movs	r3, #0
 80015d8:	73bb      	strb	r3, [r7, #14]
    for (i = 0; i < 8; i++)
 80015da:	2300      	movs	r3, #0
 80015dc:	73fb      	strb	r3, [r7, #15]
 80015de:	e01d      	b.n	800161c <IIC_Read_Byte+0x50>
    {
        value <<= 1;
 80015e0:	7bbb      	ldrb	r3, [r7, #14]
 80015e2:	005b      	lsls	r3, r3, #1
 80015e4:	73bb      	strb	r3, [r7, #14]
        IIC_SCL_1();
 80015e6:	2201      	movs	r2, #1
 80015e8:	2108      	movs	r1, #8
 80015ea:	4814      	ldr	r0, [pc, #80]	@ (800163c <IIC_Read_Byte+0x70>)
 80015ec:	f005 f9dd 	bl	80069aa <HAL_GPIO_WritePin>
        IIC_Delay();
 80015f0:	f7ff ff62 	bl	80014b8 <IIC_Delay>
        if (IIC_SDA_READ())
 80015f4:	2110      	movs	r1, #16
 80015f6:	4811      	ldr	r0, [pc, #68]	@ (800163c <IIC_Read_Byte+0x70>)
 80015f8:	f005 f9c0 	bl	800697c <HAL_GPIO_ReadPin>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d002      	beq.n	8001608 <IIC_Read_Byte+0x3c>
        {
            value++;
 8001602:	7bbb      	ldrb	r3, [r7, #14]
 8001604:	3301      	adds	r3, #1
 8001606:	73bb      	strb	r3, [r7, #14]
        }
        IIC_SCL_0();
 8001608:	2200      	movs	r2, #0
 800160a:	2108      	movs	r1, #8
 800160c:	480b      	ldr	r0, [pc, #44]	@ (800163c <IIC_Read_Byte+0x70>)
 800160e:	f005 f9cc 	bl	80069aa <HAL_GPIO_WritePin>
        IIC_Delay();
 8001612:	f7ff ff51 	bl	80014b8 <IIC_Delay>
    for (i = 0; i < 8; i++)
 8001616:	7bfb      	ldrb	r3, [r7, #15]
 8001618:	3301      	adds	r3, #1
 800161a:	73fb      	strb	r3, [r7, #15]
 800161c:	7bfb      	ldrb	r3, [r7, #15]
 800161e:	2b07      	cmp	r3, #7
 8001620:	d9de      	bls.n	80015e0 <IIC_Read_Byte+0x14>
    }
    if(ack==0)
 8001622:	79fb      	ldrb	r3, [r7, #7]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d102      	bne.n	800162e <IIC_Read_Byte+0x62>
        IIC_NAck();
 8001628:	f000 f856 	bl	80016d8 <IIC_NAck>
 800162c:	e001      	b.n	8001632 <IIC_Read_Byte+0x66>
    else
        IIC_Ack();
 800162e:	f000 f833 	bl	8001698 <IIC_Ack>
    return value;
 8001632:	7bbb      	ldrb	r3, [r7, #14]
}
 8001634:	4618      	mov	r0, r3
 8001636:	3710      	adds	r7, #16
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	40010c00 	.word	0x40010c00

08001640 <IIC_Wait_Ack>:
*	    
*	  : 01
*********************************************************************************************************
*/
uint8_t IIC_Wait_Ack(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
    uint8_t re;

    IIC_SDA_1();	/* CPUSDA */
 8001646:	2201      	movs	r2, #1
 8001648:	2110      	movs	r1, #16
 800164a:	4812      	ldr	r0, [pc, #72]	@ (8001694 <IIC_Wait_Ack+0x54>)
 800164c:	f005 f9ad 	bl	80069aa <HAL_GPIO_WritePin>
    IIC_Delay();
 8001650:	f7ff ff32 	bl	80014b8 <IIC_Delay>
    IIC_SCL_1();	/* CPUSCL = 1, ACK */
 8001654:	2201      	movs	r2, #1
 8001656:	2108      	movs	r1, #8
 8001658:	480e      	ldr	r0, [pc, #56]	@ (8001694 <IIC_Wait_Ack+0x54>)
 800165a:	f005 f9a6 	bl	80069aa <HAL_GPIO_WritePin>
    IIC_Delay();
 800165e:	f7ff ff2b 	bl	80014b8 <IIC_Delay>
    if (IIC_SDA_READ())	/* CPUSDA */
 8001662:	2110      	movs	r1, #16
 8001664:	480b      	ldr	r0, [pc, #44]	@ (8001694 <IIC_Wait_Ack+0x54>)
 8001666:	f005 f989 	bl	800697c <HAL_GPIO_ReadPin>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d002      	beq.n	8001676 <IIC_Wait_Ack+0x36>
    {
        re = 1;
 8001670:	2301      	movs	r3, #1
 8001672:	71fb      	strb	r3, [r7, #7]
 8001674:	e001      	b.n	800167a <IIC_Wait_Ack+0x3a>
    }
    else
    {
        re = 0;
 8001676:	2300      	movs	r3, #0
 8001678:	71fb      	strb	r3, [r7, #7]
    }
    IIC_SCL_0();
 800167a:	2200      	movs	r2, #0
 800167c:	2108      	movs	r1, #8
 800167e:	4805      	ldr	r0, [pc, #20]	@ (8001694 <IIC_Wait_Ack+0x54>)
 8001680:	f005 f993 	bl	80069aa <HAL_GPIO_WritePin>
    IIC_Delay();
 8001684:	f7ff ff18 	bl	80014b8 <IIC_Delay>
    return re;
 8001688:	79fb      	ldrb	r3, [r7, #7]
}
 800168a:	4618      	mov	r0, r3
 800168c:	3708      	adds	r7, #8
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	40010c00 	.word	0x40010c00

08001698 <IIC_Ack>:
*	    
*	  : 
*********************************************************************************************************
*/
void IIC_Ack(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
    IIC_SDA_0();	/* CPUSDA = 0 */
 800169c:	2200      	movs	r2, #0
 800169e:	2110      	movs	r1, #16
 80016a0:	480c      	ldr	r0, [pc, #48]	@ (80016d4 <IIC_Ack+0x3c>)
 80016a2:	f005 f982 	bl	80069aa <HAL_GPIO_WritePin>
    IIC_Delay();
 80016a6:	f7ff ff07 	bl	80014b8 <IIC_Delay>
    IIC_SCL_1();	/* CPU1 */
 80016aa:	2201      	movs	r2, #1
 80016ac:	2108      	movs	r1, #8
 80016ae:	4809      	ldr	r0, [pc, #36]	@ (80016d4 <IIC_Ack+0x3c>)
 80016b0:	f005 f97b 	bl	80069aa <HAL_GPIO_WritePin>
    IIC_Delay();
 80016b4:	f7ff ff00 	bl	80014b8 <IIC_Delay>
    IIC_SCL_0();
 80016b8:	2200      	movs	r2, #0
 80016ba:	2108      	movs	r1, #8
 80016bc:	4805      	ldr	r0, [pc, #20]	@ (80016d4 <IIC_Ack+0x3c>)
 80016be:	f005 f974 	bl	80069aa <HAL_GPIO_WritePin>
    IIC_Delay();
 80016c2:	f7ff fef9 	bl	80014b8 <IIC_Delay>
    IIC_SDA_1();	/* CPUSDA */
 80016c6:	2201      	movs	r2, #1
 80016c8:	2110      	movs	r1, #16
 80016ca:	4802      	ldr	r0, [pc, #8]	@ (80016d4 <IIC_Ack+0x3c>)
 80016cc:	f005 f96d 	bl	80069aa <HAL_GPIO_WritePin>
}
 80016d0:	bf00      	nop
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	40010c00 	.word	0x40010c00

080016d8 <IIC_NAck>:
*	    
*	  : 
*********************************************************************************************************
*/
void IIC_NAck(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
    IIC_SDA_1();	/* CPUSDA = 1 */
 80016dc:	2201      	movs	r2, #1
 80016de:	2110      	movs	r1, #16
 80016e0:	480a      	ldr	r0, [pc, #40]	@ (800170c <IIC_NAck+0x34>)
 80016e2:	f005 f962 	bl	80069aa <HAL_GPIO_WritePin>
    IIC_Delay();
 80016e6:	f7ff fee7 	bl	80014b8 <IIC_Delay>
    IIC_SCL_1();	/* CPU1 */
 80016ea:	2201      	movs	r2, #1
 80016ec:	2108      	movs	r1, #8
 80016ee:	4807      	ldr	r0, [pc, #28]	@ (800170c <IIC_NAck+0x34>)
 80016f0:	f005 f95b 	bl	80069aa <HAL_GPIO_WritePin>
    IIC_Delay();
 80016f4:	f7ff fee0 	bl	80014b8 <IIC_Delay>
    IIC_SCL_0();
 80016f8:	2200      	movs	r2, #0
 80016fa:	2108      	movs	r1, #8
 80016fc:	4803      	ldr	r0, [pc, #12]	@ (800170c <IIC_NAck+0x34>)
 80016fe:	f005 f954 	bl	80069aa <HAL_GPIO_WritePin>
    IIC_Delay();
 8001702:	f7ff fed9 	bl	80014b8 <IIC_Delay>
}
 8001706:	bf00      	nop
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40010c00 	.word	0x40010c00

08001710 <IIC_GPIO_Init>:
*	    
*	  : 
*********************************************************************************************************
*/
void IIC_GPIO_Init(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b086      	sub	sp, #24
 8001714:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;

    RCC_IIC_ENABLE;	/* GPIO */
 8001716:	4b0f      	ldr	r3, [pc, #60]	@ (8001754 <IIC_GPIO_Init+0x44>)
 8001718:	699b      	ldr	r3, [r3, #24]
 800171a:	4a0e      	ldr	r2, [pc, #56]	@ (8001754 <IIC_GPIO_Init+0x44>)
 800171c:	f043 0308 	orr.w	r3, r3, #8
 8001720:	6193      	str	r3, [r2, #24]
 8001722:	4b0c      	ldr	r3, [pc, #48]	@ (8001754 <IIC_GPIO_Init+0x44>)
 8001724:	699b      	ldr	r3, [r3, #24]
 8001726:	f003 0308 	and.w	r3, r3, #8
 800172a:	607b      	str	r3, [r7, #4]
 800172c:	687b      	ldr	r3, [r7, #4]

    GPIO_InitStructure.Pin = IIC_SCL_PIN | IIC_SDA_PIN;
 800172e:	2318      	movs	r3, #24
 8001730:	60bb      	str	r3, [r7, #8]
    GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001732:	2303      	movs	r3, #3
 8001734:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_OD;  	/*  */
 8001736:	2311      	movs	r3, #17
 8001738:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIO_PORT_IIC, &GPIO_InitStructure);
 800173a:	f107 0308 	add.w	r3, r7, #8
 800173e:	4619      	mov	r1, r3
 8001740:	4805      	ldr	r0, [pc, #20]	@ (8001758 <IIC_GPIO_Init+0x48>)
 8001742:	f004 ff97 	bl	8006674 <HAL_GPIO_Init>

    /* , IIC */
    IIC_Stop();
 8001746:	f7ff fee9 	bl	800151c <IIC_Stop>
}
 800174a:	bf00      	nop
 800174c:	3718      	adds	r7, #24
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	40021000 	.word	0x40021000
 8001758:	40010c00 	.word	0x40010c00

0800175c <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b084      	sub	sp, #16
 8001760:	af00      	add	r7, sp, #0
 8001762:	4603      	mov	r3, r0
 8001764:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 8001766:	4b29      	ldr	r3, [pc, #164]	@ (800180c <set_int_enable+0xb0>)
 8001768:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800176c:	2b00      	cmp	r3, #0
 800176e:	d01c      	beq.n	80017aa <set_int_enable+0x4e>
        if (enable)
 8001770:	79fb      	ldrb	r3, [r7, #7]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d002      	beq.n	800177c <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 8001776:	2302      	movs	r3, #2
 8001778:	73fb      	strb	r3, [r7, #15]
 800177a:	e001      	b.n	8001780 <set_int_enable+0x24>
        else
            tmp = 0x00;
 800177c:	2300      	movs	r3, #0
 800177e:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8001780:	4b22      	ldr	r3, [pc, #136]	@ (800180c <set_int_enable+0xb0>)
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	7818      	ldrb	r0, [r3, #0]
 8001786:	4b21      	ldr	r3, [pc, #132]	@ (800180c <set_int_enable+0xb0>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	7bd9      	ldrb	r1, [r3, #15]
 800178c:	f107 030f 	add.w	r3, r7, #15
 8001790:	2201      	movs	r2, #1
 8001792:	f003 ff48 	bl	8005626 <MPU_Write_Len>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d002      	beq.n	80017a2 <set_int_enable+0x46>
            return -1;
 800179c:	f04f 33ff 	mov.w	r3, #4294967295
 80017a0:	e030      	b.n	8001804 <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 80017a2:	7bfa      	ldrb	r2, [r7, #15]
 80017a4:	4b19      	ldr	r3, [pc, #100]	@ (800180c <set_int_enable+0xb0>)
 80017a6:	745a      	strb	r2, [r3, #17]
 80017a8:	e02b      	b.n	8001802 <set_int_enable+0xa6>
    } else {
        if (!st.chip_cfg.sensors)
 80017aa:	4b18      	ldr	r3, [pc, #96]	@ (800180c <set_int_enable+0xb0>)
 80017ac:	7a9b      	ldrb	r3, [r3, #10]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d102      	bne.n	80017b8 <set_int_enable+0x5c>
            return -1;
 80017b2:	f04f 33ff 	mov.w	r3, #4294967295
 80017b6:	e025      	b.n	8001804 <set_int_enable+0xa8>
        if (enable && st.chip_cfg.int_enable)
 80017b8:	79fb      	ldrb	r3, [r7, #7]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d005      	beq.n	80017ca <set_int_enable+0x6e>
 80017be:	4b13      	ldr	r3, [pc, #76]	@ (800180c <set_int_enable+0xb0>)
 80017c0:	7c5b      	ldrb	r3, [r3, #17]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <set_int_enable+0x6e>
            return 0;
 80017c6:	2300      	movs	r3, #0
 80017c8:	e01c      	b.n	8001804 <set_int_enable+0xa8>
        if (enable)
 80017ca:	79fb      	ldrb	r3, [r7, #7]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d002      	beq.n	80017d6 <set_int_enable+0x7a>
            tmp = BIT_DATA_RDY_EN;
 80017d0:	2301      	movs	r3, #1
 80017d2:	73fb      	strb	r3, [r7, #15]
 80017d4:	e001      	b.n	80017da <set_int_enable+0x7e>
        else
            tmp = 0x00;
 80017d6:	2300      	movs	r3, #0
 80017d8:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 80017da:	4b0c      	ldr	r3, [pc, #48]	@ (800180c <set_int_enable+0xb0>)
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	7818      	ldrb	r0, [r3, #0]
 80017e0:	4b0a      	ldr	r3, [pc, #40]	@ (800180c <set_int_enable+0xb0>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	7bd9      	ldrb	r1, [r3, #15]
 80017e6:	f107 030f 	add.w	r3, r7, #15
 80017ea:	2201      	movs	r2, #1
 80017ec:	f003 ff1b 	bl	8005626 <MPU_Write_Len>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d002      	beq.n	80017fc <set_int_enable+0xa0>
            return -1;
 80017f6:	f04f 33ff 	mov.w	r3, #4294967295
 80017fa:	e003      	b.n	8001804 <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 80017fc:	7bfa      	ldrb	r2, [r7, #15]
 80017fe:	4b03      	ldr	r3, [pc, #12]	@ (800180c <set_int_enable+0xb0>)
 8001800:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 8001802:	2300      	movs	r3, #0
}
 8001804:	4618      	mov	r0, r3
 8001806:	3710      	adds	r7, #16
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	20000000 	.word	0x20000000

08001810 <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
    unsigned char data[6], rev;

    /* Reset device. */
    data[0] = BIT_RESET;
 8001816:	2380      	movs	r3, #128	@ 0x80
 8001818:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 800181a:	4b7c      	ldr	r3, [pc, #496]	@ (8001a0c <mpu_init+0x1fc>)
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	7818      	ldrb	r0, [r3, #0]
 8001820:	4b7a      	ldr	r3, [pc, #488]	@ (8001a0c <mpu_init+0x1fc>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	7c99      	ldrb	r1, [r3, #18]
 8001826:	463b      	mov	r3, r7
 8001828:	2201      	movs	r2, #1
 800182a:	f003 fefc 	bl	8005626 <MPU_Write_Len>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d002      	beq.n	800183a <mpu_init+0x2a>
        return -1;
 8001834:	f04f 33ff 	mov.w	r3, #4294967295
 8001838:	e0e4      	b.n	8001a04 <mpu_init+0x1f4>
    delay_ms(100);
 800183a:	2064      	movs	r0, #100	@ 0x64
 800183c:	f004 fd36 	bl	80062ac <HAL_Delay>

    /* Wake up chip. */
    data[0] = 0x00;
 8001840:	2300      	movs	r3, #0
 8001842:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8001844:	4b71      	ldr	r3, [pc, #452]	@ (8001a0c <mpu_init+0x1fc>)
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	7818      	ldrb	r0, [r3, #0]
 800184a:	4b70      	ldr	r3, [pc, #448]	@ (8001a0c <mpu_init+0x1fc>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	7c99      	ldrb	r1, [r3, #18]
 8001850:	463b      	mov	r3, r7
 8001852:	2201      	movs	r2, #1
 8001854:	f003 fee7 	bl	8005626 <MPU_Write_Len>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d002      	beq.n	8001864 <mpu_init+0x54>
        return -1;
 800185e:	f04f 33ff 	mov.w	r3, #4294967295
 8001862:	e0cf      	b.n	8001a04 <mpu_init+0x1f4>

#if defined MPU6050
    /* Check product revision. */
    if (i2c_read(st.hw->addr, st.reg->accel_offs, 6, data))
 8001864:	4b69      	ldr	r3, [pc, #420]	@ (8001a0c <mpu_init+0x1fc>)
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	7818      	ldrb	r0, [r3, #0]
 800186a:	4b68      	ldr	r3, [pc, #416]	@ (8001a0c <mpu_init+0x1fc>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	7d99      	ldrb	r1, [r3, #22]
 8001870:	463b      	mov	r3, r7
 8001872:	2206      	movs	r2, #6
 8001874:	f003 ff19 	bl	80056aa <MPU_Read_Len>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d002      	beq.n	8001884 <mpu_init+0x74>
        return -1;
 800187e:	f04f 33ff 	mov.w	r3, #4294967295
 8001882:	e0bf      	b.n	8001a04 <mpu_init+0x1f4>
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 8001884:	797b      	ldrb	r3, [r7, #5]
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	b25b      	sxtb	r3, r3
 800188a:	f003 0304 	and.w	r3, r3, #4
 800188e:	b25a      	sxtb	r2, r3
 8001890:	78fb      	ldrb	r3, [r7, #3]
 8001892:	005b      	lsls	r3, r3, #1
 8001894:	b25b      	sxtb	r3, r3
 8001896:	f003 0302 	and.w	r3, r3, #2
 800189a:	b25b      	sxtb	r3, r3
 800189c:	4313      	orrs	r3, r2
 800189e:	b25a      	sxtb	r2, r3
          (data[1] & 0x01);
 80018a0:	787b      	ldrb	r3, [r7, #1]
 80018a2:	b25b      	sxtb	r3, r3
 80018a4:	f003 0301 	and.w	r3, r3, #1
 80018a8:	b25b      	sxtb	r3, r3
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 80018aa:	4313      	orrs	r3, r2
 80018ac:	b25b      	sxtb	r3, r3
 80018ae:	71fb      	strb	r3, [r7, #7]

    if (rev) {
 80018b0:	79fb      	ldrb	r3, [r7, #7]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d010      	beq.n	80018d8 <mpu_init+0xc8>
        /* Congrats, these parts are better. */
        if (rev == 1)
 80018b6:	79fb      	ldrb	r3, [r7, #7]
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d103      	bne.n	80018c4 <mpu_init+0xb4>
            st.chip_cfg.accel_half = 1;
 80018bc:	4b53      	ldr	r3, [pc, #332]	@ (8001a0c <mpu_init+0x1fc>)
 80018be:	2201      	movs	r2, #1
 80018c0:	74da      	strb	r2, [r3, #19]
 80018c2:	e02d      	b.n	8001920 <mpu_init+0x110>
        else if (rev == 2)
 80018c4:	79fb      	ldrb	r3, [r7, #7]
 80018c6:	2b02      	cmp	r3, #2
 80018c8:	d103      	bne.n	80018d2 <mpu_init+0xc2>
            st.chip_cfg.accel_half = 0;
 80018ca:	4b50      	ldr	r3, [pc, #320]	@ (8001a0c <mpu_init+0x1fc>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	74da      	strb	r2, [r3, #19]
 80018d0:	e026      	b.n	8001920 <mpu_init+0x110>
        else {
							//log_e("Unsupported software product rev %d.\n", rev);
            return -1;
 80018d2:	f04f 33ff 	mov.w	r3, #4294967295
 80018d6:	e095      	b.n	8001a04 <mpu_init+0x1f4>
        }
    } else {
        if (i2c_read(st.hw->addr, st.reg->prod_id, 1, data))
 80018d8:	4b4c      	ldr	r3, [pc, #304]	@ (8001a0c <mpu_init+0x1fc>)
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	7818      	ldrb	r0, [r3, #0]
 80018de:	4b4b      	ldr	r3, [pc, #300]	@ (8001a0c <mpu_init+0x1fc>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	78d9      	ldrb	r1, [r3, #3]
 80018e4:	463b      	mov	r3, r7
 80018e6:	2201      	movs	r2, #1
 80018e8:	f003 fedf 	bl	80056aa <MPU_Read_Len>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d002      	beq.n	80018f8 <mpu_init+0xe8>
            return -1;
 80018f2:	f04f 33ff 	mov.w	r3, #4294967295
 80018f6:	e085      	b.n	8001a04 <mpu_init+0x1f4>
        rev = data[0] & 0x0F;
 80018f8:	783b      	ldrb	r3, [r7, #0]
 80018fa:	f003 030f 	and.w	r3, r3, #15
 80018fe:	71fb      	strb	r3, [r7, #7]
        if (!rev) {
 8001900:	79fb      	ldrb	r3, [r7, #7]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d102      	bne.n	800190c <mpu_init+0xfc>
            //log_e("Product ID read as 0 indicates device is either "
              //    "incompatible or an MPU3050.\n");
            return -1;
 8001906:	f04f 33ff 	mov.w	r3, #4294967295
 800190a:	e07b      	b.n	8001a04 <mpu_init+0x1f4>
        } else if (rev == 4) {
 800190c:	79fb      	ldrb	r3, [r7, #7]
 800190e:	2b04      	cmp	r3, #4
 8001910:	d103      	bne.n	800191a <mpu_init+0x10a>
            //log_i("Half sensitivity part found.\n");
            st.chip_cfg.accel_half = 1;
 8001912:	4b3e      	ldr	r3, [pc, #248]	@ (8001a0c <mpu_init+0x1fc>)
 8001914:	2201      	movs	r2, #1
 8001916:	74da      	strb	r2, [r3, #19]
 8001918:	e002      	b.n	8001920 <mpu_init+0x110>
        } else
            st.chip_cfg.accel_half = 0;
 800191a:	4b3c      	ldr	r3, [pc, #240]	@ (8001a0c <mpu_init+0x1fc>)
 800191c:	2200      	movs	r2, #0
 800191e:	74da      	strb	r2, [r3, #19]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 8001920:	4b3a      	ldr	r3, [pc, #232]	@ (8001a0c <mpu_init+0x1fc>)
 8001922:	22ff      	movs	r2, #255	@ 0xff
 8001924:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 8001926:	4b39      	ldr	r3, [pc, #228]	@ (8001a0c <mpu_init+0x1fc>)
 8001928:	22ff      	movs	r2, #255	@ 0xff
 800192a:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 800192c:	4b37      	ldr	r3, [pc, #220]	@ (8001a0c <mpu_init+0x1fc>)
 800192e:	22ff      	movs	r2, #255	@ 0xff
 8001930:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8001932:	4b36      	ldr	r3, [pc, #216]	@ (8001a0c <mpu_init+0x1fc>)
 8001934:	22ff      	movs	r2, #255	@ 0xff
 8001936:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8001938:	4b34      	ldr	r3, [pc, #208]	@ (8001a0c <mpu_init+0x1fc>)
 800193a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800193e:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 8001940:	4b32      	ldr	r3, [pc, #200]	@ (8001a0c <mpu_init+0x1fc>)
 8001942:	22ff      	movs	r2, #255	@ 0xff
 8001944:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 8001946:	4b31      	ldr	r3, [pc, #196]	@ (8001a0c <mpu_init+0x1fc>)
 8001948:	22ff      	movs	r2, #255	@ 0xff
 800194a:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 800194c:	4b2f      	ldr	r3, [pc, #188]	@ (8001a0c <mpu_init+0x1fc>)
 800194e:	2201      	movs	r2, #1
 8001950:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 8001952:	4b2e      	ldr	r3, [pc, #184]	@ (8001a0c <mpu_init+0x1fc>)
 8001954:	2201      	movs	r2, #1
 8001956:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    st.chip_cfg.latched_int = 0;
 800195a:	4b2c      	ldr	r3, [pc, #176]	@ (8001a0c <mpu_init+0x1fc>)
 800195c:	2200      	movs	r2, #0
 800195e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    st.chip_cfg.int_motion_only = 0;
 8001962:	4b2a      	ldr	r3, [pc, #168]	@ (8001a0c <mpu_init+0x1fc>)
 8001964:	2200      	movs	r2, #0
 8001966:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 8001968:	4b28      	ldr	r3, [pc, #160]	@ (8001a0c <mpu_init+0x1fc>)
 800196a:	2200      	movs	r2, #0
 800196c:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 800196e:	220c      	movs	r2, #12
 8001970:	2100      	movs	r1, #0
 8001972:	4827      	ldr	r0, [pc, #156]	@ (8001a10 <mpu_init+0x200>)
 8001974:	f008 fa35 	bl	8009de2 <memset>
    st.chip_cfg.dmp_on = 0;
 8001978:	4b24      	ldr	r3, [pc, #144]	@ (8001a0c <mpu_init+0x1fc>)
 800197a:	2200      	movs	r2, #0
 800197c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    st.chip_cfg.dmp_loaded = 0;
 8001980:	4b22      	ldr	r3, [pc, #136]	@ (8001a0c <mpu_init+0x1fc>)
 8001982:	2200      	movs	r2, #0
 8001984:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 8001988:	4b20      	ldr	r3, [pc, #128]	@ (8001a0c <mpu_init+0x1fc>)
 800198a:	2200      	movs	r2, #0
 800198c:	84da      	strh	r2, [r3, #38]	@ 0x26

    if (mpu_set_gyro_fsr(2000))
 800198e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001992:	f000 f9f3 	bl	8001d7c <mpu_set_gyro_fsr>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d002      	beq.n	80019a2 <mpu_init+0x192>
        return -1;
 800199c:	f04f 33ff 	mov.w	r3, #4294967295
 80019a0:	e030      	b.n	8001a04 <mpu_init+0x1f4>
    if (mpu_set_accel_fsr(2))
 80019a2:	2002      	movs	r0, #2
 80019a4:	f000 fa78 	bl	8001e98 <mpu_set_accel_fsr>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d002      	beq.n	80019b4 <mpu_init+0x1a4>
        return -1;
 80019ae:	f04f 33ff 	mov.w	r3, #4294967295
 80019b2:	e027      	b.n	8001a04 <mpu_init+0x1f4>
    if (mpu_set_lpf(42))
 80019b4:	202a      	movs	r0, #42	@ 0x2a
 80019b6:	f000 fb13 	bl	8001fe0 <mpu_set_lpf>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d002      	beq.n	80019c6 <mpu_init+0x1b6>
        return -1;
 80019c0:	f04f 33ff 	mov.w	r3, #4294967295
 80019c4:	e01e      	b.n	8001a04 <mpu_init+0x1f4>
    if (mpu_set_sample_rate(50))
 80019c6:	2032      	movs	r0, #50	@ 0x32
 80019c8:	f000 fb70 	bl	80020ac <mpu_set_sample_rate>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d002      	beq.n	80019d8 <mpu_init+0x1c8>
        return -1;
 80019d2:	f04f 33ff 	mov.w	r3, #4294967295
 80019d6:	e015      	b.n	8001a04 <mpu_init+0x1f4>
    if (mpu_configure_fifo(0))
 80019d8:	2000      	movs	r0, #0
 80019da:	f000 fc53 	bl	8002284 <mpu_configure_fifo>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d002      	beq.n	80019ea <mpu_init+0x1da>
        return -1;
 80019e4:	f04f 33ff 	mov.w	r3, #4294967295
 80019e8:	e00c      	b.n	8001a04 <mpu_init+0x1f4>
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
#else
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
 80019ea:	2000      	movs	r0, #0
 80019ec:	f000 fda0 	bl	8002530 <mpu_set_bypass>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d002      	beq.n	80019fc <mpu_init+0x1ec>
        return -1;
 80019f6:	f04f 33ff 	mov.w	r3, #4294967295
 80019fa:	e003      	b.n	8001a04 <mpu_init+0x1f4>
#endif

    mpu_set_sensors(0);
 80019fc:	2000      	movs	r0, #0
 80019fe:	f000 fc93 	bl	8002328 <mpu_set_sensors>
    return 0;
 8001a02:	2300      	movs	r3, #0
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3708      	adds	r7, #8
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	20000000 	.word	0x20000000
 8001a10:	20000016 	.word	0x20000016

08001a14 <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned char rate)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b084      	sub	sp, #16
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp[2];

    if (rate > 40)
 8001a1e:	79fb      	ldrb	r3, [r7, #7]
 8001a20:	2b28      	cmp	r3, #40	@ 0x28
 8001a22:	d902      	bls.n	8001a2a <mpu_lp_accel_mode+0x16>
        return -1;
 8001a24:	f04f 33ff 	mov.w	r3, #4294967295
 8001a28:	e06a      	b.n	8001b00 <mpu_lp_accel_mode+0xec>

    if (!rate) {
 8001a2a:	79fb      	ldrb	r3, [r7, #7]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d11c      	bne.n	8001a6a <mpu_lp_accel_mode+0x56>
        mpu_set_int_latched(0);
 8001a30:	2000      	movs	r0, #0
 8001a32:	f000 fe43 	bl	80026bc <mpu_set_int_latched>
        tmp[0] = 0;
 8001a36:	2300      	movs	r3, #0
 8001a38:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 8001a3a:	2307      	movs	r3, #7
 8001a3c:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8001a3e:	4b32      	ldr	r3, [pc, #200]	@ (8001b08 <mpu_lp_accel_mode+0xf4>)
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	7818      	ldrb	r0, [r3, #0]
 8001a44:	4b30      	ldr	r3, [pc, #192]	@ (8001b08 <mpu_lp_accel_mode+0xf4>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	7c99      	ldrb	r1, [r3, #18]
 8001a4a:	f107 030c 	add.w	r3, r7, #12
 8001a4e:	2202      	movs	r2, #2
 8001a50:	f003 fde9 	bl	8005626 <MPU_Write_Len>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d002      	beq.n	8001a60 <mpu_lp_accel_mode+0x4c>
            return -1;
 8001a5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a5e:	e04f      	b.n	8001b00 <mpu_lp_accel_mode+0xec>
        st.chip_cfg.lp_accel_mode = 0;
 8001a60:	4b29      	ldr	r3, [pc, #164]	@ (8001b08 <mpu_lp_accel_mode+0xf4>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	751a      	strb	r2, [r3, #20]
        return 0;
 8001a66:	2300      	movs	r3, #0
 8001a68:	e04a      	b.n	8001b00 <mpu_lp_accel_mode+0xec>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 8001a6a:	2001      	movs	r0, #1
 8001a6c:	f000 fe26 	bl	80026bc <mpu_set_int_latched>
#if defined MPU6050
    tmp[0] = BIT_LPA_CYCLE;
 8001a70:	2320      	movs	r3, #32
 8001a72:	733b      	strb	r3, [r7, #12]
    if (rate == 1) {
 8001a74:	79fb      	ldrb	r3, [r7, #7]
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d105      	bne.n	8001a86 <mpu_lp_accel_mode+0x72>
        tmp[1] = INV_LPA_1_25HZ;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8001a7e:	2005      	movs	r0, #5
 8001a80:	f000 faae 	bl	8001fe0 <mpu_set_lpf>
 8001a84:	e016      	b.n	8001ab4 <mpu_lp_accel_mode+0xa0>
    } else if (rate <= 5) {
 8001a86:	79fb      	ldrb	r3, [r7, #7]
 8001a88:	2b05      	cmp	r3, #5
 8001a8a:	d805      	bhi.n	8001a98 <mpu_lp_accel_mode+0x84>
        tmp[1] = INV_LPA_5HZ;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8001a90:	2005      	movs	r0, #5
 8001a92:	f000 faa5 	bl	8001fe0 <mpu_set_lpf>
 8001a96:	e00d      	b.n	8001ab4 <mpu_lp_accel_mode+0xa0>
    } else if (rate <= 20) {
 8001a98:	79fb      	ldrb	r3, [r7, #7]
 8001a9a:	2b14      	cmp	r3, #20
 8001a9c:	d805      	bhi.n	8001aaa <mpu_lp_accel_mode+0x96>
        tmp[1] = INV_LPA_20HZ;
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(10);
 8001aa2:	200a      	movs	r0, #10
 8001aa4:	f000 fa9c 	bl	8001fe0 <mpu_set_lpf>
 8001aa8:	e004      	b.n	8001ab4 <mpu_lp_accel_mode+0xa0>
    } else {
        tmp[1] = INV_LPA_40HZ;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(20);
 8001aae:	2014      	movs	r0, #20
 8001ab0:	f000 fa96 	bl	8001fe0 <mpu_set_lpf>
    }
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 8001ab4:	7b7b      	ldrb	r3, [r7, #13]
 8001ab6:	019b      	lsls	r3, r3, #6
 8001ab8:	b25b      	sxtb	r3, r3
 8001aba:	f043 0307 	orr.w	r3, r3, #7
 8001abe:	b25b      	sxtb	r3, r3
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	737b      	strb	r3, [r7, #13]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8001ac4:	4b10      	ldr	r3, [pc, #64]	@ (8001b08 <mpu_lp_accel_mode+0xf4>)
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	7818      	ldrb	r0, [r3, #0]
 8001aca:	4b0f      	ldr	r3, [pc, #60]	@ (8001b08 <mpu_lp_accel_mode+0xf4>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	7c99      	ldrb	r1, [r3, #18]
 8001ad0:	f107 030c 	add.w	r3, r7, #12
 8001ad4:	2202      	movs	r2, #2
 8001ad6:	f003 fda6 	bl	8005626 <MPU_Write_Len>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d002      	beq.n	8001ae6 <mpu_lp_accel_mode+0xd2>
        return -1;
 8001ae0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ae4:	e00c      	b.n	8001b00 <mpu_lp_accel_mode+0xec>
        return -1;
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 8001ae6:	4b08      	ldr	r3, [pc, #32]	@ (8001b08 <mpu_lp_accel_mode+0xf4>)
 8001ae8:	2208      	movs	r2, #8
 8001aea:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 8001aec:	4b06      	ldr	r3, [pc, #24]	@ (8001b08 <mpu_lp_accel_mode+0xf4>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 8001af2:	4b05      	ldr	r3, [pc, #20]	@ (8001b08 <mpu_lp_accel_mode+0xf4>)
 8001af4:	2201      	movs	r2, #1
 8001af6:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 8001af8:	2000      	movs	r0, #0
 8001afa:	f000 fbc3 	bl	8002284 <mpu_configure_fifo>

    return 0;
 8001afe:	2300      	movs	r3, #0
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	3710      	adds	r7, #16
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	20000000 	.word	0x20000000

08001b0c <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001b12:	4b7e      	ldr	r3, [pc, #504]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001b14:	7a9b      	ldrb	r3, [r3, #10]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d102      	bne.n	8001b20 <mpu_reset_fifo+0x14>
        return -1;
 8001b1a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b1e:	e0f1      	b.n	8001d04 <mpu_reset_fifo+0x1f8>

    data = 0;
 8001b20:	2300      	movs	r3, #0
 8001b22:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001b24:	4b79      	ldr	r3, [pc, #484]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	7818      	ldrb	r0, [r3, #0]
 8001b2a:	4b78      	ldr	r3, [pc, #480]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	7bd9      	ldrb	r1, [r3, #15]
 8001b30:	1dfb      	adds	r3, r7, #7
 8001b32:	2201      	movs	r2, #1
 8001b34:	f003 fd77 	bl	8005626 <MPU_Write_Len>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d002      	beq.n	8001b44 <mpu_reset_fifo+0x38>
        return -1;
 8001b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b42:	e0df      	b.n	8001d04 <mpu_reset_fifo+0x1f8>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8001b44:	4b71      	ldr	r3, [pc, #452]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	7818      	ldrb	r0, [r3, #0]
 8001b4a:	4b70      	ldr	r3, [pc, #448]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	7959      	ldrb	r1, [r3, #5]
 8001b50:	1dfb      	adds	r3, r7, #7
 8001b52:	2201      	movs	r2, #1
 8001b54:	f003 fd67 	bl	8005626 <MPU_Write_Len>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d002      	beq.n	8001b64 <mpu_reset_fifo+0x58>
        return -1;
 8001b5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b62:	e0cf      	b.n	8001d04 <mpu_reset_fifo+0x1f8>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001b64:	4b69      	ldr	r3, [pc, #420]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	7818      	ldrb	r0, [r3, #0]
 8001b6a:	4b68      	ldr	r3, [pc, #416]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	7919      	ldrb	r1, [r3, #4]
 8001b70:	1dfb      	adds	r3, r7, #7
 8001b72:	2201      	movs	r2, #1
 8001b74:	f003 fd57 	bl	8005626 <MPU_Write_Len>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d002      	beq.n	8001b84 <mpu_reset_fifo+0x78>
        return -1;
 8001b7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b82:	e0bf      	b.n	8001d04 <mpu_reset_fifo+0x1f8>

    if (st.chip_cfg.dmp_on) {
 8001b84:	4b61      	ldr	r3, [pc, #388]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001b86:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d05c      	beq.n	8001c48 <mpu_reset_fifo+0x13c>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 8001b8e:	230c      	movs	r3, #12
 8001b90:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001b92:	4b5e      	ldr	r3, [pc, #376]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	7818      	ldrb	r0, [r3, #0]
 8001b98:	4b5c      	ldr	r3, [pc, #368]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	7919      	ldrb	r1, [r3, #4]
 8001b9e:	1dfb      	adds	r3, r7, #7
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	f003 fd40 	bl	8005626 <MPU_Write_Len>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d002      	beq.n	8001bb2 <mpu_reset_fifo+0xa6>
            return -1;
 8001bac:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb0:	e0a8      	b.n	8001d04 <mpu_reset_fifo+0x1f8>
        delay_ms(50);
 8001bb2:	2032      	movs	r0, #50	@ 0x32
 8001bb4:	f004 fb7a 	bl	80062ac <HAL_Delay>
        data = BIT_DMP_EN | BIT_FIFO_EN;
 8001bb8:	23c0      	movs	r3, #192	@ 0xc0
 8001bba:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8001bbc:	4b53      	ldr	r3, [pc, #332]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001bbe:	7a9b      	ldrb	r3, [r3, #10]
 8001bc0:	f003 0301 	and.w	r3, r3, #1
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d004      	beq.n	8001bd2 <mpu_reset_fifo+0xc6>
            data |= BIT_AUX_IF_EN;
 8001bc8:	79fb      	ldrb	r3, [r7, #7]
 8001bca:	f043 0320 	orr.w	r3, r3, #32
 8001bce:	b2db      	uxtb	r3, r3
 8001bd0:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001bd2:	4b4e      	ldr	r3, [pc, #312]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	7818      	ldrb	r0, [r3, #0]
 8001bd8:	4b4c      	ldr	r3, [pc, #304]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	7919      	ldrb	r1, [r3, #4]
 8001bde:	1dfb      	adds	r3, r7, #7
 8001be0:	2201      	movs	r2, #1
 8001be2:	f003 fd20 	bl	8005626 <MPU_Write_Len>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d002      	beq.n	8001bf2 <mpu_reset_fifo+0xe6>
            return -1;
 8001bec:	f04f 33ff 	mov.w	r3, #4294967295
 8001bf0:	e088      	b.n	8001d04 <mpu_reset_fifo+0x1f8>
        if (st.chip_cfg.int_enable)
 8001bf2:	4b46      	ldr	r3, [pc, #280]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001bf4:	7c5b      	ldrb	r3, [r3, #17]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d002      	beq.n	8001c00 <mpu_reset_fifo+0xf4>
            data = BIT_DMP_INT_EN;
 8001bfa:	2302      	movs	r3, #2
 8001bfc:	71fb      	strb	r3, [r7, #7]
 8001bfe:	e001      	b.n	8001c04 <mpu_reset_fifo+0xf8>
        else
            data = 0;
 8001c00:	2300      	movs	r3, #0
 8001c02:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001c04:	4b41      	ldr	r3, [pc, #260]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	7818      	ldrb	r0, [r3, #0]
 8001c0a:	4b40      	ldr	r3, [pc, #256]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	7bd9      	ldrb	r1, [r3, #15]
 8001c10:	1dfb      	adds	r3, r7, #7
 8001c12:	2201      	movs	r2, #1
 8001c14:	f003 fd07 	bl	8005626 <MPU_Write_Len>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d002      	beq.n	8001c24 <mpu_reset_fifo+0x118>
            return -1;
 8001c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c22:	e06f      	b.n	8001d04 <mpu_reset_fifo+0x1f8>
        data = 0;
 8001c24:	2300      	movs	r3, #0
 8001c26:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8001c28:	4b38      	ldr	r3, [pc, #224]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	7818      	ldrb	r0, [r3, #0]
 8001c2e:	4b37      	ldr	r3, [pc, #220]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	7959      	ldrb	r1, [r3, #5]
 8001c34:	1dfb      	adds	r3, r7, #7
 8001c36:	2201      	movs	r2, #1
 8001c38:	f003 fcf5 	bl	8005626 <MPU_Write_Len>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d05f      	beq.n	8001d02 <mpu_reset_fifo+0x1f6>
            return -1;
 8001c42:	f04f 33ff 	mov.w	r3, #4294967295
 8001c46:	e05d      	b.n	8001d04 <mpu_reset_fifo+0x1f8>
    } else {
        data = BIT_FIFO_RST;
 8001c48:	2304      	movs	r3, #4
 8001c4a:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001c4c:	4b2f      	ldr	r3, [pc, #188]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	7818      	ldrb	r0, [r3, #0]
 8001c52:	4b2e      	ldr	r3, [pc, #184]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	7919      	ldrb	r1, [r3, #4]
 8001c58:	1dfb      	adds	r3, r7, #7
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	f003 fce3 	bl	8005626 <MPU_Write_Len>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d002      	beq.n	8001c6c <mpu_reset_fifo+0x160>
            return -1;
 8001c66:	f04f 33ff 	mov.w	r3, #4294967295
 8001c6a:	e04b      	b.n	8001d04 <mpu_reset_fifo+0x1f8>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 8001c6c:	4b27      	ldr	r3, [pc, #156]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001c6e:	7c9b      	ldrb	r3, [r3, #18]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d105      	bne.n	8001c80 <mpu_reset_fifo+0x174>
 8001c74:	4b25      	ldr	r3, [pc, #148]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001c76:	7a9b      	ldrb	r3, [r3, #10]
 8001c78:	f003 0301 	and.w	r3, r3, #1
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d102      	bne.n	8001c86 <mpu_reset_fifo+0x17a>
            data = BIT_FIFO_EN;
 8001c80:	2340      	movs	r3, #64	@ 0x40
 8001c82:	71fb      	strb	r3, [r7, #7]
 8001c84:	e001      	b.n	8001c8a <mpu_reset_fifo+0x17e>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 8001c86:	2360      	movs	r3, #96	@ 0x60
 8001c88:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001c8a:	4b20      	ldr	r3, [pc, #128]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	7818      	ldrb	r0, [r3, #0]
 8001c90:	4b1e      	ldr	r3, [pc, #120]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	7919      	ldrb	r1, [r3, #4]
 8001c96:	1dfb      	adds	r3, r7, #7
 8001c98:	2201      	movs	r2, #1
 8001c9a:	f003 fcc4 	bl	8005626 <MPU_Write_Len>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d002      	beq.n	8001caa <mpu_reset_fifo+0x19e>
            return -1;
 8001ca4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ca8:	e02c      	b.n	8001d04 <mpu_reset_fifo+0x1f8>
        delay_ms(50);
 8001caa:	2032      	movs	r0, #50	@ 0x32
 8001cac:	f004 fafe 	bl	80062ac <HAL_Delay>
        if (st.chip_cfg.int_enable)
 8001cb0:	4b16      	ldr	r3, [pc, #88]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001cb2:	7c5b      	ldrb	r3, [r3, #17]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d002      	beq.n	8001cbe <mpu_reset_fifo+0x1b2>
            data = BIT_DATA_RDY_EN;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	71fb      	strb	r3, [r7, #7]
 8001cbc:	e001      	b.n	8001cc2 <mpu_reset_fifo+0x1b6>
        else
            data = 0;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001cc2:	4b12      	ldr	r3, [pc, #72]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	7818      	ldrb	r0, [r3, #0]
 8001cc8:	4b10      	ldr	r3, [pc, #64]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	7bd9      	ldrb	r1, [r3, #15]
 8001cce:	1dfb      	adds	r3, r7, #7
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	f003 fca8 	bl	8005626 <MPU_Write_Len>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d002      	beq.n	8001ce2 <mpu_reset_fifo+0x1d6>
            return -1;
 8001cdc:	f04f 33ff 	mov.w	r3, #4294967295
 8001ce0:	e010      	b.n	8001d04 <mpu_reset_fifo+0x1f8>
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 8001ce2:	4b0a      	ldr	r3, [pc, #40]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	7818      	ldrb	r0, [r3, #0]
 8001ce8:	4b08      	ldr	r3, [pc, #32]	@ (8001d0c <mpu_reset_fifo+0x200>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	7959      	ldrb	r1, [r3, #5]
 8001cee:	4b08      	ldr	r3, [pc, #32]	@ (8001d10 <mpu_reset_fifo+0x204>)
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	f003 fc98 	bl	8005626 <MPU_Write_Len>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d002      	beq.n	8001d02 <mpu_reset_fifo+0x1f6>
            return -1;
 8001cfc:	f04f 33ff 	mov.w	r3, #4294967295
 8001d00:	e000      	b.n	8001d04 <mpu_reset_fifo+0x1f8>
    }
    return 0;
 8001d02:	2300      	movs	r3, #0
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3708      	adds	r7, #8
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	20000000 	.word	0x20000000
 8001d10:	20000010 	.word	0x20000010

08001d14 <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8001d1c:	4b16      	ldr	r3, [pc, #88]	@ (8001d78 <mpu_get_gyro_fsr+0x64>)
 8001d1e:	7a1b      	ldrb	r3, [r3, #8]
 8001d20:	2b03      	cmp	r3, #3
 8001d22:	d81e      	bhi.n	8001d62 <mpu_get_gyro_fsr+0x4e>
 8001d24:	a201      	add	r2, pc, #4	@ (adr r2, 8001d2c <mpu_get_gyro_fsr+0x18>)
 8001d26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d2a:	bf00      	nop
 8001d2c:	08001d3d 	.word	0x08001d3d
 8001d30:	08001d45 	.word	0x08001d45
 8001d34:	08001d4f 	.word	0x08001d4f
 8001d38:	08001d59 	.word	0x08001d59
    case INV_FSR_250DPS:
        fsr[0] = 250;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	22fa      	movs	r2, #250	@ 0xfa
 8001d40:	801a      	strh	r2, [r3, #0]
        break;
 8001d42:	e012      	b.n	8001d6a <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001d4a:	801a      	strh	r2, [r3, #0]
        break;
 8001d4c:	e00d      	b.n	8001d6a <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001d54:	801a      	strh	r2, [r3, #0]
        break;
 8001d56:	e008      	b.n	8001d6a <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001d5e:	801a      	strh	r2, [r3, #0]
        break;
 8001d60:	e003      	b.n	8001d6a <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2200      	movs	r2, #0
 8001d66:	801a      	strh	r2, [r3, #0]
        break;
 8001d68:	bf00      	nop
    }
    return 0;
 8001d6a:	2300      	movs	r3, #0
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	370c      	adds	r7, #12
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bc80      	pop	{r7}
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	20000000 	.word	0x20000000

08001d7c <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b084      	sub	sp, #16
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	4603      	mov	r3, r0
 8001d84:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001d86:	4b26      	ldr	r3, [pc, #152]	@ (8001e20 <mpu_set_gyro_fsr+0xa4>)
 8001d88:	7a9b      	ldrb	r3, [r3, #10]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d102      	bne.n	8001d94 <mpu_set_gyro_fsr+0x18>
        return -1;
 8001d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d92:	e041      	b.n	8001e18 <mpu_set_gyro_fsr+0x9c>

    switch (fsr) {
 8001d94:	88fb      	ldrh	r3, [r7, #6]
 8001d96:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001d9a:	d017      	beq.n	8001dcc <mpu_set_gyro_fsr+0x50>
 8001d9c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001da0:	dc17      	bgt.n	8001dd2 <mpu_set_gyro_fsr+0x56>
 8001da2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001da6:	d00e      	beq.n	8001dc6 <mpu_set_gyro_fsr+0x4a>
 8001da8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001dac:	dc11      	bgt.n	8001dd2 <mpu_set_gyro_fsr+0x56>
 8001dae:	2bfa      	cmp	r3, #250	@ 0xfa
 8001db0:	d003      	beq.n	8001dba <mpu_set_gyro_fsr+0x3e>
 8001db2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001db6:	d003      	beq.n	8001dc0 <mpu_set_gyro_fsr+0x44>
 8001db8:	e00b      	b.n	8001dd2 <mpu_set_gyro_fsr+0x56>
    case 250:
        data = INV_FSR_250DPS << 3;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	73fb      	strb	r3, [r7, #15]
        break;
 8001dbe:	e00b      	b.n	8001dd8 <mpu_set_gyro_fsr+0x5c>
    case 500:
        data = INV_FSR_500DPS << 3;
 8001dc0:	2308      	movs	r3, #8
 8001dc2:	73fb      	strb	r3, [r7, #15]
        break;
 8001dc4:	e008      	b.n	8001dd8 <mpu_set_gyro_fsr+0x5c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 8001dc6:	2310      	movs	r3, #16
 8001dc8:	73fb      	strb	r3, [r7, #15]
        break;
 8001dca:	e005      	b.n	8001dd8 <mpu_set_gyro_fsr+0x5c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 8001dcc:	2318      	movs	r3, #24
 8001dce:	73fb      	strb	r3, [r7, #15]
        break;
 8001dd0:	e002      	b.n	8001dd8 <mpu_set_gyro_fsr+0x5c>
    default:
        return -1;
 8001dd2:	f04f 33ff 	mov.w	r3, #4294967295
 8001dd6:	e01f      	b.n	8001e18 <mpu_set_gyro_fsr+0x9c>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 8001dd8:	4b11      	ldr	r3, [pc, #68]	@ (8001e20 <mpu_set_gyro_fsr+0xa4>)
 8001dda:	7a1a      	ldrb	r2, [r3, #8]
 8001ddc:	7bfb      	ldrb	r3, [r7, #15]
 8001dde:	08db      	lsrs	r3, r3, #3
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	429a      	cmp	r2, r3
 8001de4:	d101      	bne.n	8001dea <mpu_set_gyro_fsr+0x6e>
        return 0;
 8001de6:	2300      	movs	r3, #0
 8001de8:	e016      	b.n	8001e18 <mpu_set_gyro_fsr+0x9c>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 8001dea:	4b0d      	ldr	r3, [pc, #52]	@ (8001e20 <mpu_set_gyro_fsr+0xa4>)
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	7818      	ldrb	r0, [r3, #0]
 8001df0:	4b0b      	ldr	r3, [pc, #44]	@ (8001e20 <mpu_set_gyro_fsr+0xa4>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	7999      	ldrb	r1, [r3, #6]
 8001df6:	f107 030f 	add.w	r3, r7, #15
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	f003 fc13 	bl	8005626 <MPU_Write_Len>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d002      	beq.n	8001e0c <mpu_set_gyro_fsr+0x90>
        return -1;
 8001e06:	f04f 33ff 	mov.w	r3, #4294967295
 8001e0a:	e005      	b.n	8001e18 <mpu_set_gyro_fsr+0x9c>
    st.chip_cfg.gyro_fsr = data >> 3;
 8001e0c:	7bfb      	ldrb	r3, [r7, #15]
 8001e0e:	08db      	lsrs	r3, r3, #3
 8001e10:	b2da      	uxtb	r2, r3
 8001e12:	4b03      	ldr	r3, [pc, #12]	@ (8001e20 <mpu_set_gyro_fsr+0xa4>)
 8001e14:	721a      	strb	r2, [r3, #8]
    return 0;
 8001e16:	2300      	movs	r3, #0
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3710      	adds	r7, #16
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	20000000 	.word	0x20000000

08001e24 <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8001e2c:	4b19      	ldr	r3, [pc, #100]	@ (8001e94 <mpu_get_accel_fsr+0x70>)
 8001e2e:	7a5b      	ldrb	r3, [r3, #9]
 8001e30:	2b03      	cmp	r3, #3
 8001e32:	d81b      	bhi.n	8001e6c <mpu_get_accel_fsr+0x48>
 8001e34:	a201      	add	r2, pc, #4	@ (adr r2, 8001e3c <mpu_get_accel_fsr+0x18>)
 8001e36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e3a:	bf00      	nop
 8001e3c:	08001e4d 	.word	0x08001e4d
 8001e40:	08001e55 	.word	0x08001e55
 8001e44:	08001e5d 	.word	0x08001e5d
 8001e48:	08001e65 	.word	0x08001e65
    case INV_FSR_2G:
        fsr[0] = 2;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2202      	movs	r2, #2
 8001e50:	701a      	strb	r2, [r3, #0]
        break;
 8001e52:	e00e      	b.n	8001e72 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2204      	movs	r2, #4
 8001e58:	701a      	strb	r2, [r3, #0]
        break;
 8001e5a:	e00a      	b.n	8001e72 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2208      	movs	r2, #8
 8001e60:	701a      	strb	r2, [r3, #0]
        break;
 8001e62:	e006      	b.n	8001e72 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2210      	movs	r2, #16
 8001e68:	701a      	strb	r2, [r3, #0]
        break;
 8001e6a:	e002      	b.n	8001e72 <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 8001e6c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e70:	e00a      	b.n	8001e88 <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 8001e72:	4b08      	ldr	r3, [pc, #32]	@ (8001e94 <mpu_get_accel_fsr+0x70>)
 8001e74:	7cdb      	ldrb	r3, [r3, #19]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d005      	beq.n	8001e86 <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	005b      	lsls	r3, r3, #1
 8001e80:	b2da      	uxtb	r2, r3
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	701a      	strb	r2, [r3, #0]
    return 0;
 8001e86:	2300      	movs	r3, #0
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	370c      	adds	r7, #12
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bc80      	pop	{r7}
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	20000000 	.word	0x20000000

08001e98 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b084      	sub	sp, #16
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001ea2:	4b30      	ldr	r3, [pc, #192]	@ (8001f64 <mpu_set_accel_fsr+0xcc>)
 8001ea4:	7a9b      	ldrb	r3, [r3, #10]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d102      	bne.n	8001eb0 <mpu_set_accel_fsr+0x18>
        return -1;
 8001eaa:	f04f 33ff 	mov.w	r3, #4294967295
 8001eae:	e054      	b.n	8001f5a <mpu_set_accel_fsr+0xc2>

    switch (fsr) {
 8001eb0:	79fb      	ldrb	r3, [r7, #7]
 8001eb2:	3b02      	subs	r3, #2
 8001eb4:	2b0e      	cmp	r3, #14
 8001eb6:	d82d      	bhi.n	8001f14 <mpu_set_accel_fsr+0x7c>
 8001eb8:	a201      	add	r2, pc, #4	@ (adr r2, 8001ec0 <mpu_set_accel_fsr+0x28>)
 8001eba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ebe:	bf00      	nop
 8001ec0:	08001efd 	.word	0x08001efd
 8001ec4:	08001f15 	.word	0x08001f15
 8001ec8:	08001f03 	.word	0x08001f03
 8001ecc:	08001f15 	.word	0x08001f15
 8001ed0:	08001f15 	.word	0x08001f15
 8001ed4:	08001f15 	.word	0x08001f15
 8001ed8:	08001f09 	.word	0x08001f09
 8001edc:	08001f15 	.word	0x08001f15
 8001ee0:	08001f15 	.word	0x08001f15
 8001ee4:	08001f15 	.word	0x08001f15
 8001ee8:	08001f15 	.word	0x08001f15
 8001eec:	08001f15 	.word	0x08001f15
 8001ef0:	08001f15 	.word	0x08001f15
 8001ef4:	08001f15 	.word	0x08001f15
 8001ef8:	08001f0f 	.word	0x08001f0f
    case 2:
        data = INV_FSR_2G << 3;
 8001efc:	2300      	movs	r3, #0
 8001efe:	73fb      	strb	r3, [r7, #15]
        break;
 8001f00:	e00b      	b.n	8001f1a <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 8001f02:	2308      	movs	r3, #8
 8001f04:	73fb      	strb	r3, [r7, #15]
        break;
 8001f06:	e008      	b.n	8001f1a <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 8001f08:	2310      	movs	r3, #16
 8001f0a:	73fb      	strb	r3, [r7, #15]
        break;
 8001f0c:	e005      	b.n	8001f1a <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 8001f0e:	2318      	movs	r3, #24
 8001f10:	73fb      	strb	r3, [r7, #15]
        break;
 8001f12:	e002      	b.n	8001f1a <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 8001f14:	f04f 33ff 	mov.w	r3, #4294967295
 8001f18:	e01f      	b.n	8001f5a <mpu_set_accel_fsr+0xc2>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 8001f1a:	4b12      	ldr	r3, [pc, #72]	@ (8001f64 <mpu_set_accel_fsr+0xcc>)
 8001f1c:	7a5a      	ldrb	r2, [r3, #9]
 8001f1e:	7bfb      	ldrb	r3, [r7, #15]
 8001f20:	08db      	lsrs	r3, r3, #3
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d101      	bne.n	8001f2c <mpu_set_accel_fsr+0x94>
        return 0;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	e016      	b.n	8001f5a <mpu_set_accel_fsr+0xc2>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 8001f2c:	4b0d      	ldr	r3, [pc, #52]	@ (8001f64 <mpu_set_accel_fsr+0xcc>)
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	7818      	ldrb	r0, [r3, #0]
 8001f32:	4b0c      	ldr	r3, [pc, #48]	@ (8001f64 <mpu_set_accel_fsr+0xcc>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	79d9      	ldrb	r1, [r3, #7]
 8001f38:	f107 030f 	add.w	r3, r7, #15
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	f003 fb72 	bl	8005626 <MPU_Write_Len>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d002      	beq.n	8001f4e <mpu_set_accel_fsr+0xb6>
        return -1;
 8001f48:	f04f 33ff 	mov.w	r3, #4294967295
 8001f4c:	e005      	b.n	8001f5a <mpu_set_accel_fsr+0xc2>
    st.chip_cfg.accel_fsr = data >> 3;
 8001f4e:	7bfb      	ldrb	r3, [r7, #15]
 8001f50:	08db      	lsrs	r3, r3, #3
 8001f52:	b2da      	uxtb	r2, r3
 8001f54:	4b03      	ldr	r3, [pc, #12]	@ (8001f64 <mpu_set_accel_fsr+0xcc>)
 8001f56:	725a      	strb	r2, [r3, #9]
    return 0;
 8001f58:	2300      	movs	r3, #0
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3710      	adds	r7, #16
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	20000000 	.word	0x20000000

08001f68 <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf) {
 8001f70:	4b1a      	ldr	r3, [pc, #104]	@ (8001fdc <mpu_get_lpf+0x74>)
 8001f72:	7adb      	ldrb	r3, [r3, #11]
 8001f74:	3b01      	subs	r3, #1
 8001f76:	2b05      	cmp	r3, #5
 8001f78:	d826      	bhi.n	8001fc8 <mpu_get_lpf+0x60>
 8001f7a:	a201      	add	r2, pc, #4	@ (adr r2, 8001f80 <mpu_get_lpf+0x18>)
 8001f7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f80:	08001f99 	.word	0x08001f99
 8001f84:	08001fa1 	.word	0x08001fa1
 8001f88:	08001fa9 	.word	0x08001fa9
 8001f8c:	08001fb1 	.word	0x08001fb1
 8001f90:	08001fb9 	.word	0x08001fb9
 8001f94:	08001fc1 	.word	0x08001fc1
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	22bc      	movs	r2, #188	@ 0xbc
 8001f9c:	801a      	strh	r2, [r3, #0]
        break;
 8001f9e:	e017      	b.n	8001fd0 <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2262      	movs	r2, #98	@ 0x62
 8001fa4:	801a      	strh	r2, [r3, #0]
        break;
 8001fa6:	e013      	b.n	8001fd0 <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	222a      	movs	r2, #42	@ 0x2a
 8001fac:	801a      	strh	r2, [r3, #0]
        break;
 8001fae:	e00f      	b.n	8001fd0 <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2214      	movs	r2, #20
 8001fb4:	801a      	strh	r2, [r3, #0]
        break;
 8001fb6:	e00b      	b.n	8001fd0 <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	220a      	movs	r2, #10
 8001fbc:	801a      	strh	r2, [r3, #0]
        break;
 8001fbe:	e007      	b.n	8001fd0 <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2205      	movs	r2, #5
 8001fc4:	801a      	strh	r2, [r3, #0]
        break;
 8001fc6:	e003      	b.n	8001fd0 <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	801a      	strh	r2, [r3, #0]
        break;
 8001fce:	bf00      	nop
    }
    return 0;
 8001fd0:	2300      	movs	r3, #0
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bc80      	pop	{r7}
 8001fda:	4770      	bx	lr
 8001fdc:	20000000 	.word	0x20000000

08001fe0 <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b084      	sub	sp, #16
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001fea:	4b23      	ldr	r3, [pc, #140]	@ (8002078 <mpu_set_lpf+0x98>)
 8001fec:	7a9b      	ldrb	r3, [r3, #10]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d102      	bne.n	8001ff8 <mpu_set_lpf+0x18>
        return -1;
 8001ff2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ff6:	e03b      	b.n	8002070 <mpu_set_lpf+0x90>

    if (lpf >= 188)
 8001ff8:	88fb      	ldrh	r3, [r7, #6]
 8001ffa:	2bbb      	cmp	r3, #187	@ 0xbb
 8001ffc:	d902      	bls.n	8002004 <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 8001ffe:	2301      	movs	r3, #1
 8002000:	73fb      	strb	r3, [r7, #15]
 8002002:	e019      	b.n	8002038 <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 8002004:	88fb      	ldrh	r3, [r7, #6]
 8002006:	2b61      	cmp	r3, #97	@ 0x61
 8002008:	d902      	bls.n	8002010 <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 800200a:	2302      	movs	r3, #2
 800200c:	73fb      	strb	r3, [r7, #15]
 800200e:	e013      	b.n	8002038 <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 8002010:	88fb      	ldrh	r3, [r7, #6]
 8002012:	2b29      	cmp	r3, #41	@ 0x29
 8002014:	d902      	bls.n	800201c <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 8002016:	2303      	movs	r3, #3
 8002018:	73fb      	strb	r3, [r7, #15]
 800201a:	e00d      	b.n	8002038 <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 800201c:	88fb      	ldrh	r3, [r7, #6]
 800201e:	2b13      	cmp	r3, #19
 8002020:	d902      	bls.n	8002028 <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 8002022:	2304      	movs	r3, #4
 8002024:	73fb      	strb	r3, [r7, #15]
 8002026:	e007      	b.n	8002038 <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 8002028:	88fb      	ldrh	r3, [r7, #6]
 800202a:	2b09      	cmp	r3, #9
 800202c:	d902      	bls.n	8002034 <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 800202e:	2305      	movs	r3, #5
 8002030:	73fb      	strb	r3, [r7, #15]
 8002032:	e001      	b.n	8002038 <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 8002034:	2306      	movs	r3, #6
 8002036:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 8002038:	4b0f      	ldr	r3, [pc, #60]	@ (8002078 <mpu_set_lpf+0x98>)
 800203a:	7ada      	ldrb	r2, [r3, #11]
 800203c:	7bfb      	ldrb	r3, [r7, #15]
 800203e:	429a      	cmp	r2, r3
 8002040:	d101      	bne.n	8002046 <mpu_set_lpf+0x66>
        return 0;
 8002042:	2300      	movs	r3, #0
 8002044:	e014      	b.n	8002070 <mpu_set_lpf+0x90>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 8002046:	4b0c      	ldr	r3, [pc, #48]	@ (8002078 <mpu_set_lpf+0x98>)
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	7818      	ldrb	r0, [r3, #0]
 800204c:	4b0a      	ldr	r3, [pc, #40]	@ (8002078 <mpu_set_lpf+0x98>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	7899      	ldrb	r1, [r3, #2]
 8002052:	f107 030f 	add.w	r3, r7, #15
 8002056:	2201      	movs	r2, #1
 8002058:	f003 fae5 	bl	8005626 <MPU_Write_Len>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d002      	beq.n	8002068 <mpu_set_lpf+0x88>
        return -1;
 8002062:	f04f 33ff 	mov.w	r3, #4294967295
 8002066:	e003      	b.n	8002070 <mpu_set_lpf+0x90>
    st.chip_cfg.lpf = data;
 8002068:	7bfa      	ldrb	r2, [r7, #15]
 800206a:	4b03      	ldr	r3, [pc, #12]	@ (8002078 <mpu_set_lpf+0x98>)
 800206c:	72da      	strb	r2, [r3, #11]
    return 0;
 800206e:	2300      	movs	r3, #0
}
 8002070:	4618      	mov	r0, r3
 8002072:	3710      	adds	r7, #16
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}
 8002078:	20000000 	.word	0x20000000

0800207c <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 8002084:	4b08      	ldr	r3, [pc, #32]	@ (80020a8 <mpu_get_sample_rate+0x2c>)
 8002086:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800208a:	2b00      	cmp	r3, #0
 800208c:	d002      	beq.n	8002094 <mpu_get_sample_rate+0x18>
        return -1;
 800208e:	f04f 33ff 	mov.w	r3, #4294967295
 8002092:	e004      	b.n	800209e <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 8002094:	4b04      	ldr	r3, [pc, #16]	@ (80020a8 <mpu_get_sample_rate+0x2c>)
 8002096:	89da      	ldrh	r2, [r3, #14]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	801a      	strh	r2, [r3, #0]
    return 0;
 800209c:	2300      	movs	r3, #0
}
 800209e:	4618      	mov	r0, r3
 80020a0:	370c      	adds	r7, #12
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bc80      	pop	{r7}
 80020a6:	4770      	bx	lr
 80020a8:	20000000 	.word	0x20000000

080020ac <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	4603      	mov	r3, r0
 80020b4:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 80020b6:	4b2f      	ldr	r3, [pc, #188]	@ (8002174 <mpu_set_sample_rate+0xc8>)
 80020b8:	7a9b      	ldrb	r3, [r3, #10]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d102      	bne.n	80020c4 <mpu_set_sample_rate+0x18>
        return -1;
 80020be:	f04f 33ff 	mov.w	r3, #4294967295
 80020c2:	e053      	b.n	800216c <mpu_set_sample_rate+0xc0>

    if (st.chip_cfg.dmp_on)
 80020c4:	4b2b      	ldr	r3, [pc, #172]	@ (8002174 <mpu_set_sample_rate+0xc8>)
 80020c6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d002      	beq.n	80020d4 <mpu_set_sample_rate+0x28>
        return -1;
 80020ce:	f04f 33ff 	mov.w	r3, #4294967295
 80020d2:	e04b      	b.n	800216c <mpu_set_sample_rate+0xc0>
    else {
        if (st.chip_cfg.lp_accel_mode) {
 80020d4:	4b27      	ldr	r3, [pc, #156]	@ (8002174 <mpu_set_sample_rate+0xc8>)
 80020d6:	7d1b      	ldrb	r3, [r3, #20]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d00f      	beq.n	80020fc <mpu_set_sample_rate+0x50>
            if (rate && (rate <= 40)) {
 80020dc:	88fb      	ldrh	r3, [r7, #6]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d009      	beq.n	80020f6 <mpu_set_sample_rate+0x4a>
 80020e2:	88fb      	ldrh	r3, [r7, #6]
 80020e4:	2b28      	cmp	r3, #40	@ 0x28
 80020e6:	d806      	bhi.n	80020f6 <mpu_set_sample_rate+0x4a>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 80020e8:	88fb      	ldrh	r3, [r7, #6]
 80020ea:	b2db      	uxtb	r3, r3
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7ff fc91 	bl	8001a14 <mpu_lp_accel_mode>
                return 0;
 80020f2:	2300      	movs	r3, #0
 80020f4:	e03a      	b.n	800216c <mpu_set_sample_rate+0xc0>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 80020f6:	2000      	movs	r0, #0
 80020f8:	f7ff fc8c 	bl	8001a14 <mpu_lp_accel_mode>
        }
        if (rate < 4)
 80020fc:	88fb      	ldrh	r3, [r7, #6]
 80020fe:	2b03      	cmp	r3, #3
 8002100:	d802      	bhi.n	8002108 <mpu_set_sample_rate+0x5c>
            rate = 4;
 8002102:	2304      	movs	r3, #4
 8002104:	80fb      	strh	r3, [r7, #6]
 8002106:	e006      	b.n	8002116 <mpu_set_sample_rate+0x6a>
        else if (rate > 1000)
 8002108:	88fb      	ldrh	r3, [r7, #6]
 800210a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800210e:	d902      	bls.n	8002116 <mpu_set_sample_rate+0x6a>
            rate = 1000;
 8002110:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002114:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 8002116:	88fb      	ldrh	r3, [r7, #6]
 8002118:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800211c:	fb92 f3f3 	sdiv	r3, r2, r3
 8002120:	b2db      	uxtb	r3, r3
 8002122:	3b01      	subs	r3, #1
 8002124:	b2db      	uxtb	r3, r3
 8002126:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 8002128:	4b12      	ldr	r3, [pc, #72]	@ (8002174 <mpu_set_sample_rate+0xc8>)
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	7818      	ldrb	r0, [r3, #0]
 800212e:	4b11      	ldr	r3, [pc, #68]	@ (8002174 <mpu_set_sample_rate+0xc8>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	7859      	ldrb	r1, [r3, #1]
 8002134:	f107 030f 	add.w	r3, r7, #15
 8002138:	2201      	movs	r2, #1
 800213a:	f003 fa74 	bl	8005626 <MPU_Write_Len>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d002      	beq.n	800214a <mpu_set_sample_rate+0x9e>
            return -1;
 8002144:	f04f 33ff 	mov.w	r3, #4294967295
 8002148:	e010      	b.n	800216c <mpu_set_sample_rate+0xc0>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 800214a:	7bfb      	ldrb	r3, [r7, #15]
 800214c:	3301      	adds	r3, #1
 800214e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002152:	fb92 f3f3 	sdiv	r3, r2, r3
 8002156:	b29a      	uxth	r2, r3
 8002158:	4b06      	ldr	r3, [pc, #24]	@ (8002174 <mpu_set_sample_rate+0xc8>)
 800215a:	81da      	strh	r2, [r3, #14]
#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 800215c:	4b05      	ldr	r3, [pc, #20]	@ (8002174 <mpu_set_sample_rate+0xc8>)
 800215e:	89db      	ldrh	r3, [r3, #14]
 8002160:	085b      	lsrs	r3, r3, #1
 8002162:	b29b      	uxth	r3, r3
 8002164:	4618      	mov	r0, r3
 8002166:	f7ff ff3b 	bl	8001fe0 <mpu_set_lpf>
        return 0;
 800216a:	2300      	movs	r3, #0
    }
}
 800216c:	4618      	mov	r0, r3
 800216e:	3710      	adds	r7, #16
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}
 8002174:	20000000 	.word	0x20000000

08002178 <mpu_get_gyro_sens>:
 *  @brief      Get gyro sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to dps.
 *  @return     0 if successful.
 */
int mpu_get_gyro_sens(float *sens)
{
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8002180:	4b14      	ldr	r3, [pc, #80]	@ (80021d4 <mpu_get_gyro_sens+0x5c>)
 8002182:	7a1b      	ldrb	r3, [r3, #8]
 8002184:	2b03      	cmp	r3, #3
 8002186:	d81b      	bhi.n	80021c0 <mpu_get_gyro_sens+0x48>
 8002188:	a201      	add	r2, pc, #4	@ (adr r2, 8002190 <mpu_get_gyro_sens+0x18>)
 800218a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800218e:	bf00      	nop
 8002190:	080021a1 	.word	0x080021a1
 8002194:	080021a9 	.word	0x080021a9
 8002198:	080021b1 	.word	0x080021b1
 800219c:	080021b9 	.word	0x080021b9
    case INV_FSR_250DPS:
        sens[0] = 131.f;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	4a0d      	ldr	r2, [pc, #52]	@ (80021d8 <mpu_get_gyro_sens+0x60>)
 80021a4:	601a      	str	r2, [r3, #0]
        break;
 80021a6:	e00e      	b.n	80021c6 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_500DPS:
        sens[0] = 65.5f;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4a0c      	ldr	r2, [pc, #48]	@ (80021dc <mpu_get_gyro_sens+0x64>)
 80021ac:	601a      	str	r2, [r3, #0]
        break;
 80021ae:	e00a      	b.n	80021c6 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_1000DPS:
        sens[0] = 32.8f;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	4a0b      	ldr	r2, [pc, #44]	@ (80021e0 <mpu_get_gyro_sens+0x68>)
 80021b4:	601a      	str	r2, [r3, #0]
        break;
 80021b6:	e006      	b.n	80021c6 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_2000DPS:
        sens[0] = 16.4f;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	4a0a      	ldr	r2, [pc, #40]	@ (80021e4 <mpu_get_gyro_sens+0x6c>)
 80021bc:	601a      	str	r2, [r3, #0]
        break;
 80021be:	e002      	b.n	80021c6 <mpu_get_gyro_sens+0x4e>
    default:
        return -1;
 80021c0:	f04f 33ff 	mov.w	r3, #4294967295
 80021c4:	e000      	b.n	80021c8 <mpu_get_gyro_sens+0x50>
    }
    return 0;
 80021c6:	2300      	movs	r3, #0
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bc80      	pop	{r7}
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	20000000 	.word	0x20000000
 80021d8:	43030000 	.word	0x43030000
 80021dc:	42830000 	.word	0x42830000
 80021e0:	42033333 	.word	0x42033333
 80021e4:	41833333 	.word	0x41833333

080021e8 <mpu_get_accel_sens>:
 *  @brief      Get accel sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to g's.
 *  @return     0 if successful.
 */
int mpu_get_accel_sens(unsigned short *sens)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 80021f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002260 <mpu_get_accel_sens+0x78>)
 80021f2:	7a5b      	ldrb	r3, [r3, #9]
 80021f4:	2b03      	cmp	r3, #3
 80021f6:	d81f      	bhi.n	8002238 <mpu_get_accel_sens+0x50>
 80021f8:	a201      	add	r2, pc, #4	@ (adr r2, 8002200 <mpu_get_accel_sens+0x18>)
 80021fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021fe:	bf00      	nop
 8002200:	08002211 	.word	0x08002211
 8002204:	0800221b 	.word	0x0800221b
 8002208:	08002225 	.word	0x08002225
 800220c:	0800222f 	.word	0x0800222f
    case INV_FSR_2G:
        sens[0] = 16384;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002216:	801a      	strh	r2, [r3, #0]
        break;
 8002218:	e011      	b.n	800223e <mpu_get_accel_sens+0x56>
    case INV_FSR_4G:
        sens[0] = 8092;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f641 729c 	movw	r2, #8092	@ 0x1f9c
 8002220:	801a      	strh	r2, [r3, #0]
        break;
 8002222:	e00c      	b.n	800223e <mpu_get_accel_sens+0x56>
    case INV_FSR_8G:
        sens[0] = 4096;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800222a:	801a      	strh	r2, [r3, #0]
        break;
 800222c:	e007      	b.n	800223e <mpu_get_accel_sens+0x56>
    case INV_FSR_16G:
        sens[0] = 2048;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002234:	801a      	strh	r2, [r3, #0]
        break;
 8002236:	e002      	b.n	800223e <mpu_get_accel_sens+0x56>
    default:
        return -1;
 8002238:	f04f 33ff 	mov.w	r3, #4294967295
 800223c:	e00a      	b.n	8002254 <mpu_get_accel_sens+0x6c>
    }
    if (st.chip_cfg.accel_half)
 800223e:	4b08      	ldr	r3, [pc, #32]	@ (8002260 <mpu_get_accel_sens+0x78>)
 8002240:	7cdb      	ldrb	r3, [r3, #19]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d005      	beq.n	8002252 <mpu_get_accel_sens+0x6a>
        sens[0] >>= 1;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	881b      	ldrh	r3, [r3, #0]
 800224a:	085b      	lsrs	r3, r3, #1
 800224c:	b29a      	uxth	r2, r3
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	801a      	strh	r2, [r3, #0]
    return 0;
 8002252:	2300      	movs	r3, #0
}
 8002254:	4618      	mov	r0, r3
 8002256:	370c      	adds	r7, #12
 8002258:	46bd      	mov	sp, r7
 800225a:	bc80      	pop	{r7}
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop
 8002260:	20000000 	.word	0x20000000

08002264 <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 800226c:	4b04      	ldr	r3, [pc, #16]	@ (8002280 <mpu_get_fifo_config+0x1c>)
 800226e:	7c1a      	ldrb	r2, [r3, #16]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	701a      	strb	r2, [r3, #0]
    return 0;
 8002274:	2300      	movs	r3, #0
}
 8002276:	4618      	mov	r0, r3
 8002278:	370c      	adds	r7, #12
 800227a:	46bd      	mov	sp, r7
 800227c:	bc80      	pop	{r7}
 800227e:	4770      	bx	lr
 8002280:	20000000 	.word	0x20000000

08002284 <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b084      	sub	sp, #16
 8002288:	af00      	add	r7, sp, #0
 800228a:	4603      	mov	r3, r0
 800228c:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 800228e:	2300      	movs	r3, #0
 8002290:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 8002292:	79fb      	ldrb	r3, [r7, #7]
 8002294:	f023 0301 	bic.w	r3, r3, #1
 8002298:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 800229a:	4b22      	ldr	r3, [pc, #136]	@ (8002324 <mpu_configure_fifo+0xa0>)
 800229c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <mpu_configure_fifo+0x24>
        return 0;
 80022a4:	2300      	movs	r3, #0
 80022a6:	e038      	b.n	800231a <mpu_configure_fifo+0x96>
    else {
        if (!(st.chip_cfg.sensors))
 80022a8:	4b1e      	ldr	r3, [pc, #120]	@ (8002324 <mpu_configure_fifo+0xa0>)
 80022aa:	7a9b      	ldrb	r3, [r3, #10]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d102      	bne.n	80022b6 <mpu_configure_fifo+0x32>
            return -1;
 80022b0:	f04f 33ff 	mov.w	r3, #4294967295
 80022b4:	e031      	b.n	800231a <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 80022b6:	4b1b      	ldr	r3, [pc, #108]	@ (8002324 <mpu_configure_fifo+0xa0>)
 80022b8:	7c1b      	ldrb	r3, [r3, #16]
 80022ba:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 80022bc:	4b19      	ldr	r3, [pc, #100]	@ (8002324 <mpu_configure_fifo+0xa0>)
 80022be:	7a9a      	ldrb	r2, [r3, #10]
 80022c0:	79fb      	ldrb	r3, [r7, #7]
 80022c2:	4013      	ands	r3, r2
 80022c4:	b2da      	uxtb	r2, r3
 80022c6:	4b17      	ldr	r3, [pc, #92]	@ (8002324 <mpu_configure_fifo+0xa0>)
 80022c8:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 80022ca:	4b16      	ldr	r3, [pc, #88]	@ (8002324 <mpu_configure_fifo+0xa0>)
 80022cc:	7c1b      	ldrb	r3, [r3, #16]
 80022ce:	79fa      	ldrb	r2, [r7, #7]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d003      	beq.n	80022dc <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 80022d4:	f04f 33ff 	mov.w	r3, #4294967295
 80022d8:	60fb      	str	r3, [r7, #12]
 80022da:	e001      	b.n	80022e0 <mpu_configure_fifo+0x5c>
        else
            result = 0;
 80022dc:	2300      	movs	r3, #0
 80022de:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 80022e0:	79fb      	ldrb	r3, [r7, #7]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d103      	bne.n	80022ee <mpu_configure_fifo+0x6a>
 80022e6:	4b0f      	ldr	r3, [pc, #60]	@ (8002324 <mpu_configure_fifo+0xa0>)
 80022e8:	7d1b      	ldrb	r3, [r3, #20]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d003      	beq.n	80022f6 <mpu_configure_fifo+0x72>
            set_int_enable(1);
 80022ee:	2001      	movs	r0, #1
 80022f0:	f7ff fa34 	bl	800175c <set_int_enable>
 80022f4:	e002      	b.n	80022fc <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 80022f6:	2000      	movs	r0, #0
 80022f8:	f7ff fa30 	bl	800175c <set_int_enable>
        if (sensors) {
 80022fc:	79fb      	ldrb	r3, [r7, #7]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d00a      	beq.n	8002318 <mpu_configure_fifo+0x94>
            if (mpu_reset_fifo()) {
 8002302:	f7ff fc03 	bl	8001b0c <mpu_reset_fifo>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d005      	beq.n	8002318 <mpu_configure_fifo+0x94>
                st.chip_cfg.fifo_enable = prev;
 800230c:	4a05      	ldr	r2, [pc, #20]	@ (8002324 <mpu_configure_fifo+0xa0>)
 800230e:	7afb      	ldrb	r3, [r7, #11]
 8002310:	7413      	strb	r3, [r2, #16]
                return -1;
 8002312:	f04f 33ff 	mov.w	r3, #4294967295
 8002316:	e000      	b.n	800231a <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 8002318:	68fb      	ldr	r3, [r7, #12]
}
 800231a:	4618      	mov	r0, r3
 800231c:	3710      	adds	r7, #16
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	20000000 	.word	0x20000000

08002328 <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b084      	sub	sp, #16
 800232c:	af00      	add	r7, sp, #0
 800232e:	4603      	mov	r3, r0
 8002330:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 8002332:	79fb      	ldrb	r3, [r7, #7]
 8002334:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002338:	2b00      	cmp	r3, #0
 800233a:	d002      	beq.n	8002342 <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 800233c:	2301      	movs	r3, #1
 800233e:	73fb      	strb	r3, [r7, #15]
 8002340:	e007      	b.n	8002352 <mpu_set_sensors+0x2a>
    else if (sensors)
 8002342:	79fb      	ldrb	r3, [r7, #7]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d002      	beq.n	800234e <mpu_set_sensors+0x26>
        data = 0;
 8002348:	2300      	movs	r3, #0
 800234a:	73fb      	strb	r3, [r7, #15]
 800234c:	e001      	b.n	8002352 <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 800234e:	2340      	movs	r3, #64	@ 0x40
 8002350:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 8002352:	4b37      	ldr	r3, [pc, #220]	@ (8002430 <mpu_set_sensors+0x108>)
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	7818      	ldrb	r0, [r3, #0]
 8002358:	4b35      	ldr	r3, [pc, #212]	@ (8002430 <mpu_set_sensors+0x108>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	7c99      	ldrb	r1, [r3, #18]
 800235e:	f107 030f 	add.w	r3, r7, #15
 8002362:	2201      	movs	r2, #1
 8002364:	f003 f95f 	bl	8005626 <MPU_Write_Len>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d005      	beq.n	800237a <mpu_set_sensors+0x52>
        st.chip_cfg.sensors = 0;
 800236e:	4b30      	ldr	r3, [pc, #192]	@ (8002430 <mpu_set_sensors+0x108>)
 8002370:	2200      	movs	r2, #0
 8002372:	729a      	strb	r2, [r3, #10]
        return -1;
 8002374:	f04f 33ff 	mov.w	r3, #4294967295
 8002378:	e056      	b.n	8002428 <mpu_set_sensors+0x100>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 800237a:	7bfb      	ldrb	r3, [r7, #15]
 800237c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002380:	b2da      	uxtb	r2, r3
 8002382:	4b2b      	ldr	r3, [pc, #172]	@ (8002430 <mpu_set_sensors+0x108>)
 8002384:	731a      	strb	r2, [r3, #12]

    data = 0;
 8002386:	2300      	movs	r3, #0
 8002388:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 800238a:	79fb      	ldrb	r3, [r7, #7]
 800238c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002390:	2b00      	cmp	r3, #0
 8002392:	d104      	bne.n	800239e <mpu_set_sensors+0x76>
        data |= BIT_STBY_XG;
 8002394:	7bfb      	ldrb	r3, [r7, #15]
 8002396:	f043 0304 	orr.w	r3, r3, #4
 800239a:	b2db      	uxtb	r3, r3
 800239c:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 800239e:	79fb      	ldrb	r3, [r7, #7]
 80023a0:	f003 0320 	and.w	r3, r3, #32
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d104      	bne.n	80023b2 <mpu_set_sensors+0x8a>
        data |= BIT_STBY_YG;
 80023a8:	7bfb      	ldrb	r3, [r7, #15]
 80023aa:	f043 0302 	orr.w	r3, r3, #2
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 80023b2:	79fb      	ldrb	r3, [r7, #7]
 80023b4:	f003 0310 	and.w	r3, r3, #16
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d104      	bne.n	80023c6 <mpu_set_sensors+0x9e>
        data |= BIT_STBY_ZG;
 80023bc:	7bfb      	ldrb	r3, [r7, #15]
 80023be:	f043 0301 	orr.w	r3, r3, #1
 80023c2:	b2db      	uxtb	r3, r3
 80023c4:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 80023c6:	79fb      	ldrb	r3, [r7, #7]
 80023c8:	f003 0308 	and.w	r3, r3, #8
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d104      	bne.n	80023da <mpu_set_sensors+0xb2>
        data |= BIT_STBY_XYZA;
 80023d0:	7bfb      	ldrb	r3, [r7, #15]
 80023d2:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 80023da:	4b15      	ldr	r3, [pc, #84]	@ (8002430 <mpu_set_sensors+0x108>)
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	7818      	ldrb	r0, [r3, #0]
 80023e0:	4b13      	ldr	r3, [pc, #76]	@ (8002430 <mpu_set_sensors+0x108>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	7cd9      	ldrb	r1, [r3, #19]
 80023e6:	f107 030f 	add.w	r3, r7, #15
 80023ea:	2201      	movs	r2, #1
 80023ec:	f003 f91b 	bl	8005626 <MPU_Write_Len>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d005      	beq.n	8002402 <mpu_set_sensors+0xda>
        st.chip_cfg.sensors = 0;
 80023f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002430 <mpu_set_sensors+0x108>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	729a      	strb	r2, [r3, #10]
        return -1;
 80023fc:	f04f 33ff 	mov.w	r3, #4294967295
 8002400:	e012      	b.n	8002428 <mpu_set_sensors+0x100>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 8002402:	79fb      	ldrb	r3, [r7, #7]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d005      	beq.n	8002414 <mpu_set_sensors+0xec>
 8002408:	79fb      	ldrb	r3, [r7, #7]
 800240a:	2b08      	cmp	r3, #8
 800240c:	d002      	beq.n	8002414 <mpu_set_sensors+0xec>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 800240e:	2000      	movs	r0, #0
 8002410:	f000 f954 	bl	80026bc <mpu_set_int_latched>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
 8002414:	4a06      	ldr	r2, [pc, #24]	@ (8002430 <mpu_set_sensors+0x108>)
 8002416:	79fb      	ldrb	r3, [r7, #7]
 8002418:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 800241a:	4b05      	ldr	r3, [pc, #20]	@ (8002430 <mpu_set_sensors+0x108>)
 800241c:	2200      	movs	r2, #0
 800241e:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 8002420:	2032      	movs	r0, #50	@ 0x32
 8002422:	f003 ff43 	bl	80062ac <HAL_Delay>
    return 0;
 8002426:	2300      	movs	r3, #0
}
 8002428:	4618      	mov	r0, r3
 800242a:	3710      	adds	r7, #16
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	20000000 	.word	0x20000000

08002434 <mpu_read_fifo_stream>:
 *  @param[in]  data    FIFO packet.
 *  @param[in]  more    Number of remaining packets.
 */
int mpu_read_fifo_stream(unsigned short length, unsigned char *data,
                         unsigned char *more)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b086      	sub	sp, #24
 8002438:	af00      	add	r7, sp, #0
 800243a:	4603      	mov	r3, r0
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	607a      	str	r2, [r7, #4]
 8002440:	81fb      	strh	r3, [r7, #14]
    unsigned char tmp[2];
    unsigned short fifo_count;
    if (!st.chip_cfg.dmp_on)
 8002442:	4b3a      	ldr	r3, [pc, #232]	@ (800252c <mpu_read_fifo_stream+0xf8>)
 8002444:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002448:	2b00      	cmp	r3, #0
 800244a:	d102      	bne.n	8002452 <mpu_read_fifo_stream+0x1e>
        return -1;
 800244c:	f04f 33ff 	mov.w	r3, #4294967295
 8002450:	e068      	b.n	8002524 <mpu_read_fifo_stream+0xf0>
    if (!st.chip_cfg.sensors)
 8002452:	4b36      	ldr	r3, [pc, #216]	@ (800252c <mpu_read_fifo_stream+0xf8>)
 8002454:	7a9b      	ldrb	r3, [r3, #10]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d102      	bne.n	8002460 <mpu_read_fifo_stream+0x2c>
        return -1;
 800245a:	f04f 33ff 	mov.w	r3, #4294967295
 800245e:	e061      	b.n	8002524 <mpu_read_fifo_stream+0xf0>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, tmp))
 8002460:	4b32      	ldr	r3, [pc, #200]	@ (800252c <mpu_read_fifo_stream+0xf8>)
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	7818      	ldrb	r0, [r3, #0]
 8002466:	4b31      	ldr	r3, [pc, #196]	@ (800252c <mpu_read_fifo_stream+0xf8>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	7a99      	ldrb	r1, [r3, #10]
 800246c:	f107 0314 	add.w	r3, r7, #20
 8002470:	2202      	movs	r2, #2
 8002472:	f003 f91a 	bl	80056aa <MPU_Read_Len>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d002      	beq.n	8002482 <mpu_read_fifo_stream+0x4e>
        return -1;
 800247c:	f04f 33ff 	mov.w	r3, #4294967295
 8002480:	e050      	b.n	8002524 <mpu_read_fifo_stream+0xf0>
    fifo_count = (tmp[0] << 8) | tmp[1];
 8002482:	7d3b      	ldrb	r3, [r7, #20]
 8002484:	021b      	lsls	r3, r3, #8
 8002486:	b21a      	sxth	r2, r3
 8002488:	7d7b      	ldrb	r3, [r7, #21]
 800248a:	b21b      	sxth	r3, r3
 800248c:	4313      	orrs	r3, r2
 800248e:	b21b      	sxth	r3, r3
 8002490:	82fb      	strh	r3, [r7, #22]
    if (fifo_count < length) {
 8002492:	8afa      	ldrh	r2, [r7, #22]
 8002494:	89fb      	ldrh	r3, [r7, #14]
 8002496:	429a      	cmp	r2, r3
 8002498:	d205      	bcs.n	80024a6 <mpu_read_fifo_stream+0x72>
        more[0] = 0;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	701a      	strb	r2, [r3, #0]
        return -1;
 80024a0:	f04f 33ff 	mov.w	r3, #4294967295
 80024a4:	e03e      	b.n	8002524 <mpu_read_fifo_stream+0xf0>
    }
    if (fifo_count > (st.hw->max_fifo >> 1)) {
 80024a6:	4b21      	ldr	r3, [pc, #132]	@ (800252c <mpu_read_fifo_stream+0xf8>)
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	885b      	ldrh	r3, [r3, #2]
 80024ac:	085b      	lsrs	r3, r3, #1
 80024ae:	b29b      	uxth	r3, r3
 80024b0:	8afa      	ldrh	r2, [r7, #22]
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d91a      	bls.n	80024ec <mpu_read_fifo_stream+0xb8>
        /* FIFO is 50% full, better check overflow bit. */
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, tmp))
 80024b6:	4b1d      	ldr	r3, [pc, #116]	@ (800252c <mpu_read_fifo_stream+0xf8>)
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	7818      	ldrb	r0, [r3, #0]
 80024bc:	4b1b      	ldr	r3, [pc, #108]	@ (800252c <mpu_read_fifo_stream+0xf8>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	7c59      	ldrb	r1, [r3, #17]
 80024c2:	f107 0314 	add.w	r3, r7, #20
 80024c6:	2201      	movs	r2, #1
 80024c8:	f003 f8ef 	bl	80056aa <MPU_Read_Len>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d002      	beq.n	80024d8 <mpu_read_fifo_stream+0xa4>
            return -1;
 80024d2:	f04f 33ff 	mov.w	r3, #4294967295
 80024d6:	e025      	b.n	8002524 <mpu_read_fifo_stream+0xf0>
        if (tmp[0] & BIT_FIFO_OVERFLOW) {
 80024d8:	7d3b      	ldrb	r3, [r7, #20]
 80024da:	f003 0310 	and.w	r3, r3, #16
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d004      	beq.n	80024ec <mpu_read_fifo_stream+0xb8>
            mpu_reset_fifo();
 80024e2:	f7ff fb13 	bl	8001b0c <mpu_reset_fifo>
            return -2;
 80024e6:	f06f 0301 	mvn.w	r3, #1
 80024ea:	e01b      	b.n	8002524 <mpu_read_fifo_stream+0xf0>
        }
    }

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data))
 80024ec:	4b0f      	ldr	r3, [pc, #60]	@ (800252c <mpu_read_fifo_stream+0xf8>)
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	7818      	ldrb	r0, [r3, #0]
 80024f2:	4b0e      	ldr	r3, [pc, #56]	@ (800252c <mpu_read_fifo_stream+0xf8>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	7ad9      	ldrb	r1, [r3, #11]
 80024f8:	89fb      	ldrh	r3, [r7, #14]
 80024fa:	b2da      	uxtb	r2, r3
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	f003 f8d4 	bl	80056aa <MPU_Read_Len>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d002      	beq.n	800250e <mpu_read_fifo_stream+0xda>
        return -1;
 8002508:	f04f 33ff 	mov.w	r3, #4294967295
 800250c:	e00a      	b.n	8002524 <mpu_read_fifo_stream+0xf0>
    more[0] = fifo_count / length - 1;
 800250e:	8afa      	ldrh	r2, [r7, #22]
 8002510:	89fb      	ldrh	r3, [r7, #14]
 8002512:	fbb2 f3f3 	udiv	r3, r2, r3
 8002516:	b29b      	uxth	r3, r3
 8002518:	b2db      	uxtb	r3, r3
 800251a:	3b01      	subs	r3, #1
 800251c:	b2da      	uxtb	r2, r3
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	701a      	strb	r2, [r3, #0]
    return 0;
 8002522:	2300      	movs	r3, #0
}
 8002524:	4618      	mov	r0, r3
 8002526:	3718      	adds	r7, #24
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	20000000 	.word	0x20000000

08002530 <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	4603      	mov	r3, r0
 8002538:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 800253a:	4b5f      	ldr	r3, [pc, #380]	@ (80026b8 <mpu_set_bypass+0x188>)
 800253c:	7c9b      	ldrb	r3, [r3, #18]
 800253e:	79fa      	ldrb	r2, [r7, #7]
 8002540:	429a      	cmp	r2, r3
 8002542:	d101      	bne.n	8002548 <mpu_set_bypass+0x18>
        return 0;
 8002544:	2300      	movs	r3, #0
 8002546:	e0b2      	b.n	80026ae <mpu_set_bypass+0x17e>

    if (bypass_on) {
 8002548:	79fb      	ldrb	r3, [r7, #7]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d050      	beq.n	80025f0 <mpu_set_bypass+0xc0>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 800254e:	4b5a      	ldr	r3, [pc, #360]	@ (80026b8 <mpu_set_bypass+0x188>)
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	7818      	ldrb	r0, [r3, #0]
 8002554:	4b58      	ldr	r3, [pc, #352]	@ (80026b8 <mpu_set_bypass+0x188>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	7919      	ldrb	r1, [r3, #4]
 800255a:	f107 030f 	add.w	r3, r7, #15
 800255e:	2201      	movs	r2, #1
 8002560:	f003 f8a3 	bl	80056aa <MPU_Read_Len>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d002      	beq.n	8002570 <mpu_set_bypass+0x40>
            return -1;
 800256a:	f04f 33ff 	mov.w	r3, #4294967295
 800256e:	e09e      	b.n	80026ae <mpu_set_bypass+0x17e>
        tmp &= ~BIT_AUX_IF_EN;
 8002570:	7bfb      	ldrb	r3, [r7, #15]
 8002572:	f023 0320 	bic.w	r3, r3, #32
 8002576:	b2db      	uxtb	r3, r3
 8002578:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 800257a:	4b4f      	ldr	r3, [pc, #316]	@ (80026b8 <mpu_set_bypass+0x188>)
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	7818      	ldrb	r0, [r3, #0]
 8002580:	4b4d      	ldr	r3, [pc, #308]	@ (80026b8 <mpu_set_bypass+0x188>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	7919      	ldrb	r1, [r3, #4]
 8002586:	f107 030f 	add.w	r3, r7, #15
 800258a:	2201      	movs	r2, #1
 800258c:	f003 f84b 	bl	8005626 <MPU_Write_Len>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	d002      	beq.n	800259c <mpu_set_bypass+0x6c>
            return -1;
 8002596:	f04f 33ff 	mov.w	r3, #4294967295
 800259a:	e088      	b.n	80026ae <mpu_set_bypass+0x17e>
        delay_ms(3);
 800259c:	2003      	movs	r0, #3
 800259e:	f003 fe85 	bl	80062ac <HAL_Delay>
        tmp = BIT_BYPASS_EN;
 80025a2:	2302      	movs	r3, #2
 80025a4:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 80025a6:	4b44      	ldr	r3, [pc, #272]	@ (80026b8 <mpu_set_bypass+0x188>)
 80025a8:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d004      	beq.n	80025ba <mpu_set_bypass+0x8a>
            tmp |= BIT_ACTL;
 80025b0:	7bfb      	ldrb	r3, [r7, #15]
 80025b2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80025b6:	b2db      	uxtb	r3, r3
 80025b8:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 80025ba:	4b3f      	ldr	r3, [pc, #252]	@ (80026b8 <mpu_set_bypass+0x188>)
 80025bc:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d004      	beq.n	80025ce <mpu_set_bypass+0x9e>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 80025c4:	7bfb      	ldrb	r3, [r7, #15]
 80025c6:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 80025ce:	4b3a      	ldr	r3, [pc, #232]	@ (80026b8 <mpu_set_bypass+0x188>)
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	7818      	ldrb	r0, [r3, #0]
 80025d4:	4b38      	ldr	r3, [pc, #224]	@ (80026b8 <mpu_set_bypass+0x188>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	7d19      	ldrb	r1, [r3, #20]
 80025da:	f107 030f 	add.w	r3, r7, #15
 80025de:	2201      	movs	r2, #1
 80025e0:	f003 f821 	bl	8005626 <MPU_Write_Len>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d05d      	beq.n	80026a6 <mpu_set_bypass+0x176>
            return -1;
 80025ea:	f04f 33ff 	mov.w	r3, #4294967295
 80025ee:	e05e      	b.n	80026ae <mpu_set_bypass+0x17e>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 80025f0:	4b31      	ldr	r3, [pc, #196]	@ (80026b8 <mpu_set_bypass+0x188>)
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	7818      	ldrb	r0, [r3, #0]
 80025f6:	4b30      	ldr	r3, [pc, #192]	@ (80026b8 <mpu_set_bypass+0x188>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	7919      	ldrb	r1, [r3, #4]
 80025fc:	f107 030f 	add.w	r3, r7, #15
 8002600:	2201      	movs	r2, #1
 8002602:	f003 f852 	bl	80056aa <MPU_Read_Len>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d002      	beq.n	8002612 <mpu_set_bypass+0xe2>
            return -1;
 800260c:	f04f 33ff 	mov.w	r3, #4294967295
 8002610:	e04d      	b.n	80026ae <mpu_set_bypass+0x17e>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8002612:	4b29      	ldr	r3, [pc, #164]	@ (80026b8 <mpu_set_bypass+0x188>)
 8002614:	7a9b      	ldrb	r3, [r3, #10]
 8002616:	f003 0301 	and.w	r3, r3, #1
 800261a:	2b00      	cmp	r3, #0
 800261c:	d005      	beq.n	800262a <mpu_set_bypass+0xfa>
            tmp |= BIT_AUX_IF_EN;
 800261e:	7bfb      	ldrb	r3, [r7, #15]
 8002620:	f043 0320 	orr.w	r3, r3, #32
 8002624:	b2db      	uxtb	r3, r3
 8002626:	73fb      	strb	r3, [r7, #15]
 8002628:	e004      	b.n	8002634 <mpu_set_bypass+0x104>
        else
            tmp &= ~BIT_AUX_IF_EN;
 800262a:	7bfb      	ldrb	r3, [r7, #15]
 800262c:	f023 0320 	bic.w	r3, r3, #32
 8002630:	b2db      	uxtb	r3, r3
 8002632:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8002634:	4b20      	ldr	r3, [pc, #128]	@ (80026b8 <mpu_set_bypass+0x188>)
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	7818      	ldrb	r0, [r3, #0]
 800263a:	4b1f      	ldr	r3, [pc, #124]	@ (80026b8 <mpu_set_bypass+0x188>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	7919      	ldrb	r1, [r3, #4]
 8002640:	f107 030f 	add.w	r3, r7, #15
 8002644:	2201      	movs	r2, #1
 8002646:	f002 ffee 	bl	8005626 <MPU_Write_Len>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	d002      	beq.n	8002656 <mpu_set_bypass+0x126>
            return -1;
 8002650:	f04f 33ff 	mov.w	r3, #4294967295
 8002654:	e02b      	b.n	80026ae <mpu_set_bypass+0x17e>
        delay_ms(3);
 8002656:	2003      	movs	r0, #3
 8002658:	f003 fe28 	bl	80062ac <HAL_Delay>
        if (st.chip_cfg.active_low_int)
 800265c:	4b16      	ldr	r3, [pc, #88]	@ (80026b8 <mpu_set_bypass+0x188>)
 800265e:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8002662:	2b00      	cmp	r3, #0
 8002664:	d002      	beq.n	800266c <mpu_set_bypass+0x13c>
            tmp = BIT_ACTL;
 8002666:	2380      	movs	r3, #128	@ 0x80
 8002668:	73fb      	strb	r3, [r7, #15]
 800266a:	e001      	b.n	8002670 <mpu_set_bypass+0x140>
        else
            tmp = 0;
 800266c:	2300      	movs	r3, #0
 800266e:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8002670:	4b11      	ldr	r3, [pc, #68]	@ (80026b8 <mpu_set_bypass+0x188>)
 8002672:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8002676:	2b00      	cmp	r3, #0
 8002678:	d004      	beq.n	8002684 <mpu_set_bypass+0x154>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 800267a:	7bfb      	ldrb	r3, [r7, #15]
 800267c:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8002680:	b2db      	uxtb	r3, r3
 8002682:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8002684:	4b0c      	ldr	r3, [pc, #48]	@ (80026b8 <mpu_set_bypass+0x188>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	7818      	ldrb	r0, [r3, #0]
 800268a:	4b0b      	ldr	r3, [pc, #44]	@ (80026b8 <mpu_set_bypass+0x188>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	7d19      	ldrb	r1, [r3, #20]
 8002690:	f107 030f 	add.w	r3, r7, #15
 8002694:	2201      	movs	r2, #1
 8002696:	f002 ffc6 	bl	8005626 <MPU_Write_Len>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d002      	beq.n	80026a6 <mpu_set_bypass+0x176>
            return -1;
 80026a0:	f04f 33ff 	mov.w	r3, #4294967295
 80026a4:	e003      	b.n	80026ae <mpu_set_bypass+0x17e>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 80026a6:	4a04      	ldr	r2, [pc, #16]	@ (80026b8 <mpu_set_bypass+0x188>)
 80026a8:	79fb      	ldrb	r3, [r7, #7]
 80026aa:	7493      	strb	r3, [r2, #18]
    return 0;
 80026ac:	2300      	movs	r3, #0
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3710      	adds	r7, #16
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	20000000 	.word	0x20000000

080026bc <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b084      	sub	sp, #16
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	4603      	mov	r3, r0
 80026c4:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 80026c6:	4b1e      	ldr	r3, [pc, #120]	@ (8002740 <mpu_set_int_latched+0x84>)
 80026c8:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80026cc:	79fa      	ldrb	r2, [r7, #7]
 80026ce:	429a      	cmp	r2, r3
 80026d0:	d101      	bne.n	80026d6 <mpu_set_int_latched+0x1a>
        return 0;
 80026d2:	2300      	movs	r3, #0
 80026d4:	e030      	b.n	8002738 <mpu_set_int_latched+0x7c>

    if (enable)
 80026d6:	79fb      	ldrb	r3, [r7, #7]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d002      	beq.n	80026e2 <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 80026dc:	2330      	movs	r3, #48	@ 0x30
 80026de:	73fb      	strb	r3, [r7, #15]
 80026e0:	e001      	b.n	80026e6 <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 80026e2:	2300      	movs	r3, #0
 80026e4:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 80026e6:	4b16      	ldr	r3, [pc, #88]	@ (8002740 <mpu_set_int_latched+0x84>)
 80026e8:	7c9b      	ldrb	r3, [r3, #18]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d004      	beq.n	80026f8 <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 80026ee:	7bfb      	ldrb	r3, [r7, #15]
 80026f0:	f043 0302 	orr.w	r3, r3, #2
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 80026f8:	4b11      	ldr	r3, [pc, #68]	@ (8002740 <mpu_set_int_latched+0x84>)
 80026fa:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d004      	beq.n	800270c <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 8002702:	7bfb      	ldrb	r3, [r7, #15]
 8002704:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002708:	b2db      	uxtb	r3, r3
 800270a:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 800270c:	4b0c      	ldr	r3, [pc, #48]	@ (8002740 <mpu_set_int_latched+0x84>)
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	7818      	ldrb	r0, [r3, #0]
 8002712:	4b0b      	ldr	r3, [pc, #44]	@ (8002740 <mpu_set_int_latched+0x84>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	7d19      	ldrb	r1, [r3, #20]
 8002718:	f107 030f 	add.w	r3, r7, #15
 800271c:	2201      	movs	r2, #1
 800271e:	f002 ff82 	bl	8005626 <MPU_Write_Len>
 8002722:	4603      	mov	r3, r0
 8002724:	2b00      	cmp	r3, #0
 8002726:	d002      	beq.n	800272e <mpu_set_int_latched+0x72>
        return -1;
 8002728:	f04f 33ff 	mov.w	r3, #4294967295
 800272c:	e004      	b.n	8002738 <mpu_set_int_latched+0x7c>
    st.chip_cfg.latched_int = enable;
 800272e:	4a04      	ldr	r2, [pc, #16]	@ (8002740 <mpu_set_int_latched+0x84>)
 8002730:	79fb      	ldrb	r3, [r7, #7]
 8002732:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
    return 0;
 8002736:	2300      	movs	r3, #0
}
 8002738:	4618      	mov	r0, r3
 800273a:	3710      	adds	r7, #16
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	20000000 	.word	0x20000000

08002744 <get_accel_prod_shift>:

#ifdef MPU6050
static int get_accel_prod_shift(float *st_shift)
{
 8002744:	b590      	push	{r4, r7, lr}
 8002746:	b087      	sub	sp, #28
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
    unsigned char tmp[4], shift_code[3], ii;

    if (i2c_read(st.hw->addr, 0x0D, 4, tmp))
 800274c:	4b40      	ldr	r3, [pc, #256]	@ (8002850 <get_accel_prod_shift+0x10c>)
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	7818      	ldrb	r0, [r3, #0]
 8002752:	f107 0310 	add.w	r3, r7, #16
 8002756:	2204      	movs	r2, #4
 8002758:	210d      	movs	r1, #13
 800275a:	f002 ffa6 	bl	80056aa <MPU_Read_Len>
 800275e:	4603      	mov	r3, r0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d001      	beq.n	8002768 <get_accel_prod_shift+0x24>
        return 0x07;
 8002764:	2307      	movs	r3, #7
 8002766:	e06f      	b.n	8002848 <get_accel_prod_shift+0x104>

    shift_code[0] = ((tmp[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);
 8002768:	7c3b      	ldrb	r3, [r7, #16]
 800276a:	10db      	asrs	r3, r3, #3
 800276c:	b25b      	sxtb	r3, r3
 800276e:	f003 031c 	and.w	r3, r3, #28
 8002772:	b25a      	sxtb	r2, r3
 8002774:	7cfb      	ldrb	r3, [r7, #19]
 8002776:	111b      	asrs	r3, r3, #4
 8002778:	b25b      	sxtb	r3, r3
 800277a:	f003 0303 	and.w	r3, r3, #3
 800277e:	b25b      	sxtb	r3, r3
 8002780:	4313      	orrs	r3, r2
 8002782:	b25b      	sxtb	r3, r3
 8002784:	b2db      	uxtb	r3, r3
 8002786:	733b      	strb	r3, [r7, #12]
    shift_code[1] = ((tmp[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);
 8002788:	7c7b      	ldrb	r3, [r7, #17]
 800278a:	10db      	asrs	r3, r3, #3
 800278c:	b25b      	sxtb	r3, r3
 800278e:	f003 031c 	and.w	r3, r3, #28
 8002792:	b25a      	sxtb	r2, r3
 8002794:	7cfb      	ldrb	r3, [r7, #19]
 8002796:	109b      	asrs	r3, r3, #2
 8002798:	b25b      	sxtb	r3, r3
 800279a:	f003 0303 	and.w	r3, r3, #3
 800279e:	b25b      	sxtb	r3, r3
 80027a0:	4313      	orrs	r3, r2
 80027a2:	b25b      	sxtb	r3, r3
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	737b      	strb	r3, [r7, #13]
    shift_code[2] = ((tmp[2] & 0xE0) >> 3) | (tmp[3] & 0x03);
 80027a8:	7cbb      	ldrb	r3, [r7, #18]
 80027aa:	10db      	asrs	r3, r3, #3
 80027ac:	b25b      	sxtb	r3, r3
 80027ae:	f003 031c 	and.w	r3, r3, #28
 80027b2:	b25a      	sxtb	r2, r3
 80027b4:	7cfb      	ldrb	r3, [r7, #19]
 80027b6:	b25b      	sxtb	r3, r3
 80027b8:	f003 0303 	and.w	r3, r3, #3
 80027bc:	b25b      	sxtb	r3, r3
 80027be:	4313      	orrs	r3, r2
 80027c0:	b25b      	sxtb	r3, r3
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	73bb      	strb	r3, [r7, #14]
    for (ii = 0; ii < 3; ii++) {
 80027c6:	2300      	movs	r3, #0
 80027c8:	75fb      	strb	r3, [r7, #23]
 80027ca:	e039      	b.n	8002840 <get_accel_prod_shift+0xfc>
        if (!shift_code[ii]) {
 80027cc:	7dfb      	ldrb	r3, [r7, #23]
 80027ce:	3318      	adds	r3, #24
 80027d0:	443b      	add	r3, r7
 80027d2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d107      	bne.n	80027ea <get_accel_prod_shift+0xa6>
            st_shift[ii] = 0.f;
 80027da:	7dfb      	ldrb	r3, [r7, #23]
 80027dc:	009b      	lsls	r3, r3, #2
 80027de:	687a      	ldr	r2, [r7, #4]
 80027e0:	4413      	add	r3, r2
 80027e2:	f04f 0200 	mov.w	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]
            continue;
 80027e8:	e027      	b.n	800283a <get_accel_prod_shift+0xf6>
        }
        /* Equivalent to..
         * st_shift[ii] = 0.34f * powf(0.92f/0.34f, (shift_code[ii]-1) / 30.f)
         */
        st_shift[ii] = 0.34f;
 80027ea:	7dfb      	ldrb	r3, [r7, #23]
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	4413      	add	r3, r2
 80027f2:	4a18      	ldr	r2, [pc, #96]	@ (8002854 <get_accel_prod_shift+0x110>)
 80027f4:	601a      	str	r2, [r3, #0]
        while (--shift_code[ii])
 80027f6:	e00d      	b.n	8002814 <get_accel_prod_shift+0xd0>
            st_shift[ii] *= 1.034f;
 80027f8:	7dfb      	ldrb	r3, [r7, #23]
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	687a      	ldr	r2, [r7, #4]
 80027fe:	4413      	add	r3, r2
 8002800:	6818      	ldr	r0, [r3, #0]
 8002802:	7dfb      	ldrb	r3, [r7, #23]
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	687a      	ldr	r2, [r7, #4]
 8002808:	18d4      	adds	r4, r2, r3
 800280a:	4913      	ldr	r1, [pc, #76]	@ (8002858 <get_accel_prod_shift+0x114>)
 800280c:	f7fe fa9a 	bl	8000d44 <__aeabi_fmul>
 8002810:	4603      	mov	r3, r0
 8002812:	6023      	str	r3, [r4, #0]
        while (--shift_code[ii])
 8002814:	7dfb      	ldrb	r3, [r7, #23]
 8002816:	f103 0218 	add.w	r2, r3, #24
 800281a:	443a      	add	r2, r7
 800281c:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8002820:	3a01      	subs	r2, #1
 8002822:	b2d1      	uxtb	r1, r2
 8002824:	f103 0218 	add.w	r2, r3, #24
 8002828:	443a      	add	r2, r7
 800282a:	f802 1c0c 	strb.w	r1, [r2, #-12]
 800282e:	3318      	adds	r3, #24
 8002830:	443b      	add	r3, r7
 8002832:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d1de      	bne.n	80027f8 <get_accel_prod_shift+0xb4>
    for (ii = 0; ii < 3; ii++) {
 800283a:	7dfb      	ldrb	r3, [r7, #23]
 800283c:	3301      	adds	r3, #1
 800283e:	75fb      	strb	r3, [r7, #23]
 8002840:	7dfb      	ldrb	r3, [r7, #23]
 8002842:	2b02      	cmp	r3, #2
 8002844:	d9c2      	bls.n	80027cc <get_accel_prod_shift+0x88>
    }
    return 0;
 8002846:	2300      	movs	r3, #0
}
 8002848:	4618      	mov	r0, r3
 800284a:	371c      	adds	r7, #28
 800284c:	46bd      	mov	sp, r7
 800284e:	bd90      	pop	{r4, r7, pc}
 8002850:	20000000 	.word	0x20000000
 8002854:	3eae147b 	.word	0x3eae147b
 8002858:	3f845a1d 	.word	0x3f845a1d

0800285c <accel_self_test>:

static int accel_self_test(long *bias_regular, long *bias_st)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b08a      	sub	sp, #40	@ 0x28
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
 8002864:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 8002866:	2300      	movs	r3, #0
 8002868:	623b      	str	r3, [r7, #32]
    float st_shift[3], st_shift_cust, st_shift_var;

    get_accel_prod_shift(st_shift);
 800286a:	f107 030c 	add.w	r3, r7, #12
 800286e:	4618      	mov	r0, r3
 8002870:	f7ff ff68 	bl	8002744 <get_accel_prod_shift>
    for(jj = 0; jj < 3; jj++) {
 8002874:	2300      	movs	r3, #0
 8002876:	627b      	str	r3, [r7, #36]	@ 0x24
 8002878:	e065      	b.n	8002946 <accel_self_test+0xea>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 800287a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800287c:	009b      	lsls	r3, r3, #2
 800287e:	687a      	ldr	r2, [r7, #4]
 8002880:	4413      	add	r3, r2
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	6839      	ldr	r1, [r7, #0]
 800288a:	440b      	add	r3, r1
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	1ad3      	subs	r3, r2, r3
 8002890:	2b00      	cmp	r3, #0
 8002892:	bfb8      	it	lt
 8002894:	425b      	neglt	r3, r3
 8002896:	4618      	mov	r0, r3
 8002898:	f7fe fa00 	bl	8000c9c <__aeabi_i2f>
 800289c:	4603      	mov	r3, r0
 800289e:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 80028a2:	4618      	mov	r0, r3
 80028a4:	f7fe fb02 	bl	8000eac <__aeabi_fdiv>
 80028a8:	4603      	mov	r3, r0
 80028aa:	61fb      	str	r3, [r7, #28]
        if (st_shift[jj]) {
 80028ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	3328      	adds	r3, #40	@ 0x28
 80028b2:	443b      	add	r3, r7
 80028b4:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80028b8:	f04f 0100 	mov.w	r1, #0
 80028bc:	4618      	mov	r0, r3
 80028be:	f7fe fbd5 	bl	800106c <__aeabi_fcmpeq>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d124      	bne.n	8002912 <accel_self_test+0xb6>
            st_shift_var = st_shift_cust / st_shift[jj] - 1.f;
 80028c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	3328      	adds	r3, #40	@ 0x28
 80028ce:	443b      	add	r3, r7
 80028d0:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80028d4:	4619      	mov	r1, r3
 80028d6:	69f8      	ldr	r0, [r7, #28]
 80028d8:	f7fe fae8 	bl	8000eac <__aeabi_fdiv>
 80028dc:	4603      	mov	r3, r0
 80028de:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80028e2:	4618      	mov	r0, r3
 80028e4:	f7fe f924 	bl	8000b30 <__aeabi_fsub>
 80028e8:	4603      	mov	r3, r0
 80028ea:	61bb      	str	r3, [r7, #24]
            if (fabs(st_shift_var) > test.max_accel_var)
 80028ec:	69bb      	ldr	r3, [r7, #24]
 80028ee:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80028f2:	4a19      	ldr	r2, [pc, #100]	@ (8002958 <accel_self_test+0xfc>)
 80028f4:	4611      	mov	r1, r2
 80028f6:	4618      	mov	r0, r3
 80028f8:	f7fe fbe0 	bl	80010bc <__aeabi_fcmpgt>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d01e      	beq.n	8002940 <accel_self_test+0xe4>
                result |= 1 << jj;
 8002902:	2201      	movs	r2, #1
 8002904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002906:	fa02 f303 	lsl.w	r3, r2, r3
 800290a:	6a3a      	ldr	r2, [r7, #32]
 800290c:	4313      	orrs	r3, r2
 800290e:	623b      	str	r3, [r7, #32]
 8002910:	e016      	b.n	8002940 <accel_self_test+0xe4>
        } else if ((st_shift_cust < test.min_g) ||
 8002912:	4b12      	ldr	r3, [pc, #72]	@ (800295c <accel_self_test+0x100>)
 8002914:	4619      	mov	r1, r3
 8002916:	69f8      	ldr	r0, [r7, #28]
 8002918:	f7fe fbb2 	bl	8001080 <__aeabi_fcmplt>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d107      	bne.n	8002932 <accel_self_test+0xd6>
                   (st_shift_cust > test.max_g))
 8002922:	4b0f      	ldr	r3, [pc, #60]	@ (8002960 <accel_self_test+0x104>)
        } else if ((st_shift_cust < test.min_g) ||
 8002924:	4619      	mov	r1, r3
 8002926:	69f8      	ldr	r0, [r7, #28]
 8002928:	f7fe fbc8 	bl	80010bc <__aeabi_fcmpgt>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d006      	beq.n	8002940 <accel_self_test+0xe4>
            result |= 1 << jj;
 8002932:	2201      	movs	r2, #1
 8002934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002936:	fa02 f303 	lsl.w	r3, r2, r3
 800293a:	6a3a      	ldr	r2, [r7, #32]
 800293c:	4313      	orrs	r3, r2
 800293e:	623b      	str	r3, [r7, #32]
    for(jj = 0; jj < 3; jj++) {
 8002940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002942:	3301      	adds	r3, #1
 8002944:	627b      	str	r3, [r7, #36]	@ 0x24
 8002946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002948:	2b02      	cmp	r3, #2
 800294a:	dd96      	ble.n	800287a <accel_self_test+0x1e>
    }

    return result;
 800294c:	6a3b      	ldr	r3, [r7, #32]
}
 800294e:	4618      	mov	r0, r3
 8002950:	3728      	adds	r7, #40	@ 0x28
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	3e0f5c29 	.word	0x3e0f5c29
 800295c:	3e99999a 	.word	0x3e99999a
 8002960:	3f733333 	.word	0x3f733333

08002964 <gyro_self_test>:

static int gyro_self_test(long *bias_regular, long *bias_st)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b088      	sub	sp, #32
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
 800296c:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 800296e:	2300      	movs	r3, #0
 8002970:	61bb      	str	r3, [r7, #24]
    unsigned char tmp[3];
    float st_shift, st_shift_cust, st_shift_var;

    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 8002972:	4b54      	ldr	r3, [pc, #336]	@ (8002ac4 <gyro_self_test+0x160>)
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	7818      	ldrb	r0, [r3, #0]
 8002978:	f107 0308 	add.w	r3, r7, #8
 800297c:	2203      	movs	r2, #3
 800297e:	210d      	movs	r1, #13
 8002980:	f002 fe93 	bl	80056aa <MPU_Read_Len>
 8002984:	4603      	mov	r3, r0
 8002986:	2b00      	cmp	r3, #0
 8002988:	d001      	beq.n	800298e <gyro_self_test+0x2a>
        return 0x07;
 800298a:	2307      	movs	r3, #7
 800298c:	e095      	b.n	8002aba <gyro_self_test+0x156>

    tmp[0] &= 0x1F;
 800298e:	7a3b      	ldrb	r3, [r7, #8]
 8002990:	f003 031f 	and.w	r3, r3, #31
 8002994:	b2db      	uxtb	r3, r3
 8002996:	723b      	strb	r3, [r7, #8]
    tmp[1] &= 0x1F;
 8002998:	7a7b      	ldrb	r3, [r7, #9]
 800299a:	f003 031f 	and.w	r3, r3, #31
 800299e:	b2db      	uxtb	r3, r3
 80029a0:	727b      	strb	r3, [r7, #9]
    tmp[2] &= 0x1F;
 80029a2:	7abb      	ldrb	r3, [r7, #10]
 80029a4:	f003 031f 	and.w	r3, r3, #31
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	72bb      	strb	r3, [r7, #10]

    for (jj = 0; jj < 3; jj++) {
 80029ac:	2300      	movs	r3, #0
 80029ae:	61fb      	str	r3, [r7, #28]
 80029b0:	e07e      	b.n	8002ab0 <gyro_self_test+0x14c>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	009b      	lsls	r3, r3, #2
 80029b6:	687a      	ldr	r2, [r7, #4]
 80029b8:	4413      	add	r3, r2
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	6839      	ldr	r1, [r7, #0]
 80029c2:	440b      	add	r3, r1
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	1ad3      	subs	r3, r2, r3
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	bfb8      	it	lt
 80029cc:	425b      	neglt	r3, r3
 80029ce:	4618      	mov	r0, r3
 80029d0:	f7fe f964 	bl	8000c9c <__aeabi_i2f>
 80029d4:	4603      	mov	r3, r0
 80029d6:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 80029da:	4618      	mov	r0, r3
 80029dc:	f7fe fa66 	bl	8000eac <__aeabi_fdiv>
 80029e0:	4603      	mov	r3, r0
 80029e2:	613b      	str	r3, [r7, #16]
        if (tmp[jj]) {
 80029e4:	f107 0208 	add.w	r2, r7, #8
 80029e8:	69fb      	ldr	r3, [r7, #28]
 80029ea:	4413      	add	r3, r2
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d044      	beq.n	8002a7c <gyro_self_test+0x118>
            st_shift = 3275.f / test.gyro_sens;
 80029f2:	2383      	movs	r3, #131	@ 0x83
 80029f4:	4618      	mov	r0, r3
 80029f6:	f7fe f94d 	bl	8000c94 <__aeabi_ui2f>
 80029fa:	4603      	mov	r3, r0
 80029fc:	4619      	mov	r1, r3
 80029fe:	4832      	ldr	r0, [pc, #200]	@ (8002ac8 <gyro_self_test+0x164>)
 8002a00:	f7fe fa54 	bl	8000eac <__aeabi_fdiv>
 8002a04:	4603      	mov	r3, r0
 8002a06:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 8002a08:	e005      	b.n	8002a16 <gyro_self_test+0xb2>
                st_shift *= 1.046f;
 8002a0a:	4930      	ldr	r1, [pc, #192]	@ (8002acc <gyro_self_test+0x168>)
 8002a0c:	6978      	ldr	r0, [r7, #20]
 8002a0e:	f7fe f999 	bl	8000d44 <__aeabi_fmul>
 8002a12:	4603      	mov	r3, r0
 8002a14:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 8002a16:	f107 0208 	add.w	r2, r7, #8
 8002a1a:	69fb      	ldr	r3, [r7, #28]
 8002a1c:	4413      	add	r3, r2
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	3b01      	subs	r3, #1
 8002a22:	b2d9      	uxtb	r1, r3
 8002a24:	f107 0208 	add.w	r2, r7, #8
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	4413      	add	r3, r2
 8002a2c:	460a      	mov	r2, r1
 8002a2e:	701a      	strb	r2, [r3, #0]
 8002a30:	f107 0208 	add.w	r2, r7, #8
 8002a34:	69fb      	ldr	r3, [r7, #28]
 8002a36:	4413      	add	r3, r2
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d1e5      	bne.n	8002a0a <gyro_self_test+0xa6>
            st_shift_var = st_shift_cust / st_shift - 1.f;
 8002a3e:	6979      	ldr	r1, [r7, #20]
 8002a40:	6938      	ldr	r0, [r7, #16]
 8002a42:	f7fe fa33 	bl	8000eac <__aeabi_fdiv>
 8002a46:	4603      	mov	r3, r0
 8002a48:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f7fe f86f 	bl	8000b30 <__aeabi_fsub>
 8002a52:	4603      	mov	r3, r0
 8002a54:	60fb      	str	r3, [r7, #12]
            if (fabs(st_shift_var) > test.max_gyro_var)
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a5c:	4a1c      	ldr	r2, [pc, #112]	@ (8002ad0 <gyro_self_test+0x16c>)
 8002a5e:	4611      	mov	r1, r2
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7fe fb2b 	bl	80010bc <__aeabi_fcmpgt>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d01e      	beq.n	8002aaa <gyro_self_test+0x146>
                result |= 1 << jj;
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	69fb      	ldr	r3, [r7, #28]
 8002a70:	fa02 f303 	lsl.w	r3, r2, r3
 8002a74:	69ba      	ldr	r2, [r7, #24]
 8002a76:	4313      	orrs	r3, r2
 8002a78:	61bb      	str	r3, [r7, #24]
 8002a7a:	e016      	b.n	8002aaa <gyro_self_test+0x146>
        } else if ((st_shift_cust < test.min_dps) ||
 8002a7c:	4b15      	ldr	r3, [pc, #84]	@ (8002ad4 <gyro_self_test+0x170>)
 8002a7e:	4619      	mov	r1, r3
 8002a80:	6938      	ldr	r0, [r7, #16]
 8002a82:	f7fe fafd 	bl	8001080 <__aeabi_fcmplt>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d107      	bne.n	8002a9c <gyro_self_test+0x138>
                   (st_shift_cust > test.max_dps))
 8002a8c:	4b12      	ldr	r3, [pc, #72]	@ (8002ad8 <gyro_self_test+0x174>)
        } else if ((st_shift_cust < test.min_dps) ||
 8002a8e:	4619      	mov	r1, r3
 8002a90:	6938      	ldr	r0, [r7, #16]
 8002a92:	f7fe fb13 	bl	80010bc <__aeabi_fcmpgt>
 8002a96:	4603      	mov	r3, r0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d006      	beq.n	8002aaa <gyro_self_test+0x146>
            result |= 1 << jj;
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa4:	69ba      	ldr	r2, [r7, #24]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	61bb      	str	r3, [r7, #24]
    for (jj = 0; jj < 3; jj++) {
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	3301      	adds	r3, #1
 8002aae:	61fb      	str	r3, [r7, #28]
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	2b02      	cmp	r3, #2
 8002ab4:	f77f af7d 	ble.w	80029b2 <gyro_self_test+0x4e>
    }
    return result;
 8002ab8:	69bb      	ldr	r3, [r7, #24]
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3720      	adds	r7, #32
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	20000000 	.word	0x20000000
 8002ac8:	454cb000 	.word	0x454cb000
 8002acc:	3f85e354 	.word	0x3f85e354
 8002ad0:	3e0f5c29 	.word	0x3e0f5c29
 8002ad4:	41200000 	.word	0x41200000
 8002ad8:	42d20000 	.word	0x42d20000

08002adc <get_st_biases>:
}
#endif
#endif

static int get_st_biases(long *gyro, long *accel, unsigned char hw_test)
{
 8002adc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ae0:	b0b8      	sub	sp, #224	@ 0xe0
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
 8002ae8:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 8002aec:	4613      	mov	r3, r2
 8002aee:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;

    data[0] = 0x01;
 8002af2:	2301      	movs	r3, #1
 8002af4:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    data[1] = 0;
 8002af8:	2300      	movs	r3, #0
 8002afa:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 8002afe:	4ba5      	ldr	r3, [pc, #660]	@ (8002d94 <get_st_biases+0x2b8>)
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	7818      	ldrb	r0, [r3, #0]
 8002b04:	4ba3      	ldr	r3, [pc, #652]	@ (8002d94 <get_st_biases+0x2b8>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	7c99      	ldrb	r1, [r3, #18]
 8002b0a:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002b0e:	2202      	movs	r2, #2
 8002b10:	f002 fd89 	bl	8005626 <MPU_Write_Len>
 8002b14:	4603      	mov	r3, r0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d002      	beq.n	8002b20 <get_st_biases+0x44>
        return -1;
 8002b1a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b1e:	e34b      	b.n	80031b8 <get_st_biases+0x6dc>
    delay_ms(200);
 8002b20:	20c8      	movs	r0, #200	@ 0xc8
 8002b22:	f003 fbc3 	bl	80062ac <HAL_Delay>
    data[0] = 0;
 8002b26:	2300      	movs	r3, #0
 8002b28:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 8002b2c:	4b99      	ldr	r3, [pc, #612]	@ (8002d94 <get_st_biases+0x2b8>)
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	7818      	ldrb	r0, [r3, #0]
 8002b32:	4b98      	ldr	r3, [pc, #608]	@ (8002d94 <get_st_biases+0x2b8>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	7bd9      	ldrb	r1, [r3, #15]
 8002b38:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	f002 fd72 	bl	8005626 <MPU_Write_Len>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d002      	beq.n	8002b4e <get_st_biases+0x72>
        return -1;
 8002b48:	f04f 33ff 	mov.w	r3, #4294967295
 8002b4c:	e334      	b.n	80031b8 <get_st_biases+0x6dc>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002b4e:	4b91      	ldr	r3, [pc, #580]	@ (8002d94 <get_st_biases+0x2b8>)
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	7818      	ldrb	r0, [r3, #0]
 8002b54:	4b8f      	ldr	r3, [pc, #572]	@ (8002d94 <get_st_biases+0x2b8>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	7959      	ldrb	r1, [r3, #5]
 8002b5a:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002b5e:	2201      	movs	r2, #1
 8002b60:	f002 fd61 	bl	8005626 <MPU_Write_Len>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d002      	beq.n	8002b70 <get_st_biases+0x94>
        return -1;
 8002b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b6e:	e323      	b.n	80031b8 <get_st_biases+0x6dc>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8002b70:	4b88      	ldr	r3, [pc, #544]	@ (8002d94 <get_st_biases+0x2b8>)
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	7818      	ldrb	r0, [r3, #0]
 8002b76:	4b87      	ldr	r3, [pc, #540]	@ (8002d94 <get_st_biases+0x2b8>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	7c99      	ldrb	r1, [r3, #18]
 8002b7c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002b80:	2201      	movs	r2, #1
 8002b82:	f002 fd50 	bl	8005626 <MPU_Write_Len>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d002      	beq.n	8002b92 <get_st_biases+0xb6>
        return -1;
 8002b8c:	f04f 33ff 	mov.w	r3, #4294967295
 8002b90:	e312      	b.n	80031b8 <get_st_biases+0x6dc>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 8002b92:	4b80      	ldr	r3, [pc, #512]	@ (8002d94 <get_st_biases+0x2b8>)
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	7818      	ldrb	r0, [r3, #0]
 8002b98:	4b7e      	ldr	r3, [pc, #504]	@ (8002d94 <get_st_biases+0x2b8>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	7dd9      	ldrb	r1, [r3, #23]
 8002b9e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	f002 fd3f 	bl	8005626 <MPU_Write_Len>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d002      	beq.n	8002bb4 <get_st_biases+0xd8>
        return -1;
 8002bae:	f04f 33ff 	mov.w	r3, #4294967295
 8002bb2:	e301      	b.n	80031b8 <get_st_biases+0x6dc>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002bb4:	4b77      	ldr	r3, [pc, #476]	@ (8002d94 <get_st_biases+0x2b8>)
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	7818      	ldrb	r0, [r3, #0]
 8002bba:	4b76      	ldr	r3, [pc, #472]	@ (8002d94 <get_st_biases+0x2b8>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	7919      	ldrb	r1, [r3, #4]
 8002bc0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	f002 fd2e 	bl	8005626 <MPU_Write_Len>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d002      	beq.n	8002bd6 <get_st_biases+0xfa>
        return -1;
 8002bd0:	f04f 33ff 	mov.w	r3, #4294967295
 8002bd4:	e2f0      	b.n	80031b8 <get_st_biases+0x6dc>
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 8002bd6:	230c      	movs	r3, #12
 8002bd8:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002bdc:	4b6d      	ldr	r3, [pc, #436]	@ (8002d94 <get_st_biases+0x2b8>)
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	7818      	ldrb	r0, [r3, #0]
 8002be2:	4b6c      	ldr	r3, [pc, #432]	@ (8002d94 <get_st_biases+0x2b8>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	7919      	ldrb	r1, [r3, #4]
 8002be8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002bec:	2201      	movs	r2, #1
 8002bee:	f002 fd1a 	bl	8005626 <MPU_Write_Len>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d002      	beq.n	8002bfe <get_st_biases+0x122>
        return -1;
 8002bf8:	f04f 33ff 	mov.w	r3, #4294967295
 8002bfc:	e2dc      	b.n	80031b8 <get_st_biases+0x6dc>
    delay_ms(15);
 8002bfe:	200f      	movs	r0, #15
 8002c00:	f003 fb54 	bl	80062ac <HAL_Delay>
    data[0] = st.test->reg_lpf;
 8002c04:	4b63      	ldr	r3, [pc, #396]	@ (8002d94 <get_st_biases+0x2b8>)
 8002c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c08:	7a5b      	ldrb	r3, [r3, #9]
 8002c0a:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 8002c0e:	4b61      	ldr	r3, [pc, #388]	@ (8002d94 <get_st_biases+0x2b8>)
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	7818      	ldrb	r0, [r3, #0]
 8002c14:	4b5f      	ldr	r3, [pc, #380]	@ (8002d94 <get_st_biases+0x2b8>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	7899      	ldrb	r1, [r3, #2]
 8002c1a:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002c1e:	2201      	movs	r2, #1
 8002c20:	f002 fd01 	bl	8005626 <MPU_Write_Len>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d002      	beq.n	8002c30 <get_st_biases+0x154>
        return -1;
 8002c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c2e:	e2c3      	b.n	80031b8 <get_st_biases+0x6dc>
    data[0] = st.test->reg_rate_div;
 8002c30:	4b58      	ldr	r3, [pc, #352]	@ (8002d94 <get_st_biases+0x2b8>)
 8002c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c34:	7a1b      	ldrb	r3, [r3, #8]
 8002c36:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 8002c3a:	4b56      	ldr	r3, [pc, #344]	@ (8002d94 <get_st_biases+0x2b8>)
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	7818      	ldrb	r0, [r3, #0]
 8002c40:	4b54      	ldr	r3, [pc, #336]	@ (8002d94 <get_st_biases+0x2b8>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	7859      	ldrb	r1, [r3, #1]
 8002c46:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	f002 fceb 	bl	8005626 <MPU_Write_Len>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d002      	beq.n	8002c5c <get_st_biases+0x180>
        return -1;
 8002c56:	f04f 33ff 	mov.w	r3, #4294967295
 8002c5a:	e2ad      	b.n	80031b8 <get_st_biases+0x6dc>
    if (hw_test)
 8002c5c:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d008      	beq.n	8002c76 <get_st_biases+0x19a>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 8002c64:	4b4b      	ldr	r3, [pc, #300]	@ (8002d94 <get_st_biases+0x2b8>)
 8002c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c68:	7a9b      	ldrb	r3, [r3, #10]
 8002c6a:	f063 031f 	orn	r3, r3, #31
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 8002c74:	e004      	b.n	8002c80 <get_st_biases+0x1a4>
    else
        data[0] = st.test->reg_gyro_fsr;
 8002c76:	4b47      	ldr	r3, [pc, #284]	@ (8002d94 <get_st_biases+0x2b8>)
 8002c78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c7a:	7a9b      	ldrb	r3, [r3, #10]
 8002c7c:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 8002c80:	4b44      	ldr	r3, [pc, #272]	@ (8002d94 <get_st_biases+0x2b8>)
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	7818      	ldrb	r0, [r3, #0]
 8002c86:	4b43      	ldr	r3, [pc, #268]	@ (8002d94 <get_st_biases+0x2b8>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	7999      	ldrb	r1, [r3, #6]
 8002c8c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002c90:	2201      	movs	r2, #1
 8002c92:	f002 fcc8 	bl	8005626 <MPU_Write_Len>
 8002c96:	4603      	mov	r3, r0
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d002      	beq.n	8002ca2 <get_st_biases+0x1c6>
        return -1;
 8002c9c:	f04f 33ff 	mov.w	r3, #4294967295
 8002ca0:	e28a      	b.n	80031b8 <get_st_biases+0x6dc>

    if (hw_test)
 8002ca2:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d008      	beq.n	8002cbc <get_st_biases+0x1e0>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 8002caa:	4b3a      	ldr	r3, [pc, #232]	@ (8002d94 <get_st_biases+0x2b8>)
 8002cac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cae:	7adb      	ldrb	r3, [r3, #11]
 8002cb0:	f063 031f 	orn	r3, r3, #31
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 8002cba:	e002      	b.n	8002cc2 <get_st_biases+0x1e6>
    else
        data[0] = test.reg_accel_fsr;
 8002cbc:	2318      	movs	r3, #24
 8002cbe:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 8002cc2:	4b34      	ldr	r3, [pc, #208]	@ (8002d94 <get_st_biases+0x2b8>)
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	7818      	ldrb	r0, [r3, #0]
 8002cc8:	4b32      	ldr	r3, [pc, #200]	@ (8002d94 <get_st_biases+0x2b8>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	79d9      	ldrb	r1, [r3, #7]
 8002cce:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	f002 fca7 	bl	8005626 <MPU_Write_Len>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d002      	beq.n	8002ce4 <get_st_biases+0x208>
        return -1;
 8002cde:	f04f 33ff 	mov.w	r3, #4294967295
 8002ce2:	e269      	b.n	80031b8 <get_st_biases+0x6dc>
    if (hw_test)
 8002ce4:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d002      	beq.n	8002cf2 <get_st_biases+0x216>
        delay_ms(200);
 8002cec:	20c8      	movs	r0, #200	@ 0xc8
 8002cee:	f003 fadd 	bl	80062ac <HAL_Delay>

    /* Fill FIFO for test.wait_ms milliseconds. */
    data[0] = BIT_FIFO_EN;
 8002cf2:	2340      	movs	r3, #64	@ 0x40
 8002cf4:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002cf8:	4b26      	ldr	r3, [pc, #152]	@ (8002d94 <get_st_biases+0x2b8>)
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	7818      	ldrb	r0, [r3, #0]
 8002cfe:	4b25      	ldr	r3, [pc, #148]	@ (8002d94 <get_st_biases+0x2b8>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	7919      	ldrb	r1, [r3, #4]
 8002d04:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002d08:	2201      	movs	r2, #1
 8002d0a:	f002 fc8c 	bl	8005626 <MPU_Write_Len>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d002      	beq.n	8002d1a <get_st_biases+0x23e>
        return -1;
 8002d14:	f04f 33ff 	mov.w	r3, #4294967295
 8002d18:	e24e      	b.n	80031b8 <get_st_biases+0x6dc>

    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 8002d1a:	2378      	movs	r3, #120	@ 0x78
 8002d1c:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002d20:	4b1c      	ldr	r3, [pc, #112]	@ (8002d94 <get_st_biases+0x2b8>)
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	7818      	ldrb	r0, [r3, #0]
 8002d26:	4b1b      	ldr	r3, [pc, #108]	@ (8002d94 <get_st_biases+0x2b8>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	7959      	ldrb	r1, [r3, #5]
 8002d2c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002d30:	2201      	movs	r2, #1
 8002d32:	f002 fc78 	bl	8005626 <MPU_Write_Len>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d002      	beq.n	8002d42 <get_st_biases+0x266>
        return -1;
 8002d3c:	f04f 33ff 	mov.w	r3, #4294967295
 8002d40:	e23a      	b.n	80031b8 <get_st_biases+0x6dc>
    delay_ms(test.wait_ms);
 8002d42:	2332      	movs	r3, #50	@ 0x32
 8002d44:	4618      	mov	r0, r3
 8002d46:	f003 fab1 	bl	80062ac <HAL_Delay>
    data[0] = 0;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002d50:	4b10      	ldr	r3, [pc, #64]	@ (8002d94 <get_st_biases+0x2b8>)
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	7818      	ldrb	r0, [r3, #0]
 8002d56:	4b0f      	ldr	r3, [pc, #60]	@ (8002d94 <get_st_biases+0x2b8>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	7959      	ldrb	r1, [r3, #5]
 8002d5c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002d60:	2201      	movs	r2, #1
 8002d62:	f002 fc60 	bl	8005626 <MPU_Write_Len>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d002      	beq.n	8002d72 <get_st_biases+0x296>
        return -1;
 8002d6c:	f04f 33ff 	mov.w	r3, #4294967295
 8002d70:	e222      	b.n	80031b8 <get_st_biases+0x6dc>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 8002d72:	4b08      	ldr	r3, [pc, #32]	@ (8002d94 <get_st_biases+0x2b8>)
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	7818      	ldrb	r0, [r3, #0]
 8002d78:	4b06      	ldr	r3, [pc, #24]	@ (8002d94 <get_st_biases+0x2b8>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	7a99      	ldrb	r1, [r3, #10]
 8002d7e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002d82:	2202      	movs	r2, #2
 8002d84:	f002 fc91 	bl	80056aa <MPU_Read_Len>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d004      	beq.n	8002d98 <get_st_biases+0x2bc>
        return -1;
 8002d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d92:	e211      	b.n	80031b8 <get_st_biases+0x6dc>
 8002d94:	20000000 	.word	0x20000000

    fifo_count = (data[0] << 8) | data[1];
 8002d98:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8002d9c:	021b      	lsls	r3, r3, #8
 8002d9e:	b21a      	sxth	r2, r3
 8002da0:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8002da4:	b21b      	sxth	r3, r3
 8002da6:	4313      	orrs	r3, r2
 8002da8:	b21b      	sxth	r3, r3
 8002daa:	f8a7 30dc 	strh.w	r3, [r7, #220]	@ 0xdc
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 8002dae:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	@ 0xdc
 8002db2:	4b1d      	ldr	r3, [pc, #116]	@ (8002e28 <get_st_biases+0x34c>)
 8002db4:	fba3 2302 	umull	r2, r3, r3, r2
 8002db8:	08db      	lsrs	r3, r3, #3
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    gyro[0] = gyro[1] = gyro[2] = 0;
 8002dc0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002dc4:	f103 0108 	add.w	r1, r3, #8
 8002dc8:	2300      	movs	r3, #0
 8002dca:	600b      	str	r3, [r1, #0]
 8002dcc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002dd0:	1d1a      	adds	r2, r3, #4
 8002dd2:	680b      	ldr	r3, [r1, #0]
 8002dd4:	6013      	str	r3, [r2, #0]
 8002dd6:	6812      	ldr	r2, [r2, #0]
 8002dd8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ddc:	601a      	str	r2, [r3, #0]
    accel[0] = accel[1] = accel[2] = 0;
 8002dde:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002de2:	f103 0108 	add.w	r1, r3, #8
 8002de6:	2300      	movs	r3, #0
 8002de8:	600b      	str	r3, [r1, #0]
 8002dea:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002dee:	1d1a      	adds	r2, r3, #4
 8002df0:	680b      	ldr	r3, [r1, #0]
 8002df2:	6013      	str	r3, [r2, #0]
 8002df4:	6812      	ldr	r2, [r2, #0]
 8002df6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002dfa:	601a      	str	r2, [r3, #0]

    for (ii = 0; ii < packet_count; ii++) {
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8002e02:	e0a0      	b.n	8002f46 <get_st_biases+0x46a>
        short accel_cur[3], gyro_cur[3];
        if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))
 8002e04:	4b09      	ldr	r3, [pc, #36]	@ (8002e2c <get_st_biases+0x350>)
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	7818      	ldrb	r0, [r3, #0]
 8002e0a:	4b08      	ldr	r3, [pc, #32]	@ (8002e2c <get_st_biases+0x350>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	7ad9      	ldrb	r1, [r3, #11]
 8002e10:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002e14:	220c      	movs	r2, #12
 8002e16:	f002 fc48 	bl	80056aa <MPU_Read_Len>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d007      	beq.n	8002e30 <get_st_biases+0x354>
            return -1;
 8002e20:	f04f 33ff 	mov.w	r3, #4294967295
 8002e24:	e1c8      	b.n	80031b8 <get_st_biases+0x6dc>
 8002e26:	bf00      	nop
 8002e28:	aaaaaaab 	.word	0xaaaaaaab
 8002e2c:	20000000 	.word	0x20000000
        accel_cur[0] = ((short)data[0] << 8) | data[1];
 8002e30:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8002e34:	021b      	lsls	r3, r3, #8
 8002e36:	b21a      	sxth	r2, r3
 8002e38:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8002e3c:	b21b      	sxth	r3, r3
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	b21b      	sxth	r3, r3
 8002e42:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
        accel_cur[1] = ((short)data[2] << 8) | data[3];
 8002e46:	f897 30ce 	ldrb.w	r3, [r7, #206]	@ 0xce
 8002e4a:	021b      	lsls	r3, r3, #8
 8002e4c:	b21a      	sxth	r2, r3
 8002e4e:	f897 30cf 	ldrb.w	r3, [r7, #207]	@ 0xcf
 8002e52:	b21b      	sxth	r3, r3
 8002e54:	4313      	orrs	r3, r2
 8002e56:	b21b      	sxth	r3, r3
 8002e58:	f8a7 30c6 	strh.w	r3, [r7, #198]	@ 0xc6
        accel_cur[2] = ((short)data[4] << 8) | data[5];
 8002e5c:	f897 30d0 	ldrb.w	r3, [r7, #208]	@ 0xd0
 8002e60:	021b      	lsls	r3, r3, #8
 8002e62:	b21a      	sxth	r2, r3
 8002e64:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 8002e68:	b21b      	sxth	r3, r3
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	b21b      	sxth	r3, r3
 8002e6e:	f8a7 30c8 	strh.w	r3, [r7, #200]	@ 0xc8
        accel[0] += (long)accel_cur[0];
 8002e72:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	@ 0xc4
 8002e7c:	441a      	add	r2, r3
 8002e7e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e82:	601a      	str	r2, [r3, #0]
        accel[1] += (long)accel_cur[1];
 8002e84:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e88:	3304      	adds	r3, #4
 8002e8a:	6819      	ldr	r1, [r3, #0]
 8002e8c:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	@ 0xc6
 8002e90:	4618      	mov	r0, r3
 8002e92:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e96:	1d1a      	adds	r2, r3, #4
 8002e98:	180b      	adds	r3, r1, r0
 8002e9a:	6013      	str	r3, [r2, #0]
        accel[2] += (long)accel_cur[2];
 8002e9c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002ea0:	3308      	adds	r3, #8
 8002ea2:	6819      	ldr	r1, [r3, #0]
 8002ea4:	f9b7 30c8 	ldrsh.w	r3, [r7, #200]	@ 0xc8
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002eae:	f103 0208 	add.w	r2, r3, #8
 8002eb2:	180b      	adds	r3, r1, r0
 8002eb4:	6013      	str	r3, [r2, #0]
        gyro_cur[0] = (((short)data[6] << 8) | data[7]);
 8002eb6:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 8002eba:	021b      	lsls	r3, r3, #8
 8002ebc:	b21a      	sxth	r2, r3
 8002ebe:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002ec2:	b21b      	sxth	r3, r3
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	b21b      	sxth	r3, r3
 8002ec8:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc
        gyro_cur[1] = (((short)data[8] << 8) | data[9]);
 8002ecc:	f897 30d4 	ldrb.w	r3, [r7, #212]	@ 0xd4
 8002ed0:	021b      	lsls	r3, r3, #8
 8002ed2:	b21a      	sxth	r2, r3
 8002ed4:	f897 30d5 	ldrb.w	r3, [r7, #213]	@ 0xd5
 8002ed8:	b21b      	sxth	r3, r3
 8002eda:	4313      	orrs	r3, r2
 8002edc:	b21b      	sxth	r3, r3
 8002ede:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
        gyro_cur[2] = (((short)data[10] << 8) | data[11]);
 8002ee2:	f897 30d6 	ldrb.w	r3, [r7, #214]	@ 0xd6
 8002ee6:	021b      	lsls	r3, r3, #8
 8002ee8:	b21a      	sxth	r2, r3
 8002eea:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 8002eee:	b21b      	sxth	r3, r3
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	b21b      	sxth	r3, r3
 8002ef4:	f8a7 30c0 	strh.w	r3, [r7, #192]	@ 0xc0
        gyro[0] += (long)gyro_cur[0];
 8002ef8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	@ 0xbc
 8002f02:	441a      	add	r2, r3
 8002f04:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002f08:	601a      	str	r2, [r3, #0]
        gyro[1] += (long)gyro_cur[1];
 8002f0a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002f0e:	3304      	adds	r3, #4
 8002f10:	6819      	ldr	r1, [r3, #0]
 8002f12:	f9b7 30be 	ldrsh.w	r3, [r7, #190]	@ 0xbe
 8002f16:	4618      	mov	r0, r3
 8002f18:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002f1c:	1d1a      	adds	r2, r3, #4
 8002f1e:	180b      	adds	r3, r1, r0
 8002f20:	6013      	str	r3, [r2, #0]
        gyro[2] += (long)gyro_cur[2];
 8002f22:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002f26:	3308      	adds	r3, #8
 8002f28:	6819      	ldr	r1, [r3, #0]
 8002f2a:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	@ 0xc0
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002f34:	f103 0208 	add.w	r2, r3, #8
 8002f38:	180b      	adds	r3, r1, r0
 8002f3a:	6013      	str	r3, [r2, #0]
    for (ii = 0; ii < packet_count; ii++) {
 8002f3c:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8002f40:	3301      	adds	r3, #1
 8002f42:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8002f46:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 8002f4a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002f4e:	429a      	cmp	r2, r3
 8002f50:	f4ff af58 	bcc.w	8002e04 <get_st_biases+0x328>
                          packet_count);
        /* Don't remove gravity! */
        accel[2] -= 65536L;
    }
#else
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 8002f54:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	17da      	asrs	r2, r3, #31
 8002f5c:	461c      	mov	r4, r3
 8002f5e:	4615      	mov	r5, r2
 8002f60:	1423      	asrs	r3, r4, #16
 8002f62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002f66:	0423      	lsls	r3, r4, #16
 8002f68:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002f6c:	2283      	movs	r2, #131	@ 0x83
 8002f6e:	2300      	movs	r3, #0
 8002f70:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8002f74:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002f78:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8002f7c:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8002f80:	f7fe f8ec 	bl	800115c <__aeabi_ldivmod>
 8002f84:	4602      	mov	r2, r0
 8002f86:	460b      	mov	r3, r1
 8002f88:	4610      	mov	r0, r2
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002f90:	2200      	movs	r2, #0
 8002f92:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002f96:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002f9a:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8002f9e:	f7fe f8dd 	bl	800115c <__aeabi_ldivmod>
 8002fa2:	4602      	mov	r2, r0
 8002fa4:	460b      	mov	r3, r1
 8002fa6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002faa:	601a      	str	r2, [r3, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 8002fac:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002fb0:	3304      	adds	r3, #4
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	17da      	asrs	r2, r3, #31
 8002fb6:	4698      	mov	r8, r3
 8002fb8:	4691      	mov	r9, r2
 8002fba:	ea4f 4328 	mov.w	r3, r8, asr #16
 8002fbe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002fc2:	ea4f 4308 	mov.w	r3, r8, lsl #16
 8002fc6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002fca:	2283      	movs	r2, #131	@ 0x83
 8002fcc:	2300      	movs	r3, #0
 8002fce:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002fd2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002fd6:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8002fda:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8002fde:	f7fe f8bd 	bl	800115c <__aeabi_ldivmod>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	460b      	mov	r3, r1
 8002fe6:	4610      	mov	r0, r2
 8002fe8:	4619      	mov	r1, r3
 8002fea:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002fee:	2200      	movs	r2, #0
 8002ff0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002ff2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002ff4:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8002ff8:	f7fe f8b0 	bl	800115c <__aeabi_ldivmod>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	460b      	mov	r3, r1
 8003000:	4610      	mov	r0, r2
 8003002:	4619      	mov	r1, r3
 8003004:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003008:	1d1a      	adds	r2, r3, #4
 800300a:	4603      	mov	r3, r0
 800300c:	6013      	str	r3, [r2, #0]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 800300e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003012:	3308      	adds	r3, #8
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	17da      	asrs	r2, r3, #31
 8003018:	469a      	mov	sl, r3
 800301a:	4693      	mov	fp, r2
 800301c:	ea4f 432a 	mov.w	r3, sl, asr #16
 8003020:	677b      	str	r3, [r7, #116]	@ 0x74
 8003022:	ea4f 430a 	mov.w	r3, sl, lsl #16
 8003026:	673b      	str	r3, [r7, #112]	@ 0x70
 8003028:	2283      	movs	r2, #131	@ 0x83
 800302a:	2300      	movs	r3, #0
 800302c:	66ba      	str	r2, [r7, #104]	@ 0x68
 800302e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003030:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8003034:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8003038:	f7fe f890 	bl	800115c <__aeabi_ldivmod>
 800303c:	4602      	mov	r2, r0
 800303e:	460b      	mov	r3, r1
 8003040:	4610      	mov	r0, r2
 8003042:	4619      	mov	r1, r3
 8003044:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003048:	2200      	movs	r2, #0
 800304a:	663b      	str	r3, [r7, #96]	@ 0x60
 800304c:	667a      	str	r2, [r7, #100]	@ 0x64
 800304e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8003052:	f7fe f883 	bl	800115c <__aeabi_ldivmod>
 8003056:	4602      	mov	r2, r0
 8003058:	460b      	mov	r3, r1
 800305a:	4610      	mov	r0, r2
 800305c:	4619      	mov	r1, r3
 800305e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003062:	f103 0208 	add.w	r2, r3, #8
 8003066:	4603      	mov	r3, r0
 8003068:	6013      	str	r3, [r2, #0]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 800306a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	17da      	asrs	r2, r3, #31
 8003072:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003074:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003076:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800307a:	460b      	mov	r3, r1
 800307c:	141b      	asrs	r3, r3, #16
 800307e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003080:	460b      	mov	r3, r1
 8003082:	041b      	lsls	r3, r3, #16
 8003084:	653b      	str	r3, [r7, #80]	@ 0x50
 8003086:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800308a:	2300      	movs	r3, #0
 800308c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800308e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003090:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003094:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8003098:	f7fe f860 	bl	800115c <__aeabi_ldivmod>
 800309c:	4602      	mov	r2, r0
 800309e:	460b      	mov	r3, r1
 80030a0:	4610      	mov	r0, r2
 80030a2:	4619      	mov	r1, r3
 80030a4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80030a8:	2200      	movs	r2, #0
 80030aa:	643b      	str	r3, [r7, #64]	@ 0x40
 80030ac:	647a      	str	r2, [r7, #68]	@ 0x44
 80030ae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80030b2:	f7fe f853 	bl	800115c <__aeabi_ldivmod>
 80030b6:	4602      	mov	r2, r0
 80030b8:	460b      	mov	r3, r1
 80030ba:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80030be:	601a      	str	r2, [r3, #0]
                      packet_count);
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 80030c0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80030c4:	3304      	adds	r3, #4
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	17da      	asrs	r2, r3, #31
 80030ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 80030cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80030ce:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80030d2:	460b      	mov	r3, r1
 80030d4:	141b      	asrs	r3, r3, #16
 80030d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80030d8:	460b      	mov	r3, r1
 80030da:	041b      	lsls	r3, r3, #16
 80030dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80030de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80030e2:	2300      	movs	r3, #0
 80030e4:	62ba      	str	r2, [r7, #40]	@ 0x28
 80030e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80030e8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80030ec:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80030f0:	f7fe f834 	bl	800115c <__aeabi_ldivmod>
 80030f4:	4602      	mov	r2, r0
 80030f6:	460b      	mov	r3, r1
 80030f8:	4610      	mov	r0, r2
 80030fa:	4619      	mov	r1, r3
 80030fc:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003100:	2200      	movs	r2, #0
 8003102:	623b      	str	r3, [r7, #32]
 8003104:	627a      	str	r2, [r7, #36]	@ 0x24
 8003106:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800310a:	f7fe f827 	bl	800115c <__aeabi_ldivmod>
 800310e:	4602      	mov	r2, r0
 8003110:	460b      	mov	r3, r1
 8003112:	4610      	mov	r0, r2
 8003114:	4619      	mov	r1, r3
 8003116:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800311a:	3304      	adds	r3, #4
 800311c:	4602      	mov	r2, r0
 800311e:	601a      	str	r2, [r3, #0]
                      packet_count);
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 8003120:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003124:	3308      	adds	r3, #8
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	17da      	asrs	r2, r3, #31
 800312a:	61bb      	str	r3, [r7, #24]
 800312c:	61fa      	str	r2, [r7, #28]
 800312e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003132:	460b      	mov	r3, r1
 8003134:	141b      	asrs	r3, r3, #16
 8003136:	617b      	str	r3, [r7, #20]
 8003138:	460b      	mov	r3, r1
 800313a:	041b      	lsls	r3, r3, #16
 800313c:	613b      	str	r3, [r7, #16]
 800313e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003142:	2300      	movs	r3, #0
 8003144:	60ba      	str	r2, [r7, #8]
 8003146:	60fb      	str	r3, [r7, #12]
 8003148:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800314c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003150:	f7fe f804 	bl	800115c <__aeabi_ldivmod>
 8003154:	4602      	mov	r2, r0
 8003156:	460b      	mov	r3, r1
 8003158:	4610      	mov	r0, r2
 800315a:	4619      	mov	r1, r3
 800315c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003160:	2200      	movs	r2, #0
 8003162:	603b      	str	r3, [r7, #0]
 8003164:	607a      	str	r2, [r7, #4]
 8003166:	e9d7 2300 	ldrd	r2, r3, [r7]
 800316a:	f7fd fff7 	bl	800115c <__aeabi_ldivmod>
 800316e:	4602      	mov	r2, r0
 8003170:	460b      	mov	r3, r1
 8003172:	4610      	mov	r0, r2
 8003174:	4619      	mov	r1, r3
 8003176:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800317a:	3308      	adds	r3, #8
 800317c:	4602      	mov	r2, r0
 800317e:	601a      	str	r2, [r3, #0]
                      packet_count);
    /* Don't remove gravity! */
    if (accel[2] > 0L)
 8003180:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003184:	3308      	adds	r3, #8
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2b00      	cmp	r3, #0
 800318a:	dd0a      	ble.n	80031a2 <get_st_biases+0x6c6>
        accel[2] -= 65536L;
 800318c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003190:	3308      	adds	r3, #8
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003198:	3308      	adds	r3, #8
 800319a:	f5a2 3280 	sub.w	r2, r2, #65536	@ 0x10000
 800319e:	601a      	str	r2, [r3, #0]
 80031a0:	e009      	b.n	80031b6 <get_st_biases+0x6da>
    else
        accel[2] += 65536L;
 80031a2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80031a6:	3308      	adds	r3, #8
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80031ae:	3308      	adds	r3, #8
 80031b0:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 80031b4:	601a      	str	r2, [r3, #0]
#endif

    return 0;
 80031b6:	2300      	movs	r3, #0
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	37e0      	adds	r7, #224	@ 0xe0
 80031bc:	46bd      	mov	sp, r7
 80031be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031c2:	bf00      	nop

080031c4 <mpu_run_self_test>:
 *  @param[out] gyro        Gyro biases in q16 format.
 *  @param[out] accel       Accel biases (if applicable) in q16 format.
 *  @return     Result mask (see above).
 */
int mpu_run_self_test(long *gyro, long *accel)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b08e      	sub	sp, #56	@ 0x38
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
 80031cc:	6039      	str	r1, [r7, #0]
#ifdef MPU6050
    const unsigned char tries = 2;
 80031ce:	2302      	movs	r3, #2
 80031d0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int result;
    unsigned char accel_fsr, fifo_sensors, sensors_on;
    unsigned short gyro_fsr, sample_rate, lpf;
    unsigned char dmp_was_on;

    if (st.chip_cfg.dmp_on) {
 80031d4:	4b64      	ldr	r3, [pc, #400]	@ (8003368 <mpu_run_self_test+0x1a4>)
 80031d6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d006      	beq.n	80031ec <mpu_run_self_test+0x28>
        mpu_set_dmp_state(0);
 80031de:	2000      	movs	r0, #0
 80031e0:	f000 f9e6 	bl	80035b0 <mpu_set_dmp_state>
        dmp_was_on = 1;
 80031e4:	2301      	movs	r3, #1
 80031e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80031ea:	e002      	b.n	80031f2 <mpu_run_self_test+0x2e>
    } else
        dmp_was_on = 0;
 80031ec:	2300      	movs	r3, #0
 80031ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Get initial settings. */
    mpu_get_gyro_fsr(&gyro_fsr);
 80031f2:	f107 030c 	add.w	r3, r7, #12
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7fe fd8c 	bl	8001d14 <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 80031fc:	f107 030f 	add.w	r3, r7, #15
 8003200:	4618      	mov	r0, r3
 8003202:	f7fe fe0f 	bl	8001e24 <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 8003206:	f107 0308 	add.w	r3, r7, #8
 800320a:	4618      	mov	r0, r3
 800320c:	f7fe feac 	bl	8001f68 <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 8003210:	f107 030a 	add.w	r3, r7, #10
 8003214:	4618      	mov	r0, r3
 8003216:	f7fe ff31 	bl	800207c <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 800321a:	4b53      	ldr	r3, [pc, #332]	@ (8003368 <mpu_run_self_test+0x1a4>)
 800321c:	7a9b      	ldrb	r3, [r3, #10]
 800321e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    mpu_get_fifo_config(&fifo_sensors);
 8003222:	f107 030e 	add.w	r3, r7, #14
 8003226:	4618      	mov	r0, r3
 8003228:	f7ff f81c 	bl	8002264 <mpu_get_fifo_config>

    /* For older chips, the self-test will be different. */
#if defined MPU6050
    for (ii = 0; ii < tries; ii++)
 800322c:	2300      	movs	r3, #0
 800322e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003230:	e00a      	b.n	8003248 <mpu_run_self_test+0x84>
        if (!get_st_biases(gyro, accel, 0))
 8003232:	2200      	movs	r2, #0
 8003234:	6839      	ldr	r1, [r7, #0]
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f7ff fc50 	bl	8002adc <get_st_biases>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	d008      	beq.n	8003254 <mpu_run_self_test+0x90>
    for (ii = 0; ii < tries; ii++)
 8003242:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003244:	3301      	adds	r3, #1
 8003246:	637b      	str	r3, [r7, #52]	@ 0x34
 8003248:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800324c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800324e:	429a      	cmp	r2, r3
 8003250:	dbef      	blt.n	8003232 <mpu_run_self_test+0x6e>
 8003252:	e000      	b.n	8003256 <mpu_run_self_test+0x92>
            break;
 8003254:	bf00      	nop
    if (ii == tries) {
 8003256:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800325a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800325c:	429a      	cmp	r2, r3
 800325e:	d102      	bne.n	8003266 <mpu_run_self_test+0xa2>
        /* If we reach this point, we most likely encountered an I2C error.
         * We'll just report an error for all three sensors.
         */
        result = 0;
 8003260:	2300      	movs	r3, #0
 8003262:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 8003264:	e045      	b.n	80032f2 <mpu_run_self_test+0x12e>
    }
    for (ii = 0; ii < tries; ii++)
 8003266:	2300      	movs	r3, #0
 8003268:	637b      	str	r3, [r7, #52]	@ 0x34
 800326a:	e00d      	b.n	8003288 <mpu_run_self_test+0xc4>
        if (!get_st_biases(gyro_st, accel_st, 1))
 800326c:	f107 0110 	add.w	r1, r7, #16
 8003270:	f107 031c 	add.w	r3, r7, #28
 8003274:	2201      	movs	r2, #1
 8003276:	4618      	mov	r0, r3
 8003278:	f7ff fc30 	bl	8002adc <get_st_biases>
 800327c:	4603      	mov	r3, r0
 800327e:	2b00      	cmp	r3, #0
 8003280:	d008      	beq.n	8003294 <mpu_run_self_test+0xd0>
    for (ii = 0; ii < tries; ii++)
 8003282:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003284:	3301      	adds	r3, #1
 8003286:	637b      	str	r3, [r7, #52]	@ 0x34
 8003288:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800328c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800328e:	429a      	cmp	r2, r3
 8003290:	dbec      	blt.n	800326c <mpu_run_self_test+0xa8>
 8003292:	e000      	b.n	8003296 <mpu_run_self_test+0xd2>
            break;
 8003294:	bf00      	nop
    if (ii == tries) {
 8003296:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800329a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800329c:	429a      	cmp	r2, r3
 800329e:	d102      	bne.n	80032a6 <mpu_run_self_test+0xe2>
        /* Again, probably an I2C error. */
        result = 0;
 80032a0:	2300      	movs	r3, #0
 80032a2:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 80032a4:	e025      	b.n	80032f2 <mpu_run_self_test+0x12e>
    }
    accel_result = accel_self_test(accel, accel_st);
 80032a6:	f107 0310 	add.w	r3, r7, #16
 80032aa:	4619      	mov	r1, r3
 80032ac:	6838      	ldr	r0, [r7, #0]
 80032ae:	f7ff fad5 	bl	800285c <accel_self_test>
 80032b2:	4603      	mov	r3, r0
 80032b4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    gyro_result = gyro_self_test(gyro, gyro_st);
 80032b8:	f107 031c 	add.w	r3, r7, #28
 80032bc:	4619      	mov	r1, r3
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	f7ff fb50 	bl	8002964 <gyro_self_test>
 80032c4:	4603      	mov	r3, r0
 80032c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    result = 0;
 80032ca:	2300      	movs	r3, #0
 80032cc:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!gyro_result)
 80032ce:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d103      	bne.n	80032de <mpu_run_self_test+0x11a>
        result |= 0x01;
 80032d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032d8:	f043 0301 	orr.w	r3, r3, #1
 80032dc:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!accel_result)
 80032de:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d104      	bne.n	80032f0 <mpu_run_self_test+0x12c>
        result |= 0x02;
 80032e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032e8:	f043 0302 	orr.w	r3, r3, #2
 80032ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80032ee:	e000      	b.n	80032f2 <mpu_run_self_test+0x12e>
#ifdef AK89xx_SECONDARY
    compass_result = compass_self_test();
    if (!compass_result)
        result |= 0x04;
#endif
restore:
 80032f0:	bf00      	nop
     */
    get_st_biases(gyro, accel, 0);
    result = 0x7;
#endif
    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.gyro_fsr = 0xFF;
 80032f2:	4b1d      	ldr	r3, [pc, #116]	@ (8003368 <mpu_run_self_test+0x1a4>)
 80032f4:	22ff      	movs	r2, #255	@ 0xff
 80032f6:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 80032f8:	4b1b      	ldr	r3, [pc, #108]	@ (8003368 <mpu_run_self_test+0x1a4>)
 80032fa:	22ff      	movs	r2, #255	@ 0xff
 80032fc:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 80032fe:	4b1a      	ldr	r3, [pc, #104]	@ (8003368 <mpu_run_self_test+0x1a4>)
 8003300:	22ff      	movs	r2, #255	@ 0xff
 8003302:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8003304:	4b18      	ldr	r3, [pc, #96]	@ (8003368 <mpu_run_self_test+0x1a4>)
 8003306:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800330a:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.sensors = 0xFF;
 800330c:	4b16      	ldr	r3, [pc, #88]	@ (8003368 <mpu_run_self_test+0x1a4>)
 800330e:	22ff      	movs	r2, #255	@ 0xff
 8003310:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.fifo_enable = 0xFF;
 8003312:	4b15      	ldr	r3, [pc, #84]	@ (8003368 <mpu_run_self_test+0x1a4>)
 8003314:	22ff      	movs	r2, #255	@ 0xff
 8003316:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 8003318:	4b13      	ldr	r3, [pc, #76]	@ (8003368 <mpu_run_self_test+0x1a4>)
 800331a:	2201      	movs	r2, #1
 800331c:	731a      	strb	r2, [r3, #12]
    mpu_set_gyro_fsr(gyro_fsr);
 800331e:	89bb      	ldrh	r3, [r7, #12]
 8003320:	4618      	mov	r0, r3
 8003322:	f7fe fd2b 	bl	8001d7c <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(accel_fsr);
 8003326:	7bfb      	ldrb	r3, [r7, #15]
 8003328:	4618      	mov	r0, r3
 800332a:	f7fe fdb5 	bl	8001e98 <mpu_set_accel_fsr>
    mpu_set_lpf(lpf);
 800332e:	893b      	ldrh	r3, [r7, #8]
 8003330:	4618      	mov	r0, r3
 8003332:	f7fe fe55 	bl	8001fe0 <mpu_set_lpf>
    mpu_set_sample_rate(sample_rate);
 8003336:	897b      	ldrh	r3, [r7, #10]
 8003338:	4618      	mov	r0, r3
 800333a:	f7fe feb7 	bl	80020ac <mpu_set_sample_rate>
    mpu_set_sensors(sensors_on);
 800333e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8003342:	4618      	mov	r0, r3
 8003344:	f7fe fff0 	bl	8002328 <mpu_set_sensors>
    mpu_configure_fifo(fifo_sensors);
 8003348:	7bbb      	ldrb	r3, [r7, #14]
 800334a:	4618      	mov	r0, r3
 800334c:	f7fe ff9a 	bl	8002284 <mpu_configure_fifo>

    if (dmp_was_on)
 8003350:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003354:	2b00      	cmp	r3, #0
 8003356:	d002      	beq.n	800335e <mpu_run_self_test+0x19a>
        mpu_set_dmp_state(1);
 8003358:	2001      	movs	r0, #1
 800335a:	f000 f929 	bl	80035b0 <mpu_set_dmp_state>

    return result;
 800335e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8003360:	4618      	mov	r0, r3
 8003362:	3738      	adds	r7, #56	@ 0x38
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}
 8003368:	20000000 	.word	0x20000000

0800336c <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
                  unsigned char *data)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b084      	sub	sp, #16
 8003370:	af00      	add	r7, sp, #0
 8003372:	4603      	mov	r3, r0
 8003374:	603a      	str	r2, [r7, #0]
 8003376:	80fb      	strh	r3, [r7, #6]
 8003378:	460b      	mov	r3, r1
 800337a:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d102      	bne.n	8003388 <mpu_write_mem+0x1c>
        return -1;
 8003382:	f04f 33ff 	mov.w	r3, #4294967295
 8003386:	e03d      	b.n	8003404 <mpu_write_mem+0x98>
    if (!st.chip_cfg.sensors)
 8003388:	4b20      	ldr	r3, [pc, #128]	@ (800340c <mpu_write_mem+0xa0>)
 800338a:	7a9b      	ldrb	r3, [r3, #10]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d102      	bne.n	8003396 <mpu_write_mem+0x2a>
        return -1;
 8003390:	f04f 33ff 	mov.w	r3, #4294967295
 8003394:	e036      	b.n	8003404 <mpu_write_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 8003396:	88fb      	ldrh	r3, [r7, #6]
 8003398:	0a1b      	lsrs	r3, r3, #8
 800339a:	b29b      	uxth	r3, r3
 800339c:	b2db      	uxtb	r3, r3
 800339e:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 80033a0:	88fb      	ldrh	r3, [r7, #6]
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 80033a6:	7b7b      	ldrb	r3, [r7, #13]
 80033a8:	461a      	mov	r2, r3
 80033aa:	88bb      	ldrh	r3, [r7, #4]
 80033ac:	4413      	add	r3, r2
 80033ae:	4a17      	ldr	r2, [pc, #92]	@ (800340c <mpu_write_mem+0xa0>)
 80033b0:	6852      	ldr	r2, [r2, #4]
 80033b2:	8952      	ldrh	r2, [r2, #10]
 80033b4:	4293      	cmp	r3, r2
 80033b6:	dd02      	ble.n	80033be <mpu_write_mem+0x52>
        return -1;
 80033b8:	f04f 33ff 	mov.w	r3, #4294967295
 80033bc:	e022      	b.n	8003404 <mpu_write_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 80033be:	4b13      	ldr	r3, [pc, #76]	@ (800340c <mpu_write_mem+0xa0>)
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	7818      	ldrb	r0, [r3, #0]
 80033c4:	4b11      	ldr	r3, [pc, #68]	@ (800340c <mpu_write_mem+0xa0>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	7e19      	ldrb	r1, [r3, #24]
 80033ca:	f107 030c 	add.w	r3, r7, #12
 80033ce:	2202      	movs	r2, #2
 80033d0:	f002 f929 	bl	8005626 <MPU_Write_Len>
 80033d4:	4603      	mov	r3, r0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d002      	beq.n	80033e0 <mpu_write_mem+0x74>
        return -1;
 80033da:	f04f 33ff 	mov.w	r3, #4294967295
 80033de:	e011      	b.n	8003404 <mpu_write_mem+0x98>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 80033e0:	4b0a      	ldr	r3, [pc, #40]	@ (800340c <mpu_write_mem+0xa0>)
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	7818      	ldrb	r0, [r3, #0]
 80033e6:	4b09      	ldr	r3, [pc, #36]	@ (800340c <mpu_write_mem+0xa0>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	7d59      	ldrb	r1, [r3, #21]
 80033ec:	88bb      	ldrh	r3, [r7, #4]
 80033ee:	b2da      	uxtb	r2, r3
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	f002 f918 	bl	8005626 <MPU_Write_Len>
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d002      	beq.n	8003402 <mpu_write_mem+0x96>
        return -1;
 80033fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003400:	e000      	b.n	8003404 <mpu_write_mem+0x98>
    return 0;
 8003402:	2300      	movs	r3, #0
}
 8003404:	4618      	mov	r0, r3
 8003406:	3710      	adds	r7, #16
 8003408:	46bd      	mov	sp, r7
 800340a:	bd80      	pop	{r7, pc}
 800340c:	20000000 	.word	0x20000000

08003410 <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
                 unsigned char *data)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b084      	sub	sp, #16
 8003414:	af00      	add	r7, sp, #0
 8003416:	4603      	mov	r3, r0
 8003418:	603a      	str	r2, [r7, #0]
 800341a:	80fb      	strh	r3, [r7, #6]
 800341c:	460b      	mov	r3, r1
 800341e:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d102      	bne.n	800342c <mpu_read_mem+0x1c>
        return -1;
 8003426:	f04f 33ff 	mov.w	r3, #4294967295
 800342a:	e03d      	b.n	80034a8 <mpu_read_mem+0x98>
    if (!st.chip_cfg.sensors)
 800342c:	4b20      	ldr	r3, [pc, #128]	@ (80034b0 <mpu_read_mem+0xa0>)
 800342e:	7a9b      	ldrb	r3, [r3, #10]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d102      	bne.n	800343a <mpu_read_mem+0x2a>
        return -1;
 8003434:	f04f 33ff 	mov.w	r3, #4294967295
 8003438:	e036      	b.n	80034a8 <mpu_read_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 800343a:	88fb      	ldrh	r3, [r7, #6]
 800343c:	0a1b      	lsrs	r3, r3, #8
 800343e:	b29b      	uxth	r3, r3
 8003440:	b2db      	uxtb	r3, r3
 8003442:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8003444:	88fb      	ldrh	r3, [r7, #6]
 8003446:	b2db      	uxtb	r3, r3
 8003448:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 800344a:	7b7b      	ldrb	r3, [r7, #13]
 800344c:	461a      	mov	r2, r3
 800344e:	88bb      	ldrh	r3, [r7, #4]
 8003450:	4413      	add	r3, r2
 8003452:	4a17      	ldr	r2, [pc, #92]	@ (80034b0 <mpu_read_mem+0xa0>)
 8003454:	6852      	ldr	r2, [r2, #4]
 8003456:	8952      	ldrh	r2, [r2, #10]
 8003458:	4293      	cmp	r3, r2
 800345a:	dd02      	ble.n	8003462 <mpu_read_mem+0x52>
        return -1;
 800345c:	f04f 33ff 	mov.w	r3, #4294967295
 8003460:	e022      	b.n	80034a8 <mpu_read_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8003462:	4b13      	ldr	r3, [pc, #76]	@ (80034b0 <mpu_read_mem+0xa0>)
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	7818      	ldrb	r0, [r3, #0]
 8003468:	4b11      	ldr	r3, [pc, #68]	@ (80034b0 <mpu_read_mem+0xa0>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	7e19      	ldrb	r1, [r3, #24]
 800346e:	f107 030c 	add.w	r3, r7, #12
 8003472:	2202      	movs	r2, #2
 8003474:	f002 f8d7 	bl	8005626 <MPU_Write_Len>
 8003478:	4603      	mov	r3, r0
 800347a:	2b00      	cmp	r3, #0
 800347c:	d002      	beq.n	8003484 <mpu_read_mem+0x74>
        return -1;
 800347e:	f04f 33ff 	mov.w	r3, #4294967295
 8003482:	e011      	b.n	80034a8 <mpu_read_mem+0x98>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 8003484:	4b0a      	ldr	r3, [pc, #40]	@ (80034b0 <mpu_read_mem+0xa0>)
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	7818      	ldrb	r0, [r3, #0]
 800348a:	4b09      	ldr	r3, [pc, #36]	@ (80034b0 <mpu_read_mem+0xa0>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	7d59      	ldrb	r1, [r3, #21]
 8003490:	88bb      	ldrh	r3, [r7, #4]
 8003492:	b2da      	uxtb	r2, r3
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	f002 f908 	bl	80056aa <MPU_Read_Len>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d002      	beq.n	80034a6 <mpu_read_mem+0x96>
        return -1;
 80034a0:	f04f 33ff 	mov.w	r3, #4294967295
 80034a4:	e000      	b.n	80034a8 <mpu_read_mem+0x98>
    return 0;
 80034a6:	2300      	movs	r3, #0
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	3710      	adds	r7, #16
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}
 80034b0:	20000000 	.word	0x20000000

080034b4 <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
                      unsigned short start_addr, unsigned short sample_rate)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b08a      	sub	sp, #40	@ 0x28
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	60b9      	str	r1, [r7, #8]
 80034bc:	4611      	mov	r1, r2
 80034be:	461a      	mov	r2, r3
 80034c0:	4603      	mov	r3, r0
 80034c2:	81fb      	strh	r3, [r7, #14]
 80034c4:	460b      	mov	r3, r1
 80034c6:	81bb      	strh	r3, [r7, #12]
 80034c8:	4613      	mov	r3, r2
 80034ca:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 80034cc:	4b37      	ldr	r3, [pc, #220]	@ (80035ac <mpu_load_firmware+0xf8>)
 80034ce:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d002      	beq.n	80034dc <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 80034d6:	f04f 33ff 	mov.w	r3, #4294967295
 80034da:	e062      	b.n	80035a2 <mpu_load_firmware+0xee>

    if (!firmware)
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d102      	bne.n	80034e8 <mpu_load_firmware+0x34>
        return -1;
 80034e2:	f04f 33ff 	mov.w	r3, #4294967295
 80034e6:	e05c      	b.n	80035a2 <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 80034e8:	2300      	movs	r3, #0
 80034ea:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80034ec:	e034      	b.n	8003558 <mpu_load_firmware+0xa4>
        this_write = min(LOAD_CHUNK, length - ii);
 80034ee:	89fa      	ldrh	r2, [r7, #14]
 80034f0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80034f2:	1ad3      	subs	r3, r2, r3
 80034f4:	2b10      	cmp	r3, #16
 80034f6:	bfa8      	it	ge
 80034f8:	2310      	movge	r3, #16
 80034fa:	84bb      	strh	r3, [r7, #36]	@ 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 80034fc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80034fe:	68ba      	ldr	r2, [r7, #8]
 8003500:	441a      	add	r2, r3
 8003502:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8003504:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003506:	4618      	mov	r0, r3
 8003508:	f7ff ff30 	bl	800336c <mpu_write_mem>
 800350c:	4603      	mov	r3, r0
 800350e:	2b00      	cmp	r3, #0
 8003510:	d002      	beq.n	8003518 <mpu_load_firmware+0x64>
            return -1;
 8003512:	f04f 33ff 	mov.w	r3, #4294967295
 8003516:	e044      	b.n	80035a2 <mpu_load_firmware+0xee>
        if (mpu_read_mem(ii, this_write, cur))
 8003518:	f107 0214 	add.w	r2, r7, #20
 800351c:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 800351e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003520:	4618      	mov	r0, r3
 8003522:	f7ff ff75 	bl	8003410 <mpu_read_mem>
 8003526:	4603      	mov	r3, r0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d002      	beq.n	8003532 <mpu_load_firmware+0x7e>
            return -1;
 800352c:	f04f 33ff 	mov.w	r3, #4294967295
 8003530:	e037      	b.n	80035a2 <mpu_load_firmware+0xee>
        if (memcmp(firmware+ii, cur, this_write))
 8003532:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003534:	68ba      	ldr	r2, [r7, #8]
 8003536:	4413      	add	r3, r2
 8003538:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800353a:	f107 0114 	add.w	r1, r7, #20
 800353e:	4618      	mov	r0, r3
 8003540:	f006 fc3f 	bl	8009dc2 <memcmp>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d002      	beq.n	8003550 <mpu_load_firmware+0x9c>
            return -2;
 800354a:	f06f 0301 	mvn.w	r3, #1
 800354e:	e028      	b.n	80035a2 <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 8003550:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8003552:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003554:	4413      	add	r3, r2
 8003556:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8003558:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800355a:	89fb      	ldrh	r3, [r7, #14]
 800355c:	429a      	cmp	r2, r3
 800355e:	d3c6      	bcc.n	80034ee <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 8003560:	89bb      	ldrh	r3, [r7, #12]
 8003562:	0a1b      	lsrs	r3, r3, #8
 8003564:	b29b      	uxth	r3, r3
 8003566:	b2db      	uxtb	r3, r3
 8003568:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 800356a:	89bb      	ldrh	r3, [r7, #12]
 800356c:	b2db      	uxtb	r3, r3
 800356e:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 8003570:	4b0e      	ldr	r3, [pc, #56]	@ (80035ac <mpu_load_firmware+0xf8>)
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	7818      	ldrb	r0, [r3, #0]
 8003576:	4b0d      	ldr	r3, [pc, #52]	@ (80035ac <mpu_load_firmware+0xf8>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	7e99      	ldrb	r1, [r3, #26]
 800357c:	f107 0310 	add.w	r3, r7, #16
 8003580:	2202      	movs	r2, #2
 8003582:	f002 f850 	bl	8005626 <MPU_Write_Len>
 8003586:	4603      	mov	r3, r0
 8003588:	2b00      	cmp	r3, #0
 800358a:	d002      	beq.n	8003592 <mpu_load_firmware+0xde>
        return -1;
 800358c:	f04f 33ff 	mov.w	r3, #4294967295
 8003590:	e007      	b.n	80035a2 <mpu_load_firmware+0xee>

    st.chip_cfg.dmp_loaded = 1;
 8003592:	4b06      	ldr	r3, [pc, #24]	@ (80035ac <mpu_load_firmware+0xf8>)
 8003594:	2201      	movs	r2, #1
 8003596:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 800359a:	4a04      	ldr	r2, [pc, #16]	@ (80035ac <mpu_load_firmware+0xf8>)
 800359c:	88fb      	ldrh	r3, [r7, #6]
 800359e:	84d3      	strh	r3, [r2, #38]	@ 0x26
    return 0;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3728      	adds	r7, #40	@ 0x28
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	20000000 	.word	0x20000000

080035b0 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	4603      	mov	r3, r0
 80035b8:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 80035ba:	4b26      	ldr	r3, [pc, #152]	@ (8003654 <mpu_set_dmp_state+0xa4>)
 80035bc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80035c0:	79fa      	ldrb	r2, [r7, #7]
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d101      	bne.n	80035ca <mpu_set_dmp_state+0x1a>
        return 0;
 80035c6:	2300      	movs	r3, #0
 80035c8:	e040      	b.n	800364c <mpu_set_dmp_state+0x9c>

    if (enable) {
 80035ca:	79fb      	ldrb	r3, [r7, #7]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d027      	beq.n	8003620 <mpu_set_dmp_state+0x70>
        if (!st.chip_cfg.dmp_loaded)
 80035d0:	4b20      	ldr	r3, [pc, #128]	@ (8003654 <mpu_set_dmp_state+0xa4>)
 80035d2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d102      	bne.n	80035e0 <mpu_set_dmp_state+0x30>
            return -1;
 80035da:	f04f 33ff 	mov.w	r3, #4294967295
 80035de:	e035      	b.n	800364c <mpu_set_dmp_state+0x9c>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 80035e0:	2000      	movs	r0, #0
 80035e2:	f7fe f8bb 	bl	800175c <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 80035e6:	2000      	movs	r0, #0
 80035e8:	f7fe ffa2 	bl	8002530 <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 80035ec:	4b19      	ldr	r3, [pc, #100]	@ (8003654 <mpu_set_dmp_state+0xa4>)
 80035ee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80035f0:	4618      	mov	r0, r3
 80035f2:	f7fe fd5b 	bl	80020ac <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 80035f6:	2300      	movs	r3, #0
 80035f8:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 80035fa:	4b16      	ldr	r3, [pc, #88]	@ (8003654 <mpu_set_dmp_state+0xa4>)
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	7818      	ldrb	r0, [r3, #0]
 8003600:	f107 030f 	add.w	r3, r7, #15
 8003604:	2201      	movs	r2, #1
 8003606:	2123      	movs	r1, #35	@ 0x23
 8003608:	f002 f80d 	bl	8005626 <MPU_Write_Len>
        st.chip_cfg.dmp_on = 1;
 800360c:	4b11      	ldr	r3, [pc, #68]	@ (8003654 <mpu_set_dmp_state+0xa4>)
 800360e:	2201      	movs	r2, #1
 8003610:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 8003614:	2001      	movs	r0, #1
 8003616:	f7fe f8a1 	bl	800175c <set_int_enable>
        mpu_reset_fifo();
 800361a:	f7fe fa77 	bl	8001b0c <mpu_reset_fifo>
 800361e:	e014      	b.n	800364a <mpu_set_dmp_state+0x9a>
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 8003620:	2000      	movs	r0, #0
 8003622:	f7fe f89b 	bl	800175c <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 8003626:	4b0b      	ldr	r3, [pc, #44]	@ (8003654 <mpu_set_dmp_state+0xa4>)
 8003628:	7c1b      	ldrb	r3, [r3, #16]
 800362a:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 800362c:	4b09      	ldr	r3, [pc, #36]	@ (8003654 <mpu_set_dmp_state+0xa4>)
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	7818      	ldrb	r0, [r3, #0]
 8003632:	f107 030f 	add.w	r3, r7, #15
 8003636:	2201      	movs	r2, #1
 8003638:	2123      	movs	r1, #35	@ 0x23
 800363a:	f001 fff4 	bl	8005626 <MPU_Write_Len>
        st.chip_cfg.dmp_on = 0;
 800363e:	4b05      	ldr	r3, [pc, #20]	@ (8003654 <mpu_set_dmp_state+0xa4>)
 8003640:	2200      	movs	r2, #0
 8003642:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        mpu_reset_fifo();
 8003646:	f7fe fa61 	bl	8001b0c <mpu_reset_fifo>
    }
    return 0;
 800364a:	2300      	movs	r3, #0
}
 800364c:	4618      	mov	r0, r3
 800364e:	3710      	adds	r7, #16
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}
 8003654:	20000000 	.word	0x20000000

08003658 <run_self_test>:
                                         };
//MPU6050
//:0,
//    ,
uint8_t run_self_test(void)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b08a      	sub	sp, #40	@ 0x28
 800365c:	af00      	add	r7, sp, #0
    int result;
    //char test_packet[4] = {0};
    long gyro[3], accel[3];
    result = mpu_run_self_test(gyro, accel);
 800365e:	f107 020c 	add.w	r2, r7, #12
 8003662:	f107 0318 	add.w	r3, r7, #24
 8003666:	4611      	mov	r1, r2
 8003668:	4618      	mov	r0, r3
 800366a:	f7ff fdab 	bl	80031c4 <mpu_run_self_test>
 800366e:	6278      	str	r0, [r7, #36]	@ 0x24
    if (result == 0x3)
 8003670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003672:	2b03      	cmp	r3, #3
 8003674:	d153      	bne.n	800371e <run_self_test+0xc6>
        /* Test passed. We can trust the gyro data here, so let's push it down
        * to the DMP.
        */
        float sens;
        unsigned short accel_sens;
        mpu_get_gyro_sens(&sens);
 8003676:	f107 0308 	add.w	r3, r7, #8
 800367a:	4618      	mov	r0, r3
 800367c:	f7fe fd7c 	bl	8002178 <mpu_get_gyro_sens>
        gyro[0] = (long)(gyro[0] * sens);
 8003680:	69bb      	ldr	r3, [r7, #24]
 8003682:	4618      	mov	r0, r3
 8003684:	f7fd fb0a 	bl	8000c9c <__aeabi_i2f>
 8003688:	4602      	mov	r2, r0
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	4619      	mov	r1, r3
 800368e:	4610      	mov	r0, r2
 8003690:	f7fd fb58 	bl	8000d44 <__aeabi_fmul>
 8003694:	4603      	mov	r3, r0
 8003696:	4618      	mov	r0, r3
 8003698:	f7fd fd1a 	bl	80010d0 <__aeabi_f2iz>
 800369c:	4603      	mov	r3, r0
 800369e:	61bb      	str	r3, [r7, #24]
        gyro[1] = (long)(gyro[1] * sens);
 80036a0:	69fb      	ldr	r3, [r7, #28]
 80036a2:	4618      	mov	r0, r3
 80036a4:	f7fd fafa 	bl	8000c9c <__aeabi_i2f>
 80036a8:	4602      	mov	r2, r0
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	4619      	mov	r1, r3
 80036ae:	4610      	mov	r0, r2
 80036b0:	f7fd fb48 	bl	8000d44 <__aeabi_fmul>
 80036b4:	4603      	mov	r3, r0
 80036b6:	4618      	mov	r0, r3
 80036b8:	f7fd fd0a 	bl	80010d0 <__aeabi_f2iz>
 80036bc:	4603      	mov	r3, r0
 80036be:	61fb      	str	r3, [r7, #28]
        gyro[2] = (long)(gyro[2] * sens);
 80036c0:	6a3b      	ldr	r3, [r7, #32]
 80036c2:	4618      	mov	r0, r3
 80036c4:	f7fd faea 	bl	8000c9c <__aeabi_i2f>
 80036c8:	4602      	mov	r2, r0
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	4619      	mov	r1, r3
 80036ce:	4610      	mov	r0, r2
 80036d0:	f7fd fb38 	bl	8000d44 <__aeabi_fmul>
 80036d4:	4603      	mov	r3, r0
 80036d6:	4618      	mov	r0, r3
 80036d8:	f7fd fcfa 	bl	80010d0 <__aeabi_f2iz>
 80036dc:	4603      	mov	r3, r0
 80036de:	623b      	str	r3, [r7, #32]
        dmp_set_gyro_bias(gyro);
 80036e0:	f107 0318 	add.w	r3, r7, #24
 80036e4:	4618      	mov	r0, r3
 80036e6:	f000 fb4f 	bl	8003d88 <dmp_set_gyro_bias>
        mpu_get_accel_sens(&accel_sens);
 80036ea:	1dbb      	adds	r3, r7, #6
 80036ec:	4618      	mov	r0, r3
 80036ee:	f7fe fd7b 	bl	80021e8 <mpu_get_accel_sens>
        accel[0] *= accel_sens;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	88fa      	ldrh	r2, [r7, #6]
 80036f6:	fb02 f303 	mul.w	r3, r2, r3
 80036fa:	60fb      	str	r3, [r7, #12]
        accel[1] *= accel_sens;
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	88fa      	ldrh	r2, [r7, #6]
 8003700:	fb02 f303 	mul.w	r3, r2, r3
 8003704:	613b      	str	r3, [r7, #16]
        accel[2] *= accel_sens;
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	88fa      	ldrh	r2, [r7, #6]
 800370a:	fb02 f303 	mul.w	r3, r2, r3
 800370e:	617b      	str	r3, [r7, #20]
        dmp_set_accel_bias(accel);
 8003710:	f107 030c 	add.w	r3, r7, #12
 8003714:	4618      	mov	r0, r3
 8003716:	f000 fc41 	bl	8003f9c <dmp_set_accel_bias>
        return 0;
 800371a:	2300      	movs	r3, #0
 800371c:	e000      	b.n	8003720 <run_self_test+0xc8>
    } else return 1;
 800371e:	2301      	movs	r3, #1
}
 8003720:	4618      	mov	r0, r3
 8003722:	3728      	adds	r7, #40	@ 0x28
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}

08003728 <inv_orientation_matrix_to_scalar>:
//
unsigned short inv_orientation_matrix_to_scalar(
    const signed char *mtx)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b084      	sub	sp, #16
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
       YZX  000_010_001
       ZXY  001_000_010
       ZYX  000_001_010
     */

    scalar = inv_row_2_scale(mtx);
 8003730:	6878      	ldr	r0, [r7, #4]
 8003732:	f000 f821 	bl	8003778 <inv_row_2_scale>
 8003736:	4603      	mov	r3, r0
 8003738:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	3303      	adds	r3, #3
 800373e:	4618      	mov	r0, r3
 8003740:	f000 f81a 	bl	8003778 <inv_row_2_scale>
 8003744:	4603      	mov	r3, r0
 8003746:	00db      	lsls	r3, r3, #3
 8003748:	b21a      	sxth	r2, r3
 800374a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800374e:	4313      	orrs	r3, r2
 8003750:	b21b      	sxth	r3, r3
 8003752:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	3306      	adds	r3, #6
 8003758:	4618      	mov	r0, r3
 800375a:	f000 f80d 	bl	8003778 <inv_row_2_scale>
 800375e:	4603      	mov	r3, r0
 8003760:	019b      	lsls	r3, r3, #6
 8003762:	b21a      	sxth	r2, r3
 8003764:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003768:	4313      	orrs	r3, r2
 800376a:	b21b      	sxth	r3, r3
 800376c:	81fb      	strh	r3, [r7, #14]


    return scalar;
 800376e:	89fb      	ldrh	r3, [r7, #14]
}
 8003770:	4618      	mov	r0, r3
 8003772:	3710      	adds	r7, #16
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}

08003778 <inv_row_2_scale>:
//
unsigned short inv_row_2_scale(const signed char *row)
{
 8003778:	b480      	push	{r7}
 800377a:	b085      	sub	sp, #20
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
    unsigned short b;

    if (row[0] > 0)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	f993 3000 	ldrsb.w	r3, [r3]
 8003786:	2b00      	cmp	r3, #0
 8003788:	dd02      	ble.n	8003790 <inv_row_2_scale+0x18>
        b = 0;
 800378a:	2300      	movs	r3, #0
 800378c:	81fb      	strh	r3, [r7, #14]
 800378e:	e02d      	b.n	80037ec <inv_row_2_scale+0x74>
    else if (row[0] < 0)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	f993 3000 	ldrsb.w	r3, [r3]
 8003796:	2b00      	cmp	r3, #0
 8003798:	da02      	bge.n	80037a0 <inv_row_2_scale+0x28>
        b = 4;
 800379a:	2304      	movs	r3, #4
 800379c:	81fb      	strh	r3, [r7, #14]
 800379e:	e025      	b.n	80037ec <inv_row_2_scale+0x74>
    else if (row[1] > 0)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	3301      	adds	r3, #1
 80037a4:	f993 3000 	ldrsb.w	r3, [r3]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	dd02      	ble.n	80037b2 <inv_row_2_scale+0x3a>
        b = 1;
 80037ac:	2301      	movs	r3, #1
 80037ae:	81fb      	strh	r3, [r7, #14]
 80037b0:	e01c      	b.n	80037ec <inv_row_2_scale+0x74>
    else if (row[1] < 0)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	3301      	adds	r3, #1
 80037b6:	f993 3000 	ldrsb.w	r3, [r3]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	da02      	bge.n	80037c4 <inv_row_2_scale+0x4c>
        b = 5;
 80037be:	2305      	movs	r3, #5
 80037c0:	81fb      	strh	r3, [r7, #14]
 80037c2:	e013      	b.n	80037ec <inv_row_2_scale+0x74>
    else if (row[2] > 0)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	3302      	adds	r3, #2
 80037c8:	f993 3000 	ldrsb.w	r3, [r3]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	dd02      	ble.n	80037d6 <inv_row_2_scale+0x5e>
        b = 2;
 80037d0:	2302      	movs	r3, #2
 80037d2:	81fb      	strh	r3, [r7, #14]
 80037d4:	e00a      	b.n	80037ec <inv_row_2_scale+0x74>
    else if (row[2] < 0)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	3302      	adds	r3, #2
 80037da:	f993 3000 	ldrsb.w	r3, [r3]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	da02      	bge.n	80037e8 <inv_row_2_scale+0x70>
        b = 6;
 80037e2:	2306      	movs	r3, #6
 80037e4:	81fb      	strh	r3, [r7, #14]
 80037e6:	e001      	b.n	80037ec <inv_row_2_scale+0x74>
    else
        b = 7;      // error
 80037e8:	2307      	movs	r3, #7
 80037ea:	81fb      	strh	r3, [r7, #14]
    return b;
 80037ec:	89fb      	ldrh	r3, [r7, #14]
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3714      	adds	r7, #20
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bc80      	pop	{r7}
 80037f6:	4770      	bx	lr

080037f8 <mget_ms>:
//,.
void mget_ms(unsigned long *time)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b083      	sub	sp, #12
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]

}
 8003800:	bf00      	nop
 8003802:	370c      	adds	r7, #12
 8003804:	46bd      	mov	sp, r7
 8003806:	bc80      	pop	{r7}
 8003808:	4770      	bx	lr
	...

0800380c <mpu_dmp_init>:
//mpu6050,dmp
//:0,
//    ,
uint8_t mpu_dmp_init(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b082      	sub	sp, #8
 8003810:	af00      	add	r7, sp, #0
    uint8_t res=0;
 8003812:	2300      	movs	r3, #0
 8003814:	71fb      	strb	r3, [r7, #7]
    MPU_IIC_Init(); 	//IIC
 8003816:	f7fd ff7b 	bl	8001710 <IIC_GPIO_Init>
    if(mpu_init()==0)	//MPU6050
 800381a:	f7fd fff9 	bl	8001810 <mpu_init>
 800381e:	4603      	mov	r3, r0
 8003820:	2b00      	cmp	r3, #0
 8003822:	d15c      	bne.n	80038de <mpu_dmp_init+0xd2>
    {
        res=mpu_set_sensors(INV_XYZ_GYRO|INV_XYZ_ACCEL);//
 8003824:	2078      	movs	r0, #120	@ 0x78
 8003826:	f7fe fd7f 	bl	8002328 <mpu_set_sensors>
 800382a:	4603      	mov	r3, r0
 800382c:	71fb      	strb	r3, [r7, #7]
        if(res)return 1;
 800382e:	79fb      	ldrb	r3, [r7, #7]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d001      	beq.n	8003838 <mpu_dmp_init+0x2c>
 8003834:	2301      	movs	r3, #1
 8003836:	e055      	b.n	80038e4 <mpu_dmp_init+0xd8>
        res=mpu_configure_fifo(INV_XYZ_GYRO|INV_XYZ_ACCEL);//FIFO
 8003838:	2078      	movs	r0, #120	@ 0x78
 800383a:	f7fe fd23 	bl	8002284 <mpu_configure_fifo>
 800383e:	4603      	mov	r3, r0
 8003840:	71fb      	strb	r3, [r7, #7]
        if(res)return 2;
 8003842:	79fb      	ldrb	r3, [r7, #7]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d001      	beq.n	800384c <mpu_dmp_init+0x40>
 8003848:	2302      	movs	r3, #2
 800384a:	e04b      	b.n	80038e4 <mpu_dmp_init+0xd8>
        res=mpu_set_sample_rate(DEFAULT_MPU_HZ);	//
 800384c:	2064      	movs	r0, #100	@ 0x64
 800384e:	f7fe fc2d 	bl	80020ac <mpu_set_sample_rate>
 8003852:	4603      	mov	r3, r0
 8003854:	71fb      	strb	r3, [r7, #7]
        if(res)return 3;
 8003856:	79fb      	ldrb	r3, [r7, #7]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d001      	beq.n	8003860 <mpu_dmp_init+0x54>
 800385c:	2303      	movs	r3, #3
 800385e:	e041      	b.n	80038e4 <mpu_dmp_init+0xd8>
        res=dmp_load_motion_driver_firmware();		//dmp
 8003860:	f000 f996 	bl	8003b90 <dmp_load_motion_driver_firmware>
 8003864:	4603      	mov	r3, r0
 8003866:	71fb      	strb	r3, [r7, #7]
        if(res)return 4;
 8003868:	79fb      	ldrb	r3, [r7, #7]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d001      	beq.n	8003872 <mpu_dmp_init+0x66>
 800386e:	2304      	movs	r3, #4
 8003870:	e038      	b.n	80038e4 <mpu_dmp_init+0xd8>
        res=dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation));//
 8003872:	481e      	ldr	r0, [pc, #120]	@ (80038ec <mpu_dmp_init+0xe0>)
 8003874:	f7ff ff58 	bl	8003728 <inv_orientation_matrix_to_scalar>
 8003878:	4603      	mov	r3, r0
 800387a:	4618      	mov	r0, r3
 800387c:	f000 f998 	bl	8003bb0 <dmp_set_orientation>
 8003880:	4603      	mov	r3, r0
 8003882:	71fb      	strb	r3, [r7, #7]
        if(res)return 5;
 8003884:	79fb      	ldrb	r3, [r7, #7]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d001      	beq.n	800388e <mpu_dmp_init+0x82>
 800388a:	2305      	movs	r3, #5
 800388c:	e02a      	b.n	80038e4 <mpu_dmp_init+0xd8>
        res=dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT|DMP_FEATURE_TAP|	//dmp
 800388e:	f240 1073 	movw	r0, #371	@ 0x173
 8003892:	f000 ff05 	bl	80046a0 <dmp_enable_feature>
 8003896:	4603      	mov	r3, r0
 8003898:	71fb      	strb	r3, [r7, #7]
                               DMP_FEATURE_ANDROID_ORIENT|DMP_FEATURE_SEND_RAW_ACCEL|DMP_FEATURE_SEND_CAL_GYRO|
                               DMP_FEATURE_GYRO_CAL);
        if(res)return 6;
 800389a:	79fb      	ldrb	r3, [r7, #7]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d001      	beq.n	80038a4 <mpu_dmp_init+0x98>
 80038a0:	2306      	movs	r3, #6
 80038a2:	e01f      	b.n	80038e4 <mpu_dmp_init+0xd8>
        res=dmp_set_fifo_rate(DEFAULT_MPU_HZ);	//DMP(200Hz)
 80038a4:	2064      	movs	r0, #100	@ 0x64
 80038a6:	f000 fc7d 	bl	80041a4 <dmp_set_fifo_rate>
 80038aa:	4603      	mov	r3, r0
 80038ac:	71fb      	strb	r3, [r7, #7]
        if(res)return 7;
 80038ae:	79fb      	ldrb	r3, [r7, #7]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d001      	beq.n	80038b8 <mpu_dmp_init+0xac>
 80038b4:	2307      	movs	r3, #7
 80038b6:	e015      	b.n	80038e4 <mpu_dmp_init+0xd8>
        res=run_self_test();		//
 80038b8:	f7ff fece 	bl	8003658 <run_self_test>
 80038bc:	4603      	mov	r3, r0
 80038be:	71fb      	strb	r3, [r7, #7]
        if(res)return 8;
 80038c0:	79fb      	ldrb	r3, [r7, #7]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d001      	beq.n	80038ca <mpu_dmp_init+0xbe>
 80038c6:	2308      	movs	r3, #8
 80038c8:	e00c      	b.n	80038e4 <mpu_dmp_init+0xd8>
        res=mpu_set_dmp_state(1);	//DMP
 80038ca:	2001      	movs	r0, #1
 80038cc:	f7ff fe70 	bl	80035b0 <mpu_set_dmp_state>
 80038d0:	4603      	mov	r3, r0
 80038d2:	71fb      	strb	r3, [r7, #7]
        if(res)return 9;
 80038d4:	79fb      	ldrb	r3, [r7, #7]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d003      	beq.n	80038e2 <mpu_dmp_init+0xd6>
 80038da:	2309      	movs	r3, #9
 80038dc:	e002      	b.n	80038e4 <mpu_dmp_init+0xd8>
    } else return 10;
 80038de:	230a      	movs	r3, #10
 80038e0:	e000      	b.n	80038e4 <mpu_dmp_init+0xd8>
    return 0;
 80038e2:	2300      	movs	r3, #0
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	3708      	adds	r7, #8
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	2000002c 	.word	0x2000002c

080038f0 <mpu_dmp_get_data>:
//roll:  :0.1   :-180.0<---> +180.0
//yaw:   :0.1   :-180.0<---> +180.0
//:0,
//    ,
uint8_t mpu_dmp_get_data(float *pitch,float *roll,float *yaw)
{
 80038f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038f2:	b095      	sub	sp, #84	@ 0x54
 80038f4:	af02      	add	r7, sp, #8
 80038f6:	60f8      	str	r0, [r7, #12]
 80038f8:	60b9      	str	r1, [r7, #8]
 80038fa:	607a      	str	r2, [r7, #4]
    float q0=1.0f,q1=0.0f,q2=0.0f,q3=0.0f;
 80038fc:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003900:	647b      	str	r3, [r7, #68]	@ 0x44
 8003902:	f04f 0300 	mov.w	r3, #0
 8003906:	643b      	str	r3, [r7, #64]	@ 0x40
 8003908:	f04f 0300 	mov.w	r3, #0
 800390c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800390e:	f04f 0300 	mov.w	r3, #0
 8003912:	63bb      	str	r3, [r7, #56]	@ 0x38
    unsigned long sensor_timestamp;
    short gyro[3], accel[3], sensors;
    unsigned char more;
    long quat[4];
    if(dmp_read_fifo(gyro, accel, quat, &sensor_timestamp, &sensors,&more))return 1;
 8003914:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 8003918:	f107 0210 	add.w	r2, r7, #16
 800391c:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8003920:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8003924:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8003928:	9301      	str	r3, [sp, #4]
 800392a:	f107 0322 	add.w	r3, r7, #34	@ 0x22
 800392e:	9300      	str	r3, [sp, #0]
 8003930:	4623      	mov	r3, r4
 8003932:	f001 f89f 	bl	8004a74 <dmp_read_fifo>
 8003936:	4603      	mov	r3, r0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d001      	beq.n	8003940 <mpu_dmp_get_data+0x50>
 800393c:	2301      	movs	r3, #1
 800393e:	e11e      	b.n	8003b7e <mpu_dmp_get_data+0x28e>
    if (sensors & INV_XYZ_ACCEL)
    send_packet(PACKET_TYPE_ACCEL, accel); */
    /* Unlike gyro and accel, quaternions are written to the FIFO in the body frame, q30.
     * The orientation is set by the scalar passed to dmp_set_orientation during initialization.
    **/
    if(sensors&INV_WXYZ_QUAT)
 8003940:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8003944:	b29b      	uxth	r3, r3
 8003946:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800394a:	2b00      	cmp	r3, #0
 800394c:	f000 8116 	beq.w	8003b7c <mpu_dmp_get_data+0x28c>
    {
        q0 = quat[0] / q30;	//q30
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	4618      	mov	r0, r3
 8003954:	f7fd f9a2 	bl	8000c9c <__aeabi_i2f>
 8003958:	4603      	mov	r3, r0
 800395a:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 800395e:	4618      	mov	r0, r3
 8003960:	f7fd faa4 	bl	8000eac <__aeabi_fdiv>
 8003964:	4603      	mov	r3, r0
 8003966:	647b      	str	r3, [r7, #68]	@ 0x44
        q1 = quat[1] / q30;
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	4618      	mov	r0, r3
 800396c:	f7fd f996 	bl	8000c9c <__aeabi_i2f>
 8003970:	4603      	mov	r3, r0
 8003972:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8003976:	4618      	mov	r0, r3
 8003978:	f7fd fa98 	bl	8000eac <__aeabi_fdiv>
 800397c:	4603      	mov	r3, r0
 800397e:	643b      	str	r3, [r7, #64]	@ 0x40
        q2 = quat[2] / q30;
 8003980:	69bb      	ldr	r3, [r7, #24]
 8003982:	4618      	mov	r0, r3
 8003984:	f7fd f98a 	bl	8000c9c <__aeabi_i2f>
 8003988:	4603      	mov	r3, r0
 800398a:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 800398e:	4618      	mov	r0, r3
 8003990:	f7fd fa8c 	bl	8000eac <__aeabi_fdiv>
 8003994:	4603      	mov	r3, r0
 8003996:	63fb      	str	r3, [r7, #60]	@ 0x3c
        q3 = quat[3] / q30;
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	4618      	mov	r0, r3
 800399c:	f7fd f97e 	bl	8000c9c <__aeabi_i2f>
 80039a0:	4603      	mov	r3, r0
 80039a2:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 80039a6:	4618      	mov	r0, r3
 80039a8:	f7fd fa80 	bl	8000eac <__aeabi_fdiv>
 80039ac:	4603      	mov	r3, r0
 80039ae:	63bb      	str	r3, [r7, #56]	@ 0x38
        ////
        *pitch = asin(-2 * q1 * q3 + 2 * q0* q2)* 57.3;	// pitch
 80039b0:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 80039b4:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80039b6:	f7fd f9c5 	bl	8000d44 <__aeabi_fmul>
 80039ba:	4603      	mov	r3, r0
 80039bc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80039be:	4618      	mov	r0, r3
 80039c0:	f7fd f9c0 	bl	8000d44 <__aeabi_fmul>
 80039c4:	4603      	mov	r3, r0
 80039c6:	461c      	mov	r4, r3
 80039c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039ca:	4619      	mov	r1, r3
 80039cc:	4618      	mov	r0, r3
 80039ce:	f7fd f8b1 	bl	8000b34 <__addsf3>
 80039d2:	4603      	mov	r3, r0
 80039d4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80039d6:	4618      	mov	r0, r3
 80039d8:	f7fd f9b4 	bl	8000d44 <__aeabi_fmul>
 80039dc:	4603      	mov	r3, r0
 80039de:	4619      	mov	r1, r3
 80039e0:	4620      	mov	r0, r4
 80039e2:	f7fd f8a7 	bl	8000b34 <__addsf3>
 80039e6:	4603      	mov	r3, r0
 80039e8:	4618      	mov	r0, r3
 80039ea:	f7fc fd1d 	bl	8000428 <__aeabi_f2d>
 80039ee:	4602      	mov	r2, r0
 80039f0:	460b      	mov	r3, r1
 80039f2:	4610      	mov	r0, r2
 80039f4:	4619      	mov	r1, r3
 80039f6:	f008 fac5 	bl	800bf84 <asin>
 80039fa:	a363      	add	r3, pc, #396	@ (adr r3, 8003b88 <mpu_dmp_get_data+0x298>)
 80039fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a00:	f7fc fd6a 	bl	80004d8 <__aeabi_dmul>
 8003a04:	4602      	mov	r2, r0
 8003a06:	460b      	mov	r3, r1
 8003a08:	4610      	mov	r0, r2
 8003a0a:	4619      	mov	r1, r3
 8003a0c:	f7fd f83c 	bl	8000a88 <__aeabi_d2f>
 8003a10:	4602      	mov	r2, r0
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	601a      	str	r2, [r3, #0]
        *roll  = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2* q2 + 1)* 57.3;	// roll
 8003a16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a18:	4619      	mov	r1, r3
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7fd f88a 	bl	8000b34 <__addsf3>
 8003a20:	4603      	mov	r3, r0
 8003a22:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003a24:	4618      	mov	r0, r3
 8003a26:	f7fd f98d 	bl	8000d44 <__aeabi_fmul>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	461c      	mov	r4, r3
 8003a2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a30:	4619      	mov	r1, r3
 8003a32:	4618      	mov	r0, r3
 8003a34:	f7fd f87e 	bl	8000b34 <__addsf3>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f7fd f981 	bl	8000d44 <__aeabi_fmul>
 8003a42:	4603      	mov	r3, r0
 8003a44:	4619      	mov	r1, r3
 8003a46:	4620      	mov	r0, r4
 8003a48:	f7fd f874 	bl	8000b34 <__addsf3>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f7fc fcea 	bl	8000428 <__aeabi_f2d>
 8003a54:	4604      	mov	r4, r0
 8003a56:	460d      	mov	r5, r1
 8003a58:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 8003a5c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8003a5e:	f7fd f971 	bl	8000d44 <__aeabi_fmul>
 8003a62:	4603      	mov	r3, r0
 8003a64:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7fd f96c 	bl	8000d44 <__aeabi_fmul>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	461e      	mov	r6, r3
 8003a70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a72:	4619      	mov	r1, r3
 8003a74:	4618      	mov	r0, r3
 8003a76:	f7fd f85d 	bl	8000b34 <__addsf3>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f7fd f960 	bl	8000d44 <__aeabi_fmul>
 8003a84:	4603      	mov	r3, r0
 8003a86:	4619      	mov	r1, r3
 8003a88:	4630      	mov	r0, r6
 8003a8a:	f7fd f851 	bl	8000b30 <__aeabi_fsub>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8003a94:	4618      	mov	r0, r3
 8003a96:	f7fd f84d 	bl	8000b34 <__addsf3>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f7fc fcc3 	bl	8000428 <__aeabi_f2d>
 8003aa2:	4602      	mov	r2, r0
 8003aa4:	460b      	mov	r3, r1
 8003aa6:	4620      	mov	r0, r4
 8003aa8:	4629      	mov	r1, r5
 8003aaa:	f008 fa93 	bl	800bfd4 <atan2>
 8003aae:	a336      	add	r3, pc, #216	@ (adr r3, 8003b88 <mpu_dmp_get_data+0x298>)
 8003ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ab4:	f7fc fd10 	bl	80004d8 <__aeabi_dmul>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	460b      	mov	r3, r1
 8003abc:	4610      	mov	r0, r2
 8003abe:	4619      	mov	r1, r3
 8003ac0:	f7fc ffe2 	bl	8000a88 <__aeabi_d2f>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	601a      	str	r2, [r3, #0]
        *yaw   = atan2(2*(q1*q2 + q0*q3),q0*q0+q1*q1-q2*q2-q3*q3) * 57.3;	//yaw
 8003aca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003acc:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8003ace:	f7fd f939 	bl	8000d44 <__aeabi_fmul>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	461c      	mov	r4, r3
 8003ad6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003ad8:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8003ada:	f7fd f933 	bl	8000d44 <__aeabi_fmul>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	4619      	mov	r1, r3
 8003ae2:	4620      	mov	r0, r4
 8003ae4:	f7fd f826 	bl	8000b34 <__addsf3>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	4619      	mov	r1, r3
 8003aec:	4618      	mov	r0, r3
 8003aee:	f7fd f821 	bl	8000b34 <__addsf3>
 8003af2:	4603      	mov	r3, r0
 8003af4:	4618      	mov	r0, r3
 8003af6:	f7fc fc97 	bl	8000428 <__aeabi_f2d>
 8003afa:	4604      	mov	r4, r0
 8003afc:	460d      	mov	r5, r1
 8003afe:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003b00:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8003b02:	f7fd f91f 	bl	8000d44 <__aeabi_fmul>
 8003b06:	4603      	mov	r3, r0
 8003b08:	461e      	mov	r6, r3
 8003b0a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b0c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8003b0e:	f7fd f919 	bl	8000d44 <__aeabi_fmul>
 8003b12:	4603      	mov	r3, r0
 8003b14:	4619      	mov	r1, r3
 8003b16:	4630      	mov	r0, r6
 8003b18:	f7fd f80c 	bl	8000b34 <__addsf3>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	461e      	mov	r6, r3
 8003b20:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003b22:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003b24:	f7fd f90e 	bl	8000d44 <__aeabi_fmul>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	4619      	mov	r1, r3
 8003b2c:	4630      	mov	r0, r6
 8003b2e:	f7fc ffff 	bl	8000b30 <__aeabi_fsub>
 8003b32:	4603      	mov	r3, r0
 8003b34:	461e      	mov	r6, r3
 8003b36:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003b38:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003b3a:	f7fd f903 	bl	8000d44 <__aeabi_fmul>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	4619      	mov	r1, r3
 8003b42:	4630      	mov	r0, r6
 8003b44:	f7fc fff4 	bl	8000b30 <__aeabi_fsub>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f7fc fc6c 	bl	8000428 <__aeabi_f2d>
 8003b50:	4602      	mov	r2, r0
 8003b52:	460b      	mov	r3, r1
 8003b54:	4620      	mov	r0, r4
 8003b56:	4629      	mov	r1, r5
 8003b58:	f008 fa3c 	bl	800bfd4 <atan2>
 8003b5c:	a30a      	add	r3, pc, #40	@ (adr r3, 8003b88 <mpu_dmp_get_data+0x298>)
 8003b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b62:	f7fc fcb9 	bl	80004d8 <__aeabi_dmul>
 8003b66:	4602      	mov	r2, r0
 8003b68:	460b      	mov	r3, r1
 8003b6a:	4610      	mov	r0, r2
 8003b6c:	4619      	mov	r1, r3
 8003b6e:	f7fc ff8b 	bl	8000a88 <__aeabi_d2f>
 8003b72:	4602      	mov	r2, r0
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	601a      	str	r2, [r3, #0]
    } else return 2;
    return 0;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	e000      	b.n	8003b7e <mpu_dmp_get_data+0x28e>
    } else return 2;
 8003b7c:	2302      	movs	r3, #2
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	374c      	adds	r7, #76	@ 0x4c
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b86:	bf00      	nop
 8003b88:	66666666 	.word	0x66666666
 8003b8c:	404ca666 	.word	0x404ca666

08003b90 <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 8003b94:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b98:	23c8      	movs	r3, #200	@ 0xc8
 8003b9a:	4904      	ldr	r1, [pc, #16]	@ (8003bac <dmp_load_motion_driver_firmware+0x1c>)
 8003b9c:	f640 30f6 	movw	r0, #3062	@ 0xbf6
 8003ba0:	f7ff fc88 	bl	80034b4 <mpu_load_firmware>
 8003ba4:	4603      	mov	r3, r0
        DMP_SAMPLE_RATE);
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	bd80      	pop	{r7, pc}
 8003baa:	bf00      	nop
 8003bac:	0800cb58 	.word	0x0800cb58

08003bb0 <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b088      	sub	sp, #32
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 8003bba:	4a6e      	ldr	r2, [pc, #440]	@ (8003d74 <dmp_set_orientation+0x1c4>)
 8003bbc:	f107 0314 	add.w	r3, r7, #20
 8003bc0:	6812      	ldr	r2, [r2, #0]
 8003bc2:	4611      	mov	r1, r2
 8003bc4:	8019      	strh	r1, [r3, #0]
 8003bc6:	3302      	adds	r3, #2
 8003bc8:	0c12      	lsrs	r2, r2, #16
 8003bca:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 8003bcc:	4a6a      	ldr	r2, [pc, #424]	@ (8003d78 <dmp_set_orientation+0x1c8>)
 8003bce:	f107 0310 	add.w	r3, r7, #16
 8003bd2:	6812      	ldr	r2, [r2, #0]
 8003bd4:	4611      	mov	r1, r2
 8003bd6:	8019      	strh	r1, [r3, #0]
 8003bd8:	3302      	adds	r3, #2
 8003bda:	0c12      	lsrs	r2, r2, #16
 8003bdc:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 8003bde:	4a67      	ldr	r2, [pc, #412]	@ (8003d7c <dmp_set_orientation+0x1cc>)
 8003be0:	f107 030c 	add.w	r3, r7, #12
 8003be4:	6812      	ldr	r2, [r2, #0]
 8003be6:	4611      	mov	r1, r2
 8003be8:	8019      	strh	r1, [r3, #0]
 8003bea:	3302      	adds	r3, #2
 8003bec:	0c12      	lsrs	r2, r2, #16
 8003bee:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 8003bf0:	4a63      	ldr	r2, [pc, #396]	@ (8003d80 <dmp_set_orientation+0x1d0>)
 8003bf2:	f107 0308 	add.w	r3, r7, #8
 8003bf6:	6812      	ldr	r2, [r2, #0]
 8003bf8:	4611      	mov	r1, r2
 8003bfa:	8019      	strh	r1, [r3, #0]
 8003bfc:	3302      	adds	r3, #2
 8003bfe:	0c12      	lsrs	r2, r2, #16
 8003c00:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 8003c02:	88fb      	ldrh	r3, [r7, #6]
 8003c04:	f003 0303 	and.w	r3, r3, #3
 8003c08:	3320      	adds	r3, #32
 8003c0a:	443b      	add	r3, r7
 8003c0c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003c10:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 8003c12:	88fb      	ldrh	r3, [r7, #6]
 8003c14:	08db      	lsrs	r3, r3, #3
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	f003 0303 	and.w	r3, r3, #3
 8003c1c:	3320      	adds	r3, #32
 8003c1e:	443b      	add	r3, r7
 8003c20:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003c24:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 8003c26:	88fb      	ldrh	r3, [r7, #6]
 8003c28:	099b      	lsrs	r3, r3, #6
 8003c2a:	b29b      	uxth	r3, r3
 8003c2c:	f003 0303 	and.w	r3, r3, #3
 8003c30:	3320      	adds	r3, #32
 8003c32:	443b      	add	r3, r7
 8003c34:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003c38:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 8003c3a:	88fb      	ldrh	r3, [r7, #6]
 8003c3c:	f003 0303 	and.w	r3, r3, #3
 8003c40:	3320      	adds	r3, #32
 8003c42:	443b      	add	r3, r7
 8003c44:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003c48:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 8003c4a:	88fb      	ldrh	r3, [r7, #6]
 8003c4c:	08db      	lsrs	r3, r3, #3
 8003c4e:	b29b      	uxth	r3, r3
 8003c50:	f003 0303 	and.w	r3, r3, #3
 8003c54:	3320      	adds	r3, #32
 8003c56:	443b      	add	r3, r7
 8003c58:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003c5c:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 8003c5e:	88fb      	ldrh	r3, [r7, #6]
 8003c60:	099b      	lsrs	r3, r3, #6
 8003c62:	b29b      	uxth	r3, r3
 8003c64:	f003 0303 	and.w	r3, r3, #3
 8003c68:	3320      	adds	r3, #32
 8003c6a:	443b      	add	r3, r7
 8003c6c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003c70:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 8003c72:	f107 031c 	add.w	r3, r7, #28
 8003c76:	461a      	mov	r2, r3
 8003c78:	2103      	movs	r1, #3
 8003c7a:	f240 4026 	movw	r0, #1062	@ 0x426
 8003c7e:	f7ff fb75 	bl	800336c <mpu_write_mem>
 8003c82:	4603      	mov	r3, r0
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d002      	beq.n	8003c8e <dmp_set_orientation+0xde>
        return -1;
 8003c88:	f04f 33ff 	mov.w	r3, #4294967295
 8003c8c:	e06e      	b.n	8003d6c <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 8003c8e:	f107 0318 	add.w	r3, r7, #24
 8003c92:	461a      	mov	r2, r3
 8003c94:	2103      	movs	r1, #3
 8003c96:	f240 402a 	movw	r0, #1066	@ 0x42a
 8003c9a:	f7ff fb67 	bl	800336c <mpu_write_mem>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d002      	beq.n	8003caa <dmp_set_orientation+0xfa>
        return -1;
 8003ca4:	f04f 33ff 	mov.w	r3, #4294967295
 8003ca8:	e060      	b.n	8003d6c <dmp_set_orientation+0x1bc>

    memcpy(gyro_regs, gyro_sign, 3);
 8003caa:	f107 031c 	add.w	r3, r7, #28
 8003cae:	f107 020c 	add.w	r2, r7, #12
 8003cb2:	6812      	ldr	r2, [r2, #0]
 8003cb4:	4611      	mov	r1, r2
 8003cb6:	8019      	strh	r1, [r3, #0]
 8003cb8:	3302      	adds	r3, #2
 8003cba:	0c12      	lsrs	r2, r2, #16
 8003cbc:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 8003cbe:	f107 0318 	add.w	r3, r7, #24
 8003cc2:	f107 0208 	add.w	r2, r7, #8
 8003cc6:	6812      	ldr	r2, [r2, #0]
 8003cc8:	4611      	mov	r1, r2
 8003cca:	8019      	strh	r1, [r3, #0]
 8003ccc:	3302      	adds	r3, #2
 8003cce:	0c12      	lsrs	r2, r2, #16
 8003cd0:	701a      	strb	r2, [r3, #0]
    if (orient & 4) {
 8003cd2:	88fb      	ldrh	r3, [r7, #6]
 8003cd4:	f003 0304 	and.w	r3, r3, #4
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d009      	beq.n	8003cf0 <dmp_set_orientation+0x140>
        gyro_regs[0] |= 1;
 8003cdc:	7f3b      	ldrb	r3, [r7, #28]
 8003cde:	f043 0301 	orr.w	r3, r3, #1
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 8003ce6:	7e3b      	ldrb	r3, [r7, #24]
 8003ce8:	f043 0301 	orr.w	r3, r3, #1
 8003cec:	b2db      	uxtb	r3, r3
 8003cee:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20) {
 8003cf0:	88fb      	ldrh	r3, [r7, #6]
 8003cf2:	f003 0320 	and.w	r3, r3, #32
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d009      	beq.n	8003d0e <dmp_set_orientation+0x15e>
        gyro_regs[1] |= 1;
 8003cfa:	7f7b      	ldrb	r3, [r7, #29]
 8003cfc:	f043 0301 	orr.w	r3, r3, #1
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 8003d04:	7e7b      	ldrb	r3, [r7, #25]
 8003d06:	f043 0301 	orr.w	r3, r3, #1
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100) {
 8003d0e:	88fb      	ldrh	r3, [r7, #6]
 8003d10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d009      	beq.n	8003d2c <dmp_set_orientation+0x17c>
        gyro_regs[2] |= 1;
 8003d18:	7fbb      	ldrb	r3, [r7, #30]
 8003d1a:	f043 0301 	orr.w	r3, r3, #1
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 8003d22:	7ebb      	ldrb	r3, [r7, #26]
 8003d24:	f043 0301 	orr.w	r3, r3, #1
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 8003d2c:	f107 031c 	add.w	r3, r7, #28
 8003d30:	461a      	mov	r2, r3
 8003d32:	2103      	movs	r1, #3
 8003d34:	f44f 6088 	mov.w	r0, #1088	@ 0x440
 8003d38:	f7ff fb18 	bl	800336c <mpu_write_mem>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d002      	beq.n	8003d48 <dmp_set_orientation+0x198>
        return -1;
 8003d42:	f04f 33ff 	mov.w	r3, #4294967295
 8003d46:	e011      	b.n	8003d6c <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 8003d48:	f107 0318 	add.w	r3, r7, #24
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	2103      	movs	r1, #3
 8003d50:	f240 4031 	movw	r0, #1073	@ 0x431
 8003d54:	f7ff fb0a 	bl	800336c <mpu_write_mem>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d002      	beq.n	8003d64 <dmp_set_orientation+0x1b4>
        return -1;
 8003d5e:	f04f 33ff 	mov.w	r3, #4294967295
 8003d62:	e003      	b.n	8003d6c <dmp_set_orientation+0x1bc>
    dmp.orient = orient;
 8003d64:	4a07      	ldr	r2, [pc, #28]	@ (8003d84 <dmp_set_orientation+0x1d4>)
 8003d66:	88fb      	ldrh	r3, [r7, #6]
 8003d68:	8113      	strh	r3, [r2, #8]
    return 0;
 8003d6a:	2300      	movs	r3, #0
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3720      	adds	r7, #32
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	0800ca78 	.word	0x0800ca78
 8003d78:	0800ca7c 	.word	0x0800ca7c
 8003d7c:	0800ca80 	.word	0x0800ca80
 8003d80:	0800ca84 	.word	0x0800ca84
 8003d84:	20000254 	.word	0x20000254

08003d88 <dmp_set_gyro_bias>:
 *  overwrite the biases written to this location once a new one is computed.
 *  @param[in]  bias    Gyro biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_gyro_bias(long *bias)
{
 8003d88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d8c:	b08c      	sub	sp, #48	@ 0x30
 8003d8e:	af00      	add	r7, sp, #0
 8003d90:	61f8      	str	r0, [r7, #28]
    long gyro_bias_body[3];
    unsigned char regs[4];

    gyro_bias_body[0] = bias[dmp.orient & 3];
 8003d92:	4b80      	ldr	r3, [pc, #512]	@ (8003f94 <dmp_set_gyro_bias+0x20c>)
 8003d94:	891b      	ldrh	r3, [r3, #8]
 8003d96:	f003 0303 	and.w	r3, r3, #3
 8003d9a:	009b      	lsls	r3, r3, #2
 8003d9c:	69fa      	ldr	r2, [r7, #28]
 8003d9e:	4413      	add	r3, r2
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	627b      	str	r3, [r7, #36]	@ 0x24
    if (dmp.orient & 4)
 8003da4:	4b7b      	ldr	r3, [pc, #492]	@ (8003f94 <dmp_set_gyro_bias+0x20c>)
 8003da6:	891b      	ldrh	r3, [r3, #8]
 8003da8:	f003 0304 	and.w	r3, r3, #4
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d002      	beq.n	8003db6 <dmp_set_gyro_bias+0x2e>
        gyro_bias_body[0] *= -1;
 8003db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003db2:	425b      	negs	r3, r3
 8003db4:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8003db6:	4b77      	ldr	r3, [pc, #476]	@ (8003f94 <dmp_set_gyro_bias+0x20c>)
 8003db8:	891b      	ldrh	r3, [r3, #8]
 8003dba:	08db      	lsrs	r3, r3, #3
 8003dbc:	b29b      	uxth	r3, r3
 8003dbe:	f003 0303 	and.w	r3, r3, #3
 8003dc2:	009b      	lsls	r3, r3, #2
 8003dc4:	69fa      	ldr	r2, [r7, #28]
 8003dc6:	4413      	add	r3, r2
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (dmp.orient & 0x20)
 8003dcc:	4b71      	ldr	r3, [pc, #452]	@ (8003f94 <dmp_set_gyro_bias+0x20c>)
 8003dce:	891b      	ldrh	r3, [r3, #8]
 8003dd0:	f003 0320 	and.w	r3, r3, #32
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d002      	beq.n	8003dde <dmp_set_gyro_bias+0x56>
        gyro_bias_body[1] *= -1;
 8003dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dda:	425b      	negs	r3, r3
 8003ddc:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8003dde:	4b6d      	ldr	r3, [pc, #436]	@ (8003f94 <dmp_set_gyro_bias+0x20c>)
 8003de0:	891b      	ldrh	r3, [r3, #8]
 8003de2:	099b      	lsrs	r3, r3, #6
 8003de4:	b29b      	uxth	r3, r3
 8003de6:	f003 0303 	and.w	r3, r3, #3
 8003dea:	009b      	lsls	r3, r3, #2
 8003dec:	69fa      	ldr	r2, [r7, #28]
 8003dee:	4413      	add	r3, r2
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (dmp.orient & 0x100)
 8003df4:	4b67      	ldr	r3, [pc, #412]	@ (8003f94 <dmp_set_gyro_bias+0x20c>)
 8003df6:	891b      	ldrh	r3, [r3, #8]
 8003df8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d002      	beq.n	8003e06 <dmp_set_gyro_bias+0x7e>
        gyro_bias_body[2] *= -1;
 8003e00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e02:	425b      	negs	r3, r3
 8003e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
#ifdef EMPL_NO_64BIT
    gyro_bias_body[0] = (long)(((float)gyro_bias_body[0] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[1] = (long)(((float)gyro_bias_body[1] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[2] = (long)(((float)gyro_bias_body[2] * GYRO_SF) / 1073741824.f);
#else
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 8003e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e08:	17da      	asrs	r2, r3, #31
 8003e0a:	613b      	str	r3, [r7, #16]
 8003e0c:	617a      	str	r2, [r7, #20]
 8003e0e:	4b62      	ldr	r3, [pc, #392]	@ (8003f98 <dmp_set_gyro_bias+0x210>)
 8003e10:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003e14:	460a      	mov	r2, r1
 8003e16:	fb03 f202 	mul.w	r2, r3, r2
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8003e20:	4601      	mov	r1, r0
 8003e22:	fb01 f303 	mul.w	r3, r1, r3
 8003e26:	4413      	add	r3, r2
 8003e28:	4a5b      	ldr	r2, [pc, #364]	@ (8003f98 <dmp_set_gyro_bias+0x210>)
 8003e2a:	6939      	ldr	r1, [r7, #16]
 8003e2c:	fba1 ab02 	umull	sl, fp, r1, r2
 8003e30:	445b      	add	r3, fp
 8003e32:	469b      	mov	fp, r3
 8003e34:	f04f 0200 	mov.w	r2, #0
 8003e38:	f04f 0300 	mov.w	r3, #0
 8003e3c:	ea4f 729a 	mov.w	r2, sl, lsr #30
 8003e40:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 8003e44:	ea4f 73ab 	mov.w	r3, fp, asr #30
 8003e48:	4613      	mov	r3, r2
 8003e4a:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 8003e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e4e:	17da      	asrs	r2, r3, #31
 8003e50:	60bb      	str	r3, [r7, #8]
 8003e52:	60fa      	str	r2, [r7, #12]
 8003e54:	4b50      	ldr	r3, [pc, #320]	@ (8003f98 <dmp_set_gyro_bias+0x210>)
 8003e56:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003e5a:	465a      	mov	r2, fp
 8003e5c:	fb03 f202 	mul.w	r2, r3, r2
 8003e60:	2300      	movs	r3, #0
 8003e62:	4651      	mov	r1, sl
 8003e64:	fb01 f303 	mul.w	r3, r1, r3
 8003e68:	4413      	add	r3, r2
 8003e6a:	4a4b      	ldr	r2, [pc, #300]	@ (8003f98 <dmp_set_gyro_bias+0x210>)
 8003e6c:	4651      	mov	r1, sl
 8003e6e:	fba1 8902 	umull	r8, r9, r1, r2
 8003e72:	444b      	add	r3, r9
 8003e74:	4699      	mov	r9, r3
 8003e76:	f04f 0200 	mov.w	r2, #0
 8003e7a:	f04f 0300 	mov.w	r3, #0
 8003e7e:	ea4f 7298 	mov.w	r2, r8, lsr #30
 8003e82:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 8003e86:	ea4f 73a9 	mov.w	r3, r9, asr #30
 8003e8a:	4613      	mov	r3, r2
 8003e8c:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 8003e8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e90:	17da      	asrs	r2, r3, #31
 8003e92:	603b      	str	r3, [r7, #0]
 8003e94:	607a      	str	r2, [r7, #4]
 8003e96:	4b40      	ldr	r3, [pc, #256]	@ (8003f98 <dmp_set_gyro_bias+0x210>)
 8003e98:	e9d7 8900 	ldrd	r8, r9, [r7]
 8003e9c:	464a      	mov	r2, r9
 8003e9e:	fb03 f202 	mul.w	r2, r3, r2
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	4641      	mov	r1, r8
 8003ea6:	fb01 f303 	mul.w	r3, r1, r3
 8003eaa:	4413      	add	r3, r2
 8003eac:	4a3a      	ldr	r2, [pc, #232]	@ (8003f98 <dmp_set_gyro_bias+0x210>)
 8003eae:	4641      	mov	r1, r8
 8003eb0:	fba1 4502 	umull	r4, r5, r1, r2
 8003eb4:	442b      	add	r3, r5
 8003eb6:	461d      	mov	r5, r3
 8003eb8:	f04f 0200 	mov.w	r2, #0
 8003ebc:	f04f 0300 	mov.w	r3, #0
 8003ec0:	0fa2      	lsrs	r2, r4, #30
 8003ec2:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8003ec6:	17ab      	asrs	r3, r5, #30
 8003ec8:	4613      	mov	r3, r2
 8003eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif

    regs[0] = (unsigned char)((gyro_bias_body[0] >> 24) & 0xFF);
 8003ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ece:	161b      	asrs	r3, r3, #24
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[0] >> 16) & 0xFF);
 8003ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed8:	141b      	asrs	r3, r3, #16
 8003eda:	b2db      	uxtb	r3, r3
 8003edc:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[0] >> 8) & 0xFF);
 8003ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee2:	121b      	asrs	r3, r3, #8
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[0] & 0xFF);
 8003eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 8003ef2:	f107 0320 	add.w	r3, r7, #32
 8003ef6:	461a      	mov	r2, r3
 8003ef8:	2104      	movs	r1, #4
 8003efa:	f44f 7074 	mov.w	r0, #976	@ 0x3d0
 8003efe:	f7ff fa35 	bl	800336c <mpu_write_mem>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d002      	beq.n	8003f0e <dmp_set_gyro_bias+0x186>
        return -1;
 8003f08:	f04f 33ff 	mov.w	r3, #4294967295
 8003f0c:	e03c      	b.n	8003f88 <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[1] >> 24) & 0xFF);
 8003f0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f10:	161b      	asrs	r3, r3, #24
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[1] >> 16) & 0xFF);
 8003f18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f1a:	141b      	asrs	r3, r3, #16
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[1] >> 8) & 0xFF);
 8003f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f24:	121b      	asrs	r3, r3, #8
 8003f26:	b2db      	uxtb	r3, r3
 8003f28:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[1] & 0xFF);
 8003f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f2e:	b2db      	uxtb	r3, r3
 8003f30:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 8003f34:	f107 0320 	add.w	r3, r7, #32
 8003f38:	461a      	mov	r2, r3
 8003f3a:	2104      	movs	r1, #4
 8003f3c:	f44f 7075 	mov.w	r0, #980	@ 0x3d4
 8003f40:	f7ff fa14 	bl	800336c <mpu_write_mem>
 8003f44:	4603      	mov	r3, r0
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d002      	beq.n	8003f50 <dmp_set_gyro_bias+0x1c8>
        return -1;
 8003f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f4e:	e01b      	b.n	8003f88 <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[2] >> 24) & 0xFF);
 8003f50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f52:	161b      	asrs	r3, r3, #24
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[2] >> 16) & 0xFF);
 8003f5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f5c:	141b      	asrs	r3, r3, #16
 8003f5e:	b2db      	uxtb	r3, r3
 8003f60:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[2] >> 8) & 0xFF);
 8003f64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f66:	121b      	asrs	r3, r3, #8
 8003f68:	b2db      	uxtb	r3, r3
 8003f6a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[2] & 0xFF);
 8003f6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 8003f76:	f107 0320 	add.w	r3, r7, #32
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	2104      	movs	r1, #4
 8003f7e:	f44f 7076 	mov.w	r0, #984	@ 0x3d8
 8003f82:	f7ff f9f3 	bl	800336c <mpu_write_mem>
 8003f86:	4603      	mov	r3, r0
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3730      	adds	r7, #48	@ 0x30
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f92:	bf00      	nop
 8003f94:	20000254 	.word	0x20000254
 8003f98:	02cae309 	.word	0x02cae309

08003f9c <dmp_set_accel_bias>:
 *  These biases will be removed from the DMP 6-axis quaternion.
 *  @param[in]  bias    Accel biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_accel_bias(long *bias)
{
 8003f9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003fa0:	b094      	sub	sp, #80	@ 0x50
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	6278      	str	r0, [r7, #36]	@ 0x24
    long accel_bias_body[3];
    unsigned char regs[12];
    long long accel_sf;
    unsigned short accel_sens;

    mpu_get_accel_sens(&accel_sens);
 8003fa6:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8003faa:	4618      	mov	r0, r3
 8003fac:	f7fe f91c 	bl	80021e8 <mpu_get_accel_sens>
    accel_sf = (long long)accel_sens << 15;
 8003fb0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003fb2:	b29b      	uxth	r3, r3
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	613b      	str	r3, [r7, #16]
 8003fb8:	617a      	str	r2, [r7, #20]
 8003fba:	f04f 0200 	mov.w	r2, #0
 8003fbe:	f04f 0300 	mov.w	r3, #0
 8003fc2:	6979      	ldr	r1, [r7, #20]
 8003fc4:	03cb      	lsls	r3, r1, #15
 8003fc6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003fca:	4684      	mov	ip, r0
 8003fcc:	ea43 435c 	orr.w	r3, r3, ip, lsr #17
 8003fd0:	4601      	mov	r1, r0
 8003fd2:	03ca      	lsls	r2, r1, #15
 8003fd4:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    //__no_operation();

    accel_bias_body[0] = bias[dmp.orient & 3];
 8003fd8:	4b71      	ldr	r3, [pc, #452]	@ (80041a0 <dmp_set_accel_bias+0x204>)
 8003fda:	891b      	ldrh	r3, [r3, #8]
 8003fdc:	f003 0303 	and.w	r3, r3, #3
 8003fe0:	009b      	lsls	r3, r3, #2
 8003fe2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fe4:	4413      	add	r3, r2
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (dmp.orient & 4)
 8003fea:	4b6d      	ldr	r3, [pc, #436]	@ (80041a0 <dmp_set_accel_bias+0x204>)
 8003fec:	891b      	ldrh	r3, [r3, #8]
 8003fee:	f003 0304 	and.w	r3, r3, #4
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d002      	beq.n	8003ffc <dmp_set_accel_bias+0x60>
        accel_bias_body[0] *= -1;
 8003ff6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ff8:	425b      	negs	r3, r3
 8003ffa:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8003ffc:	4b68      	ldr	r3, [pc, #416]	@ (80041a0 <dmp_set_accel_bias+0x204>)
 8003ffe:	891b      	ldrh	r3, [r3, #8]
 8004000:	08db      	lsrs	r3, r3, #3
 8004002:	b29b      	uxth	r3, r3
 8004004:	f003 0303 	and.w	r3, r3, #3
 8004008:	009b      	lsls	r3, r3, #2
 800400a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800400c:	4413      	add	r3, r2
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	643b      	str	r3, [r7, #64]	@ 0x40
    if (dmp.orient & 0x20)
 8004012:	4b63      	ldr	r3, [pc, #396]	@ (80041a0 <dmp_set_accel_bias+0x204>)
 8004014:	891b      	ldrh	r3, [r3, #8]
 8004016:	f003 0320 	and.w	r3, r3, #32
 800401a:	2b00      	cmp	r3, #0
 800401c:	d002      	beq.n	8004024 <dmp_set_accel_bias+0x88>
        accel_bias_body[1] *= -1;
 800401e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004020:	425b      	negs	r3, r3
 8004022:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8004024:	4b5e      	ldr	r3, [pc, #376]	@ (80041a0 <dmp_set_accel_bias+0x204>)
 8004026:	891b      	ldrh	r3, [r3, #8]
 8004028:	099b      	lsrs	r3, r3, #6
 800402a:	b29b      	uxth	r3, r3
 800402c:	f003 0303 	and.w	r3, r3, #3
 8004030:	009b      	lsls	r3, r3, #2
 8004032:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004034:	4413      	add	r3, r2
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	647b      	str	r3, [r7, #68]	@ 0x44
    if (dmp.orient & 0x100)
 800403a:	4b59      	ldr	r3, [pc, #356]	@ (80041a0 <dmp_set_accel_bias+0x204>)
 800403c:	891b      	ldrh	r3, [r3, #8]
 800403e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004042:	2b00      	cmp	r3, #0
 8004044:	d002      	beq.n	800404c <dmp_set_accel_bias+0xb0>
        accel_bias_body[2] *= -1;
 8004046:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004048:	425b      	negs	r3, r3
 800404a:	647b      	str	r3, [r7, #68]	@ 0x44
#ifdef EMPL_NO_64BIT
    accel_bias_body[0] = (long)(((float)accel_bias_body[0] * accel_sf) / 1073741824.f);
    accel_bias_body[1] = (long)(((float)accel_bias_body[1] * accel_sf) / 1073741824.f);
    accel_bias_body[2] = (long)(((float)accel_bias_body[2] * accel_sf) / 1073741824.f);
#else
    accel_bias_body[0] = (long)(((long long)accel_bias_body[0] * accel_sf) >> 30);
 800404c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800404e:	17da      	asrs	r2, r3, #31
 8004050:	61bb      	str	r3, [r7, #24]
 8004052:	61fa      	str	r2, [r7, #28]
 8004054:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004056:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800405a:	460a      	mov	r2, r1
 800405c:	fb02 f203 	mul.w	r2, r2, r3
 8004060:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004062:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8004066:	4601      	mov	r1, r0
 8004068:	fb01 f303 	mul.w	r3, r1, r3
 800406c:	4413      	add	r3, r2
 800406e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004070:	69b9      	ldr	r1, [r7, #24]
 8004072:	fba2 ab01 	umull	sl, fp, r2, r1
 8004076:	445b      	add	r3, fp
 8004078:	469b      	mov	fp, r3
 800407a:	f04f 0200 	mov.w	r2, #0
 800407e:	f04f 0300 	mov.w	r3, #0
 8004082:	ea4f 729a 	mov.w	r2, sl, lsr #30
 8004086:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 800408a:	ea4f 73ab 	mov.w	r3, fp, asr #30
 800408e:	4613      	mov	r3, r2
 8004090:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 8004092:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004094:	17da      	asrs	r2, r3, #31
 8004096:	60bb      	str	r3, [r7, #8]
 8004098:	60fa      	str	r2, [r7, #12]
 800409a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800409c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80040a0:	465a      	mov	r2, fp
 80040a2:	fb02 f203 	mul.w	r2, r2, r3
 80040a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80040a8:	4651      	mov	r1, sl
 80040aa:	fb01 f303 	mul.w	r3, r1, r3
 80040ae:	4413      	add	r3, r2
 80040b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80040b2:	4651      	mov	r1, sl
 80040b4:	fba2 8901 	umull	r8, r9, r2, r1
 80040b8:	444b      	add	r3, r9
 80040ba:	4699      	mov	r9, r3
 80040bc:	f04f 0200 	mov.w	r2, #0
 80040c0:	f04f 0300 	mov.w	r3, #0
 80040c4:	ea4f 7298 	mov.w	r2, r8, lsr #30
 80040c8:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 80040cc:	ea4f 73a9 	mov.w	r3, r9, asr #30
 80040d0:	4613      	mov	r3, r2
 80040d2:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = (long)(((long long)accel_bias_body[2] * accel_sf) >> 30);
 80040d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040d6:	17da      	asrs	r2, r3, #31
 80040d8:	603b      	str	r3, [r7, #0]
 80040da:	607a      	str	r2, [r7, #4]
 80040dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040de:	e9d7 8900 	ldrd	r8, r9, [r7]
 80040e2:	464a      	mov	r2, r9
 80040e4:	fb02 f203 	mul.w	r2, r2, r3
 80040e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80040ea:	4641      	mov	r1, r8
 80040ec:	fb01 f303 	mul.w	r3, r1, r3
 80040f0:	4413      	add	r3, r2
 80040f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80040f4:	4641      	mov	r1, r8
 80040f6:	fba2 4501 	umull	r4, r5, r2, r1
 80040fa:	442b      	add	r3, r5
 80040fc:	461d      	mov	r5, r3
 80040fe:	f04f 0200 	mov.w	r2, #0
 8004102:	f04f 0300 	mov.w	r3, #0
 8004106:	0fa2      	lsrs	r2, r4, #30
 8004108:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 800410c:	17ab      	asrs	r3, r5, #30
 800410e:	4613      	mov	r3, r2
 8004110:	647b      	str	r3, [r7, #68]	@ 0x44
#endif

    regs[0] = (unsigned char)((accel_bias_body[0] >> 24) & 0xFF);
 8004112:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004114:	161b      	asrs	r3, r3, #24
 8004116:	b2db      	uxtb	r3, r3
 8004118:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    regs[1] = (unsigned char)((accel_bias_body[0] >> 16) & 0xFF);
 800411c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800411e:	141b      	asrs	r3, r3, #16
 8004120:	b2db      	uxtb	r3, r3
 8004122:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    regs[2] = (unsigned char)((accel_bias_body[0] >> 8) & 0xFF);
 8004126:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004128:	121b      	asrs	r3, r3, #8
 800412a:	b2db      	uxtb	r3, r3
 800412c:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    regs[3] = (unsigned char)(accel_bias_body[0] & 0xFF);
 8004130:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004132:	b2db      	uxtb	r3, r3
 8004134:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    regs[4] = (unsigned char)((accel_bias_body[1] >> 24) & 0xFF);
 8004138:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800413a:	161b      	asrs	r3, r3, #24
 800413c:	b2db      	uxtb	r3, r3
 800413e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    regs[5] = (unsigned char)((accel_bias_body[1] >> 16) & 0xFF);
 8004142:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004144:	141b      	asrs	r3, r3, #16
 8004146:	b2db      	uxtb	r3, r3
 8004148:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    regs[6] = (unsigned char)((accel_bias_body[1] >> 8) & 0xFF);
 800414c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800414e:	121b      	asrs	r3, r3, #8
 8004150:	b2db      	uxtb	r3, r3
 8004152:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    regs[7] = (unsigned char)(accel_bias_body[1] & 0xFF);
 8004156:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004158:	b2db      	uxtb	r3, r3
 800415a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    regs[8] = (unsigned char)((accel_bias_body[2] >> 24) & 0xFF);
 800415e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004160:	161b      	asrs	r3, r3, #24
 8004162:	b2db      	uxtb	r3, r3
 8004164:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    regs[9] = (unsigned char)((accel_bias_body[2] >> 16) & 0xFF);
 8004168:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800416a:	141b      	asrs	r3, r3, #16
 800416c:	b2db      	uxtb	r3, r3
 800416e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    regs[10] = (unsigned char)((accel_bias_body[2] >> 8) & 0xFF);
 8004172:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004174:	121b      	asrs	r3, r3, #8
 8004176:	b2db      	uxtb	r3, r3
 8004178:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    regs[11] = (unsigned char)(accel_bias_body[2] & 0xFF);
 800417c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800417e:	b2db      	uxtb	r3, r3
 8004180:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 8004184:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004188:	461a      	mov	r2, r3
 800418a:	210c      	movs	r1, #12
 800418c:	f44f 7025 	mov.w	r0, #660	@ 0x294
 8004190:	f7ff f8ec 	bl	800336c <mpu_write_mem>
 8004194:	4603      	mov	r3, r0
}
 8004196:	4618      	mov	r0, r3
 8004198:	3750      	adds	r7, #80	@ 0x50
 800419a:	46bd      	mov	sp, r7
 800419c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80041a0:	20000254 	.word	0x20000254

080041a4 <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b088      	sub	sp, #32
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	4603      	mov	r3, r0
 80041ac:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 80041ae:	4a1f      	ldr	r2, [pc, #124]	@ (800422c <dmp_set_fifo_rate+0x88>)
 80041b0:	f107 0310 	add.w	r3, r7, #16
 80041b4:	ca07      	ldmia	r2, {r0, r1, r2}
 80041b6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 80041ba:	88fb      	ldrh	r3, [r7, #6]
 80041bc:	2bc8      	cmp	r3, #200	@ 0xc8
 80041be:	d902      	bls.n	80041c6 <dmp_set_fifo_rate+0x22>
        return -1;
 80041c0:	f04f 33ff 	mov.w	r3, #4294967295
 80041c4:	e02e      	b.n	8004224 <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 80041c6:	88fb      	ldrh	r3, [r7, #6]
 80041c8:	22c8      	movs	r2, #200	@ 0xc8
 80041ca:	fb92 f3f3 	sdiv	r3, r2, r3
 80041ce:	b29b      	uxth	r3, r3
 80041d0:	3b01      	subs	r3, #1
 80041d2:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 80041d4:	8bfb      	ldrh	r3, [r7, #30]
 80041d6:	0a1b      	lsrs	r3, r3, #8
 80041d8:	b29b      	uxth	r3, r3
 80041da:	b2db      	uxtb	r3, r3
 80041dc:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 80041de:	8bfb      	ldrh	r3, [r7, #30]
 80041e0:	b2db      	uxtb	r3, r3
 80041e2:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 80041e4:	f107 0308 	add.w	r3, r7, #8
 80041e8:	461a      	mov	r2, r3
 80041ea:	2102      	movs	r1, #2
 80041ec:	f240 2016 	movw	r0, #534	@ 0x216
 80041f0:	f7ff f8bc 	bl	800336c <mpu_write_mem>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d002      	beq.n	8004200 <dmp_set_fifo_rate+0x5c>
        return -1;
 80041fa:	f04f 33ff 	mov.w	r3, #4294967295
 80041fe:	e011      	b.n	8004224 <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 8004200:	f107 0310 	add.w	r3, r7, #16
 8004204:	461a      	mov	r2, r3
 8004206:	210c      	movs	r1, #12
 8004208:	f640 20c1 	movw	r0, #2753	@ 0xac1
 800420c:	f7ff f8ae 	bl	800336c <mpu_write_mem>
 8004210:	4603      	mov	r3, r0
 8004212:	2b00      	cmp	r3, #0
 8004214:	d002      	beq.n	800421c <dmp_set_fifo_rate+0x78>
        return -1;
 8004216:	f04f 33ff 	mov.w	r3, #4294967295
 800421a:	e003      	b.n	8004224 <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 800421c:	4a04      	ldr	r2, [pc, #16]	@ (8004230 <dmp_set_fifo_rate+0x8c>)
 800421e:	88fb      	ldrh	r3, [r7, #6]
 8004220:	8193      	strh	r3, [r2, #12]
    return 0;
 8004222:	2300      	movs	r3, #0
}
 8004224:	4618      	mov	r0, r3
 8004226:	3720      	adds	r7, #32
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}
 800422c:	0800ca88 	.word	0x0800ca88
 8004230:	20000254 	.word	0x20000254

08004234 <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b086      	sub	sp, #24
 8004238:	af00      	add	r7, sp, #0
 800423a:	4603      	mov	r3, r0
 800423c:	460a      	mov	r2, r1
 800423e:	71fb      	strb	r3, [r7, #7]
 8004240:	4613      	mov	r3, r2
 8004242:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 8004244:	79fb      	ldrb	r3, [r7, #7]
 8004246:	f003 0307 	and.w	r3, r3, #7
 800424a:	2b00      	cmp	r3, #0
 800424c:	d003      	beq.n	8004256 <dmp_set_tap_thresh+0x22>
 800424e:	88bb      	ldrh	r3, [r7, #4]
 8004250:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8004254:	d902      	bls.n	800425c <dmp_set_tap_thresh+0x28>
        return -1;
 8004256:	f04f 33ff 	mov.w	r3, #4294967295
 800425a:	e107      	b.n	800446c <dmp_set_tap_thresh+0x238>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 800425c:	88bb      	ldrh	r3, [r7, #4]
 800425e:	4618      	mov	r0, r3
 8004260:	f7fc fd18 	bl	8000c94 <__aeabi_ui2f>
 8004264:	4603      	mov	r3, r0
 8004266:	4983      	ldr	r1, [pc, #524]	@ (8004474 <dmp_set_tap_thresh+0x240>)
 8004268:	4618      	mov	r0, r3
 800426a:	f7fc fe1f 	bl	8000eac <__aeabi_fdiv>
 800426e:	4603      	mov	r3, r0
 8004270:	613b      	str	r3, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 8004272:	f107 030b 	add.w	r3, r7, #11
 8004276:	4618      	mov	r0, r3
 8004278:	f7fd fdd4 	bl	8001e24 <mpu_get_accel_fsr>
    switch (accel_fsr) {
 800427c:	7afb      	ldrb	r3, [r7, #11]
 800427e:	3b02      	subs	r3, #2
 8004280:	2b0e      	cmp	r3, #14
 8004282:	d879      	bhi.n	8004378 <dmp_set_tap_thresh+0x144>
 8004284:	a201      	add	r2, pc, #4	@ (adr r2, 800428c <dmp_set_tap_thresh+0x58>)
 8004286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800428a:	bf00      	nop
 800428c:	080042c9 	.word	0x080042c9
 8004290:	08004379 	.word	0x08004379
 8004294:	080042f5 	.word	0x080042f5
 8004298:	08004379 	.word	0x08004379
 800429c:	08004379 	.word	0x08004379
 80042a0:	08004379 	.word	0x08004379
 80042a4:	08004321 	.word	0x08004321
 80042a8:	08004379 	.word	0x08004379
 80042ac:	08004379 	.word	0x08004379
 80042b0:	08004379 	.word	0x08004379
 80042b4:	08004379 	.word	0x08004379
 80042b8:	08004379 	.word	0x08004379
 80042bc:	08004379 	.word	0x08004379
 80042c0:	08004379 	.word	0x08004379
 80042c4:	0800434d 	.word	0x0800434d
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 80042c8:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 80042cc:	6938      	ldr	r0, [r7, #16]
 80042ce:	f7fc fd39 	bl	8000d44 <__aeabi_fmul>
 80042d2:	4603      	mov	r3, r0
 80042d4:	4618      	mov	r0, r3
 80042d6:	f7fc ff21 	bl	800111c <__aeabi_f2uiz>
 80042da:	4603      	mov	r3, r0
 80042dc:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 80042de:	4966      	ldr	r1, [pc, #408]	@ (8004478 <dmp_set_tap_thresh+0x244>)
 80042e0:	6938      	ldr	r0, [r7, #16]
 80042e2:	f7fc fd2f 	bl	8000d44 <__aeabi_fmul>
 80042e6:	4603      	mov	r3, r0
 80042e8:	4618      	mov	r0, r3
 80042ea:	f7fc ff17 	bl	800111c <__aeabi_f2uiz>
 80042ee:	4603      	mov	r3, r0
 80042f0:	82bb      	strh	r3, [r7, #20]
        break;
 80042f2:	e044      	b.n	800437e <dmp_set_tap_thresh+0x14a>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 80042f4:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 80042f8:	6938      	ldr	r0, [r7, #16]
 80042fa:	f7fc fd23 	bl	8000d44 <__aeabi_fmul>
 80042fe:	4603      	mov	r3, r0
 8004300:	4618      	mov	r0, r3
 8004302:	f7fc ff0b 	bl	800111c <__aeabi_f2uiz>
 8004306:	4603      	mov	r3, r0
 8004308:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 800430a:	495c      	ldr	r1, [pc, #368]	@ (800447c <dmp_set_tap_thresh+0x248>)
 800430c:	6938      	ldr	r0, [r7, #16]
 800430e:	f7fc fd19 	bl	8000d44 <__aeabi_fmul>
 8004312:	4603      	mov	r3, r0
 8004314:	4618      	mov	r0, r3
 8004316:	f7fc ff01 	bl	800111c <__aeabi_f2uiz>
 800431a:	4603      	mov	r3, r0
 800431c:	82bb      	strh	r3, [r7, #20]
        break;
 800431e:	e02e      	b.n	800437e <dmp_set_tap_thresh+0x14a>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 8004320:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 8004324:	6938      	ldr	r0, [r7, #16]
 8004326:	f7fc fd0d 	bl	8000d44 <__aeabi_fmul>
 800432a:	4603      	mov	r3, r0
 800432c:	4618      	mov	r0, r3
 800432e:	f7fc fef5 	bl	800111c <__aeabi_f2uiz>
 8004332:	4603      	mov	r3, r0
 8004334:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 8004336:	4952      	ldr	r1, [pc, #328]	@ (8004480 <dmp_set_tap_thresh+0x24c>)
 8004338:	6938      	ldr	r0, [r7, #16]
 800433a:	f7fc fd03 	bl	8000d44 <__aeabi_fmul>
 800433e:	4603      	mov	r3, r0
 8004340:	4618      	mov	r0, r3
 8004342:	f7fc feeb 	bl	800111c <__aeabi_f2uiz>
 8004346:	4603      	mov	r3, r0
 8004348:	82bb      	strh	r3, [r7, #20]
        break;
 800434a:	e018      	b.n	800437e <dmp_set_tap_thresh+0x14a>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 800434c:	f04f 418a 	mov.w	r1, #1157627904	@ 0x45000000
 8004350:	6938      	ldr	r0, [r7, #16]
 8004352:	f7fc fcf7 	bl	8000d44 <__aeabi_fmul>
 8004356:	4603      	mov	r3, r0
 8004358:	4618      	mov	r0, r3
 800435a:	f7fc fedf 	bl	800111c <__aeabi_f2uiz>
 800435e:	4603      	mov	r3, r0
 8004360:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 8004362:	4948      	ldr	r1, [pc, #288]	@ (8004484 <dmp_set_tap_thresh+0x250>)
 8004364:	6938      	ldr	r0, [r7, #16]
 8004366:	f7fc fced 	bl	8000d44 <__aeabi_fmul>
 800436a:	4603      	mov	r3, r0
 800436c:	4618      	mov	r0, r3
 800436e:	f7fc fed5 	bl	800111c <__aeabi_f2uiz>
 8004372:	4603      	mov	r3, r0
 8004374:	82bb      	strh	r3, [r7, #20]
        break;
 8004376:	e002      	b.n	800437e <dmp_set_tap_thresh+0x14a>
    default:
        return -1;
 8004378:	f04f 33ff 	mov.w	r3, #4294967295
 800437c:	e076      	b.n	800446c <dmp_set_tap_thresh+0x238>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 800437e:	8afb      	ldrh	r3, [r7, #22]
 8004380:	0a1b      	lsrs	r3, r3, #8
 8004382:	b29b      	uxth	r3, r3
 8004384:	b2db      	uxtb	r3, r3
 8004386:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 8004388:	8afb      	ldrh	r3, [r7, #22]
 800438a:	b2db      	uxtb	r3, r3
 800438c:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 800438e:	8abb      	ldrh	r3, [r7, #20]
 8004390:	0a1b      	lsrs	r3, r3, #8
 8004392:	b29b      	uxth	r3, r3
 8004394:	b2db      	uxtb	r3, r3
 8004396:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 8004398:	8abb      	ldrh	r3, [r7, #20]
 800439a:	b2db      	uxtb	r3, r3
 800439c:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X) {
 800439e:	79fb      	ldrb	r3, [r7, #7]
 80043a0:	f003 0301 	and.w	r3, r3, #1
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d01c      	beq.n	80043e2 <dmp_set_tap_thresh+0x1ae>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 80043a8:	f107 030c 	add.w	r3, r7, #12
 80043ac:	461a      	mov	r2, r3
 80043ae:	2102      	movs	r1, #2
 80043b0:	f44f 70ea 	mov.w	r0, #468	@ 0x1d4
 80043b4:	f7fe ffda 	bl	800336c <mpu_write_mem>
 80043b8:	4603      	mov	r3, r0
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d002      	beq.n	80043c4 <dmp_set_tap_thresh+0x190>
            return -1;
 80043be:	f04f 33ff 	mov.w	r3, #4294967295
 80043c2:	e053      	b.n	800446c <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 80043c4:	f107 030c 	add.w	r3, r7, #12
 80043c8:	3302      	adds	r3, #2
 80043ca:	461a      	mov	r2, r3
 80043cc:	2102      	movs	r1, #2
 80043ce:	f44f 7092 	mov.w	r0, #292	@ 0x124
 80043d2:	f7fe ffcb 	bl	800336c <mpu_write_mem>
 80043d6:	4603      	mov	r3, r0
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d002      	beq.n	80043e2 <dmp_set_tap_thresh+0x1ae>
            return -1;
 80043dc:	f04f 33ff 	mov.w	r3, #4294967295
 80043e0:	e044      	b.n	800446c <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Y) {
 80043e2:	79fb      	ldrb	r3, [r7, #7]
 80043e4:	f003 0302 	and.w	r3, r3, #2
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d01c      	beq.n	8004426 <dmp_set_tap_thresh+0x1f2>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 80043ec:	f107 030c 	add.w	r3, r7, #12
 80043f0:	461a      	mov	r2, r3
 80043f2:	2102      	movs	r1, #2
 80043f4:	f44f 70ec 	mov.w	r0, #472	@ 0x1d8
 80043f8:	f7fe ffb8 	bl	800336c <mpu_write_mem>
 80043fc:	4603      	mov	r3, r0
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d002      	beq.n	8004408 <dmp_set_tap_thresh+0x1d4>
            return -1;
 8004402:	f04f 33ff 	mov.w	r3, #4294967295
 8004406:	e031      	b.n	800446c <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 8004408:	f107 030c 	add.w	r3, r7, #12
 800440c:	3302      	adds	r3, #2
 800440e:	461a      	mov	r2, r3
 8004410:	2102      	movs	r1, #2
 8004412:	f44f 7094 	mov.w	r0, #296	@ 0x128
 8004416:	f7fe ffa9 	bl	800336c <mpu_write_mem>
 800441a:	4603      	mov	r3, r0
 800441c:	2b00      	cmp	r3, #0
 800441e:	d002      	beq.n	8004426 <dmp_set_tap_thresh+0x1f2>
            return -1;
 8004420:	f04f 33ff 	mov.w	r3, #4294967295
 8004424:	e022      	b.n	800446c <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Z) {
 8004426:	79fb      	ldrb	r3, [r7, #7]
 8004428:	f003 0304 	and.w	r3, r3, #4
 800442c:	2b00      	cmp	r3, #0
 800442e:	d01c      	beq.n	800446a <dmp_set_tap_thresh+0x236>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 8004430:	f107 030c 	add.w	r3, r7, #12
 8004434:	461a      	mov	r2, r3
 8004436:	2102      	movs	r1, #2
 8004438:	f44f 70ee 	mov.w	r0, #476	@ 0x1dc
 800443c:	f7fe ff96 	bl	800336c <mpu_write_mem>
 8004440:	4603      	mov	r3, r0
 8004442:	2b00      	cmp	r3, #0
 8004444:	d002      	beq.n	800444c <dmp_set_tap_thresh+0x218>
            return -1;
 8004446:	f04f 33ff 	mov.w	r3, #4294967295
 800444a:	e00f      	b.n	800446c <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 800444c:	f107 030c 	add.w	r3, r7, #12
 8004450:	3302      	adds	r3, #2
 8004452:	461a      	mov	r2, r3
 8004454:	2102      	movs	r1, #2
 8004456:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800445a:	f7fe ff87 	bl	800336c <mpu_write_mem>
 800445e:	4603      	mov	r3, r0
 8004460:	2b00      	cmp	r3, #0
 8004462:	d002      	beq.n	800446a <dmp_set_tap_thresh+0x236>
            return -1;
 8004464:	f04f 33ff 	mov.w	r3, #4294967295
 8004468:	e000      	b.n	800446c <dmp_set_tap_thresh+0x238>
    }
    return 0;
 800446a:	2300      	movs	r3, #0
}
 800446c:	4618      	mov	r0, r3
 800446e:	3718      	adds	r7, #24
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}
 8004474:	43480000 	.word	0x43480000
 8004478:	46400000 	.word	0x46400000
 800447c:	45c00000 	.word	0x45c00000
 8004480:	45400000 	.word	0x45400000
 8004484:	44c00000 	.word	0x44c00000

08004488 <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b084      	sub	sp, #16
 800448c:	af00      	add	r7, sp, #0
 800448e:	4603      	mov	r3, r0
 8004490:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 8004492:	2300      	movs	r3, #0
 8004494:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 8004496:	79fb      	ldrb	r3, [r7, #7]
 8004498:	f003 0301 	and.w	r3, r3, #1
 800449c:	2b00      	cmp	r3, #0
 800449e:	d004      	beq.n	80044aa <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 80044a0:	7bfb      	ldrb	r3, [r7, #15]
 80044a2:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80044a6:	b2db      	uxtb	r3, r3
 80044a8:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 80044aa:	79fb      	ldrb	r3, [r7, #7]
 80044ac:	f003 0302 	and.w	r3, r3, #2
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d004      	beq.n	80044be <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 80044b4:	7bfb      	ldrb	r3, [r7, #15]
 80044b6:	f043 030c 	orr.w	r3, r3, #12
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 80044be:	79fb      	ldrb	r3, [r7, #7]
 80044c0:	f003 0304 	and.w	r3, r3, #4
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d004      	beq.n	80044d2 <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 80044c8:	7bfb      	ldrb	r3, [r7, #15]
 80044ca:	f043 0303 	orr.w	r3, r3, #3
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 80044d2:	f107 030f 	add.w	r3, r7, #15
 80044d6:	461a      	mov	r2, r3
 80044d8:	2101      	movs	r1, #1
 80044da:	f44f 70a4 	mov.w	r0, #328	@ 0x148
 80044de:	f7fe ff45 	bl	800336c <mpu_write_mem>
 80044e2:	4603      	mov	r3, r0
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3710      	adds	r7, #16
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b084      	sub	sp, #16
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	4603      	mov	r3, r0
 80044f4:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 80044f6:	79fb      	ldrb	r3, [r7, #7]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d102      	bne.n	8004502 <dmp_set_tap_count+0x16>
        min_taps = 1;
 80044fc:	2301      	movs	r3, #1
 80044fe:	71fb      	strb	r3, [r7, #7]
 8004500:	e004      	b.n	800450c <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 8004502:	79fb      	ldrb	r3, [r7, #7]
 8004504:	2b04      	cmp	r3, #4
 8004506:	d901      	bls.n	800450c <dmp_set_tap_count+0x20>
        min_taps = 4;
 8004508:	2304      	movs	r3, #4
 800450a:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 800450c:	79fb      	ldrb	r3, [r7, #7]
 800450e:	3b01      	subs	r3, #1
 8004510:	b2db      	uxtb	r3, r3
 8004512:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 8004514:	f107 030f 	add.w	r3, r7, #15
 8004518:	461a      	mov	r2, r3
 800451a:	2101      	movs	r1, #1
 800451c:	f240 104f 	movw	r0, #335	@ 0x14f
 8004520:	f7fe ff24 	bl	800336c <mpu_write_mem>
 8004524:	4603      	mov	r3, r0
}
 8004526:	4618      	mov	r0, r3
 8004528:	3710      	adds	r7, #16
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
	...

08004530 <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b084      	sub	sp, #16
 8004534:	af00      	add	r7, sp, #0
 8004536:	4603      	mov	r3, r0
 8004538:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 800453a:	88fb      	ldrh	r3, [r7, #6]
 800453c:	4a0c      	ldr	r2, [pc, #48]	@ (8004570 <dmp_set_tap_time+0x40>)
 800453e:	fba2 2303 	umull	r2, r3, r2, r3
 8004542:	089b      	lsrs	r3, r3, #2
 8004544:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8004546:	89fb      	ldrh	r3, [r7, #14]
 8004548:	0a1b      	lsrs	r3, r3, #8
 800454a:	b29b      	uxth	r3, r3
 800454c:	b2db      	uxtb	r3, r3
 800454e:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8004550:	89fb      	ldrh	r3, [r7, #14]
 8004552:	b2db      	uxtb	r3, r3
 8004554:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 8004556:	f107 030c 	add.w	r3, r7, #12
 800455a:	461a      	mov	r2, r3
 800455c:	2102      	movs	r1, #2
 800455e:	f44f 70ef 	mov.w	r0, #478	@ 0x1de
 8004562:	f7fe ff03 	bl	800336c <mpu_write_mem>
 8004566:	4603      	mov	r3, r0
}
 8004568:	4618      	mov	r0, r3
 800456a:	3710      	adds	r7, #16
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}
 8004570:	cccccccd 	.word	0xcccccccd

08004574 <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b084      	sub	sp, #16
 8004578:	af00      	add	r7, sp, #0
 800457a:	4603      	mov	r3, r0
 800457c:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 800457e:	88fb      	ldrh	r3, [r7, #6]
 8004580:	4a0c      	ldr	r2, [pc, #48]	@ (80045b4 <dmp_set_tap_time_multi+0x40>)
 8004582:	fba2 2303 	umull	r2, r3, r2, r3
 8004586:	089b      	lsrs	r3, r3, #2
 8004588:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 800458a:	89fb      	ldrh	r3, [r7, #14]
 800458c:	0a1b      	lsrs	r3, r3, #8
 800458e:	b29b      	uxth	r3, r3
 8004590:	b2db      	uxtb	r3, r3
 8004592:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8004594:	89fb      	ldrh	r3, [r7, #14]
 8004596:	b2db      	uxtb	r3, r3
 8004598:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 800459a:	f107 030c 	add.w	r3, r7, #12
 800459e:	461a      	mov	r2, r3
 80045a0:	2102      	movs	r1, #2
 80045a2:	f44f 70ed 	mov.w	r0, #474	@ 0x1da
 80045a6:	f7fe fee1 	bl	800336c <mpu_write_mem>
 80045aa:	4603      	mov	r3, r0
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3710      	adds	r7, #16
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	cccccccd 	.word	0xcccccccd

080045b8 <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b084      	sub	sp, #16
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
 80045c0:	460b      	mov	r3, r1
 80045c2:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	4a13      	ldr	r2, [pc, #76]	@ (8004614 <dmp_set_shake_reject_thresh+0x5c>)
 80045c8:	fb82 1203 	smull	r1, r2, r2, r3
 80045cc:	1192      	asrs	r2, r2, #6
 80045ce:	17db      	asrs	r3, r3, #31
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	887a      	ldrh	r2, [r7, #2]
 80045d4:	fb02 f303 	mul.w	r3, r2, r3
 80045d8:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	161b      	asrs	r3, r3, #24
 80045de:	b2db      	uxtb	r3, r3
 80045e0:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	141b      	asrs	r3, r3, #16
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	121b      	asrs	r3, r3, #8
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 80045f8:	f107 0308 	add.w	r3, r7, #8
 80045fc:	461a      	mov	r2, r3
 80045fe:	2104      	movs	r1, #4
 8004600:	f44f 70ae 	mov.w	r0, #348	@ 0x15c
 8004604:	f7fe feb2 	bl	800336c <mpu_write_mem>
 8004608:	4603      	mov	r3, r0
}
 800460a:	4618      	mov	r0, r3
 800460c:	3710      	adds	r7, #16
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	10624dd3 	.word	0x10624dd3

08004618 <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b084      	sub	sp, #16
 800461c:	af00      	add	r7, sp, #0
 800461e:	4603      	mov	r3, r0
 8004620:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8004622:	88fb      	ldrh	r3, [r7, #6]
 8004624:	4a0c      	ldr	r2, [pc, #48]	@ (8004658 <dmp_set_shake_reject_time+0x40>)
 8004626:	fba2 2303 	umull	r2, r3, r2, r3
 800462a:	089b      	lsrs	r3, r3, #2
 800462c:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 800462e:	88fb      	ldrh	r3, [r7, #6]
 8004630:	0a1b      	lsrs	r3, r3, #8
 8004632:	b29b      	uxth	r3, r3
 8004634:	b2db      	uxtb	r3, r3
 8004636:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8004638:	88fb      	ldrh	r3, [r7, #6]
 800463a:	b2db      	uxtb	r3, r3
 800463c:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90,2,tmp);
 800463e:	f107 030c 	add.w	r3, r7, #12
 8004642:	461a      	mov	r2, r3
 8004644:	2102      	movs	r1, #2
 8004646:	f44f 70ad 	mov.w	r0, #346	@ 0x15a
 800464a:	f7fe fe8f 	bl	800336c <mpu_write_mem>
 800464e:	4603      	mov	r3, r0
}
 8004650:	4618      	mov	r0, r3
 8004652:	3710      	adds	r7, #16
 8004654:	46bd      	mov	sp, r7
 8004656:	bd80      	pop	{r7, pc}
 8004658:	cccccccd 	.word	0xcccccccd

0800465c <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b084      	sub	sp, #16
 8004660:	af00      	add	r7, sp, #0
 8004662:	4603      	mov	r3, r0
 8004664:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8004666:	88fb      	ldrh	r3, [r7, #6]
 8004668:	4a0c      	ldr	r2, [pc, #48]	@ (800469c <dmp_set_shake_reject_timeout+0x40>)
 800466a:	fba2 2303 	umull	r2, r3, r2, r3
 800466e:	089b      	lsrs	r3, r3, #2
 8004670:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8004672:	88fb      	ldrh	r3, [r7, #6]
 8004674:	0a1b      	lsrs	r3, r3, #8
 8004676:	b29b      	uxth	r3, r3
 8004678:	b2db      	uxtb	r3, r3
 800467a:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 800467c:	88fb      	ldrh	r3, [r7, #6]
 800467e:	b2db      	uxtb	r3, r3
 8004680:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88,2,tmp);
 8004682:	f107 030c 	add.w	r3, r7, #12
 8004686:	461a      	mov	r2, r3
 8004688:	2102      	movs	r1, #2
 800468a:	f44f 70ac 	mov.w	r0, #344	@ 0x158
 800468e:	f7fe fe6d 	bl	800336c <mpu_write_mem>
 8004692:	4603      	mov	r3, r0
}
 8004694:	4618      	mov	r0, r3
 8004696:	3710      	adds	r7, #16
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}
 800469c:	cccccccd 	.word	0xcccccccd

080046a0 <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b086      	sub	sp, #24
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	4603      	mov	r3, r0
 80046a8:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 80046aa:	2302      	movs	r3, #2
 80046ac:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 80046ae:	23ca      	movs	r3, #202	@ 0xca
 80046b0:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 80046b2:	23e3      	movs	r3, #227	@ 0xe3
 80046b4:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 80046b6:	2309      	movs	r3, #9
 80046b8:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 80046ba:	f107 030c 	add.w	r3, r7, #12
 80046be:	461a      	mov	r2, r3
 80046c0:	2104      	movs	r1, #4
 80046c2:	2068      	movs	r0, #104	@ 0x68
 80046c4:	f7fe fe52 	bl	800336c <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 80046c8:	23a3      	movs	r3, #163	@ 0xa3
 80046ca:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 80046cc:	88fb      	ldrh	r3, [r7, #6]
 80046ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d006      	beq.n	80046e4 <dmp_enable_feature+0x44>
        tmp[1] = 0xC0;
 80046d6:	23c0      	movs	r3, #192	@ 0xc0
 80046d8:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 80046da:	23c8      	movs	r3, #200	@ 0xc8
 80046dc:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 80046de:	23c2      	movs	r3, #194	@ 0xc2
 80046e0:	73fb      	strb	r3, [r7, #15]
 80046e2:	e005      	b.n	80046f0 <dmp_enable_feature+0x50>
    } else {
        tmp[1] = 0xA3;
 80046e4:	23a3      	movs	r3, #163	@ 0xa3
 80046e6:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 80046e8:	23a3      	movs	r3, #163	@ 0xa3
 80046ea:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 80046ec:	23a3      	movs	r3, #163	@ 0xa3
 80046ee:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 80046f0:	88fb      	ldrh	r3, [r7, #6]
 80046f2:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d006      	beq.n	8004708 <dmp_enable_feature+0x68>
        tmp[4] = 0xC4;
 80046fa:	23c4      	movs	r3, #196	@ 0xc4
 80046fc:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 80046fe:	23cc      	movs	r3, #204	@ 0xcc
 8004700:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 8004702:	23c6      	movs	r3, #198	@ 0xc6
 8004704:	74bb      	strb	r3, [r7, #18]
 8004706:	e005      	b.n	8004714 <dmp_enable_feature+0x74>
    } else {
        tmp[4] = 0xA3;
 8004708:	23a3      	movs	r3, #163	@ 0xa3
 800470a:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 800470c:	23a3      	movs	r3, #163	@ 0xa3
 800470e:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 8004710:	23a3      	movs	r3, #163	@ 0xa3
 8004712:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 8004714:	23a3      	movs	r3, #163	@ 0xa3
 8004716:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 8004718:	23a3      	movs	r3, #163	@ 0xa3
 800471a:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 800471c:	23a3      	movs	r3, #163	@ 0xa3
 800471e:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15,10,tmp);
 8004720:	f107 030c 	add.w	r3, r7, #12
 8004724:	461a      	mov	r2, r3
 8004726:	210a      	movs	r1, #10
 8004728:	f640 20a7 	movw	r0, #2727	@ 0xaa7
 800472c:	f7fe fe1e 	bl	800336c <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8004730:	88fb      	ldrh	r3, [r7, #6]
 8004732:	f003 0303 	and.w	r3, r3, #3
 8004736:	2b00      	cmp	r3, #0
 8004738:	d002      	beq.n	8004740 <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 800473a:	2320      	movs	r3, #32
 800473c:	733b      	strb	r3, [r7, #12]
 800473e:	e001      	b.n	8004744 <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 8004740:	23d8      	movs	r3, #216	@ 0xd8
 8004742:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27,1,tmp);
 8004744:	f107 030c 	add.w	r3, r7, #12
 8004748:	461a      	mov	r2, r3
 800474a:	2101      	movs	r1, #1
 800474c:	f640 20b6 	movw	r0, #2742	@ 0xab6
 8004750:	f7fe fe0c 	bl	800336c <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 8004754:	88fb      	ldrh	r3, [r7, #6]
 8004756:	f003 0320 	and.w	r3, r3, #32
 800475a:	2b00      	cmp	r3, #0
 800475c:	d003      	beq.n	8004766 <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 800475e:	2001      	movs	r0, #1
 8004760:	f000 f8c6 	bl	80048f0 <dmp_enable_gyro_cal>
 8004764:	e002      	b.n	800476c <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 8004766:	2000      	movs	r0, #0
 8004768:	f000 f8c2 	bl	80048f0 <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 800476c:	88fb      	ldrh	r3, [r7, #6]
 800476e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004772:	2b00      	cmp	r3, #0
 8004774:	d01d      	beq.n	80047b2 <dmp_enable_feature+0x112>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 8004776:	88fb      	ldrh	r3, [r7, #6]
 8004778:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800477c:	2b00      	cmp	r3, #0
 800477e:	d008      	beq.n	8004792 <dmp_enable_feature+0xf2>
            tmp[0] = 0xB2;
 8004780:	23b2      	movs	r3, #178	@ 0xb2
 8004782:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 8004784:	238b      	movs	r3, #139	@ 0x8b
 8004786:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 8004788:	23b6      	movs	r3, #182	@ 0xb6
 800478a:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 800478c:	239b      	movs	r3, #155	@ 0x9b
 800478e:	73fb      	strb	r3, [r7, #15]
 8004790:	e007      	b.n	80047a2 <dmp_enable_feature+0x102>
        } else {
            tmp[0] = DINAC0;
 8004792:	23b0      	movs	r3, #176	@ 0xb0
 8004794:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 8004796:	2380      	movs	r3, #128	@ 0x80
 8004798:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 800479a:	23b4      	movs	r3, #180	@ 0xb4
 800479c:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 800479e:	2390      	movs	r3, #144	@ 0x90
 80047a0:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 80047a2:	f107 030c 	add.w	r3, r7, #12
 80047a6:	461a      	mov	r2, r3
 80047a8:	2104      	movs	r1, #4
 80047aa:	f640 20a2 	movw	r0, #2722	@ 0xaa2
 80047ae:	f7fe fddd 	bl	800336c <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP) {
 80047b2:	88fb      	ldrh	r3, [r7, #6]
 80047b4:	f003 0301 	and.w	r3, r3, #1
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d025      	beq.n	8004808 <dmp_enable_feature+0x168>
        /* Enable tap. */
        tmp[0] = 0xF8;
 80047bc:	23f8      	movs	r3, #248	@ 0xf8
 80047be:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 80047c0:	f107 030c 	add.w	r3, r7, #12
 80047c4:	461a      	mov	r2, r3
 80047c6:	2101      	movs	r1, #1
 80047c8:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 80047cc:	f7fe fdce 	bl	800336c <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 80047d0:	21fa      	movs	r1, #250	@ 0xfa
 80047d2:	2007      	movs	r0, #7
 80047d4:	f7ff fd2e 	bl	8004234 <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 80047d8:	2007      	movs	r0, #7
 80047da:	f7ff fe55 	bl	8004488 <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 80047de:	2001      	movs	r0, #1
 80047e0:	f7ff fe84 	bl	80044ec <dmp_set_tap_count>
        dmp_set_tap_time(100);
 80047e4:	2064      	movs	r0, #100	@ 0x64
 80047e6:	f7ff fea3 	bl	8004530 <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 80047ea:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80047ee:	f7ff fec1 	bl	8004574 <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 80047f2:	21c8      	movs	r1, #200	@ 0xc8
 80047f4:	483c      	ldr	r0, [pc, #240]	@ (80048e8 <dmp_enable_feature+0x248>)
 80047f6:	f7ff fedf 	bl	80045b8 <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 80047fa:	2028      	movs	r0, #40	@ 0x28
 80047fc:	f7ff ff0c 	bl	8004618 <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 8004800:	200a      	movs	r0, #10
 8004802:	f7ff ff2b 	bl	800465c <dmp_set_shake_reject_timeout>
 8004806:	e009      	b.n	800481c <dmp_enable_feature+0x17c>
    } else {
        tmp[0] = 0xD8;
 8004808:	23d8      	movs	r3, #216	@ 0xd8
 800480a:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 800480c:	f107 030c 	add.w	r3, r7, #12
 8004810:	461a      	mov	r2, r3
 8004812:	2101      	movs	r1, #1
 8004814:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 8004818:	f7fe fda8 	bl	800336c <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 800481c:	88fb      	ldrh	r3, [r7, #6]
 800481e:	f003 0302 	and.w	r3, r3, #2
 8004822:	2b00      	cmp	r3, #0
 8004824:	d002      	beq.n	800482c <dmp_enable_feature+0x18c>
        tmp[0] = 0xD9;
 8004826:	23d9      	movs	r3, #217	@ 0xd9
 8004828:	733b      	strb	r3, [r7, #12]
 800482a:	e001      	b.n	8004830 <dmp_enable_feature+0x190>
    } else
        tmp[0] = 0xD8;
 800482c:	23d8      	movs	r3, #216	@ 0xd8
 800482e:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 8004830:	f107 030c 	add.w	r3, r7, #12
 8004834:	461a      	mov	r2, r3
 8004836:	2101      	movs	r1, #1
 8004838:	f240 703d 	movw	r0, #1853	@ 0x73d
 800483c:	f7fe fd96 	bl	800336c <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 8004840:	88fb      	ldrh	r3, [r7, #6]
 8004842:	f003 0304 	and.w	r3, r3, #4
 8004846:	2b00      	cmp	r3, #0
 8004848:	d003      	beq.n	8004852 <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 800484a:	2001      	movs	r0, #1
 800484c:	f000 f880 	bl	8004950 <dmp_enable_lp_quat>
 8004850:	e002      	b.n	8004858 <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 8004852:	2000      	movs	r0, #0
 8004854:	f000 f87c 	bl	8004950 <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 8004858:	88fb      	ldrh	r3, [r7, #6]
 800485a:	f003 0310 	and.w	r3, r3, #16
 800485e:	2b00      	cmp	r3, #0
 8004860:	d003      	beq.n	800486a <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 8004862:	2001      	movs	r0, #1
 8004864:	f000 f89b 	bl	800499e <dmp_enable_6x_lp_quat>
 8004868:	e002      	b.n	8004870 <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 800486a:	2000      	movs	r0, #0
 800486c:	f000 f897 	bl	800499e <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 8004870:	88fb      	ldrh	r3, [r7, #6]
 8004872:	f043 0308 	orr.w	r3, r3, #8
 8004876:	b29a      	uxth	r2, r3
 8004878:	4b1c      	ldr	r3, [pc, #112]	@ (80048ec <dmp_enable_feature+0x24c>)
 800487a:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 800487c:	f7fd f946 	bl	8001b0c <mpu_reset_fifo>

    dmp.packet_length = 0;
 8004880:	4b1a      	ldr	r3, [pc, #104]	@ (80048ec <dmp_enable_feature+0x24c>)
 8004882:	2200      	movs	r2, #0
 8004884:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 8004886:	88fb      	ldrh	r3, [r7, #6]
 8004888:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800488c:	2b00      	cmp	r3, #0
 800488e:	d005      	beq.n	800489c <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 8004890:	4b16      	ldr	r3, [pc, #88]	@ (80048ec <dmp_enable_feature+0x24c>)
 8004892:	7b9b      	ldrb	r3, [r3, #14]
 8004894:	3306      	adds	r3, #6
 8004896:	b2da      	uxtb	r2, r3
 8004898:	4b14      	ldr	r3, [pc, #80]	@ (80048ec <dmp_enable_feature+0x24c>)
 800489a:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 800489c:	88fb      	ldrh	r3, [r7, #6]
 800489e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d005      	beq.n	80048b2 <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 80048a6:	4b11      	ldr	r3, [pc, #68]	@ (80048ec <dmp_enable_feature+0x24c>)
 80048a8:	7b9b      	ldrb	r3, [r3, #14]
 80048aa:	3306      	adds	r3, #6
 80048ac:	b2da      	uxtb	r2, r3
 80048ae:	4b0f      	ldr	r3, [pc, #60]	@ (80048ec <dmp_enable_feature+0x24c>)
 80048b0:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 80048b2:	88fb      	ldrh	r3, [r7, #6]
 80048b4:	f003 0314 	and.w	r3, r3, #20
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d005      	beq.n	80048c8 <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 80048bc:	4b0b      	ldr	r3, [pc, #44]	@ (80048ec <dmp_enable_feature+0x24c>)
 80048be:	7b9b      	ldrb	r3, [r3, #14]
 80048c0:	3310      	adds	r3, #16
 80048c2:	b2da      	uxtb	r2, r3
 80048c4:	4b09      	ldr	r3, [pc, #36]	@ (80048ec <dmp_enable_feature+0x24c>)
 80048c6:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 80048c8:	88fb      	ldrh	r3, [r7, #6]
 80048ca:	f003 0303 	and.w	r3, r3, #3
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d005      	beq.n	80048de <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 80048d2:	4b06      	ldr	r3, [pc, #24]	@ (80048ec <dmp_enable_feature+0x24c>)
 80048d4:	7b9b      	ldrb	r3, [r3, #14]
 80048d6:	3304      	adds	r3, #4
 80048d8:	b2da      	uxtb	r2, r3
 80048da:	4b04      	ldr	r3, [pc, #16]	@ (80048ec <dmp_enable_feature+0x24c>)
 80048dc:	739a      	strb	r2, [r3, #14]

    return 0;
 80048de:	2300      	movs	r3, #0
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3718      	adds	r7, #24
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}
 80048e8:	02cae309 	.word	0x02cae309
 80048ec:	20000254 	.word	0x20000254

080048f0 <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b088      	sub	sp, #32
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	4603      	mov	r3, r0
 80048f8:	71fb      	strb	r3, [r7, #7]
    if (enable) {
 80048fa:	79fb      	ldrb	r3, [r7, #7]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d00f      	beq.n	8004920 <dmp_enable_gyro_cal+0x30>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 8004900:	4a11      	ldr	r2, [pc, #68]	@ (8004948 <dmp_enable_gyro_cal+0x58>)
 8004902:	f107 0314 	add.w	r3, r7, #20
 8004906:	ca07      	ldmia	r2, {r0, r1, r2}
 8004908:	c303      	stmia	r3!, {r0, r1}
 800490a:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 800490c:	f107 0314 	add.w	r3, r7, #20
 8004910:	461a      	mov	r2, r3
 8004912:	2109      	movs	r1, #9
 8004914:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 8004918:	f7fe fd28 	bl	800336c <mpu_write_mem>
 800491c:	4603      	mov	r3, r0
 800491e:	e00e      	b.n	800493e <dmp_enable_gyro_cal+0x4e>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 8004920:	4a0a      	ldr	r2, [pc, #40]	@ (800494c <dmp_enable_gyro_cal+0x5c>)
 8004922:	f107 0308 	add.w	r3, r7, #8
 8004926:	ca07      	ldmia	r2, {r0, r1, r2}
 8004928:	c303      	stmia	r3!, {r0, r1}
 800492a:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 800492c:	f107 0308 	add.w	r3, r7, #8
 8004930:	461a      	mov	r2, r3
 8004932:	2109      	movs	r1, #9
 8004934:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 8004938:	f7fe fd18 	bl	800336c <mpu_write_mem>
 800493c:	4603      	mov	r3, r0
    }
}
 800493e:	4618      	mov	r0, r3
 8004940:	3720      	adds	r7, #32
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop
 8004948:	0800ca94 	.word	0x0800ca94
 800494c:	0800caa0 	.word	0x0800caa0

08004950 <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b084      	sub	sp, #16
 8004954:	af00      	add	r7, sp, #0
 8004956:	4603      	mov	r3, r0
 8004958:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 800495a:	79fb      	ldrb	r3, [r7, #7]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d008      	beq.n	8004972 <dmp_enable_lp_quat+0x22>
        regs[0] = DINBC0;
 8004960:	23c0      	movs	r3, #192	@ 0xc0
 8004962:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 8004964:	23c2      	movs	r3, #194	@ 0xc2
 8004966:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 8004968:	23c4      	movs	r3, #196	@ 0xc4
 800496a:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 800496c:	23c6      	movs	r3, #198	@ 0xc6
 800496e:	73fb      	strb	r3, [r7, #15]
 8004970:	e006      	b.n	8004980 <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 8004972:	f107 030c 	add.w	r3, r7, #12
 8004976:	2204      	movs	r2, #4
 8004978:	218b      	movs	r1, #139	@ 0x8b
 800497a:	4618      	mov	r0, r3
 800497c:	f005 fa31 	bl	8009de2 <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 8004980:	f107 030c 	add.w	r3, r7, #12
 8004984:	461a      	mov	r2, r3
 8004986:	2104      	movs	r1, #4
 8004988:	f640 2098 	movw	r0, #2712	@ 0xa98
 800498c:	f7fe fcee 	bl	800336c <mpu_write_mem>

    return mpu_reset_fifo();
 8004990:	f7fd f8bc 	bl	8001b0c <mpu_reset_fifo>
 8004994:	4603      	mov	r3, r0
}
 8004996:	4618      	mov	r0, r3
 8004998:	3710      	adds	r7, #16
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}

0800499e <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 800499e:	b580      	push	{r7, lr}
 80049a0:	b084      	sub	sp, #16
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	4603      	mov	r3, r0
 80049a6:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 80049a8:	79fb      	ldrb	r3, [r7, #7]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d008      	beq.n	80049c0 <dmp_enable_6x_lp_quat+0x22>
        regs[0] = DINA20;
 80049ae:	2320      	movs	r3, #32
 80049b0:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 80049b2:	2328      	movs	r3, #40	@ 0x28
 80049b4:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 80049b6:	2330      	movs	r3, #48	@ 0x30
 80049b8:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 80049ba:	2338      	movs	r3, #56	@ 0x38
 80049bc:	73fb      	strb	r3, [r7, #15]
 80049be:	e006      	b.n	80049ce <dmp_enable_6x_lp_quat+0x30>
    } else
        memset(regs, 0xA3, 4);
 80049c0:	f107 030c 	add.w	r3, r7, #12
 80049c4:	2204      	movs	r2, #4
 80049c6:	21a3      	movs	r1, #163	@ 0xa3
 80049c8:	4618      	mov	r0, r3
 80049ca:	f005 fa0a 	bl	8009de2 <memset>

    mpu_write_mem(CFG_8, 4, regs);
 80049ce:	f107 030c 	add.w	r3, r7, #12
 80049d2:	461a      	mov	r2, r3
 80049d4:	2104      	movs	r1, #4
 80049d6:	f640 209e 	movw	r0, #2718	@ 0xa9e
 80049da:	f7fe fcc7 	bl	800336c <mpu_write_mem>

    return mpu_reset_fifo();
 80049de:	f7fd f895 	bl	8001b0c <mpu_reset_fifo>
 80049e2:	4603      	mov	r3, r0
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3710      	adds	r7, #16
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}

080049ec <decode_gesture>:
 *  @brief      Decode the four-byte gesture data and execute any callbacks.
 *  @param[in]  gesture Gesture data from DMP packet.
 *  @return     0 if successful.
 */
static int decode_gesture(unsigned char *gesture)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b084      	sub	sp, #16
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
    unsigned char tap, android_orient;

    android_orient = gesture[3] & 0xC0;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	3303      	adds	r3, #3
 80049f8:	781b      	ldrb	r3, [r3, #0]
 80049fa:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80049fe:	73fb      	strb	r3, [r7, #15]
    tap = 0x3F & gesture[3];
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	3303      	adds	r3, #3
 8004a04:	781b      	ldrb	r3, [r3, #0]
 8004a06:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a0a:	73bb      	strb	r3, [r7, #14]

    if (gesture[1] & INT_SRC_TAP) {
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	3301      	adds	r3, #1
 8004a10:	781b      	ldrb	r3, [r3, #0]
 8004a12:	f003 0301 	and.w	r3, r3, #1
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d012      	beq.n	8004a40 <decode_gesture+0x54>
        unsigned char direction, count;
        direction = tap >> 3;
 8004a1a:	7bbb      	ldrb	r3, [r7, #14]
 8004a1c:	08db      	lsrs	r3, r3, #3
 8004a1e:	737b      	strb	r3, [r7, #13]
        count = (tap % 8) + 1;
 8004a20:	7bbb      	ldrb	r3, [r7, #14]
 8004a22:	f003 0307 	and.w	r3, r3, #7
 8004a26:	b2db      	uxtb	r3, r3
 8004a28:	3301      	adds	r3, #1
 8004a2a:	733b      	strb	r3, [r7, #12]
        if (dmp.tap_cb)
 8004a2c:	4b10      	ldr	r3, [pc, #64]	@ (8004a70 <decode_gesture+0x84>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d005      	beq.n	8004a40 <decode_gesture+0x54>
            dmp.tap_cb(direction, count);
 8004a34:	4b0e      	ldr	r3, [pc, #56]	@ (8004a70 <decode_gesture+0x84>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	7b39      	ldrb	r1, [r7, #12]
 8004a3a:	7b7a      	ldrb	r2, [r7, #13]
 8004a3c:	4610      	mov	r0, r2
 8004a3e:	4798      	blx	r3
    }

    if (gesture[1] & INT_SRC_ANDROID_ORIENT) {
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	3301      	adds	r3, #1
 8004a44:	781b      	ldrb	r3, [r3, #0]
 8004a46:	f003 0308 	and.w	r3, r3, #8
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d00a      	beq.n	8004a64 <decode_gesture+0x78>
        if (dmp.android_orient_cb)
 8004a4e:	4b08      	ldr	r3, [pc, #32]	@ (8004a70 <decode_gesture+0x84>)
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d006      	beq.n	8004a64 <decode_gesture+0x78>
            dmp.android_orient_cb(android_orient >> 6);
 8004a56:	4b06      	ldr	r3, [pc, #24]	@ (8004a70 <decode_gesture+0x84>)
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	7bfa      	ldrb	r2, [r7, #15]
 8004a5c:	0992      	lsrs	r2, r2, #6
 8004a5e:	b2d2      	uxtb	r2, r2
 8004a60:	4610      	mov	r0, r2
 8004a62:	4798      	blx	r3
    }

    return 0;
 8004a64:	2300      	movs	r3, #0
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3710      	adds	r7, #16
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	20000254 	.word	0x20000254

08004a74 <dmp_read_fifo>:
 *  @param[out] more        Number of remaining packets.
 *  @return     0 if successful.
 */
int dmp_read_fifo(short *gyro, short *accel, long *quat,
    unsigned long *timestamp, short *sensors, unsigned char *more)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b092      	sub	sp, #72	@ 0x48
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	60f8      	str	r0, [r7, #12]
 8004a7c:	60b9      	str	r1, [r7, #8]
 8004a7e:	607a      	str	r2, [r7, #4]
 8004a80:	603b      	str	r3, [r7, #0]
    unsigned char fifo_data[MAX_PACKET_LENGTH];
    unsigned char ii = 0;
 8004a82:	2300      	movs	r3, #0
 8004a84:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    /* TODO: sensors[0] only changes when dmp_enable_feature is called. We can
     * cache this value and save some cycles.
     */
    sensors[0] = 0;
 8004a88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	801a      	strh	r2, [r3, #0]

    /* Get a packet. */
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 8004a8e:	4bae      	ldr	r3, [pc, #696]	@ (8004d48 <dmp_read_fifo+0x2d4>)
 8004a90:	7b9b      	ldrb	r3, [r3, #14]
 8004a92:	4618      	mov	r0, r3
 8004a94:	f107 0320 	add.w	r3, r7, #32
 8004a98:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004a9a:	4619      	mov	r1, r3
 8004a9c:	f7fd fcca 	bl	8002434 <mpu_read_fifo_stream>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d002      	beq.n	8004aac <dmp_read_fifo+0x38>
        return -1;
 8004aa6:	f04f 33ff 	mov.w	r3, #4294967295
 8004aaa:	e148      	b.n	8004d3e <dmp_read_fifo+0x2ca>

    /* Parse DMP packet. */
    if (dmp.feature_mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT)) {
 8004aac:	4ba6      	ldr	r3, [pc, #664]	@ (8004d48 <dmp_read_fifo+0x2d4>)
 8004aae:	895b      	ldrh	r3, [r3, #10]
 8004ab0:	f003 0314 	and.w	r3, r3, #20
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	f000 808a 	beq.w	8004bce <dmp_read_fifo+0x15a>
#ifdef FIFO_CORRUPTION_CHECK
        long quat_q14[4], quat_mag_sq;
#endif
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8004aba:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004abe:	061a      	lsls	r2, r3, #24
 8004ac0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004ac4:	041b      	lsls	r3, r3, #16
 8004ac6:	431a      	orrs	r2, r3
            ((long)fifo_data[2] << 8) | fifo_data[3];
 8004ac8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8004acc:	021b      	lsls	r3, r3, #8
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8004ace:	4313      	orrs	r3, r2
            ((long)fifo_data[2] << 8) | fifo_data[3];
 8004ad0:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8004ad4:	431a      	orrs	r2, r3
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	601a      	str	r2, [r3, #0]
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8004ada:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004ade:	061a      	lsls	r2, r3, #24
 8004ae0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004ae4:	041b      	lsls	r3, r3, #16
 8004ae6:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 8004ae8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004aec:	021b      	lsls	r3, r3, #8
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8004aee:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 8004af0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004af4:	4619      	mov	r1, r3
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	3304      	adds	r3, #4
            ((long)fifo_data[6] << 8) | fifo_data[7];
 8004afa:	430a      	orrs	r2, r1
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8004afc:	601a      	str	r2, [r3, #0]
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8004afe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004b02:	061a      	lsls	r2, r3, #24
 8004b04:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004b08:	041b      	lsls	r3, r3, #16
 8004b0a:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8004b0c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004b10:	021b      	lsls	r3, r3, #8
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8004b12:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8004b14:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004b18:	4619      	mov	r1, r3
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	3308      	adds	r3, #8
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8004b1e:	430a      	orrs	r2, r1
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8004b20:	601a      	str	r2, [r3, #0]
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8004b22:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004b26:	061a      	lsls	r2, r3, #24
 8004b28:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8004b2c:	041b      	lsls	r3, r3, #16
 8004b2e:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8004b30:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004b34:	021b      	lsls	r3, r3, #8
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8004b36:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8004b38:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004b3c:	4619      	mov	r1, r3
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	330c      	adds	r3, #12
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8004b42:	430a      	orrs	r2, r1
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8004b44:	601a      	str	r2, [r3, #0]
        ii += 16;
 8004b46:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004b4a:	3310      	adds	r3, #16
 8004b4c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
         * the FIFO reads might become misaligned.
         *
         * Let's start by scaling down the quaternion data to avoid long long
         * math.
         */
        quat_q14[0] = quat[0] >> 16;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	141b      	asrs	r3, r3, #16
 8004b56:	613b      	str	r3, [r7, #16]
        quat_q14[1] = quat[1] >> 16;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	3304      	adds	r3, #4
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	141b      	asrs	r3, r3, #16
 8004b60:	617b      	str	r3, [r7, #20]
        quat_q14[2] = quat[2] >> 16;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	3308      	adds	r3, #8
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	141b      	asrs	r3, r3, #16
 8004b6a:	61bb      	str	r3, [r7, #24]
        quat_q14[3] = quat[3] >> 16;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	330c      	adds	r3, #12
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	141b      	asrs	r3, r3, #16
 8004b74:	61fb      	str	r3, [r7, #28]
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8004b76:	693b      	ldr	r3, [r7, #16]
 8004b78:	693a      	ldr	r2, [r7, #16]
 8004b7a:	fb03 f202 	mul.w	r2, r3, r2
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	6979      	ldr	r1, [r7, #20]
 8004b82:	fb01 f303 	mul.w	r3, r1, r3
 8004b86:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 8004b88:	69bb      	ldr	r3, [r7, #24]
 8004b8a:	69b9      	ldr	r1, [r7, #24]
 8004b8c:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8004b90:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 8004b92:	69fb      	ldr	r3, [r7, #28]
 8004b94:	69f9      	ldr	r1, [r7, #28]
 8004b96:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8004b9a:	4413      	add	r3, r2
 8004b9c:	643b      	str	r3, [r7, #64]	@ 0x40
        if ((quat_mag_sq < QUAT_MAG_SQ_MIN) ||
 8004b9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ba0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004ba4:	db03      	blt.n	8004bae <dmp_read_fifo+0x13a>
 8004ba6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ba8:	f1b3 5f88 	cmp.w	r3, #285212672	@ 0x11000000
 8004bac:	dd07      	ble.n	8004bbe <dmp_read_fifo+0x14a>
            (quat_mag_sq > QUAT_MAG_SQ_MAX)) {
            /* Quaternion is outside of the acceptable threshold. */
            mpu_reset_fifo();
 8004bae:	f7fc ffad 	bl	8001b0c <mpu_reset_fifo>
            sensors[0] = 0;
 8004bb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	801a      	strh	r2, [r3, #0]
            return -1;
 8004bb8:	f04f 33ff 	mov.w	r3, #4294967295
 8004bbc:	e0bf      	b.n	8004d3e <dmp_read_fifo+0x2ca>
        }
        sensors[0] |= INV_WXYZ_QUAT;
 8004bbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004bc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004bc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bc8:	b21a      	sxth	r2, r3
 8004bca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004bcc:	801a      	strh	r2, [r3, #0]
#endif
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 8004bce:	4b5e      	ldr	r3, [pc, #376]	@ (8004d48 <dmp_read_fifo+0x2d4>)
 8004bd0:	895b      	ldrh	r3, [r3, #10]
 8004bd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d04c      	beq.n	8004c74 <dmp_read_fifo+0x200>
        accel[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8004bda:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004bde:	3348      	adds	r3, #72	@ 0x48
 8004be0:	443b      	add	r3, r7
 8004be2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004be6:	021b      	lsls	r3, r3, #8
 8004be8:	b21a      	sxth	r2, r3
 8004bea:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004bee:	3301      	adds	r3, #1
 8004bf0:	3348      	adds	r3, #72	@ 0x48
 8004bf2:	443b      	add	r3, r7
 8004bf4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004bf8:	b21b      	sxth	r3, r3
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	b21a      	sxth	r2, r3
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	801a      	strh	r2, [r3, #0]
        accel[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 8004c02:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004c06:	3302      	adds	r3, #2
 8004c08:	3348      	adds	r3, #72	@ 0x48
 8004c0a:	443b      	add	r3, r7
 8004c0c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004c10:	021b      	lsls	r3, r3, #8
 8004c12:	b219      	sxth	r1, r3
 8004c14:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004c18:	3303      	adds	r3, #3
 8004c1a:	3348      	adds	r3, #72	@ 0x48
 8004c1c:	443b      	add	r3, r7
 8004c1e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004c22:	b21a      	sxth	r2, r3
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	3302      	adds	r3, #2
 8004c28:	430a      	orrs	r2, r1
 8004c2a:	b212      	sxth	r2, r2
 8004c2c:	801a      	strh	r2, [r3, #0]
        accel[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 8004c2e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004c32:	3304      	adds	r3, #4
 8004c34:	3348      	adds	r3, #72	@ 0x48
 8004c36:	443b      	add	r3, r7
 8004c38:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004c3c:	021b      	lsls	r3, r3, #8
 8004c3e:	b219      	sxth	r1, r3
 8004c40:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004c44:	3305      	adds	r3, #5
 8004c46:	3348      	adds	r3, #72	@ 0x48
 8004c48:	443b      	add	r3, r7
 8004c4a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004c4e:	b21a      	sxth	r2, r3
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	3304      	adds	r3, #4
 8004c54:	430a      	orrs	r2, r1
 8004c56:	b212      	sxth	r2, r2
 8004c58:	801a      	strh	r2, [r3, #0]
        ii += 6;
 8004c5a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004c5e:	3306      	adds	r3, #6
 8004c60:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_ACCEL;
 8004c64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c6a:	f043 0308 	orr.w	r3, r3, #8
 8004c6e:	b21a      	sxth	r2, r3
 8004c70:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c72:	801a      	strh	r2, [r3, #0]
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004c74:	4b34      	ldr	r3, [pc, #208]	@ (8004d48 <dmp_read_fifo+0x2d4>)
 8004c76:	895b      	ldrh	r3, [r3, #10]
 8004c78:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d04c      	beq.n	8004d1a <dmp_read_fifo+0x2a6>
        gyro[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8004c80:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004c84:	3348      	adds	r3, #72	@ 0x48
 8004c86:	443b      	add	r3, r7
 8004c88:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004c8c:	021b      	lsls	r3, r3, #8
 8004c8e:	b21a      	sxth	r2, r3
 8004c90:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004c94:	3301      	adds	r3, #1
 8004c96:	3348      	adds	r3, #72	@ 0x48
 8004c98:	443b      	add	r3, r7
 8004c9a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004c9e:	b21b      	sxth	r3, r3
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	b21a      	sxth	r2, r3
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	801a      	strh	r2, [r3, #0]
        gyro[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 8004ca8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004cac:	3302      	adds	r3, #2
 8004cae:	3348      	adds	r3, #72	@ 0x48
 8004cb0:	443b      	add	r3, r7
 8004cb2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004cb6:	021b      	lsls	r3, r3, #8
 8004cb8:	b219      	sxth	r1, r3
 8004cba:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004cbe:	3303      	adds	r3, #3
 8004cc0:	3348      	adds	r3, #72	@ 0x48
 8004cc2:	443b      	add	r3, r7
 8004cc4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004cc8:	b21a      	sxth	r2, r3
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	3302      	adds	r3, #2
 8004cce:	430a      	orrs	r2, r1
 8004cd0:	b212      	sxth	r2, r2
 8004cd2:	801a      	strh	r2, [r3, #0]
        gyro[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 8004cd4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004cd8:	3304      	adds	r3, #4
 8004cda:	3348      	adds	r3, #72	@ 0x48
 8004cdc:	443b      	add	r3, r7
 8004cde:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004ce2:	021b      	lsls	r3, r3, #8
 8004ce4:	b219      	sxth	r1, r3
 8004ce6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004cea:	3305      	adds	r3, #5
 8004cec:	3348      	adds	r3, #72	@ 0x48
 8004cee:	443b      	add	r3, r7
 8004cf0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004cf4:	b21a      	sxth	r2, r3
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	3304      	adds	r3, #4
 8004cfa:	430a      	orrs	r2, r1
 8004cfc:	b212      	sxth	r2, r2
 8004cfe:	801a      	strh	r2, [r3, #0]
        ii += 6;
 8004d00:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004d04:	3306      	adds	r3, #6
 8004d06:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_GYRO;
 8004d0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d10:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8004d14:	b21a      	sxth	r2, r3
 8004d16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d18:	801a      	strh	r2, [r3, #0]
    }

    /* Gesture data is at the end of the DMP packet. Parse it and call
     * the gesture callbacks (if registered).
     */
    if (dmp.feature_mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8004d1a:	4b0b      	ldr	r3, [pc, #44]	@ (8004d48 <dmp_read_fifo+0x2d4>)
 8004d1c:	895b      	ldrh	r3, [r3, #10]
 8004d1e:	f003 0303 	and.w	r3, r3, #3
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d007      	beq.n	8004d36 <dmp_read_fifo+0x2c2>
        decode_gesture(fifo_data + ii);
 8004d26:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004d2a:	f107 0220 	add.w	r2, r7, #32
 8004d2e:	4413      	add	r3, r2
 8004d30:	4618      	mov	r0, r3
 8004d32:	f7ff fe5b 	bl	80049ec <decode_gesture>

    get_ms(timestamp);
 8004d36:	6838      	ldr	r0, [r7, #0]
 8004d38:	f7fe fd5e 	bl	80037f8 <mget_ms>
    return 0;
 8004d3c:	2300      	movs	r3, #0
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3748      	adds	r7, #72	@ 0x48
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
 8004d46:	bf00      	nop
 8004d48:	20000254 	.word	0x20000254

08004d4c <HAL_IncTick>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_IncTick(void)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004d50:	4b0d      	ldr	r3, [pc, #52]	@ (8004d88 <HAL_IncTick+0x3c>)
 8004d52:	781b      	ldrb	r3, [r3, #0]
 8004d54:	461a      	mov	r2, r3
 8004d56:	4b0d      	ldr	r3, [pc, #52]	@ (8004d8c <HAL_IncTick+0x40>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4413      	add	r3, r2
 8004d5c:	4a0b      	ldr	r2, [pc, #44]	@ (8004d8c <HAL_IncTick+0x40>)
 8004d5e:	6013      	str	r3, [r2, #0]
  if(uwTick % 50 ==0)
 8004d60:	4b0a      	ldr	r3, [pc, #40]	@ (8004d8c <HAL_IncTick+0x40>)
 8004d62:	681a      	ldr	r2, [r3, #0]
 8004d64:	4b0a      	ldr	r3, [pc, #40]	@ (8004d90 <HAL_IncTick+0x44>)
 8004d66:	fba3 1302 	umull	r1, r3, r3, r2
 8004d6a:	091b      	lsrs	r3, r3, #4
 8004d6c:	2132      	movs	r1, #50	@ 0x32
 8004d6e:	fb01 f303 	mul.w	r3, r1, r3
 8004d72:	1ad3      	subs	r3, r2, r3
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d102      	bne.n	8004d7e <HAL_IncTick+0x32>
  {
    SR04_STATE = SR04_READY;
 8004d78:	4b06      	ldr	r3, [pc, #24]	@ (8004d94 <HAL_IncTick+0x48>)
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	701a      	strb	r2, [r3, #0]
  }
}
 8004d7e:	bf00      	nop
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bc80      	pop	{r7}
 8004d84:	4770      	bx	lr
 8004d86:	bf00      	nop
 8004d88:	2000005c 	.word	0x2000005c
 8004d8c:	20000494 	.word	0x20000494
 8004d90:	51eb851f 	.word	0x51eb851f
 8004d94:	2000048e 	.word	0x2000048e

08004d98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004d9c:	f001 fa36 	bl	800620c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004da0:	f000 f882 	bl	8004ea8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004da4:	f000 facc 	bl	8005340 <MX_GPIO_Init>
  MX_TIM1_Init();
 8004da8:	f000 f8f2 	bl	8004f90 <MX_TIM1_Init>
  MX_TIM2_Init();
 8004dac:	f000 f97e 	bl	80050ac <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8004db0:	f000 fa72 	bl	8005298 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8004db4:	f000 fa9a 	bl	80052ec <MX_USART3_UART_Init>
  MX_TIM4_Init();
 8004db8:	f000 fa1a 	bl	80051f0 <MX_TIM4_Init>
  MX_I2C1_Init();
 8004dbc:	f000 f8ba 	bl	8004f34 <MX_I2C1_Init>
  MX_TIM3_Init();
 8004dc0:	f000 f9c8 	bl	8005154 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 8004dc4:	f000 fd6e 	bl	80058a4 <OLED_Init>
  OLED_Clear();
 8004dc8:	f000 fd75 	bl	80058b6 <OLED_Clear>
  MPU_Init();
 8004dcc:	f000 fb6a 	bl	80054a4 <MPU_Init>
  mpu_dmp_init();
 8004dd0:	f7fe fd1c 	bl	800380c <mpu_dmp_init>
  OLED_ShowString(0,0,"Init success!",16);
 8004dd4:	2310      	movs	r3, #16
 8004dd6:	4a2a      	ldr	r2, [pc, #168]	@ (8004e80 <main+0xe8>)
 8004dd8:	2100      	movs	r1, #0
 8004dda:	2000      	movs	r0, #0
 8004ddc:	f000 fe32 	bl	8005a44 <OLED_ShowString>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

      Distance_Trig();
 8004de0:	f000 fe76 	bl	8005ad0 <Distance_Trig>

    HAL_Delay(10);
 8004de4:	200a      	movs	r0, #10
 8004de6:	f001 fa61 	bl	80062ac <HAL_Delay>
    mpu_dmp_get_data(&pitch,&roll,&yaw);
 8004dea:	4a26      	ldr	r2, [pc, #152]	@ (8004e84 <main+0xec>)
 8004dec:	4926      	ldr	r1, [pc, #152]	@ (8004e88 <main+0xf0>)
 8004dee:	4827      	ldr	r0, [pc, #156]	@ (8004e8c <main+0xf4>)
 8004df0:	f7fe fd7e 	bl	80038f0 <mpu_dmp_get_data>
    sprintf((char *)display_buf,"pitch:%.2f",pitch);
 8004df4:	4b25      	ldr	r3, [pc, #148]	@ (8004e8c <main+0xf4>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f7fb fb15 	bl	8000428 <__aeabi_f2d>
 8004dfe:	4602      	mov	r2, r0
 8004e00:	460b      	mov	r3, r1
 8004e02:	4923      	ldr	r1, [pc, #140]	@ (8004e90 <main+0xf8>)
 8004e04:	4823      	ldr	r0, [pc, #140]	@ (8004e94 <main+0xfc>)
 8004e06:	f004 ff79 	bl	8009cfc <siprintf>
    OLED_ShowString(0,2,display_buf,16);
 8004e0a:	2310      	movs	r3, #16
 8004e0c:	4a21      	ldr	r2, [pc, #132]	@ (8004e94 <main+0xfc>)
 8004e0e:	2102      	movs	r1, #2
 8004e10:	2000      	movs	r0, #0
 8004e12:	f000 fe17 	bl	8005a44 <OLED_ShowString>
    sprintf((char *)display_buf,"roll:%.2f",roll);
 8004e16:	4b1c      	ldr	r3, [pc, #112]	@ (8004e88 <main+0xf0>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f7fb fb04 	bl	8000428 <__aeabi_f2d>
 8004e20:	4602      	mov	r2, r0
 8004e22:	460b      	mov	r3, r1
 8004e24:	491c      	ldr	r1, [pc, #112]	@ (8004e98 <main+0x100>)
 8004e26:	481b      	ldr	r0, [pc, #108]	@ (8004e94 <main+0xfc>)
 8004e28:	f004 ff68 	bl	8009cfc <siprintf>
    OLED_ShowString(0,4,display_buf,16);
 8004e2c:	2310      	movs	r3, #16
 8004e2e:	4a19      	ldr	r2, [pc, #100]	@ (8004e94 <main+0xfc>)
 8004e30:	2104      	movs	r1, #4
 8004e32:	2000      	movs	r0, #0
 8004e34:	f000 fe06 	bl	8005a44 <OLED_ShowString>
    sprintf((char *)display_buf,"yaw:%.2f",yaw);
 8004e38:	4b12      	ldr	r3, [pc, #72]	@ (8004e84 <main+0xec>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	f7fb faf3 	bl	8000428 <__aeabi_f2d>
 8004e42:	4602      	mov	r2, r0
 8004e44:	460b      	mov	r3, r1
 8004e46:	4915      	ldr	r1, [pc, #84]	@ (8004e9c <main+0x104>)
 8004e48:	4812      	ldr	r0, [pc, #72]	@ (8004e94 <main+0xfc>)
 8004e4a:	f004 ff57 	bl	8009cfc <siprintf>
    OLED_ShowString(0,6,display_buf,16);
 8004e4e:	2310      	movs	r3, #16
 8004e50:	4a10      	ldr	r2, [pc, #64]	@ (8004e94 <main+0xfc>)
 8004e52:	2106      	movs	r1, #6
 8004e54:	2000      	movs	r0, #0
 8004e56:	f000 fdf5 	bl	8005a44 <OLED_ShowString>

      sprintf((char *)display_buf,"Distance:%.2f",distance);
 8004e5a:	4b11      	ldr	r3, [pc, #68]	@ (8004ea0 <main+0x108>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f7fb fae2 	bl	8000428 <__aeabi_f2d>
 8004e64:	4602      	mov	r2, r0
 8004e66:	460b      	mov	r3, r1
 8004e68:	490e      	ldr	r1, [pc, #56]	@ (8004ea4 <main+0x10c>)
 8004e6a:	480a      	ldr	r0, [pc, #40]	@ (8004e94 <main+0xfc>)
 8004e6c:	f004 ff46 	bl	8009cfc <siprintf>
      OLED_ShowString(0,0,display_buf,16);
 8004e70:	2310      	movs	r3, #16
 8004e72:	4a08      	ldr	r2, [pc, #32]	@ (8004e94 <main+0xfc>)
 8004e74:	2100      	movs	r1, #0
 8004e76:	2000      	movs	r0, #0
 8004e78:	f000 fde4 	bl	8005a44 <OLED_ShowString>
      Distance_Trig();
 8004e7c:	bf00      	nop
 8004e7e:	e7af      	b.n	8004de0 <main+0x48>
 8004e80:	0800cac4 	.word	0x0800cac4
 8004e84:	20000470 	.word	0x20000470
 8004e88:	2000046c 	.word	0x2000046c
 8004e8c:	20000468 	.word	0x20000468
 8004e90:	0800cad4 	.word	0x0800cad4
 8004e94:	20000474 	.word	0x20000474
 8004e98:	0800cae0 	.word	0x0800cae0
 8004e9c:	0800caec 	.word	0x0800caec
 8004ea0:	20000488 	.word	0x20000488
 8004ea4:	0800caf8 	.word	0x0800caf8

08004ea8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b090      	sub	sp, #64	@ 0x40
 8004eac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004eae:	f107 0318 	add.w	r3, r7, #24
 8004eb2:	2228      	movs	r2, #40	@ 0x28
 8004eb4:	2100      	movs	r1, #0
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f004 ff93 	bl	8009de2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004ebc:	1d3b      	adds	r3, r7, #4
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	601a      	str	r2, [r3, #0]
 8004ec2:	605a      	str	r2, [r3, #4]
 8004ec4:	609a      	str	r2, [r3, #8]
 8004ec6:	60da      	str	r2, [r3, #12]
 8004ec8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004ece:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004ed2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004edc:	2302      	movs	r3, #2
 8004ede:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004ee0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004ee4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8004ee6:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8004eea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004eec:	f107 0318 	add.w	r3, r7, #24
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	f002 fa37 	bl	8007364 <HAL_RCC_OscConfig>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d001      	beq.n	8004f00 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8004efc:	f000 facc 	bl	8005498 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004f00:	230f      	movs	r3, #15
 8004f02:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004f04:	2302      	movs	r3, #2
 8004f06:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004f0c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004f10:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004f12:	2300      	movs	r3, #0
 8004f14:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004f16:	1d3b      	adds	r3, r7, #4
 8004f18:	2102      	movs	r1, #2
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f002 fca4 	bl	8007868 <HAL_RCC_ClockConfig>
 8004f20:	4603      	mov	r3, r0
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d001      	beq.n	8004f2a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8004f26:	f000 fab7 	bl	8005498 <Error_Handler>
  }
}
 8004f2a:	bf00      	nop
 8004f2c:	3740      	adds	r7, #64	@ 0x40
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}
	...

08004f34 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004f38:	4b12      	ldr	r3, [pc, #72]	@ (8004f84 <MX_I2C1_Init+0x50>)
 8004f3a:	4a13      	ldr	r2, [pc, #76]	@ (8004f88 <MX_I2C1_Init+0x54>)
 8004f3c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8004f3e:	4b11      	ldr	r3, [pc, #68]	@ (8004f84 <MX_I2C1_Init+0x50>)
 8004f40:	4a12      	ldr	r2, [pc, #72]	@ (8004f8c <MX_I2C1_Init+0x58>)
 8004f42:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004f44:	4b0f      	ldr	r3, [pc, #60]	@ (8004f84 <MX_I2C1_Init+0x50>)
 8004f46:	2200      	movs	r2, #0
 8004f48:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004f4a:	4b0e      	ldr	r3, [pc, #56]	@ (8004f84 <MX_I2C1_Init+0x50>)
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004f50:	4b0c      	ldr	r3, [pc, #48]	@ (8004f84 <MX_I2C1_Init+0x50>)
 8004f52:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004f56:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004f58:	4b0a      	ldr	r3, [pc, #40]	@ (8004f84 <MX_I2C1_Init+0x50>)
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004f5e:	4b09      	ldr	r3, [pc, #36]	@ (8004f84 <MX_I2C1_Init+0x50>)
 8004f60:	2200      	movs	r2, #0
 8004f62:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004f64:	4b07      	ldr	r3, [pc, #28]	@ (8004f84 <MX_I2C1_Init+0x50>)
 8004f66:	2200      	movs	r2, #0
 8004f68:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004f6a:	4b06      	ldr	r3, [pc, #24]	@ (8004f84 <MX_I2C1_Init+0x50>)
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004f70:	4804      	ldr	r0, [pc, #16]	@ (8004f84 <MX_I2C1_Init+0x50>)
 8004f72:	f001 fd4b 	bl	8006a0c <HAL_I2C_Init>
 8004f76:	4603      	mov	r3, r0
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d001      	beq.n	8004f80 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004f7c:	f000 fa8c 	bl	8005498 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004f80:	bf00      	nop
 8004f82:	bd80      	pop	{r7, pc}
 8004f84:	20000264 	.word	0x20000264
 8004f88:	40005400 	.word	0x40005400
 8004f8c:	000186a0 	.word	0x000186a0

08004f90 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b092      	sub	sp, #72	@ 0x48
 8004f94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f96:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	601a      	str	r2, [r3, #0]
 8004f9e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004fa0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	601a      	str	r2, [r3, #0]
 8004fa8:	605a      	str	r2, [r3, #4]
 8004faa:	609a      	str	r2, [r3, #8]
 8004fac:	60da      	str	r2, [r3, #12]
 8004fae:	611a      	str	r2, [r3, #16]
 8004fb0:	615a      	str	r2, [r3, #20]
 8004fb2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004fb4:	1d3b      	adds	r3, r7, #4
 8004fb6:	2220      	movs	r2, #32
 8004fb8:	2100      	movs	r1, #0
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f004 ff11 	bl	8009de2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004fc0:	4b38      	ldr	r3, [pc, #224]	@ (80050a4 <MX_TIM1_Init+0x114>)
 8004fc2:	4a39      	ldr	r2, [pc, #228]	@ (80050a8 <MX_TIM1_Init+0x118>)
 8004fc4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8004fc6:	4b37      	ldr	r3, [pc, #220]	@ (80050a4 <MX_TIM1_Init+0x114>)
 8004fc8:	2247      	movs	r2, #71	@ 0x47
 8004fca:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004fcc:	4b35      	ldr	r3, [pc, #212]	@ (80050a4 <MX_TIM1_Init+0x114>)
 8004fce:	2200      	movs	r2, #0
 8004fd0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 8004fd2:	4b34      	ldr	r3, [pc, #208]	@ (80050a4 <MX_TIM1_Init+0x114>)
 8004fd4:	2264      	movs	r2, #100	@ 0x64
 8004fd6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004fd8:	4b32      	ldr	r3, [pc, #200]	@ (80050a4 <MX_TIM1_Init+0x114>)
 8004fda:	2200      	movs	r2, #0
 8004fdc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004fde:	4b31      	ldr	r3, [pc, #196]	@ (80050a4 <MX_TIM1_Init+0x114>)
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004fe4:	4b2f      	ldr	r3, [pc, #188]	@ (80050a4 <MX_TIM1_Init+0x114>)
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004fea:	482e      	ldr	r0, [pc, #184]	@ (80050a4 <MX_TIM1_Init+0x114>)
 8004fec:	f002 fe8a 	bl	8007d04 <HAL_TIM_PWM_Init>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d001      	beq.n	8004ffa <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 8004ff6:	f000 fa4f 	bl	8005498 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004ffe:	2300      	movs	r3, #0
 8005000:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005002:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8005006:	4619      	mov	r1, r3
 8005008:	4826      	ldr	r0, [pc, #152]	@ (80050a4 <MX_TIM1_Init+0x114>)
 800500a:	f003 fb77 	bl	80086fc <HAL_TIMEx_MasterConfigSynchronization>
 800500e:	4603      	mov	r3, r0
 8005010:	2b00      	cmp	r3, #0
 8005012:	d001      	beq.n	8005018 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8005014:	f000 fa40 	bl	8005498 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005018:	2360      	movs	r3, #96	@ 0x60
 800501a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800501c:	2300      	movs	r3, #0
 800501e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005020:	2300      	movs	r3, #0
 8005022:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005024:	2300      	movs	r3, #0
 8005026:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005028:	2300      	movs	r3, #0
 800502a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800502c:	2300      	movs	r3, #0
 800502e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005030:	2300      	movs	r3, #0
 8005032:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005034:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005038:	2200      	movs	r2, #0
 800503a:	4619      	mov	r1, r3
 800503c:	4819      	ldr	r0, [pc, #100]	@ (80050a4 <MX_TIM1_Init+0x114>)
 800503e:	f002 ff53 	bl	8007ee8 <HAL_TIM_PWM_ConfigChannel>
 8005042:	4603      	mov	r3, r0
 8005044:	2b00      	cmp	r3, #0
 8005046:	d001      	beq.n	800504c <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8005048:	f000 fa26 	bl	8005498 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800504c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005050:	220c      	movs	r2, #12
 8005052:	4619      	mov	r1, r3
 8005054:	4813      	ldr	r0, [pc, #76]	@ (80050a4 <MX_TIM1_Init+0x114>)
 8005056:	f002 ff47 	bl	8007ee8 <HAL_TIM_PWM_ConfigChannel>
 800505a:	4603      	mov	r3, r0
 800505c:	2b00      	cmp	r3, #0
 800505e:	d001      	beq.n	8005064 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8005060:	f000 fa1a 	bl	8005498 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005064:	2300      	movs	r3, #0
 8005066:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005068:	2300      	movs	r3, #0
 800506a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800506c:	2300      	movs	r3, #0
 800506e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005070:	2300      	movs	r3, #0
 8005072:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005074:	2300      	movs	r3, #0
 8005076:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005078:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800507c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800507e:	2300      	movs	r3, #0
 8005080:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005082:	1d3b      	adds	r3, r7, #4
 8005084:	4619      	mov	r1, r3
 8005086:	4807      	ldr	r0, [pc, #28]	@ (80050a4 <MX_TIM1_Init+0x114>)
 8005088:	f003 fb96 	bl	80087b8 <HAL_TIMEx_ConfigBreakDeadTime>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d001      	beq.n	8005096 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8005092:	f000 fa01 	bl	8005498 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005096:	4803      	ldr	r0, [pc, #12]	@ (80050a4 <MX_TIM1_Init+0x114>)
 8005098:	f000 fea8 	bl	8005dec <HAL_TIM_MspPostInit>

}
 800509c:	bf00      	nop
 800509e:	3748      	adds	r7, #72	@ 0x48
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}
 80050a4:	200002b8 	.word	0x200002b8
 80050a8:	40012c00 	.word	0x40012c00

080050ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b08c      	sub	sp, #48	@ 0x30
 80050b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80050b2:	f107 030c 	add.w	r3, r7, #12
 80050b6:	2224      	movs	r2, #36	@ 0x24
 80050b8:	2100      	movs	r1, #0
 80050ba:	4618      	mov	r0, r3
 80050bc:	f004 fe91 	bl	8009de2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80050c0:	1d3b      	adds	r3, r7, #4
 80050c2:	2200      	movs	r2, #0
 80050c4:	601a      	str	r2, [r3, #0]
 80050c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80050c8:	4b21      	ldr	r3, [pc, #132]	@ (8005150 <MX_TIM2_Init+0xa4>)
 80050ca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80050ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80050d0:	4b1f      	ldr	r3, [pc, #124]	@ (8005150 <MX_TIM2_Init+0xa4>)
 80050d2:	2200      	movs	r2, #0
 80050d4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80050d6:	4b1e      	ldr	r3, [pc, #120]	@ (8005150 <MX_TIM2_Init+0xa4>)
 80050d8:	2200      	movs	r2, #0
 80050da:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80050dc:	4b1c      	ldr	r3, [pc, #112]	@ (8005150 <MX_TIM2_Init+0xa4>)
 80050de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80050e2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80050e4:	4b1a      	ldr	r3, [pc, #104]	@ (8005150 <MX_TIM2_Init+0xa4>)
 80050e6:	2200      	movs	r2, #0
 80050e8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80050ea:	4b19      	ldr	r3, [pc, #100]	@ (8005150 <MX_TIM2_Init+0xa4>)
 80050ec:	2200      	movs	r2, #0
 80050ee:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80050f0:	2301      	movs	r3, #1
 80050f2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80050f4:	2300      	movs	r3, #0
 80050f6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80050f8:	2301      	movs	r3, #1
 80050fa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80050fc:	2300      	movs	r3, #0
 80050fe:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8005100:	2300      	movs	r3, #0
 8005102:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005104:	2300      	movs	r3, #0
 8005106:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005108:	2301      	movs	r3, #1
 800510a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800510c:	2300      	movs	r3, #0
 800510e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8005110:	2300      	movs	r3, #0
 8005112:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8005114:	f107 030c 	add.w	r3, r7, #12
 8005118:	4619      	mov	r1, r3
 800511a:	480d      	ldr	r0, [pc, #52]	@ (8005150 <MX_TIM2_Init+0xa4>)
 800511c:	f002 fe41 	bl	8007da2 <HAL_TIM_Encoder_Init>
 8005120:	4603      	mov	r3, r0
 8005122:	2b00      	cmp	r3, #0
 8005124:	d001      	beq.n	800512a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8005126:	f000 f9b7 	bl	8005498 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800512a:	2300      	movs	r3, #0
 800512c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800512e:	2300      	movs	r3, #0
 8005130:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005132:	1d3b      	adds	r3, r7, #4
 8005134:	4619      	mov	r1, r3
 8005136:	4806      	ldr	r0, [pc, #24]	@ (8005150 <MX_TIM2_Init+0xa4>)
 8005138:	f003 fae0 	bl	80086fc <HAL_TIMEx_MasterConfigSynchronization>
 800513c:	4603      	mov	r3, r0
 800513e:	2b00      	cmp	r3, #0
 8005140:	d001      	beq.n	8005146 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8005142:	f000 f9a9 	bl	8005498 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005146:	bf00      	nop
 8005148:	3730      	adds	r7, #48	@ 0x30
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}
 800514e:	bf00      	nop
 8005150:	20000300 	.word	0x20000300

08005154 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b086      	sub	sp, #24
 8005158:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800515a:	f107 0308 	add.w	r3, r7, #8
 800515e:	2200      	movs	r2, #0
 8005160:	601a      	str	r2, [r3, #0]
 8005162:	605a      	str	r2, [r3, #4]
 8005164:	609a      	str	r2, [r3, #8]
 8005166:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005168:	463b      	mov	r3, r7
 800516a:	2200      	movs	r2, #0
 800516c:	601a      	str	r2, [r3, #0]
 800516e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005170:	4b1d      	ldr	r3, [pc, #116]	@ (80051e8 <MX_TIM3_Init+0x94>)
 8005172:	4a1e      	ldr	r2, [pc, #120]	@ (80051ec <MX_TIM3_Init+0x98>)
 8005174:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8005176:	4b1c      	ldr	r3, [pc, #112]	@ (80051e8 <MX_TIM3_Init+0x94>)
 8005178:	2247      	movs	r2, #71	@ 0x47
 800517a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800517c:	4b1a      	ldr	r3, [pc, #104]	@ (80051e8 <MX_TIM3_Init+0x94>)
 800517e:	2200      	movs	r2, #0
 8005180:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8005182:	4b19      	ldr	r3, [pc, #100]	@ (80051e8 <MX_TIM3_Init+0x94>)
 8005184:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005188:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800518a:	4b17      	ldr	r3, [pc, #92]	@ (80051e8 <MX_TIM3_Init+0x94>)
 800518c:	2200      	movs	r2, #0
 800518e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005190:	4b15      	ldr	r3, [pc, #84]	@ (80051e8 <MX_TIM3_Init+0x94>)
 8005192:	2200      	movs	r2, #0
 8005194:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005196:	4814      	ldr	r0, [pc, #80]	@ (80051e8 <MX_TIM3_Init+0x94>)
 8005198:	f002 fcf4 	bl	8007b84 <HAL_TIM_Base_Init>
 800519c:	4603      	mov	r3, r0
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d001      	beq.n	80051a6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80051a2:	f000 f979 	bl	8005498 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80051a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80051aa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80051ac:	f107 0308 	add.w	r3, r7, #8
 80051b0:	4619      	mov	r1, r3
 80051b2:	480d      	ldr	r0, [pc, #52]	@ (80051e8 <MX_TIM3_Init+0x94>)
 80051b4:	f002 ff5a 	bl	800806c <HAL_TIM_ConfigClockSource>
 80051b8:	4603      	mov	r3, r0
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d001      	beq.n	80051c2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80051be:	f000 f96b 	bl	8005498 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80051c2:	2300      	movs	r3, #0
 80051c4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80051c6:	2300      	movs	r3, #0
 80051c8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80051ca:	463b      	mov	r3, r7
 80051cc:	4619      	mov	r1, r3
 80051ce:	4806      	ldr	r0, [pc, #24]	@ (80051e8 <MX_TIM3_Init+0x94>)
 80051d0:	f003 fa94 	bl	80086fc <HAL_TIMEx_MasterConfigSynchronization>
 80051d4:	4603      	mov	r3, r0
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d001      	beq.n	80051de <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80051da:	f000 f95d 	bl	8005498 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80051de:	bf00      	nop
 80051e0:	3718      	adds	r7, #24
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}
 80051e6:	bf00      	nop
 80051e8:	20000348 	.word	0x20000348
 80051ec:	40000400 	.word	0x40000400

080051f0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b08c      	sub	sp, #48	@ 0x30
 80051f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80051f6:	f107 030c 	add.w	r3, r7, #12
 80051fa:	2224      	movs	r2, #36	@ 0x24
 80051fc:	2100      	movs	r1, #0
 80051fe:	4618      	mov	r0, r3
 8005200:	f004 fdef 	bl	8009de2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005204:	1d3b      	adds	r3, r7, #4
 8005206:	2200      	movs	r2, #0
 8005208:	601a      	str	r2, [r3, #0]
 800520a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800520c:	4b20      	ldr	r3, [pc, #128]	@ (8005290 <MX_TIM4_Init+0xa0>)
 800520e:	4a21      	ldr	r2, [pc, #132]	@ (8005294 <MX_TIM4_Init+0xa4>)
 8005210:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8005212:	4b1f      	ldr	r3, [pc, #124]	@ (8005290 <MX_TIM4_Init+0xa0>)
 8005214:	2200      	movs	r2, #0
 8005216:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005218:	4b1d      	ldr	r3, [pc, #116]	@ (8005290 <MX_TIM4_Init+0xa0>)
 800521a:	2200      	movs	r2, #0
 800521c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800521e:	4b1c      	ldr	r3, [pc, #112]	@ (8005290 <MX_TIM4_Init+0xa0>)
 8005220:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005224:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005226:	4b1a      	ldr	r3, [pc, #104]	@ (8005290 <MX_TIM4_Init+0xa0>)
 8005228:	2200      	movs	r2, #0
 800522a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800522c:	4b18      	ldr	r3, [pc, #96]	@ (8005290 <MX_TIM4_Init+0xa0>)
 800522e:	2200      	movs	r2, #0
 8005230:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005232:	2301      	movs	r3, #1
 8005234:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005236:	2300      	movs	r3, #0
 8005238:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800523a:	2301      	movs	r3, #1
 800523c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800523e:	2300      	movs	r3, #0
 8005240:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8005242:	2300      	movs	r3, #0
 8005244:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005246:	2300      	movs	r3, #0
 8005248:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800524a:	2301      	movs	r3, #1
 800524c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800524e:	2300      	movs	r3, #0
 8005250:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8005252:	2300      	movs	r3, #0
 8005254:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005256:	f107 030c 	add.w	r3, r7, #12
 800525a:	4619      	mov	r1, r3
 800525c:	480c      	ldr	r0, [pc, #48]	@ (8005290 <MX_TIM4_Init+0xa0>)
 800525e:	f002 fda0 	bl	8007da2 <HAL_TIM_Encoder_Init>
 8005262:	4603      	mov	r3, r0
 8005264:	2b00      	cmp	r3, #0
 8005266:	d001      	beq.n	800526c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8005268:	f000 f916 	bl	8005498 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800526c:	2300      	movs	r3, #0
 800526e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005270:	2300      	movs	r3, #0
 8005272:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005274:	1d3b      	adds	r3, r7, #4
 8005276:	4619      	mov	r1, r3
 8005278:	4805      	ldr	r0, [pc, #20]	@ (8005290 <MX_TIM4_Init+0xa0>)
 800527a:	f003 fa3f 	bl	80086fc <HAL_TIMEx_MasterConfigSynchronization>
 800527e:	4603      	mov	r3, r0
 8005280:	2b00      	cmp	r3, #0
 8005282:	d001      	beq.n	8005288 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8005284:	f000 f908 	bl	8005498 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8005288:	bf00      	nop
 800528a:	3730      	adds	r7, #48	@ 0x30
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}
 8005290:	20000390 	.word	0x20000390
 8005294:	40000800 	.word	0x40000800

08005298 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800529c:	4b11      	ldr	r3, [pc, #68]	@ (80052e4 <MX_USART2_UART_Init+0x4c>)
 800529e:	4a12      	ldr	r2, [pc, #72]	@ (80052e8 <MX_USART2_UART_Init+0x50>)
 80052a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80052a2:	4b10      	ldr	r3, [pc, #64]	@ (80052e4 <MX_USART2_UART_Init+0x4c>)
 80052a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80052a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80052aa:	4b0e      	ldr	r3, [pc, #56]	@ (80052e4 <MX_USART2_UART_Init+0x4c>)
 80052ac:	2200      	movs	r2, #0
 80052ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80052b0:	4b0c      	ldr	r3, [pc, #48]	@ (80052e4 <MX_USART2_UART_Init+0x4c>)
 80052b2:	2200      	movs	r2, #0
 80052b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80052b6:	4b0b      	ldr	r3, [pc, #44]	@ (80052e4 <MX_USART2_UART_Init+0x4c>)
 80052b8:	2200      	movs	r2, #0
 80052ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80052bc:	4b09      	ldr	r3, [pc, #36]	@ (80052e4 <MX_USART2_UART_Init+0x4c>)
 80052be:	220c      	movs	r2, #12
 80052c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80052c2:	4b08      	ldr	r3, [pc, #32]	@ (80052e4 <MX_USART2_UART_Init+0x4c>)
 80052c4:	2200      	movs	r2, #0
 80052c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80052c8:	4b06      	ldr	r3, [pc, #24]	@ (80052e4 <MX_USART2_UART_Init+0x4c>)
 80052ca:	2200      	movs	r2, #0
 80052cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80052ce:	4805      	ldr	r0, [pc, #20]	@ (80052e4 <MX_USART2_UART_Init+0x4c>)
 80052d0:	f003 fac3 	bl	800885a <HAL_UART_Init>
 80052d4:	4603      	mov	r3, r0
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d001      	beq.n	80052de <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80052da:	f000 f8dd 	bl	8005498 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80052de:	bf00      	nop
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	bf00      	nop
 80052e4:	200003d8 	.word	0x200003d8
 80052e8:	40004400 	.word	0x40004400

080052ec <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80052f0:	4b11      	ldr	r3, [pc, #68]	@ (8005338 <MX_USART3_UART_Init+0x4c>)
 80052f2:	4a12      	ldr	r2, [pc, #72]	@ (800533c <MX_USART3_UART_Init+0x50>)
 80052f4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80052f6:	4b10      	ldr	r3, [pc, #64]	@ (8005338 <MX_USART3_UART_Init+0x4c>)
 80052f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80052fc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80052fe:	4b0e      	ldr	r3, [pc, #56]	@ (8005338 <MX_USART3_UART_Init+0x4c>)
 8005300:	2200      	movs	r2, #0
 8005302:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005304:	4b0c      	ldr	r3, [pc, #48]	@ (8005338 <MX_USART3_UART_Init+0x4c>)
 8005306:	2200      	movs	r2, #0
 8005308:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800530a:	4b0b      	ldr	r3, [pc, #44]	@ (8005338 <MX_USART3_UART_Init+0x4c>)
 800530c:	2200      	movs	r2, #0
 800530e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005310:	4b09      	ldr	r3, [pc, #36]	@ (8005338 <MX_USART3_UART_Init+0x4c>)
 8005312:	220c      	movs	r2, #12
 8005314:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005316:	4b08      	ldr	r3, [pc, #32]	@ (8005338 <MX_USART3_UART_Init+0x4c>)
 8005318:	2200      	movs	r2, #0
 800531a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800531c:	4b06      	ldr	r3, [pc, #24]	@ (8005338 <MX_USART3_UART_Init+0x4c>)
 800531e:	2200      	movs	r2, #0
 8005320:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005322:	4805      	ldr	r0, [pc, #20]	@ (8005338 <MX_USART3_UART_Init+0x4c>)
 8005324:	f003 fa99 	bl	800885a <HAL_UART_Init>
 8005328:	4603      	mov	r3, r0
 800532a:	2b00      	cmp	r3, #0
 800532c:	d001      	beq.n	8005332 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800532e:	f000 f8b3 	bl	8005498 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8005332:	bf00      	nop
 8005334:	bd80      	pop	{r7, pc}
 8005336:	bf00      	nop
 8005338:	20000420 	.word	0x20000420
 800533c:	40004800 	.word	0x40004800

08005340 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b088      	sub	sp, #32
 8005344:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005346:	f107 0310 	add.w	r3, r7, #16
 800534a:	2200      	movs	r2, #0
 800534c:	601a      	str	r2, [r3, #0]
 800534e:	605a      	str	r2, [r3, #4]
 8005350:	609a      	str	r2, [r3, #8]
 8005352:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005354:	4b4a      	ldr	r3, [pc, #296]	@ (8005480 <MX_GPIO_Init+0x140>)
 8005356:	699b      	ldr	r3, [r3, #24]
 8005358:	4a49      	ldr	r2, [pc, #292]	@ (8005480 <MX_GPIO_Init+0x140>)
 800535a:	f043 0320 	orr.w	r3, r3, #32
 800535e:	6193      	str	r3, [r2, #24]
 8005360:	4b47      	ldr	r3, [pc, #284]	@ (8005480 <MX_GPIO_Init+0x140>)
 8005362:	699b      	ldr	r3, [r3, #24]
 8005364:	f003 0320 	and.w	r3, r3, #32
 8005368:	60fb      	str	r3, [r7, #12]
 800536a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800536c:	4b44      	ldr	r3, [pc, #272]	@ (8005480 <MX_GPIO_Init+0x140>)
 800536e:	699b      	ldr	r3, [r3, #24]
 8005370:	4a43      	ldr	r2, [pc, #268]	@ (8005480 <MX_GPIO_Init+0x140>)
 8005372:	f043 0304 	orr.w	r3, r3, #4
 8005376:	6193      	str	r3, [r2, #24]
 8005378:	4b41      	ldr	r3, [pc, #260]	@ (8005480 <MX_GPIO_Init+0x140>)
 800537a:	699b      	ldr	r3, [r3, #24]
 800537c:	f003 0304 	and.w	r3, r3, #4
 8005380:	60bb      	str	r3, [r7, #8]
 8005382:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005384:	4b3e      	ldr	r3, [pc, #248]	@ (8005480 <MX_GPIO_Init+0x140>)
 8005386:	699b      	ldr	r3, [r3, #24]
 8005388:	4a3d      	ldr	r2, [pc, #244]	@ (8005480 <MX_GPIO_Init+0x140>)
 800538a:	f043 0308 	orr.w	r3, r3, #8
 800538e:	6193      	str	r3, [r2, #24]
 8005390:	4b3b      	ldr	r3, [pc, #236]	@ (8005480 <MX_GPIO_Init+0x140>)
 8005392:	699b      	ldr	r3, [r3, #24]
 8005394:	f003 0308 	and.w	r3, r3, #8
 8005398:	607b      	str	r3, [r7, #4]
 800539a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, L1_Pin|L2_Pin|R1_Pin|R2_Pin
 800539c:	2200      	movs	r2, #0
 800539e:	f24f 0118 	movw	r1, #61464	@ 0xf018
 80053a2:	4838      	ldr	r0, [pc, #224]	@ (8005484 <MX_GPIO_Init+0x144>)
 80053a4:	f001 fb01 	bl	80069aa <HAL_GPIO_WritePin>
                          |MPU_SCL_Pin|MPU_SDA_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 80053a8:	2200      	movs	r2, #0
 80053aa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80053ae:	4836      	ldr	r0, [pc, #216]	@ (8005488 <MX_GPIO_Init+0x148>)
 80053b0:	f001 fafb 	bl	80069aa <HAL_GPIO_WritePin>

  /*Configure GPIO pins : L1_Pin L2_Pin R1_Pin R2_Pin */
  GPIO_InitStruct.Pin = L1_Pin|L2_Pin|R1_Pin|R2_Pin;
 80053b4:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80053b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80053ba:	2301      	movs	r3, #1
 80053bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053be:	2300      	movs	r3, #0
 80053c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053c2:	2302      	movs	r3, #2
 80053c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80053c6:	f107 0310 	add.w	r3, r7, #16
 80053ca:	4619      	mov	r1, r3
 80053cc:	482d      	ldr	r0, [pc, #180]	@ (8005484 <MX_GPIO_Init+0x144>)
 80053ce:	f001 f951 	bl	8006674 <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIG_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 80053d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80053d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80053d8:	2301      	movs	r3, #1
 80053da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053dc:	2300      	movs	r3, #0
 80053de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80053e0:	2303      	movs	r3, #3
 80053e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 80053e4:	f107 0310 	add.w	r3, r7, #16
 80053e8:	4619      	mov	r1, r3
 80053ea:	4827      	ldr	r0, [pc, #156]	@ (8005488 <MX_GPIO_Init+0x148>)
 80053ec:	f001 f942 	bl	8006674 <HAL_GPIO_Init>

  /*Configure GPIO pin : ECHO_Pin */
  GPIO_InitStruct.Pin = ECHO_Pin;
 80053f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80053f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80053f6:	4b25      	ldr	r3, [pc, #148]	@ (800548c <MX_GPIO_Init+0x14c>)
 80053f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053fa:	2300      	movs	r3, #0
 80053fc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 80053fe:	f107 0310 	add.w	r3, r7, #16
 8005402:	4619      	mov	r1, r3
 8005404:	4820      	ldr	r0, [pc, #128]	@ (8005488 <MX_GPIO_Init+0x148>)
 8005406:	f001 f935 	bl	8006674 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY1_Pin KEY2_Pin */
  GPIO_InitStruct.Pin = KEY1_Pin|KEY2_Pin;
 800540a:	f44f 4310 	mov.w	r3, #36864	@ 0x9000
 800540e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8005410:	4b1f      	ldr	r3, [pc, #124]	@ (8005490 <MX_GPIO_Init+0x150>)
 8005412:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005414:	2301      	movs	r3, #1
 8005416:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005418:	f107 0310 	add.w	r3, r7, #16
 800541c:	4619      	mov	r1, r3
 800541e:	481a      	ldr	r0, [pc, #104]	@ (8005488 <MX_GPIO_Init+0x148>)
 8005420:	f001 f928 	bl	8006674 <HAL_GPIO_Init>

  /*Configure GPIO pins : MPU_SCL_Pin MPU_SDA_Pin */
  GPIO_InitStruct.Pin = MPU_SCL_Pin|MPU_SDA_Pin;
 8005424:	2318      	movs	r3, #24
 8005426:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8005428:	2311      	movs	r3, #17
 800542a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800542c:	2300      	movs	r3, #0
 800542e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005430:	2303      	movs	r3, #3
 8005432:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005434:	f107 0310 	add.w	r3, r7, #16
 8005438:	4619      	mov	r1, r3
 800543a:	4812      	ldr	r0, [pc, #72]	@ (8005484 <MX_GPIO_Init+0x144>)
 800543c:	f001 f91a 	bl	8006674 <HAL_GPIO_Init>

  /*Configure GPIO pin : MPU_INT_Pin */
  GPIO_InitStruct.Pin = MPU_INT_Pin;
 8005440:	2320      	movs	r3, #32
 8005442:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005444:	4b13      	ldr	r3, [pc, #76]	@ (8005494 <MX_GPIO_Init+0x154>)
 8005446:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005448:	2300      	movs	r3, #0
 800544a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MPU_INT_GPIO_Port, &GPIO_InitStruct);
 800544c:	f107 0310 	add.w	r3, r7, #16
 8005450:	4619      	mov	r1, r3
 8005452:	480c      	ldr	r0, [pc, #48]	@ (8005484 <MX_GPIO_Init+0x144>)
 8005454:	f001 f90e 	bl	8006674 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8005458:	2200      	movs	r2, #0
 800545a:	2100      	movs	r1, #0
 800545c:	2017      	movs	r0, #23
 800545e:	f001 f820 	bl	80064a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8005462:	2017      	movs	r0, #23
 8005464:	f001 f839 	bl	80064da <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8005468:	2200      	movs	r2, #0
 800546a:	2100      	movs	r1, #0
 800546c:	2028      	movs	r0, #40	@ 0x28
 800546e:	f001 f818 	bl	80064a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005472:	2028      	movs	r0, #40	@ 0x28
 8005474:	f001 f831 	bl	80064da <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8005478:	bf00      	nop
 800547a:	3720      	adds	r7, #32
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}
 8005480:	40021000 	.word	0x40021000
 8005484:	40010c00 	.word	0x40010c00
 8005488:	40010800 	.word	0x40010800
 800548c:	10310000 	.word	0x10310000
 8005490:	10210000 	.word	0x10210000
 8005494:	10110000 	.word	0x10110000

08005498 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005498:	b480      	push	{r7}
 800549a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800549c:	b672      	cpsid	i
}
 800549e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80054a0:	bf00      	nop
 80054a2:	e7fd      	b.n	80054a0 <Error_Handler+0x8>

080054a4 <MPU_Init>:

//MPU6050
//:0,
//    ,
uint8_t MPU_Init(void)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b082      	sub	sp, #8
 80054a8:	af00      	add	r7, sp, #0
    uint8_t res;

    MPU_IIC_Init();//IIC
 80054aa:	f7fc f931 	bl	8001710 <IIC_GPIO_Init>
    MPU_Write_Byte(MPU_PWR_MGMT1_REG,0X80);	//MPU6050
 80054ae:	2180      	movs	r1, #128	@ 0x80
 80054b0:	206b      	movs	r0, #107	@ 0x6b
 80054b2:	f000 f94c 	bl	800574e <MPU_Write_Byte>
    delay_ms(100);
 80054b6:	2064      	movs	r0, #100	@ 0x64
 80054b8:	f000 fef8 	bl	80062ac <HAL_Delay>
    MPU_Write_Byte(MPU_PWR_MGMT1_REG,0X00);	//MPU6050
 80054bc:	2100      	movs	r1, #0
 80054be:	206b      	movs	r0, #107	@ 0x6b
 80054c0:	f000 f945 	bl	800574e <MPU_Write_Byte>
    MPU_Set_Gyro_Fsr(3);					//,2000dps
 80054c4:	2003      	movs	r0, #3
 80054c6:	f000 f830 	bl	800552a <MPU_Set_Gyro_Fsr>
    MPU_Set_Accel_Fsr(0);					//,2g
 80054ca:	2000      	movs	r0, #0
 80054cc:	f000 f83e 	bl	800554c <MPU_Set_Accel_Fsr>
    MPU_Set_Rate(50);						//50Hz
 80054d0:	2032      	movs	r0, #50	@ 0x32
 80054d2:	f000 f87d 	bl	80055d0 <MPU_Set_Rate>
    MPU_Write_Byte(MPU_INT_EN_REG,0X00);	//
 80054d6:	2100      	movs	r1, #0
 80054d8:	2038      	movs	r0, #56	@ 0x38
 80054da:	f000 f938 	bl	800574e <MPU_Write_Byte>
    MPU_Write_Byte(MPU_USER_CTRL_REG,0X00);	//I2C
 80054de:	2100      	movs	r1, #0
 80054e0:	206a      	movs	r0, #106	@ 0x6a
 80054e2:	f000 f934 	bl	800574e <MPU_Write_Byte>
    MPU_Write_Byte(MPU_FIFO_EN_REG,0X00);	//FIFO
 80054e6:	2100      	movs	r1, #0
 80054e8:	2023      	movs	r0, #35	@ 0x23
 80054ea:	f000 f930 	bl	800574e <MPU_Write_Byte>
    MPU_Write_Byte(MPU_INTBP_CFG_REG,0X80);	//INT
 80054ee:	2180      	movs	r1, #128	@ 0x80
 80054f0:	2037      	movs	r0, #55	@ 0x37
 80054f2:	f000 f92c 	bl	800574e <MPU_Write_Byte>
    res=MPU_Read_Byte(MPU_DEVICE_ID_REG);
 80054f6:	2075      	movs	r0, #117	@ 0x75
 80054f8:	f000 f959 	bl	80057ae <MPU_Read_Byte>
 80054fc:	4603      	mov	r3, r0
 80054fe:	71fb      	strb	r3, [r7, #7]
    if(res==MPU_ADDR)//ID
 8005500:	79fb      	ldrb	r3, [r7, #7]
 8005502:	2b68      	cmp	r3, #104	@ 0x68
 8005504:	d10c      	bne.n	8005520 <MPU_Init+0x7c>
    {
        MPU_Write_Byte(MPU_PWR_MGMT1_REG,0X01);	//CLKSEL,PLL X
 8005506:	2101      	movs	r1, #1
 8005508:	206b      	movs	r0, #107	@ 0x6b
 800550a:	f000 f920 	bl	800574e <MPU_Write_Byte>
        MPU_Write_Byte(MPU_PWR_MGMT2_REG,0X00);	//
 800550e:	2100      	movs	r1, #0
 8005510:	206c      	movs	r0, #108	@ 0x6c
 8005512:	f000 f91c 	bl	800574e <MPU_Write_Byte>
        MPU_Set_Rate(50);						//50Hz
 8005516:	2032      	movs	r0, #50	@ 0x32
 8005518:	f000 f85a 	bl	80055d0 <MPU_Set_Rate>
    } else return 1;
    return 0;
 800551c:	2300      	movs	r3, #0
 800551e:	e000      	b.n	8005522 <MPU_Init+0x7e>
    } else return 1;
 8005520:	2301      	movs	r3, #1
}
 8005522:	4618      	mov	r0, r3
 8005524:	3708      	adds	r7, #8
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}

0800552a <MPU_Set_Gyro_Fsr>:
//MPU6050
//fsr:0,250dps;1,500dps;2,1000dps;3,2000dps
//:0,
//    ,
uint8_t MPU_Set_Gyro_Fsr(uint8_t fsr)
{
 800552a:	b580      	push	{r7, lr}
 800552c:	b082      	sub	sp, #8
 800552e:	af00      	add	r7, sp, #0
 8005530:	4603      	mov	r3, r0
 8005532:	71fb      	strb	r3, [r7, #7]
    return MPU_Write_Byte(MPU_GYRO_CFG_REG,fsr<<3);//
 8005534:	79fb      	ldrb	r3, [r7, #7]
 8005536:	00db      	lsls	r3, r3, #3
 8005538:	b2db      	uxtb	r3, r3
 800553a:	4619      	mov	r1, r3
 800553c:	201b      	movs	r0, #27
 800553e:	f000 f906 	bl	800574e <MPU_Write_Byte>
 8005542:	4603      	mov	r3, r0
}
 8005544:	4618      	mov	r0, r3
 8005546:	3708      	adds	r7, #8
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}

0800554c <MPU_Set_Accel_Fsr>:
//MPU6050
//fsr:0,2g;1,4g;2,8g;3,16g
//:0,
//    ,
uint8_t MPU_Set_Accel_Fsr(uint8_t fsr)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b082      	sub	sp, #8
 8005550:	af00      	add	r7, sp, #0
 8005552:	4603      	mov	r3, r0
 8005554:	71fb      	strb	r3, [r7, #7]
    return MPU_Write_Byte(MPU_ACCEL_CFG_REG,fsr<<3);//
 8005556:	79fb      	ldrb	r3, [r7, #7]
 8005558:	00db      	lsls	r3, r3, #3
 800555a:	b2db      	uxtb	r3, r3
 800555c:	4619      	mov	r1, r3
 800555e:	201c      	movs	r0, #28
 8005560:	f000 f8f5 	bl	800574e <MPU_Write_Byte>
 8005564:	4603      	mov	r3, r0
}
 8005566:	4618      	mov	r0, r3
 8005568:	3708      	adds	r7, #8
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}

0800556e <MPU_Set_LPF>:
//MPU6050
//lpf:(Hz)
//:0,
//    ,
uint8_t MPU_Set_LPF(uint16_t lpf)
{
 800556e:	b580      	push	{r7, lr}
 8005570:	b084      	sub	sp, #16
 8005572:	af00      	add	r7, sp, #0
 8005574:	4603      	mov	r3, r0
 8005576:	80fb      	strh	r3, [r7, #6]
    uint8_t data=0;
 8005578:	2300      	movs	r3, #0
 800557a:	73fb      	strb	r3, [r7, #15]
    if(lpf>=188)data=1;
 800557c:	88fb      	ldrh	r3, [r7, #6]
 800557e:	2bbb      	cmp	r3, #187	@ 0xbb
 8005580:	d902      	bls.n	8005588 <MPU_Set_LPF+0x1a>
 8005582:	2301      	movs	r3, #1
 8005584:	73fb      	strb	r3, [r7, #15]
 8005586:	e019      	b.n	80055bc <MPU_Set_LPF+0x4e>
    else if(lpf>=98)data=2;
 8005588:	88fb      	ldrh	r3, [r7, #6]
 800558a:	2b61      	cmp	r3, #97	@ 0x61
 800558c:	d902      	bls.n	8005594 <MPU_Set_LPF+0x26>
 800558e:	2302      	movs	r3, #2
 8005590:	73fb      	strb	r3, [r7, #15]
 8005592:	e013      	b.n	80055bc <MPU_Set_LPF+0x4e>
    else if(lpf>=42)data=3;
 8005594:	88fb      	ldrh	r3, [r7, #6]
 8005596:	2b29      	cmp	r3, #41	@ 0x29
 8005598:	d902      	bls.n	80055a0 <MPU_Set_LPF+0x32>
 800559a:	2303      	movs	r3, #3
 800559c:	73fb      	strb	r3, [r7, #15]
 800559e:	e00d      	b.n	80055bc <MPU_Set_LPF+0x4e>
    else if(lpf>=20)data=4;
 80055a0:	88fb      	ldrh	r3, [r7, #6]
 80055a2:	2b13      	cmp	r3, #19
 80055a4:	d902      	bls.n	80055ac <MPU_Set_LPF+0x3e>
 80055a6:	2304      	movs	r3, #4
 80055a8:	73fb      	strb	r3, [r7, #15]
 80055aa:	e007      	b.n	80055bc <MPU_Set_LPF+0x4e>
    else if(lpf>=10)data=5;
 80055ac:	88fb      	ldrh	r3, [r7, #6]
 80055ae:	2b09      	cmp	r3, #9
 80055b0:	d902      	bls.n	80055b8 <MPU_Set_LPF+0x4a>
 80055b2:	2305      	movs	r3, #5
 80055b4:	73fb      	strb	r3, [r7, #15]
 80055b6:	e001      	b.n	80055bc <MPU_Set_LPF+0x4e>
    else data=6;
 80055b8:	2306      	movs	r3, #6
 80055ba:	73fb      	strb	r3, [r7, #15]
    return MPU_Write_Byte(MPU_CFG_REG,data);//
 80055bc:	7bfb      	ldrb	r3, [r7, #15]
 80055be:	4619      	mov	r1, r3
 80055c0:	201a      	movs	r0, #26
 80055c2:	f000 f8c4 	bl	800574e <MPU_Write_Byte>
 80055c6:	4603      	mov	r3, r0
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	3710      	adds	r7, #16
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bd80      	pop	{r7, pc}

080055d0 <MPU_Set_Rate>:
//MPU6050(Fs=1KHz)
//rate:4~1000(Hz)
//:0,
//    ,
uint8_t MPU_Set_Rate(uint16_t rate)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b084      	sub	sp, #16
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	4603      	mov	r3, r0
 80055d8:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    if(rate>1000)rate=1000;
 80055da:	88fb      	ldrh	r3, [r7, #6]
 80055dc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80055e0:	d902      	bls.n	80055e8 <MPU_Set_Rate+0x18>
 80055e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80055e6:	80fb      	strh	r3, [r7, #6]
    if(rate<4)rate=4;
 80055e8:	88fb      	ldrh	r3, [r7, #6]
 80055ea:	2b03      	cmp	r3, #3
 80055ec:	d801      	bhi.n	80055f2 <MPU_Set_Rate+0x22>
 80055ee:	2304      	movs	r3, #4
 80055f0:	80fb      	strh	r3, [r7, #6]
    data=1000/rate-1;
 80055f2:	88fb      	ldrh	r3, [r7, #6]
 80055f4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80055f8:	fb92 f3f3 	sdiv	r3, r2, r3
 80055fc:	b2db      	uxtb	r3, r3
 80055fe:	3b01      	subs	r3, #1
 8005600:	73fb      	strb	r3, [r7, #15]
    data=MPU_Write_Byte(MPU_SAMPLE_RATE_REG,data);	//
 8005602:	7bfb      	ldrb	r3, [r7, #15]
 8005604:	4619      	mov	r1, r3
 8005606:	2019      	movs	r0, #25
 8005608:	f000 f8a1 	bl	800574e <MPU_Write_Byte>
 800560c:	4603      	mov	r3, r0
 800560e:	73fb      	strb	r3, [r7, #15]
    return MPU_Set_LPF(rate/2);	//LPF
 8005610:	88fb      	ldrh	r3, [r7, #6]
 8005612:	085b      	lsrs	r3, r3, #1
 8005614:	b29b      	uxth	r3, r3
 8005616:	4618      	mov	r0, r3
 8005618:	f7ff ffa9 	bl	800556e <MPU_Set_LPF>
 800561c:	4603      	mov	r3, r0
}
 800561e:	4618      	mov	r0, r3
 8005620:	3710      	adds	r7, #16
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}

08005626 <MPU_Write_Len>:
//len:
//buf:
//:0,
//    ,
uint8_t MPU_Write_Len(uint8_t addr,uint8_t reg,uint8_t len,uint8_t *buf)
{
 8005626:	b580      	push	{r7, lr}
 8005628:	b084      	sub	sp, #16
 800562a:	af00      	add	r7, sp, #0
 800562c:	603b      	str	r3, [r7, #0]
 800562e:	4603      	mov	r3, r0
 8005630:	71fb      	strb	r3, [r7, #7]
 8005632:	460b      	mov	r3, r1
 8005634:	71bb      	strb	r3, [r7, #6]
 8005636:	4613      	mov	r3, r2
 8005638:	717b      	strb	r3, [r7, #5]
    uint8_t i;
    MPU_IIC_Start();
 800563a:	f7fb ff4f 	bl	80014dc <IIC_Start>
    MPU_IIC_Send_Byte((addr<<1)|0);//+
 800563e:	79fb      	ldrb	r3, [r7, #7]
 8005640:	005b      	lsls	r3, r3, #1
 8005642:	b2db      	uxtb	r3, r3
 8005644:	4618      	mov	r0, r3
 8005646:	f7fb ff81 	bl	800154c <IIC_Send_Byte>
    if(MPU_IIC_Wait_Ack())	//
 800564a:	f7fb fff9 	bl	8001640 <IIC_Wait_Ack>
 800564e:	4603      	mov	r3, r0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d003      	beq.n	800565c <MPU_Write_Len+0x36>
    {
        MPU_IIC_Stop();
 8005654:	f7fb ff62 	bl	800151c <IIC_Stop>
        return 1;
 8005658:	2301      	movs	r3, #1
 800565a:	e022      	b.n	80056a2 <MPU_Write_Len+0x7c>
    }
    MPU_IIC_Send_Byte(reg);	//
 800565c:	79bb      	ldrb	r3, [r7, #6]
 800565e:	4618      	mov	r0, r3
 8005660:	f7fb ff74 	bl	800154c <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 8005664:	f7fb ffec 	bl	8001640 <IIC_Wait_Ack>
    for(i=0; i<len; i++)
 8005668:	2300      	movs	r3, #0
 800566a:	73fb      	strb	r3, [r7, #15]
 800566c:	e012      	b.n	8005694 <MPU_Write_Len+0x6e>
    {
        MPU_IIC_Send_Byte(buf[i]);	//
 800566e:	7bfb      	ldrb	r3, [r7, #15]
 8005670:	683a      	ldr	r2, [r7, #0]
 8005672:	4413      	add	r3, r2
 8005674:	781b      	ldrb	r3, [r3, #0]
 8005676:	4618      	mov	r0, r3
 8005678:	f7fb ff68 	bl	800154c <IIC_Send_Byte>
        if(MPU_IIC_Wait_Ack())		//ACK
 800567c:	f7fb ffe0 	bl	8001640 <IIC_Wait_Ack>
 8005680:	4603      	mov	r3, r0
 8005682:	2b00      	cmp	r3, #0
 8005684:	d003      	beq.n	800568e <MPU_Write_Len+0x68>
        {
            MPU_IIC_Stop();
 8005686:	f7fb ff49 	bl	800151c <IIC_Stop>
            return 1;
 800568a:	2301      	movs	r3, #1
 800568c:	e009      	b.n	80056a2 <MPU_Write_Len+0x7c>
    for(i=0; i<len; i++)
 800568e:	7bfb      	ldrb	r3, [r7, #15]
 8005690:	3301      	adds	r3, #1
 8005692:	73fb      	strb	r3, [r7, #15]
 8005694:	7bfa      	ldrb	r2, [r7, #15]
 8005696:	797b      	ldrb	r3, [r7, #5]
 8005698:	429a      	cmp	r2, r3
 800569a:	d3e8      	bcc.n	800566e <MPU_Write_Len+0x48>
        }
    }
    MPU_IIC_Stop();
 800569c:	f7fb ff3e 	bl	800151c <IIC_Stop>
    return 0;
 80056a0:	2300      	movs	r3, #0
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	3710      	adds	r7, #16
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}

080056aa <MPU_Read_Len>:
//len:
//buf:
//:0,
//    ,
uint8_t MPU_Read_Len(uint8_t addr,uint8_t reg,uint8_t len,uint8_t *buf)
{
 80056aa:	b580      	push	{r7, lr}
 80056ac:	b082      	sub	sp, #8
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	603b      	str	r3, [r7, #0]
 80056b2:	4603      	mov	r3, r0
 80056b4:	71fb      	strb	r3, [r7, #7]
 80056b6:	460b      	mov	r3, r1
 80056b8:	71bb      	strb	r3, [r7, #6]
 80056ba:	4613      	mov	r3, r2
 80056bc:	717b      	strb	r3, [r7, #5]
    MPU_IIC_Start();
 80056be:	f7fb ff0d 	bl	80014dc <IIC_Start>
    MPU_IIC_Send_Byte((addr<<1)|0);//+
 80056c2:	79fb      	ldrb	r3, [r7, #7]
 80056c4:	005b      	lsls	r3, r3, #1
 80056c6:	b2db      	uxtb	r3, r3
 80056c8:	4618      	mov	r0, r3
 80056ca:	f7fb ff3f 	bl	800154c <IIC_Send_Byte>
    if(MPU_IIC_Wait_Ack())	//
 80056ce:	f7fb ffb7 	bl	8001640 <IIC_Wait_Ack>
 80056d2:	4603      	mov	r3, r0
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d003      	beq.n	80056e0 <MPU_Read_Len+0x36>
    {
        MPU_IIC_Stop();
 80056d8:	f7fb ff20 	bl	800151c <IIC_Stop>
        return 1;
 80056dc:	2301      	movs	r3, #1
 80056de:	e032      	b.n	8005746 <MPU_Read_Len+0x9c>
    }
    MPU_IIC_Send_Byte(reg);	//
 80056e0:	79bb      	ldrb	r3, [r7, #6]
 80056e2:	4618      	mov	r0, r3
 80056e4:	f7fb ff32 	bl	800154c <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 80056e8:	f7fb ffaa 	bl	8001640 <IIC_Wait_Ack>
    MPU_IIC_Start();
 80056ec:	f7fb fef6 	bl	80014dc <IIC_Start>
    MPU_IIC_Send_Byte((addr<<1)|1);//+
 80056f0:	79fb      	ldrb	r3, [r7, #7]
 80056f2:	005b      	lsls	r3, r3, #1
 80056f4:	b25b      	sxtb	r3, r3
 80056f6:	f043 0301 	orr.w	r3, r3, #1
 80056fa:	b25b      	sxtb	r3, r3
 80056fc:	b2db      	uxtb	r3, r3
 80056fe:	4618      	mov	r0, r3
 8005700:	f7fb ff24 	bl	800154c <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 8005704:	f7fb ff9c 	bl	8001640 <IIC_Wait_Ack>
    while(len)
 8005708:	e017      	b.n	800573a <MPU_Read_Len+0x90>
    {
        if(len==1)*buf=MPU_IIC_Read_Byte(0);//,nACK
 800570a:	797b      	ldrb	r3, [r7, #5]
 800570c:	2b01      	cmp	r3, #1
 800570e:	d107      	bne.n	8005720 <MPU_Read_Len+0x76>
 8005710:	2000      	movs	r0, #0
 8005712:	f7fb ff5b 	bl	80015cc <IIC_Read_Byte>
 8005716:	4603      	mov	r3, r0
 8005718:	461a      	mov	r2, r3
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	701a      	strb	r2, [r3, #0]
 800571e:	e006      	b.n	800572e <MPU_Read_Len+0x84>
        else *buf=MPU_IIC_Read_Byte(1);		//,ACK
 8005720:	2001      	movs	r0, #1
 8005722:	f7fb ff53 	bl	80015cc <IIC_Read_Byte>
 8005726:	4603      	mov	r3, r0
 8005728:	461a      	mov	r2, r3
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	701a      	strb	r2, [r3, #0]
        len--;
 800572e:	797b      	ldrb	r3, [r7, #5]
 8005730:	3b01      	subs	r3, #1
 8005732:	717b      	strb	r3, [r7, #5]
        buf++;
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	3301      	adds	r3, #1
 8005738:	603b      	str	r3, [r7, #0]
    while(len)
 800573a:	797b      	ldrb	r3, [r7, #5]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d1e4      	bne.n	800570a <MPU_Read_Len+0x60>
    }
    MPU_IIC_Stop();	//
 8005740:	f7fb feec 	bl	800151c <IIC_Stop>
    return 0;
 8005744:	2300      	movs	r3, #0
}
 8005746:	4618      	mov	r0, r3
 8005748:	3708      	adds	r7, #8
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}

0800574e <MPU_Write_Byte>:
//reg:
//data:
//:0,
//    ,
uint8_t MPU_Write_Byte(uint8_t reg,uint8_t data)
{
 800574e:	b580      	push	{r7, lr}
 8005750:	b082      	sub	sp, #8
 8005752:	af00      	add	r7, sp, #0
 8005754:	4603      	mov	r3, r0
 8005756:	460a      	mov	r2, r1
 8005758:	71fb      	strb	r3, [r7, #7]
 800575a:	4613      	mov	r3, r2
 800575c:	71bb      	strb	r3, [r7, #6]
    MPU_IIC_Start();
 800575e:	f7fb febd 	bl	80014dc <IIC_Start>
    MPU_IIC_Send_Byte((MPU_ADDR<<1)|0);//+
 8005762:	20d0      	movs	r0, #208	@ 0xd0
 8005764:	f7fb fef2 	bl	800154c <IIC_Send_Byte>
    if(MPU_IIC_Wait_Ack())	//
 8005768:	f7fb ff6a 	bl	8001640 <IIC_Wait_Ack>
 800576c:	4603      	mov	r3, r0
 800576e:	2b00      	cmp	r3, #0
 8005770:	d003      	beq.n	800577a <MPU_Write_Byte+0x2c>
    {
        MPU_IIC_Stop();
 8005772:	f7fb fed3 	bl	800151c <IIC_Stop>
        return 1;
 8005776:	2301      	movs	r3, #1
 8005778:	e015      	b.n	80057a6 <MPU_Write_Byte+0x58>
    }
    MPU_IIC_Send_Byte(reg);	//
 800577a:	79fb      	ldrb	r3, [r7, #7]
 800577c:	4618      	mov	r0, r3
 800577e:	f7fb fee5 	bl	800154c <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 8005782:	f7fb ff5d 	bl	8001640 <IIC_Wait_Ack>
    MPU_IIC_Send_Byte(data);//
 8005786:	79bb      	ldrb	r3, [r7, #6]
 8005788:	4618      	mov	r0, r3
 800578a:	f7fb fedf 	bl	800154c <IIC_Send_Byte>
    if(MPU_IIC_Wait_Ack())	//ACK
 800578e:	f7fb ff57 	bl	8001640 <IIC_Wait_Ack>
 8005792:	4603      	mov	r3, r0
 8005794:	2b00      	cmp	r3, #0
 8005796:	d003      	beq.n	80057a0 <MPU_Write_Byte+0x52>
    {
        MPU_IIC_Stop();
 8005798:	f7fb fec0 	bl	800151c <IIC_Stop>
        return 1;
 800579c:	2301      	movs	r3, #1
 800579e:	e002      	b.n	80057a6 <MPU_Write_Byte+0x58>
    }
    MPU_IIC_Stop();
 80057a0:	f7fb febc 	bl	800151c <IIC_Stop>
    return 0;
 80057a4:	2300      	movs	r3, #0
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3708      	adds	r7, #8
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}

080057ae <MPU_Read_Byte>:
//IIC
//reg:
//:
uint8_t MPU_Read_Byte(uint8_t reg)
{
 80057ae:	b580      	push	{r7, lr}
 80057b0:	b084      	sub	sp, #16
 80057b2:	af00      	add	r7, sp, #0
 80057b4:	4603      	mov	r3, r0
 80057b6:	71fb      	strb	r3, [r7, #7]
    uint8_t res;
    MPU_IIC_Start();
 80057b8:	f7fb fe90 	bl	80014dc <IIC_Start>
    MPU_IIC_Send_Byte((MPU_ADDR<<1)|0);//+
 80057bc:	20d0      	movs	r0, #208	@ 0xd0
 80057be:	f7fb fec5 	bl	800154c <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 80057c2:	f7fb ff3d 	bl	8001640 <IIC_Wait_Ack>
    MPU_IIC_Send_Byte(reg);	//
 80057c6:	79fb      	ldrb	r3, [r7, #7]
 80057c8:	4618      	mov	r0, r3
 80057ca:	f7fb febf 	bl	800154c <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 80057ce:	f7fb ff37 	bl	8001640 <IIC_Wait_Ack>
    MPU_IIC_Start();
 80057d2:	f7fb fe83 	bl	80014dc <IIC_Start>
    MPU_IIC_Send_Byte((MPU_ADDR<<1)|1);//+
 80057d6:	20d1      	movs	r0, #209	@ 0xd1
 80057d8:	f7fb feb8 	bl	800154c <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 80057dc:	f7fb ff30 	bl	8001640 <IIC_Wait_Ack>
    res=MPU_IIC_Read_Byte(0);//,nACK
 80057e0:	2000      	movs	r0, #0
 80057e2:	f7fb fef3 	bl	80015cc <IIC_Read_Byte>
 80057e6:	4603      	mov	r3, r0
 80057e8:	73fb      	strb	r3, [r7, #15]
    MPU_IIC_Stop();			//
 80057ea:	f7fb fe97 	bl	800151c <IIC_Stop>
    return res;
 80057ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	3710      	adds	r7, #16
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd80      	pop	{r7, pc}

080057f8 <WriteCmd>:
					
0xD8, 0x30, 0x8D, 0x14, 0xAF};      //


void WriteCmd(void)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b086      	sub	sp, #24
 80057fc:	af04      	add	r7, sp, #16
	uint8_t i = 0;
 80057fe:	2300      	movs	r3, #0
 8005800:	71fb      	strb	r3, [r7, #7]
	for(i=0; i<27; i++)
 8005802:	2300      	movs	r3, #0
 8005804:	71fb      	strb	r3, [r7, #7]
 8005806:	e011      	b.n	800582c <WriteCmd+0x34>
	{
		HAL_I2C_Mem_Write(&hi2c1 ,0x78,0x00,I2C_MEMADD_SIZE_8BIT,CMD_Data+i,1,0x100);
 8005808:	79fb      	ldrb	r3, [r7, #7]
 800580a:	4a0c      	ldr	r2, [pc, #48]	@ (800583c <WriteCmd+0x44>)
 800580c:	4413      	add	r3, r2
 800580e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005812:	9202      	str	r2, [sp, #8]
 8005814:	2201      	movs	r2, #1
 8005816:	9201      	str	r2, [sp, #4]
 8005818:	9300      	str	r3, [sp, #0]
 800581a:	2301      	movs	r3, #1
 800581c:	2200      	movs	r2, #0
 800581e:	2178      	movs	r1, #120	@ 0x78
 8005820:	4807      	ldr	r0, [pc, #28]	@ (8005840 <WriteCmd+0x48>)
 8005822:	f001 fa37 	bl	8006c94 <HAL_I2C_Mem_Write>
	for(i=0; i<27; i++)
 8005826:	79fb      	ldrb	r3, [r7, #7]
 8005828:	3301      	adds	r3, #1
 800582a:	71fb      	strb	r3, [r7, #7]
 800582c:	79fb      	ldrb	r3, [r7, #7]
 800582e:	2b1a      	cmp	r3, #26
 8005830:	d9ea      	bls.n	8005808 <WriteCmd+0x10>
	}
}
 8005832:	bf00      	nop
 8005834:	bf00      	nop
 8005836:	3708      	adds	r7, #8
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}
 800583c:	20000038 	.word	0x20000038
 8005840:	20000264 	.word	0x20000264

08005844 <OLED_WR_CMD>:
//
void OLED_WR_CMD(uint8_t cmd)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b086      	sub	sp, #24
 8005848:	af04      	add	r7, sp, #16
 800584a:	4603      	mov	r3, r0
 800584c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1 ,0x78,0x00,I2C_MEMADD_SIZE_8BIT,&cmd,1,0x100);
 800584e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005852:	9302      	str	r3, [sp, #8]
 8005854:	2301      	movs	r3, #1
 8005856:	9301      	str	r3, [sp, #4]
 8005858:	1dfb      	adds	r3, r7, #7
 800585a:	9300      	str	r3, [sp, #0]
 800585c:	2301      	movs	r3, #1
 800585e:	2200      	movs	r2, #0
 8005860:	2178      	movs	r1, #120	@ 0x78
 8005862:	4803      	ldr	r0, [pc, #12]	@ (8005870 <OLED_WR_CMD+0x2c>)
 8005864:	f001 fa16 	bl	8006c94 <HAL_I2C_Mem_Write>
}
 8005868:	bf00      	nop
 800586a:	3708      	adds	r7, #8
 800586c:	46bd      	mov	sp, r7
 800586e:	bd80      	pop	{r7, pc}
 8005870:	20000264 	.word	0x20000264

08005874 <OLED_WR_DATA>:
//
void OLED_WR_DATA(uint8_t data)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b086      	sub	sp, #24
 8005878:	af04      	add	r7, sp, #16
 800587a:	4603      	mov	r3, r0
 800587c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1 ,0x78,0x40,I2C_MEMADD_SIZE_8BIT,&data,1,0x100);
 800587e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005882:	9302      	str	r3, [sp, #8]
 8005884:	2301      	movs	r3, #1
 8005886:	9301      	str	r3, [sp, #4]
 8005888:	1dfb      	adds	r3, r7, #7
 800588a:	9300      	str	r3, [sp, #0]
 800588c:	2301      	movs	r3, #1
 800588e:	2240      	movs	r2, #64	@ 0x40
 8005890:	2178      	movs	r1, #120	@ 0x78
 8005892:	4803      	ldr	r0, [pc, #12]	@ (80058a0 <OLED_WR_DATA+0x2c>)
 8005894:	f001 f9fe 	bl	8006c94 <HAL_I2C_Mem_Write>
}
 8005898:	bf00      	nop
 800589a:	3708      	adds	r7, #8
 800589c:	46bd      	mov	sp, r7
 800589e:	bd80      	pop	{r7, pc}
 80058a0:	20000264 	.word	0x20000264

080058a4 <OLED_Init>:
//oled
void OLED_Init(void)
{ 	
 80058a4:	b580      	push	{r7, lr}
 80058a6:	af00      	add	r7, sp, #0
	HAL_Delay(200);
 80058a8:	20c8      	movs	r0, #200	@ 0xc8
 80058aa:	f000 fcff 	bl	80062ac <HAL_Delay>
 
	WriteCmd();
 80058ae:	f7ff ffa3 	bl	80057f8 <WriteCmd>
}
 80058b2:	bf00      	nop
 80058b4:	bd80      	pop	{r7, pc}

080058b6 <OLED_Clear>:
//
void OLED_Clear(void)
{
 80058b6:	b580      	push	{r7, lr}
 80058b8:	b082      	sub	sp, #8
 80058ba:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 80058bc:	2300      	movs	r3, #0
 80058be:	71fb      	strb	r3, [r7, #7]
 80058c0:	e01b      	b.n	80058fa <OLED_Clear+0x44>
	{  
		OLED_WR_CMD(0xb0+i);
 80058c2:	79fb      	ldrb	r3, [r7, #7]
 80058c4:	3b50      	subs	r3, #80	@ 0x50
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	4618      	mov	r0, r3
 80058ca:	f7ff ffbb 	bl	8005844 <OLED_WR_CMD>
		OLED_WR_CMD (0x00); 
 80058ce:	2000      	movs	r0, #0
 80058d0:	f7ff ffb8 	bl	8005844 <OLED_WR_CMD>
		OLED_WR_CMD (0x10); 
 80058d4:	2010      	movs	r0, #16
 80058d6:	f7ff ffb5 	bl	8005844 <OLED_WR_CMD>
		for(n=0;n<128;n++)
 80058da:	2300      	movs	r3, #0
 80058dc:	71bb      	strb	r3, [r7, #6]
 80058de:	e005      	b.n	80058ec <OLED_Clear+0x36>
			OLED_WR_DATA(0);
 80058e0:	2000      	movs	r0, #0
 80058e2:	f7ff ffc7 	bl	8005874 <OLED_WR_DATA>
		for(n=0;n<128;n++)
 80058e6:	79bb      	ldrb	r3, [r7, #6]
 80058e8:	3301      	adds	r3, #1
 80058ea:	71bb      	strb	r3, [r7, #6]
 80058ec:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	daf5      	bge.n	80058e0 <OLED_Clear+0x2a>
	for(i=0;i<8;i++)  
 80058f4:	79fb      	ldrb	r3, [r7, #7]
 80058f6:	3301      	adds	r3, #1
 80058f8:	71fb      	strb	r3, [r7, #7]
 80058fa:	79fb      	ldrb	r3, [r7, #7]
 80058fc:	2b07      	cmp	r3, #7
 80058fe:	d9e0      	bls.n	80058c2 <OLED_Clear+0xc>
	} 
}
 8005900:	bf00      	nop
 8005902:	bf00      	nop
 8005904:	3708      	adds	r7, #8
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}

0800590a <OLED_Set_Pos>:
	OLED_WR_CMD(0X8D);  //SET DCDC
	OLED_WR_CMD(0X10);  //DCDC OFF
	OLED_WR_CMD(0XAE);  //DISPLAY OFF
}		   			 
void OLED_Set_Pos(uint8_t x, uint8_t y) 
{ 	
 800590a:	b580      	push	{r7, lr}
 800590c:	b082      	sub	sp, #8
 800590e:	af00      	add	r7, sp, #0
 8005910:	4603      	mov	r3, r0
 8005912:	460a      	mov	r2, r1
 8005914:	71fb      	strb	r3, [r7, #7]
 8005916:	4613      	mov	r3, r2
 8005918:	71bb      	strb	r3, [r7, #6]
	OLED_WR_CMD(0xb0+y);
 800591a:	79bb      	ldrb	r3, [r7, #6]
 800591c:	3b50      	subs	r3, #80	@ 0x50
 800591e:	b2db      	uxtb	r3, r3
 8005920:	4618      	mov	r0, r3
 8005922:	f7ff ff8f 	bl	8005844 <OLED_WR_CMD>
	OLED_WR_CMD(((x&0xf0)>>4)|0x10);
 8005926:	79fb      	ldrb	r3, [r7, #7]
 8005928:	091b      	lsrs	r3, r3, #4
 800592a:	b2db      	uxtb	r3, r3
 800592c:	f043 0310 	orr.w	r3, r3, #16
 8005930:	b2db      	uxtb	r3, r3
 8005932:	4618      	mov	r0, r3
 8005934:	f7ff ff86 	bl	8005844 <OLED_WR_CMD>
	OLED_WR_CMD(x&0x0f);
 8005938:	79fb      	ldrb	r3, [r7, #7]
 800593a:	f003 030f 	and.w	r3, r3, #15
 800593e:	b2db      	uxtb	r3, r3
 8005940:	4618      	mov	r0, r3
 8005942:	f7ff ff7f 	bl	8005844 <OLED_WR_CMD>
} 
 8005946:	bf00      	nop
 8005948:	3708      	adds	r7, #8
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
	...

08005950 <OLED_ShowChar>:
//x:0~127
//y:0~63
//mode:0,;1,				 
//size: 16/12 
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t Char_Size)
{      	
 8005950:	b590      	push	{r4, r7, lr}
 8005952:	b085      	sub	sp, #20
 8005954:	af00      	add	r7, sp, #0
 8005956:	4604      	mov	r4, r0
 8005958:	4608      	mov	r0, r1
 800595a:	4611      	mov	r1, r2
 800595c:	461a      	mov	r2, r3
 800595e:	4623      	mov	r3, r4
 8005960:	71fb      	strb	r3, [r7, #7]
 8005962:	4603      	mov	r3, r0
 8005964:	71bb      	strb	r3, [r7, #6]
 8005966:	460b      	mov	r3, r1
 8005968:	717b      	strb	r3, [r7, #5]
 800596a:	4613      	mov	r3, r2
 800596c:	713b      	strb	r3, [r7, #4]
	unsigned char c=0,i=0;	
 800596e:	2300      	movs	r3, #0
 8005970:	73bb      	strb	r3, [r7, #14]
 8005972:	2300      	movs	r3, #0
 8005974:	73fb      	strb	r3, [r7, #15]
		c=chr-' ';//
 8005976:	797b      	ldrb	r3, [r7, #5]
 8005978:	3b20      	subs	r3, #32
 800597a:	73bb      	strb	r3, [r7, #14]
		if(x>128-1){x=0;y=y+2;}
 800597c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005980:	2b00      	cmp	r3, #0
 8005982:	da04      	bge.n	800598e <OLED_ShowChar+0x3e>
 8005984:	2300      	movs	r3, #0
 8005986:	71fb      	strb	r3, [r7, #7]
 8005988:	79bb      	ldrb	r3, [r7, #6]
 800598a:	3302      	adds	r3, #2
 800598c:	71bb      	strb	r3, [r7, #6]
		if(Char_Size ==16)
 800598e:	793b      	ldrb	r3, [r7, #4]
 8005990:	2b10      	cmp	r3, #16
 8005992:	d133      	bne.n	80059fc <OLED_ShowChar+0xac>
			{
			OLED_Set_Pos(x,y);	
 8005994:	79ba      	ldrb	r2, [r7, #6]
 8005996:	79fb      	ldrb	r3, [r7, #7]
 8005998:	4611      	mov	r1, r2
 800599a:	4618      	mov	r0, r3
 800599c:	f7ff ffb5 	bl	800590a <OLED_Set_Pos>
			for(i=0;i<8;i++)
 80059a0:	2300      	movs	r3, #0
 80059a2:	73fb      	strb	r3, [r7, #15]
 80059a4:	e00b      	b.n	80059be <OLED_ShowChar+0x6e>
			OLED_WR_DATA(F8X16[c*16+i]);
 80059a6:	7bbb      	ldrb	r3, [r7, #14]
 80059a8:	011a      	lsls	r2, r3, #4
 80059aa:	7bfb      	ldrb	r3, [r7, #15]
 80059ac:	4413      	add	r3, r2
 80059ae:	4a23      	ldr	r2, [pc, #140]	@ (8005a3c <OLED_ShowChar+0xec>)
 80059b0:	5cd3      	ldrb	r3, [r2, r3]
 80059b2:	4618      	mov	r0, r3
 80059b4:	f7ff ff5e 	bl	8005874 <OLED_WR_DATA>
			for(i=0;i<8;i++)
 80059b8:	7bfb      	ldrb	r3, [r7, #15]
 80059ba:	3301      	adds	r3, #1
 80059bc:	73fb      	strb	r3, [r7, #15]
 80059be:	7bfb      	ldrb	r3, [r7, #15]
 80059c0:	2b07      	cmp	r3, #7
 80059c2:	d9f0      	bls.n	80059a6 <OLED_ShowChar+0x56>
			OLED_Set_Pos(x,y+1);
 80059c4:	79bb      	ldrb	r3, [r7, #6]
 80059c6:	3301      	adds	r3, #1
 80059c8:	b2da      	uxtb	r2, r3
 80059ca:	79fb      	ldrb	r3, [r7, #7]
 80059cc:	4611      	mov	r1, r2
 80059ce:	4618      	mov	r0, r3
 80059d0:	f7ff ff9b 	bl	800590a <OLED_Set_Pos>
			for(i=0;i<8;i++)
 80059d4:	2300      	movs	r3, #0
 80059d6:	73fb      	strb	r3, [r7, #15]
 80059d8:	e00c      	b.n	80059f4 <OLED_ShowChar+0xa4>
			OLED_WR_DATA(F8X16[c*16+i+8]);
 80059da:	7bbb      	ldrb	r3, [r7, #14]
 80059dc:	011a      	lsls	r2, r3, #4
 80059de:	7bfb      	ldrb	r3, [r7, #15]
 80059e0:	4413      	add	r3, r2
 80059e2:	3308      	adds	r3, #8
 80059e4:	4a15      	ldr	r2, [pc, #84]	@ (8005a3c <OLED_ShowChar+0xec>)
 80059e6:	5cd3      	ldrb	r3, [r2, r3]
 80059e8:	4618      	mov	r0, r3
 80059ea:	f7ff ff43 	bl	8005874 <OLED_WR_DATA>
			for(i=0;i<8;i++)
 80059ee:	7bfb      	ldrb	r3, [r7, #15]
 80059f0:	3301      	adds	r3, #1
 80059f2:	73fb      	strb	r3, [r7, #15]
 80059f4:	7bfb      	ldrb	r3, [r7, #15]
 80059f6:	2b07      	cmp	r3, #7
 80059f8:	d9ef      	bls.n	80059da <OLED_ShowChar+0x8a>
				OLED_Set_Pos(x,y);
				for(i=0;i<6;i++)
				OLED_WR_DATA(F6x8[c][i]);
				
			}
}
 80059fa:	e01b      	b.n	8005a34 <OLED_ShowChar+0xe4>
				OLED_Set_Pos(x,y);
 80059fc:	79ba      	ldrb	r2, [r7, #6]
 80059fe:	79fb      	ldrb	r3, [r7, #7]
 8005a00:	4611      	mov	r1, r2
 8005a02:	4618      	mov	r0, r3
 8005a04:	f7ff ff81 	bl	800590a <OLED_Set_Pos>
				for(i=0;i<6;i++)
 8005a08:	2300      	movs	r3, #0
 8005a0a:	73fb      	strb	r3, [r7, #15]
 8005a0c:	e00f      	b.n	8005a2e <OLED_ShowChar+0xde>
				OLED_WR_DATA(F6x8[c][i]);
 8005a0e:	7bba      	ldrb	r2, [r7, #14]
 8005a10:	7bf9      	ldrb	r1, [r7, #15]
 8005a12:	480b      	ldr	r0, [pc, #44]	@ (8005a40 <OLED_ShowChar+0xf0>)
 8005a14:	4613      	mov	r3, r2
 8005a16:	005b      	lsls	r3, r3, #1
 8005a18:	4413      	add	r3, r2
 8005a1a:	005b      	lsls	r3, r3, #1
 8005a1c:	4403      	add	r3, r0
 8005a1e:	440b      	add	r3, r1
 8005a20:	781b      	ldrb	r3, [r3, #0]
 8005a22:	4618      	mov	r0, r3
 8005a24:	f7ff ff26 	bl	8005874 <OLED_WR_DATA>
				for(i=0;i<6;i++)
 8005a28:	7bfb      	ldrb	r3, [r7, #15]
 8005a2a:	3301      	adds	r3, #1
 8005a2c:	73fb      	strb	r3, [r7, #15]
 8005a2e:	7bfb      	ldrb	r3, [r7, #15]
 8005a30:	2b05      	cmp	r3, #5
 8005a32:	d9ec      	bls.n	8005a0e <OLED_ShowChar+0xbe>
}
 8005a34:	bf00      	nop
 8005a36:	3714      	adds	r7, #20
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd90      	pop	{r4, r7, pc}
 8005a3c:	0800d978 	.word	0x0800d978
 8005a40:	0800d750 	.word	0x0800d750

08005a44 <OLED_ShowString>:
 
//
void OLED_ShowString(uint8_t x,uint8_t y,uint8_t *chr,uint8_t Char_Size)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b084      	sub	sp, #16
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	603a      	str	r2, [r7, #0]
 8005a4c:	461a      	mov	r2, r3
 8005a4e:	4603      	mov	r3, r0
 8005a50:	71fb      	strb	r3, [r7, #7]
 8005a52:	460b      	mov	r3, r1
 8005a54:	71bb      	strb	r3, [r7, #6]
 8005a56:	4613      	mov	r3, r2
 8005a58:	717b      	strb	r3, [r7, #5]
	unsigned char j=0;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	73fb      	strb	r3, [r7, #15]
	while (chr[j]!='\0')
 8005a5e:	e016      	b.n	8005a8e <OLED_ShowString+0x4a>
	{		OLED_ShowChar(x,y,chr[j],Char_Size);
 8005a60:	7bfb      	ldrb	r3, [r7, #15]
 8005a62:	683a      	ldr	r2, [r7, #0]
 8005a64:	4413      	add	r3, r2
 8005a66:	781a      	ldrb	r2, [r3, #0]
 8005a68:	797b      	ldrb	r3, [r7, #5]
 8005a6a:	79b9      	ldrb	r1, [r7, #6]
 8005a6c:	79f8      	ldrb	r0, [r7, #7]
 8005a6e:	f7ff ff6f 	bl	8005950 <OLED_ShowChar>
			x+=8;
 8005a72:	79fb      	ldrb	r3, [r7, #7]
 8005a74:	3308      	adds	r3, #8
 8005a76:	71fb      	strb	r3, [r7, #7]
		if(x>120){x=0;y+=2;}
 8005a78:	79fb      	ldrb	r3, [r7, #7]
 8005a7a:	2b78      	cmp	r3, #120	@ 0x78
 8005a7c:	d904      	bls.n	8005a88 <OLED_ShowString+0x44>
 8005a7e:	2300      	movs	r3, #0
 8005a80:	71fb      	strb	r3, [r7, #7]
 8005a82:	79bb      	ldrb	r3, [r7, #6]
 8005a84:	3302      	adds	r3, #2
 8005a86:	71bb      	strb	r3, [r7, #6]
			j++;
 8005a88:	7bfb      	ldrb	r3, [r7, #15]
 8005a8a:	3301      	adds	r3, #1
 8005a8c:	73fb      	strb	r3, [r7, #15]
	while (chr[j]!='\0')
 8005a8e:	7bfb      	ldrb	r3, [r7, #15]
 8005a90:	683a      	ldr	r2, [r7, #0]
 8005a92:	4413      	add	r3, r2
 8005a94:	781b      	ldrb	r3, [r3, #0]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d1e2      	bne.n	8005a60 <OLED_ShowString+0x1c>
	}
}
 8005a9a:	bf00      	nop
 8005a9c:	bf00      	nop
 8005a9e:	3710      	adds	r7, #16
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}

08005aa4 <DELAY_us>:
uint16_t count;
SR04_statemachine SR04_STATE;


void DELAY_us(uint8_t us)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b085      	sub	sp, #20
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	4603      	mov	r3, r0
 8005aac:	71fb      	strb	r3, [r7, #7]
    __IO uint32_t Delay = us * 72 / 8;
 8005aae:	79fa      	ldrb	r2, [r7, #7]
 8005ab0:	4613      	mov	r3, r2
 8005ab2:	00db      	lsls	r3, r3, #3
 8005ab4:	4413      	add	r3, r2
 8005ab6:	60fb      	str	r3, [r7, #12]
    do
    {
        __NOP();
 8005ab8:	bf00      	nop
    } while (Delay--);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	1e5a      	subs	r2, r3, #1
 8005abe:	60fa      	str	r2, [r7, #12]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d1f9      	bne.n	8005ab8 <DELAY_us+0x14>
    
}
 8005ac4:	bf00      	nop
 8005ac6:	bf00      	nop
 8005ac8:	3714      	adds	r7, #20
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bc80      	pop	{r7}
 8005ace:	4770      	bx	lr

08005ad0 <Distance_Trig>:

void Distance_Trig(void)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(TRIG_GPIO_Port,TRIG_Pin,SET);
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005ada:	4807      	ldr	r0, [pc, #28]	@ (8005af8 <Distance_Trig+0x28>)
 8005adc:	f000 ff65 	bl	80069aa <HAL_GPIO_WritePin>
    DELAY_us(12);
 8005ae0:	200c      	movs	r0, #12
 8005ae2:	f7ff ffdf 	bl	8005aa4 <DELAY_us>
    HAL_GPIO_WritePin(TRIG_GPIO_Port,TRIG_Pin,RESET);
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005aec:	4802      	ldr	r0, [pc, #8]	@ (8005af8 <Distance_Trig+0x28>)
 8005aee:	f000 ff5c 	bl	80069aa <HAL_GPIO_WritePin>
}
 8005af2:	bf00      	nop
 8005af4:	bd80      	pop	{r7, pc}
 8005af6:	bf00      	nop
 8005af8:	40010800 	.word	0x40010800
 8005afc:	00000000 	.word	0x00000000

08005b00 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{   
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b082      	sub	sp, #8
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	4603      	mov	r3, r0
 8005b08:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == ECHO_Pin)
 8005b0a:	88fb      	ldrh	r3, [r7, #6]
 8005b0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b10:	d131      	bne.n	8005b76 <HAL_GPIO_EXTI_Callback+0x76>
    {
        if(HAL_GPIO_ReadPin(ECHO_GPIO_Port,ECHO_Pin) == SET)
 8005b12:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005b16:	481c      	ldr	r0, [pc, #112]	@ (8005b88 <HAL_GPIO_EXTI_Callback+0x88>)
 8005b18:	f000 ff30 	bl	800697c <HAL_GPIO_ReadPin>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	2b01      	cmp	r3, #1
 8005b20:	d10a      	bne.n	8005b38 <HAL_GPIO_EXTI_Callback+0x38>
        {
            SR04_STATE = SR04_TRIGGED;
 8005b22:	4b1a      	ldr	r3, [pc, #104]	@ (8005b8c <HAL_GPIO_EXTI_Callback+0x8c>)
 8005b24:	2201      	movs	r2, #1
 8005b26:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SetCounter(&htim3,0);
 8005b28:	4b19      	ldr	r3, [pc, #100]	@ (8005b90 <HAL_GPIO_EXTI_Callback+0x90>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	625a      	str	r2, [r3, #36]	@ 0x24
            HAL_TIM_Base_Start(&htim3);
 8005b30:	4817      	ldr	r0, [pc, #92]	@ (8005b90 <HAL_GPIO_EXTI_Callback+0x90>)
 8005b32:	f002 f877 	bl	8007c24 <HAL_TIM_Base_Start>
            HAL_TIM_Base_Stop(&htim3);
            count = __HAL_TIM_GET_COUNTER(&htim3);
            distance = count *0.017;      //        (count/ 1000000 * 340 / 2)
        }
    }
 8005b36:	e01e      	b.n	8005b76 <HAL_GPIO_EXTI_Callback+0x76>
            SR04_STATE = SR04_ECHO;
 8005b38:	4b14      	ldr	r3, [pc, #80]	@ (8005b8c <HAL_GPIO_EXTI_Callback+0x8c>)
 8005b3a:	2202      	movs	r2, #2
 8005b3c:	701a      	strb	r2, [r3, #0]
            HAL_TIM_Base_Stop(&htim3);
 8005b3e:	4814      	ldr	r0, [pc, #80]	@ (8005b90 <HAL_GPIO_EXTI_Callback+0x90>)
 8005b40:	f002 f8ba 	bl	8007cb8 <HAL_TIM_Base_Stop>
            count = __HAL_TIM_GET_COUNTER(&htim3);
 8005b44:	4b12      	ldr	r3, [pc, #72]	@ (8005b90 <HAL_GPIO_EXTI_Callback+0x90>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b4a:	b29a      	uxth	r2, r3
 8005b4c:	4b11      	ldr	r3, [pc, #68]	@ (8005b94 <HAL_GPIO_EXTI_Callback+0x94>)
 8005b4e:	801a      	strh	r2, [r3, #0]
            distance = count *0.017;      //        (count/ 1000000 * 340 / 2)
 8005b50:	4b10      	ldr	r3, [pc, #64]	@ (8005b94 <HAL_GPIO_EXTI_Callback+0x94>)
 8005b52:	881b      	ldrh	r3, [r3, #0]
 8005b54:	4618      	mov	r0, r3
 8005b56:	f7fa fc55 	bl	8000404 <__aeabi_i2d>
 8005b5a:	a309      	add	r3, pc, #36	@ (adr r3, 8005b80 <HAL_GPIO_EXTI_Callback+0x80>)
 8005b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b60:	f7fa fcba 	bl	80004d8 <__aeabi_dmul>
 8005b64:	4602      	mov	r2, r0
 8005b66:	460b      	mov	r3, r1
 8005b68:	4610      	mov	r0, r2
 8005b6a:	4619      	mov	r1, r3
 8005b6c:	f7fa ff8c 	bl	8000a88 <__aeabi_d2f>
 8005b70:	4603      	mov	r3, r0
 8005b72:	4a09      	ldr	r2, [pc, #36]	@ (8005b98 <HAL_GPIO_EXTI_Callback+0x98>)
 8005b74:	6013      	str	r3, [r2, #0]
 8005b76:	bf00      	nop
 8005b78:	3708      	adds	r7, #8
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}
 8005b7e:	bf00      	nop
 8005b80:	b020c49c 	.word	0xb020c49c
 8005b84:	3f916872 	.word	0x3f916872
 8005b88:	40010800 	.word	0x40010800
 8005b8c:	2000048e 	.word	0x2000048e
 8005b90:	20000348 	.word	0x20000348
 8005b94:	2000048c 	.word	0x2000048c
 8005b98:	20000488 	.word	0x20000488

08005b9c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b085      	sub	sp, #20
 8005ba0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8005ba2:	4b15      	ldr	r3, [pc, #84]	@ (8005bf8 <HAL_MspInit+0x5c>)
 8005ba4:	699b      	ldr	r3, [r3, #24]
 8005ba6:	4a14      	ldr	r2, [pc, #80]	@ (8005bf8 <HAL_MspInit+0x5c>)
 8005ba8:	f043 0301 	orr.w	r3, r3, #1
 8005bac:	6193      	str	r3, [r2, #24]
 8005bae:	4b12      	ldr	r3, [pc, #72]	@ (8005bf8 <HAL_MspInit+0x5c>)
 8005bb0:	699b      	ldr	r3, [r3, #24]
 8005bb2:	f003 0301 	and.w	r3, r3, #1
 8005bb6:	60bb      	str	r3, [r7, #8]
 8005bb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005bba:	4b0f      	ldr	r3, [pc, #60]	@ (8005bf8 <HAL_MspInit+0x5c>)
 8005bbc:	69db      	ldr	r3, [r3, #28]
 8005bbe:	4a0e      	ldr	r2, [pc, #56]	@ (8005bf8 <HAL_MspInit+0x5c>)
 8005bc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005bc4:	61d3      	str	r3, [r2, #28]
 8005bc6:	4b0c      	ldr	r3, [pc, #48]	@ (8005bf8 <HAL_MspInit+0x5c>)
 8005bc8:	69db      	ldr	r3, [r3, #28]
 8005bca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bce:	607b      	str	r3, [r7, #4]
 8005bd0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8005bd2:	4b0a      	ldr	r3, [pc, #40]	@ (8005bfc <HAL_MspInit+0x60>)
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	60fb      	str	r3, [r7, #12]
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8005bde:	60fb      	str	r3, [r7, #12]
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005be6:	60fb      	str	r3, [r7, #12]
 8005be8:	4a04      	ldr	r2, [pc, #16]	@ (8005bfc <HAL_MspInit+0x60>)
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005bee:	bf00      	nop
 8005bf0:	3714      	adds	r7, #20
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bc80      	pop	{r7}
 8005bf6:	4770      	bx	lr
 8005bf8:	40021000 	.word	0x40021000
 8005bfc:	40010000 	.word	0x40010000

08005c00 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b08a      	sub	sp, #40	@ 0x28
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c08:	f107 0314 	add.w	r3, r7, #20
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	601a      	str	r2, [r3, #0]
 8005c10:	605a      	str	r2, [r3, #4]
 8005c12:	609a      	str	r2, [r3, #8]
 8005c14:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a1d      	ldr	r2, [pc, #116]	@ (8005c90 <HAL_I2C_MspInit+0x90>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d132      	bne.n	8005c86 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c20:	4b1c      	ldr	r3, [pc, #112]	@ (8005c94 <HAL_I2C_MspInit+0x94>)
 8005c22:	699b      	ldr	r3, [r3, #24]
 8005c24:	4a1b      	ldr	r2, [pc, #108]	@ (8005c94 <HAL_I2C_MspInit+0x94>)
 8005c26:	f043 0308 	orr.w	r3, r3, #8
 8005c2a:	6193      	str	r3, [r2, #24]
 8005c2c:	4b19      	ldr	r3, [pc, #100]	@ (8005c94 <HAL_I2C_MspInit+0x94>)
 8005c2e:	699b      	ldr	r3, [r3, #24]
 8005c30:	f003 0308 	and.w	r3, r3, #8
 8005c34:	613b      	str	r3, [r7, #16]
 8005c36:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 8005c38:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8005c3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005c3e:	2312      	movs	r3, #18
 8005c40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005c42:	2303      	movs	r3, #3
 8005c44:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c46:	f107 0314 	add.w	r3, r7, #20
 8005c4a:	4619      	mov	r1, r3
 8005c4c:	4812      	ldr	r0, [pc, #72]	@ (8005c98 <HAL_I2C_MspInit+0x98>)
 8005c4e:	f000 fd11 	bl	8006674 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8005c52:	4b12      	ldr	r3, [pc, #72]	@ (8005c9c <HAL_I2C_MspInit+0x9c>)
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c5a:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8005c5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c62:	f043 0302 	orr.w	r3, r3, #2
 8005c66:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c68:	4a0c      	ldr	r2, [pc, #48]	@ (8005c9c <HAL_I2C_MspInit+0x9c>)
 8005c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c6c:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005c6e:	4b09      	ldr	r3, [pc, #36]	@ (8005c94 <HAL_I2C_MspInit+0x94>)
 8005c70:	69db      	ldr	r3, [r3, #28]
 8005c72:	4a08      	ldr	r2, [pc, #32]	@ (8005c94 <HAL_I2C_MspInit+0x94>)
 8005c74:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005c78:	61d3      	str	r3, [r2, #28]
 8005c7a:	4b06      	ldr	r3, [pc, #24]	@ (8005c94 <HAL_I2C_MspInit+0x94>)
 8005c7c:	69db      	ldr	r3, [r3, #28]
 8005c7e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c82:	60fb      	str	r3, [r7, #12]
 8005c84:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005c86:	bf00      	nop
 8005c88:	3728      	adds	r7, #40	@ 0x28
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}
 8005c8e:	bf00      	nop
 8005c90:	40005400 	.word	0x40005400
 8005c94:	40021000 	.word	0x40021000
 8005c98:	40010c00 	.word	0x40010c00
 8005c9c:	40010000 	.word	0x40010000

08005ca0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b085      	sub	sp, #20
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a09      	ldr	r2, [pc, #36]	@ (8005cd4 <HAL_TIM_PWM_MspInit+0x34>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d10b      	bne.n	8005cca <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005cb2:	4b09      	ldr	r3, [pc, #36]	@ (8005cd8 <HAL_TIM_PWM_MspInit+0x38>)
 8005cb4:	699b      	ldr	r3, [r3, #24]
 8005cb6:	4a08      	ldr	r2, [pc, #32]	@ (8005cd8 <HAL_TIM_PWM_MspInit+0x38>)
 8005cb8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005cbc:	6193      	str	r3, [r2, #24]
 8005cbe:	4b06      	ldr	r3, [pc, #24]	@ (8005cd8 <HAL_TIM_PWM_MspInit+0x38>)
 8005cc0:	699b      	ldr	r3, [r3, #24]
 8005cc2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005cc6:	60fb      	str	r3, [r7, #12]
 8005cc8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8005cca:	bf00      	nop
 8005ccc:	3714      	adds	r7, #20
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bc80      	pop	{r7}
 8005cd2:	4770      	bx	lr
 8005cd4:	40012c00 	.word	0x40012c00
 8005cd8:	40021000 	.word	0x40021000

08005cdc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b08a      	sub	sp, #40	@ 0x28
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ce4:	f107 0318 	add.w	r3, r7, #24
 8005ce8:	2200      	movs	r2, #0
 8005cea:	601a      	str	r2, [r3, #0]
 8005cec:	605a      	str	r2, [r3, #4]
 8005cee:	609a      	str	r2, [r3, #8]
 8005cf0:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cfa:	d124      	bne.n	8005d46 <HAL_TIM_Encoder_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005cfc:	4b28      	ldr	r3, [pc, #160]	@ (8005da0 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005cfe:	69db      	ldr	r3, [r3, #28]
 8005d00:	4a27      	ldr	r2, [pc, #156]	@ (8005da0 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005d02:	f043 0301 	orr.w	r3, r3, #1
 8005d06:	61d3      	str	r3, [r2, #28]
 8005d08:	4b25      	ldr	r3, [pc, #148]	@ (8005da0 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005d0a:	69db      	ldr	r3, [r3, #28]
 8005d0c:	f003 0301 	and.w	r3, r3, #1
 8005d10:	617b      	str	r3, [r7, #20]
 8005d12:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d14:	4b22      	ldr	r3, [pc, #136]	@ (8005da0 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005d16:	699b      	ldr	r3, [r3, #24]
 8005d18:	4a21      	ldr	r2, [pc, #132]	@ (8005da0 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005d1a:	f043 0304 	orr.w	r3, r3, #4
 8005d1e:	6193      	str	r3, [r2, #24]
 8005d20:	4b1f      	ldr	r3, [pc, #124]	@ (8005da0 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005d22:	699b      	ldr	r3, [r3, #24]
 8005d24:	f003 0304 	and.w	r3, r3, #4
 8005d28:	613b      	str	r3, [r7, #16]
 8005d2a:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005d2c:	2303      	movs	r3, #3
 8005d2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005d30:	2300      	movs	r3, #0
 8005d32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d34:	2300      	movs	r3, #0
 8005d36:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d38:	f107 0318 	add.w	r3, r7, #24
 8005d3c:	4619      	mov	r1, r3
 8005d3e:	4819      	ldr	r0, [pc, #100]	@ (8005da4 <HAL_TIM_Encoder_MspInit+0xc8>)
 8005d40:	f000 fc98 	bl	8006674 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8005d44:	e028      	b.n	8005d98 <HAL_TIM_Encoder_MspInit+0xbc>
  else if(htim_encoder->Instance==TIM4)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4a17      	ldr	r2, [pc, #92]	@ (8005da8 <HAL_TIM_Encoder_MspInit+0xcc>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d123      	bne.n	8005d98 <HAL_TIM_Encoder_MspInit+0xbc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005d50:	4b13      	ldr	r3, [pc, #76]	@ (8005da0 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005d52:	69db      	ldr	r3, [r3, #28]
 8005d54:	4a12      	ldr	r2, [pc, #72]	@ (8005da0 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005d56:	f043 0304 	orr.w	r3, r3, #4
 8005d5a:	61d3      	str	r3, [r2, #28]
 8005d5c:	4b10      	ldr	r3, [pc, #64]	@ (8005da0 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005d5e:	69db      	ldr	r3, [r3, #28]
 8005d60:	f003 0304 	and.w	r3, r3, #4
 8005d64:	60fb      	str	r3, [r7, #12]
 8005d66:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d68:	4b0d      	ldr	r3, [pc, #52]	@ (8005da0 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005d6a:	699b      	ldr	r3, [r3, #24]
 8005d6c:	4a0c      	ldr	r2, [pc, #48]	@ (8005da0 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005d6e:	f043 0308 	orr.w	r3, r3, #8
 8005d72:	6193      	str	r3, [r2, #24]
 8005d74:	4b0a      	ldr	r3, [pc, #40]	@ (8005da0 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005d76:	699b      	ldr	r3, [r3, #24]
 8005d78:	f003 0308 	and.w	r3, r3, #8
 8005d7c:	60bb      	str	r3, [r7, #8]
 8005d7e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005d80:	23c0      	movs	r3, #192	@ 0xc0
 8005d82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005d84:	2300      	movs	r3, #0
 8005d86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005d8c:	f107 0318 	add.w	r3, r7, #24
 8005d90:	4619      	mov	r1, r3
 8005d92:	4806      	ldr	r0, [pc, #24]	@ (8005dac <HAL_TIM_Encoder_MspInit+0xd0>)
 8005d94:	f000 fc6e 	bl	8006674 <HAL_GPIO_Init>
}
 8005d98:	bf00      	nop
 8005d9a:	3728      	adds	r7, #40	@ 0x28
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	bd80      	pop	{r7, pc}
 8005da0:	40021000 	.word	0x40021000
 8005da4:	40010800 	.word	0x40010800
 8005da8:	40000800 	.word	0x40000800
 8005dac:	40010c00 	.word	0x40010c00

08005db0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005db0:	b480      	push	{r7}
 8005db2:	b085      	sub	sp, #20
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a09      	ldr	r2, [pc, #36]	@ (8005de4 <HAL_TIM_Base_MspInit+0x34>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d10b      	bne.n	8005dda <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005dc2:	4b09      	ldr	r3, [pc, #36]	@ (8005de8 <HAL_TIM_Base_MspInit+0x38>)
 8005dc4:	69db      	ldr	r3, [r3, #28]
 8005dc6:	4a08      	ldr	r2, [pc, #32]	@ (8005de8 <HAL_TIM_Base_MspInit+0x38>)
 8005dc8:	f043 0302 	orr.w	r3, r3, #2
 8005dcc:	61d3      	str	r3, [r2, #28]
 8005dce:	4b06      	ldr	r3, [pc, #24]	@ (8005de8 <HAL_TIM_Base_MspInit+0x38>)
 8005dd0:	69db      	ldr	r3, [r3, #28]
 8005dd2:	f003 0302 	and.w	r3, r3, #2
 8005dd6:	60fb      	str	r3, [r7, #12]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8005dda:	bf00      	nop
 8005ddc:	3714      	adds	r7, #20
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bc80      	pop	{r7}
 8005de2:	4770      	bx	lr
 8005de4:	40000400 	.word	0x40000400
 8005de8:	40021000 	.word	0x40021000

08005dec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b088      	sub	sp, #32
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005df4:	f107 0310 	add.w	r3, r7, #16
 8005df8:	2200      	movs	r2, #0
 8005dfa:	601a      	str	r2, [r3, #0]
 8005dfc:	605a      	str	r2, [r3, #4]
 8005dfe:	609a      	str	r2, [r3, #8]
 8005e00:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a10      	ldr	r2, [pc, #64]	@ (8005e48 <HAL_TIM_MspPostInit+0x5c>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d118      	bne.n	8005e3e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e0c:	4b0f      	ldr	r3, [pc, #60]	@ (8005e4c <HAL_TIM_MspPostInit+0x60>)
 8005e0e:	699b      	ldr	r3, [r3, #24]
 8005e10:	4a0e      	ldr	r2, [pc, #56]	@ (8005e4c <HAL_TIM_MspPostInit+0x60>)
 8005e12:	f043 0304 	orr.w	r3, r3, #4
 8005e16:	6193      	str	r3, [r2, #24]
 8005e18:	4b0c      	ldr	r3, [pc, #48]	@ (8005e4c <HAL_TIM_MspPostInit+0x60>)
 8005e1a:	699b      	ldr	r3, [r3, #24]
 8005e1c:	f003 0304 	and.w	r3, r3, #4
 8005e20:	60fb      	str	r3, [r7, #12]
 8005e22:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Motor_L_Pin|Mortor_R_Pin;
 8005e24:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8005e28:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e2a:	2302      	movs	r3, #2
 8005e2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e2e:	2302      	movs	r3, #2
 8005e30:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e32:	f107 0310 	add.w	r3, r7, #16
 8005e36:	4619      	mov	r1, r3
 8005e38:	4805      	ldr	r0, [pc, #20]	@ (8005e50 <HAL_TIM_MspPostInit+0x64>)
 8005e3a:	f000 fc1b 	bl	8006674 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005e3e:	bf00      	nop
 8005e40:	3720      	adds	r7, #32
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd80      	pop	{r7, pc}
 8005e46:	bf00      	nop
 8005e48:	40012c00 	.word	0x40012c00
 8005e4c:	40021000 	.word	0x40021000
 8005e50:	40010800 	.word	0x40010800

08005e54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b08a      	sub	sp, #40	@ 0x28
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e5c:	f107 0318 	add.w	r3, r7, #24
 8005e60:	2200      	movs	r2, #0
 8005e62:	601a      	str	r2, [r3, #0]
 8005e64:	605a      	str	r2, [r3, #4]
 8005e66:	609a      	str	r2, [r3, #8]
 8005e68:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4a3f      	ldr	r2, [pc, #252]	@ (8005f6c <HAL_UART_MspInit+0x118>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d138      	bne.n	8005ee6 <HAL_UART_MspInit+0x92>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005e74:	4b3e      	ldr	r3, [pc, #248]	@ (8005f70 <HAL_UART_MspInit+0x11c>)
 8005e76:	69db      	ldr	r3, [r3, #28]
 8005e78:	4a3d      	ldr	r2, [pc, #244]	@ (8005f70 <HAL_UART_MspInit+0x11c>)
 8005e7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e7e:	61d3      	str	r3, [r2, #28]
 8005e80:	4b3b      	ldr	r3, [pc, #236]	@ (8005f70 <HAL_UART_MspInit+0x11c>)
 8005e82:	69db      	ldr	r3, [r3, #28]
 8005e84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e88:	617b      	str	r3, [r7, #20]
 8005e8a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e8c:	4b38      	ldr	r3, [pc, #224]	@ (8005f70 <HAL_UART_MspInit+0x11c>)
 8005e8e:	699b      	ldr	r3, [r3, #24]
 8005e90:	4a37      	ldr	r2, [pc, #220]	@ (8005f70 <HAL_UART_MspInit+0x11c>)
 8005e92:	f043 0304 	orr.w	r3, r3, #4
 8005e96:	6193      	str	r3, [r2, #24]
 8005e98:	4b35      	ldr	r3, [pc, #212]	@ (8005f70 <HAL_UART_MspInit+0x11c>)
 8005e9a:	699b      	ldr	r3, [r3, #24]
 8005e9c:	f003 0304 	and.w	r3, r3, #4
 8005ea0:	613b      	str	r3, [r7, #16]
 8005ea2:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = HC05_TX_Pin;
 8005ea4:	2304      	movs	r3, #4
 8005ea6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ea8:	2302      	movs	r3, #2
 8005eaa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005eac:	2303      	movs	r3, #3
 8005eae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(HC05_TX_GPIO_Port, &GPIO_InitStruct);
 8005eb0:	f107 0318 	add.w	r3, r7, #24
 8005eb4:	4619      	mov	r1, r3
 8005eb6:	482f      	ldr	r0, [pc, #188]	@ (8005f74 <HAL_UART_MspInit+0x120>)
 8005eb8:	f000 fbdc 	bl	8006674 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HC05_RX_Pin;
 8005ebc:	2308      	movs	r3, #8
 8005ebe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(HC05_RX_GPIO_Port, &GPIO_InitStruct);
 8005ec8:	f107 0318 	add.w	r3, r7, #24
 8005ecc:	4619      	mov	r1, r3
 8005ece:	4829      	ldr	r0, [pc, #164]	@ (8005f74 <HAL_UART_MspInit+0x120>)
 8005ed0:	f000 fbd0 	bl	8006674 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	2100      	movs	r1, #0
 8005ed8:	2026      	movs	r0, #38	@ 0x26
 8005eda:	f000 fae2 	bl	80064a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005ede:	2026      	movs	r0, #38	@ 0x26
 8005ee0:	f000 fafb 	bl	80064da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8005ee4:	e03e      	b.n	8005f64 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART3)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4a23      	ldr	r2, [pc, #140]	@ (8005f78 <HAL_UART_MspInit+0x124>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d139      	bne.n	8005f64 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005ef0:	4b1f      	ldr	r3, [pc, #124]	@ (8005f70 <HAL_UART_MspInit+0x11c>)
 8005ef2:	69db      	ldr	r3, [r3, #28]
 8005ef4:	4a1e      	ldr	r2, [pc, #120]	@ (8005f70 <HAL_UART_MspInit+0x11c>)
 8005ef6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005efa:	61d3      	str	r3, [r2, #28]
 8005efc:	4b1c      	ldr	r3, [pc, #112]	@ (8005f70 <HAL_UART_MspInit+0x11c>)
 8005efe:	69db      	ldr	r3, [r3, #28]
 8005f00:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005f04:	60fb      	str	r3, [r7, #12]
 8005f06:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f08:	4b19      	ldr	r3, [pc, #100]	@ (8005f70 <HAL_UART_MspInit+0x11c>)
 8005f0a:	699b      	ldr	r3, [r3, #24]
 8005f0c:	4a18      	ldr	r2, [pc, #96]	@ (8005f70 <HAL_UART_MspInit+0x11c>)
 8005f0e:	f043 0308 	orr.w	r3, r3, #8
 8005f12:	6193      	str	r3, [r2, #24]
 8005f14:	4b16      	ldr	r3, [pc, #88]	@ (8005f70 <HAL_UART_MspInit+0x11c>)
 8005f16:	699b      	ldr	r3, [r3, #24]
 8005f18:	f003 0308 	and.w	r3, r3, #8
 8005f1c:	60bb      	str	r3, [r7, #8]
 8005f1e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USB_TX_Pin;
 8005f20:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005f24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f26:	2302      	movs	r3, #2
 8005f28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005f2a:	2303      	movs	r3, #3
 8005f2c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(USB_TX_GPIO_Port, &GPIO_InitStruct);
 8005f2e:	f107 0318 	add.w	r3, r7, #24
 8005f32:	4619      	mov	r1, r3
 8005f34:	4811      	ldr	r0, [pc, #68]	@ (8005f7c <HAL_UART_MspInit+0x128>)
 8005f36:	f000 fb9d 	bl	8006674 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USB_RX_Pin;
 8005f3a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005f3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005f40:	2300      	movs	r3, #0
 8005f42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f44:	2300      	movs	r3, #0
 8005f46:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(USB_RX_GPIO_Port, &GPIO_InitStruct);
 8005f48:	f107 0318 	add.w	r3, r7, #24
 8005f4c:	4619      	mov	r1, r3
 8005f4e:	480b      	ldr	r0, [pc, #44]	@ (8005f7c <HAL_UART_MspInit+0x128>)
 8005f50:	f000 fb90 	bl	8006674 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8005f54:	2200      	movs	r2, #0
 8005f56:	2100      	movs	r1, #0
 8005f58:	2027      	movs	r0, #39	@ 0x27
 8005f5a:	f000 faa2 	bl	80064a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005f5e:	2027      	movs	r0, #39	@ 0x27
 8005f60:	f000 fabb 	bl	80064da <HAL_NVIC_EnableIRQ>
}
 8005f64:	bf00      	nop
 8005f66:	3728      	adds	r7, #40	@ 0x28
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bd80      	pop	{r7, pc}
 8005f6c:	40004400 	.word	0x40004400
 8005f70:	40021000 	.word	0x40021000
 8005f74:	40010800 	.word	0x40010800
 8005f78:	40004800 	.word	0x40004800
 8005f7c:	40010c00 	.word	0x40010c00

08005f80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005f80:	b480      	push	{r7}
 8005f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005f84:	bf00      	nop
 8005f86:	e7fd      	b.n	8005f84 <NMI_Handler+0x4>

08005f88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005f88:	b480      	push	{r7}
 8005f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005f8c:	bf00      	nop
 8005f8e:	e7fd      	b.n	8005f8c <HardFault_Handler+0x4>

08005f90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005f90:	b480      	push	{r7}
 8005f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005f94:	bf00      	nop
 8005f96:	e7fd      	b.n	8005f94 <MemManage_Handler+0x4>

08005f98 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005f9c:	bf00      	nop
 8005f9e:	e7fd      	b.n	8005f9c <BusFault_Handler+0x4>

08005fa0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005fa4:	bf00      	nop
 8005fa6:	e7fd      	b.n	8005fa4 <UsageFault_Handler+0x4>

08005fa8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005fac:	bf00      	nop
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bc80      	pop	{r7}
 8005fb2:	4770      	bx	lr

08005fb4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005fb8:	bf00      	nop
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bc80      	pop	{r7}
 8005fbe:	4770      	bx	lr

08005fc0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005fc4:	bf00      	nop
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bc80      	pop	{r7}
 8005fca:	4770      	bx	lr

08005fcc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005fd0:	f7fe febc 	bl	8004d4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005fd4:	bf00      	nop
 8005fd6:	bd80      	pop	{r7, pc}

08005fd8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MPU_INT_Pin);
 8005fdc:	2020      	movs	r0, #32
 8005fde:	f000 fcfd 	bl	80069dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005fe2:	bf00      	nop
 8005fe4:	bd80      	pop	{r7, pc}
	...

08005fe8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005fec:	4802      	ldr	r0, [pc, #8]	@ (8005ff8 <USART2_IRQHandler+0x10>)
 8005fee:	f002 fc85 	bl	80088fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005ff2:	bf00      	nop
 8005ff4:	bd80      	pop	{r7, pc}
 8005ff6:	bf00      	nop
 8005ff8:	200003d8 	.word	0x200003d8

08005ffc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8006000:	4802      	ldr	r0, [pc, #8]	@ (800600c <USART3_IRQHandler+0x10>)
 8006002:	f002 fc7b 	bl	80088fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8006006:	bf00      	nop
 8006008:	bd80      	pop	{r7, pc}
 800600a:	bf00      	nop
 800600c:	20000420 	.word	0x20000420

08006010 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ECHO_Pin);
 8006014:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8006018:	f000 fce0 	bl	80069dc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(KEY1_Pin);
 800601c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8006020:	f000 fcdc 	bl	80069dc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(KEY2_Pin);
 8006024:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006028:	f000 fcd8 	bl	80069dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800602c:	bf00      	nop
 800602e:	bd80      	pop	{r7, pc}

08006030 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006030:	b480      	push	{r7}
 8006032:	af00      	add	r7, sp, #0
  return 1;
 8006034:	2301      	movs	r3, #1
}
 8006036:	4618      	mov	r0, r3
 8006038:	46bd      	mov	sp, r7
 800603a:	bc80      	pop	{r7}
 800603c:	4770      	bx	lr

0800603e <_kill>:

int _kill(int pid, int sig)
{
 800603e:	b580      	push	{r7, lr}
 8006040:	b082      	sub	sp, #8
 8006042:	af00      	add	r7, sp, #0
 8006044:	6078      	str	r0, [r7, #4]
 8006046:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8006048:	f003 ff1e 	bl	8009e88 <__errno>
 800604c:	4603      	mov	r3, r0
 800604e:	2216      	movs	r2, #22
 8006050:	601a      	str	r2, [r3, #0]
  return -1;
 8006052:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006056:	4618      	mov	r0, r3
 8006058:	3708      	adds	r7, #8
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}

0800605e <_exit>:

void _exit (int status)
{
 800605e:	b580      	push	{r7, lr}
 8006060:	b082      	sub	sp, #8
 8006062:	af00      	add	r7, sp, #0
 8006064:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8006066:	f04f 31ff 	mov.w	r1, #4294967295
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	f7ff ffe7 	bl	800603e <_kill>
  while (1) {}    /* Make sure we hang here */
 8006070:	bf00      	nop
 8006072:	e7fd      	b.n	8006070 <_exit+0x12>

08006074 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b086      	sub	sp, #24
 8006078:	af00      	add	r7, sp, #0
 800607a:	60f8      	str	r0, [r7, #12]
 800607c:	60b9      	str	r1, [r7, #8]
 800607e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006080:	2300      	movs	r3, #0
 8006082:	617b      	str	r3, [r7, #20]
 8006084:	e00a      	b.n	800609c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8006086:	f3af 8000 	nop.w
 800608a:	4601      	mov	r1, r0
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	1c5a      	adds	r2, r3, #1
 8006090:	60ba      	str	r2, [r7, #8]
 8006092:	b2ca      	uxtb	r2, r1
 8006094:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	3301      	adds	r3, #1
 800609a:	617b      	str	r3, [r7, #20]
 800609c:	697a      	ldr	r2, [r7, #20]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	429a      	cmp	r2, r3
 80060a2:	dbf0      	blt.n	8006086 <_read+0x12>
  }

  return len;
 80060a4:	687b      	ldr	r3, [r7, #4]
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3718      	adds	r7, #24
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}

080060ae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80060ae:	b580      	push	{r7, lr}
 80060b0:	b086      	sub	sp, #24
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	60f8      	str	r0, [r7, #12]
 80060b6:	60b9      	str	r1, [r7, #8]
 80060b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80060ba:	2300      	movs	r3, #0
 80060bc:	617b      	str	r3, [r7, #20]
 80060be:	e009      	b.n	80060d4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	1c5a      	adds	r2, r3, #1
 80060c4:	60ba      	str	r2, [r7, #8]
 80060c6:	781b      	ldrb	r3, [r3, #0]
 80060c8:	4618      	mov	r0, r3
 80060ca:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	3301      	adds	r3, #1
 80060d2:	617b      	str	r3, [r7, #20]
 80060d4:	697a      	ldr	r2, [r7, #20]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	429a      	cmp	r2, r3
 80060da:	dbf1      	blt.n	80060c0 <_write+0x12>
  }
  return len;
 80060dc:	687b      	ldr	r3, [r7, #4]
}
 80060de:	4618      	mov	r0, r3
 80060e0:	3718      	adds	r7, #24
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bd80      	pop	{r7, pc}

080060e6 <_close>:

int _close(int file)
{
 80060e6:	b480      	push	{r7}
 80060e8:	b083      	sub	sp, #12
 80060ea:	af00      	add	r7, sp, #0
 80060ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80060ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	370c      	adds	r7, #12
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bc80      	pop	{r7}
 80060fa:	4770      	bx	lr

080060fc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b083      	sub	sp, #12
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
 8006104:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800610c:	605a      	str	r2, [r3, #4]
  return 0;
 800610e:	2300      	movs	r3, #0
}
 8006110:	4618      	mov	r0, r3
 8006112:	370c      	adds	r7, #12
 8006114:	46bd      	mov	sp, r7
 8006116:	bc80      	pop	{r7}
 8006118:	4770      	bx	lr

0800611a <_isatty>:

int _isatty(int file)
{
 800611a:	b480      	push	{r7}
 800611c:	b083      	sub	sp, #12
 800611e:	af00      	add	r7, sp, #0
 8006120:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8006122:	2301      	movs	r3, #1
}
 8006124:	4618      	mov	r0, r3
 8006126:	370c      	adds	r7, #12
 8006128:	46bd      	mov	sp, r7
 800612a:	bc80      	pop	{r7}
 800612c:	4770      	bx	lr

0800612e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800612e:	b480      	push	{r7}
 8006130:	b085      	sub	sp, #20
 8006132:	af00      	add	r7, sp, #0
 8006134:	60f8      	str	r0, [r7, #12]
 8006136:	60b9      	str	r1, [r7, #8]
 8006138:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800613a:	2300      	movs	r3, #0
}
 800613c:	4618      	mov	r0, r3
 800613e:	3714      	adds	r7, #20
 8006140:	46bd      	mov	sp, r7
 8006142:	bc80      	pop	{r7}
 8006144:	4770      	bx	lr
	...

08006148 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b086      	sub	sp, #24
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006150:	4a14      	ldr	r2, [pc, #80]	@ (80061a4 <_sbrk+0x5c>)
 8006152:	4b15      	ldr	r3, [pc, #84]	@ (80061a8 <_sbrk+0x60>)
 8006154:	1ad3      	subs	r3, r2, r3
 8006156:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800615c:	4b13      	ldr	r3, [pc, #76]	@ (80061ac <_sbrk+0x64>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d102      	bne.n	800616a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006164:	4b11      	ldr	r3, [pc, #68]	@ (80061ac <_sbrk+0x64>)
 8006166:	4a12      	ldr	r2, [pc, #72]	@ (80061b0 <_sbrk+0x68>)
 8006168:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800616a:	4b10      	ldr	r3, [pc, #64]	@ (80061ac <_sbrk+0x64>)
 800616c:	681a      	ldr	r2, [r3, #0]
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	4413      	add	r3, r2
 8006172:	693a      	ldr	r2, [r7, #16]
 8006174:	429a      	cmp	r2, r3
 8006176:	d207      	bcs.n	8006188 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006178:	f003 fe86 	bl	8009e88 <__errno>
 800617c:	4603      	mov	r3, r0
 800617e:	220c      	movs	r2, #12
 8006180:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006182:	f04f 33ff 	mov.w	r3, #4294967295
 8006186:	e009      	b.n	800619c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006188:	4b08      	ldr	r3, [pc, #32]	@ (80061ac <_sbrk+0x64>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800618e:	4b07      	ldr	r3, [pc, #28]	@ (80061ac <_sbrk+0x64>)
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	4413      	add	r3, r2
 8006196:	4a05      	ldr	r2, [pc, #20]	@ (80061ac <_sbrk+0x64>)
 8006198:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800619a:	68fb      	ldr	r3, [r7, #12]
}
 800619c:	4618      	mov	r0, r3
 800619e:	3718      	adds	r7, #24
 80061a0:	46bd      	mov	sp, r7
 80061a2:	bd80      	pop	{r7, pc}
 80061a4:	20005000 	.word	0x20005000
 80061a8:	00000400 	.word	0x00000400
 80061ac:	20000490 	.word	0x20000490
 80061b0:	200005e8 	.word	0x200005e8

080061b4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80061b4:	b480      	push	{r7}
 80061b6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80061b8:	bf00      	nop
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bc80      	pop	{r7}
 80061be:	4770      	bx	lr

080061c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80061c0:	f7ff fff8 	bl	80061b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80061c4:	480b      	ldr	r0, [pc, #44]	@ (80061f4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80061c6:	490c      	ldr	r1, [pc, #48]	@ (80061f8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80061c8:	4a0c      	ldr	r2, [pc, #48]	@ (80061fc <LoopFillZerobss+0x16>)
  movs r3, #0
 80061ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80061cc:	e002      	b.n	80061d4 <LoopCopyDataInit>

080061ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80061ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80061d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80061d2:	3304      	adds	r3, #4

080061d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80061d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80061d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80061d8:	d3f9      	bcc.n	80061ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80061da:	4a09      	ldr	r2, [pc, #36]	@ (8006200 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80061dc:	4c09      	ldr	r4, [pc, #36]	@ (8006204 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80061de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80061e0:	e001      	b.n	80061e6 <LoopFillZerobss>

080061e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80061e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80061e4:	3204      	adds	r2, #4

080061e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80061e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80061e8:	d3fb      	bcc.n	80061e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80061ea:	f003 fe53 	bl	8009e94 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80061ee:	f7fe fdd3 	bl	8004d98 <main>
  bx lr
 80061f2:	4770      	bx	lr
  ldr r0, =_sdata
 80061f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80061f8:	20000238 	.word	0x20000238
  ldr r2, =_sidata
 80061fc:	0800e370 	.word	0x0800e370
  ldr r2, =_sbss
 8006200:	20000238 	.word	0x20000238
  ldr r4, =_ebss
 8006204:	200005e4 	.word	0x200005e4

08006208 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006208:	e7fe      	b.n	8006208 <ADC1_2_IRQHandler>
	...

0800620c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006210:	4b08      	ldr	r3, [pc, #32]	@ (8006234 <HAL_Init+0x28>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a07      	ldr	r2, [pc, #28]	@ (8006234 <HAL_Init+0x28>)
 8006216:	f043 0310 	orr.w	r3, r3, #16
 800621a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800621c:	2003      	movs	r0, #3
 800621e:	f000 f935 	bl	800648c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006222:	200f      	movs	r0, #15
 8006224:	f000 f808 	bl	8006238 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006228:	f7ff fcb8 	bl	8005b9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800622c:	2300      	movs	r3, #0
}
 800622e:	4618      	mov	r0, r3
 8006230:	bd80      	pop	{r7, pc}
 8006232:	bf00      	nop
 8006234:	40022000 	.word	0x40022000

08006238 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b082      	sub	sp, #8
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006240:	4b12      	ldr	r3, [pc, #72]	@ (800628c <HAL_InitTick+0x54>)
 8006242:	681a      	ldr	r2, [r3, #0]
 8006244:	4b12      	ldr	r3, [pc, #72]	@ (8006290 <HAL_InitTick+0x58>)
 8006246:	781b      	ldrb	r3, [r3, #0]
 8006248:	4619      	mov	r1, r3
 800624a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800624e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006252:	fbb2 f3f3 	udiv	r3, r2, r3
 8006256:	4618      	mov	r0, r3
 8006258:	f000 f94d 	bl	80064f6 <HAL_SYSTICK_Config>
 800625c:	4603      	mov	r3, r0
 800625e:	2b00      	cmp	r3, #0
 8006260:	d001      	beq.n	8006266 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006262:	2301      	movs	r3, #1
 8006264:	e00e      	b.n	8006284 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2b0f      	cmp	r3, #15
 800626a:	d80a      	bhi.n	8006282 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800626c:	2200      	movs	r2, #0
 800626e:	6879      	ldr	r1, [r7, #4]
 8006270:	f04f 30ff 	mov.w	r0, #4294967295
 8006274:	f000 f915 	bl	80064a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006278:	4a06      	ldr	r2, [pc, #24]	@ (8006294 <HAL_InitTick+0x5c>)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800627e:	2300      	movs	r3, #0
 8006280:	e000      	b.n	8006284 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006282:	2301      	movs	r3, #1
}
 8006284:	4618      	mov	r0, r3
 8006286:	3708      	adds	r7, #8
 8006288:	46bd      	mov	sp, r7
 800628a:	bd80      	pop	{r7, pc}
 800628c:	20000054 	.word	0x20000054
 8006290:	2000005c 	.word	0x2000005c
 8006294:	20000058 	.word	0x20000058

08006298 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006298:	b480      	push	{r7}
 800629a:	af00      	add	r7, sp, #0
  return uwTick;
 800629c:	4b02      	ldr	r3, [pc, #8]	@ (80062a8 <HAL_GetTick+0x10>)
 800629e:	681b      	ldr	r3, [r3, #0]
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bc80      	pop	{r7}
 80062a6:	4770      	bx	lr
 80062a8:	20000494 	.word	0x20000494

080062ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b084      	sub	sp, #16
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80062b4:	f7ff fff0 	bl	8006298 <HAL_GetTick>
 80062b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062c4:	d005      	beq.n	80062d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80062c6:	4b0a      	ldr	r3, [pc, #40]	@ (80062f0 <HAL_Delay+0x44>)
 80062c8:	781b      	ldrb	r3, [r3, #0]
 80062ca:	461a      	mov	r2, r3
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	4413      	add	r3, r2
 80062d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80062d2:	bf00      	nop
 80062d4:	f7ff ffe0 	bl	8006298 <HAL_GetTick>
 80062d8:	4602      	mov	r2, r0
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	1ad3      	subs	r3, r2, r3
 80062de:	68fa      	ldr	r2, [r7, #12]
 80062e0:	429a      	cmp	r2, r3
 80062e2:	d8f7      	bhi.n	80062d4 <HAL_Delay+0x28>
  {
  }
}
 80062e4:	bf00      	nop
 80062e6:	bf00      	nop
 80062e8:	3710      	adds	r7, #16
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}
 80062ee:	bf00      	nop
 80062f0:	2000005c 	.word	0x2000005c

080062f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b085      	sub	sp, #20
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	f003 0307 	and.w	r3, r3, #7
 8006302:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006304:	4b0c      	ldr	r3, [pc, #48]	@ (8006338 <__NVIC_SetPriorityGrouping+0x44>)
 8006306:	68db      	ldr	r3, [r3, #12]
 8006308:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800630a:	68ba      	ldr	r2, [r7, #8]
 800630c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006310:	4013      	ands	r3, r2
 8006312:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800631c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006320:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006324:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006326:	4a04      	ldr	r2, [pc, #16]	@ (8006338 <__NVIC_SetPriorityGrouping+0x44>)
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	60d3      	str	r3, [r2, #12]
}
 800632c:	bf00      	nop
 800632e:	3714      	adds	r7, #20
 8006330:	46bd      	mov	sp, r7
 8006332:	bc80      	pop	{r7}
 8006334:	4770      	bx	lr
 8006336:	bf00      	nop
 8006338:	e000ed00 	.word	0xe000ed00

0800633c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800633c:	b480      	push	{r7}
 800633e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006340:	4b04      	ldr	r3, [pc, #16]	@ (8006354 <__NVIC_GetPriorityGrouping+0x18>)
 8006342:	68db      	ldr	r3, [r3, #12]
 8006344:	0a1b      	lsrs	r3, r3, #8
 8006346:	f003 0307 	and.w	r3, r3, #7
}
 800634a:	4618      	mov	r0, r3
 800634c:	46bd      	mov	sp, r7
 800634e:	bc80      	pop	{r7}
 8006350:	4770      	bx	lr
 8006352:	bf00      	nop
 8006354:	e000ed00 	.word	0xe000ed00

08006358 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006358:	b480      	push	{r7}
 800635a:	b083      	sub	sp, #12
 800635c:	af00      	add	r7, sp, #0
 800635e:	4603      	mov	r3, r0
 8006360:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006366:	2b00      	cmp	r3, #0
 8006368:	db0b      	blt.n	8006382 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800636a:	79fb      	ldrb	r3, [r7, #7]
 800636c:	f003 021f 	and.w	r2, r3, #31
 8006370:	4906      	ldr	r1, [pc, #24]	@ (800638c <__NVIC_EnableIRQ+0x34>)
 8006372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006376:	095b      	lsrs	r3, r3, #5
 8006378:	2001      	movs	r0, #1
 800637a:	fa00 f202 	lsl.w	r2, r0, r2
 800637e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006382:	bf00      	nop
 8006384:	370c      	adds	r7, #12
 8006386:	46bd      	mov	sp, r7
 8006388:	bc80      	pop	{r7}
 800638a:	4770      	bx	lr
 800638c:	e000e100 	.word	0xe000e100

08006390 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006390:	b480      	push	{r7}
 8006392:	b083      	sub	sp, #12
 8006394:	af00      	add	r7, sp, #0
 8006396:	4603      	mov	r3, r0
 8006398:	6039      	str	r1, [r7, #0]
 800639a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800639c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	db0a      	blt.n	80063ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	b2da      	uxtb	r2, r3
 80063a8:	490c      	ldr	r1, [pc, #48]	@ (80063dc <__NVIC_SetPriority+0x4c>)
 80063aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063ae:	0112      	lsls	r2, r2, #4
 80063b0:	b2d2      	uxtb	r2, r2
 80063b2:	440b      	add	r3, r1
 80063b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80063b8:	e00a      	b.n	80063d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	b2da      	uxtb	r2, r3
 80063be:	4908      	ldr	r1, [pc, #32]	@ (80063e0 <__NVIC_SetPriority+0x50>)
 80063c0:	79fb      	ldrb	r3, [r7, #7]
 80063c2:	f003 030f 	and.w	r3, r3, #15
 80063c6:	3b04      	subs	r3, #4
 80063c8:	0112      	lsls	r2, r2, #4
 80063ca:	b2d2      	uxtb	r2, r2
 80063cc:	440b      	add	r3, r1
 80063ce:	761a      	strb	r2, [r3, #24]
}
 80063d0:	bf00      	nop
 80063d2:	370c      	adds	r7, #12
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bc80      	pop	{r7}
 80063d8:	4770      	bx	lr
 80063da:	bf00      	nop
 80063dc:	e000e100 	.word	0xe000e100
 80063e0:	e000ed00 	.word	0xe000ed00

080063e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b089      	sub	sp, #36	@ 0x24
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	60f8      	str	r0, [r7, #12]
 80063ec:	60b9      	str	r1, [r7, #8]
 80063ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	f003 0307 	and.w	r3, r3, #7
 80063f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80063f8:	69fb      	ldr	r3, [r7, #28]
 80063fa:	f1c3 0307 	rsb	r3, r3, #7
 80063fe:	2b04      	cmp	r3, #4
 8006400:	bf28      	it	cs
 8006402:	2304      	movcs	r3, #4
 8006404:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006406:	69fb      	ldr	r3, [r7, #28]
 8006408:	3304      	adds	r3, #4
 800640a:	2b06      	cmp	r3, #6
 800640c:	d902      	bls.n	8006414 <NVIC_EncodePriority+0x30>
 800640e:	69fb      	ldr	r3, [r7, #28]
 8006410:	3b03      	subs	r3, #3
 8006412:	e000      	b.n	8006416 <NVIC_EncodePriority+0x32>
 8006414:	2300      	movs	r3, #0
 8006416:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006418:	f04f 32ff 	mov.w	r2, #4294967295
 800641c:	69bb      	ldr	r3, [r7, #24]
 800641e:	fa02 f303 	lsl.w	r3, r2, r3
 8006422:	43da      	mvns	r2, r3
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	401a      	ands	r2, r3
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800642c:	f04f 31ff 	mov.w	r1, #4294967295
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	fa01 f303 	lsl.w	r3, r1, r3
 8006436:	43d9      	mvns	r1, r3
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800643c:	4313      	orrs	r3, r2
         );
}
 800643e:	4618      	mov	r0, r3
 8006440:	3724      	adds	r7, #36	@ 0x24
 8006442:	46bd      	mov	sp, r7
 8006444:	bc80      	pop	{r7}
 8006446:	4770      	bx	lr

08006448 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b082      	sub	sp, #8
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	3b01      	subs	r3, #1
 8006454:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006458:	d301      	bcc.n	800645e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800645a:	2301      	movs	r3, #1
 800645c:	e00f      	b.n	800647e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800645e:	4a0a      	ldr	r2, [pc, #40]	@ (8006488 <SysTick_Config+0x40>)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	3b01      	subs	r3, #1
 8006464:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006466:	210f      	movs	r1, #15
 8006468:	f04f 30ff 	mov.w	r0, #4294967295
 800646c:	f7ff ff90 	bl	8006390 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006470:	4b05      	ldr	r3, [pc, #20]	@ (8006488 <SysTick_Config+0x40>)
 8006472:	2200      	movs	r2, #0
 8006474:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006476:	4b04      	ldr	r3, [pc, #16]	@ (8006488 <SysTick_Config+0x40>)
 8006478:	2207      	movs	r2, #7
 800647a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800647c:	2300      	movs	r3, #0
}
 800647e:	4618      	mov	r0, r3
 8006480:	3708      	adds	r7, #8
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}
 8006486:	bf00      	nop
 8006488:	e000e010 	.word	0xe000e010

0800648c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b082      	sub	sp, #8
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006494:	6878      	ldr	r0, [r7, #4]
 8006496:	f7ff ff2d 	bl	80062f4 <__NVIC_SetPriorityGrouping>
}
 800649a:	bf00      	nop
 800649c:	3708      	adds	r7, #8
 800649e:	46bd      	mov	sp, r7
 80064a0:	bd80      	pop	{r7, pc}

080064a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80064a2:	b580      	push	{r7, lr}
 80064a4:	b086      	sub	sp, #24
 80064a6:	af00      	add	r7, sp, #0
 80064a8:	4603      	mov	r3, r0
 80064aa:	60b9      	str	r1, [r7, #8]
 80064ac:	607a      	str	r2, [r7, #4]
 80064ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80064b0:	2300      	movs	r3, #0
 80064b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80064b4:	f7ff ff42 	bl	800633c <__NVIC_GetPriorityGrouping>
 80064b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80064ba:	687a      	ldr	r2, [r7, #4]
 80064bc:	68b9      	ldr	r1, [r7, #8]
 80064be:	6978      	ldr	r0, [r7, #20]
 80064c0:	f7ff ff90 	bl	80063e4 <NVIC_EncodePriority>
 80064c4:	4602      	mov	r2, r0
 80064c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80064ca:	4611      	mov	r1, r2
 80064cc:	4618      	mov	r0, r3
 80064ce:	f7ff ff5f 	bl	8006390 <__NVIC_SetPriority>
}
 80064d2:	bf00      	nop
 80064d4:	3718      	adds	r7, #24
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bd80      	pop	{r7, pc}

080064da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80064da:	b580      	push	{r7, lr}
 80064dc:	b082      	sub	sp, #8
 80064de:	af00      	add	r7, sp, #0
 80064e0:	4603      	mov	r3, r0
 80064e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80064e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064e8:	4618      	mov	r0, r3
 80064ea:	f7ff ff35 	bl	8006358 <__NVIC_EnableIRQ>
}
 80064ee:	bf00      	nop
 80064f0:	3708      	adds	r7, #8
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}

080064f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80064f6:	b580      	push	{r7, lr}
 80064f8:	b082      	sub	sp, #8
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	f7ff ffa2 	bl	8006448 <SysTick_Config>
 8006504:	4603      	mov	r3, r0
}
 8006506:	4618      	mov	r0, r3
 8006508:	3708      	adds	r7, #8
 800650a:	46bd      	mov	sp, r7
 800650c:	bd80      	pop	{r7, pc}

0800650e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800650e:	b480      	push	{r7}
 8006510:	b085      	sub	sp, #20
 8006512:	af00      	add	r7, sp, #0
 8006514:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006516:	2300      	movs	r3, #0
 8006518:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006520:	b2db      	uxtb	r3, r3
 8006522:	2b02      	cmp	r3, #2
 8006524:	d008      	beq.n	8006538 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2204      	movs	r2, #4
 800652a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2200      	movs	r2, #0
 8006530:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8006534:	2301      	movs	r3, #1
 8006536:	e020      	b.n	800657a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f022 020e 	bic.w	r2, r2, #14
 8006546:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	681a      	ldr	r2, [r3, #0]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f022 0201 	bic.w	r2, r2, #1
 8006556:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006560:	2101      	movs	r1, #1
 8006562:	fa01 f202 	lsl.w	r2, r1, r2
 8006566:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2201      	movs	r2, #1
 800656c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2200      	movs	r2, #0
 8006574:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8006578:	7bfb      	ldrb	r3, [r7, #15]
}
 800657a:	4618      	mov	r0, r3
 800657c:	3714      	adds	r7, #20
 800657e:	46bd      	mov	sp, r7
 8006580:	bc80      	pop	{r7}
 8006582:	4770      	bx	lr

08006584 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8006584:	b580      	push	{r7, lr}
 8006586:	b084      	sub	sp, #16
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800658c:	2300      	movs	r3, #0
 800658e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006596:	b2db      	uxtb	r3, r3
 8006598:	2b02      	cmp	r3, #2
 800659a:	d005      	beq.n	80065a8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2204      	movs	r2, #4
 80065a0:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80065a2:	2301      	movs	r3, #1
 80065a4:	73fb      	strb	r3, [r7, #15]
 80065a6:	e051      	b.n	800664c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	681a      	ldr	r2, [r3, #0]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f022 020e 	bic.w	r2, r2, #14
 80065b6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	681a      	ldr	r2, [r3, #0]
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f022 0201 	bic.w	r2, r2, #1
 80065c6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a22      	ldr	r2, [pc, #136]	@ (8006658 <HAL_DMA_Abort_IT+0xd4>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d029      	beq.n	8006626 <HAL_DMA_Abort_IT+0xa2>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4a21      	ldr	r2, [pc, #132]	@ (800665c <HAL_DMA_Abort_IT+0xd8>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d022      	beq.n	8006622 <HAL_DMA_Abort_IT+0x9e>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a1f      	ldr	r2, [pc, #124]	@ (8006660 <HAL_DMA_Abort_IT+0xdc>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d01a      	beq.n	800661c <HAL_DMA_Abort_IT+0x98>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	4a1e      	ldr	r2, [pc, #120]	@ (8006664 <HAL_DMA_Abort_IT+0xe0>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d012      	beq.n	8006616 <HAL_DMA_Abort_IT+0x92>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	4a1c      	ldr	r2, [pc, #112]	@ (8006668 <HAL_DMA_Abort_IT+0xe4>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d00a      	beq.n	8006610 <HAL_DMA_Abort_IT+0x8c>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4a1b      	ldr	r2, [pc, #108]	@ (800666c <HAL_DMA_Abort_IT+0xe8>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d102      	bne.n	800660a <HAL_DMA_Abort_IT+0x86>
 8006604:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006608:	e00e      	b.n	8006628 <HAL_DMA_Abort_IT+0xa4>
 800660a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800660e:	e00b      	b.n	8006628 <HAL_DMA_Abort_IT+0xa4>
 8006610:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006614:	e008      	b.n	8006628 <HAL_DMA_Abort_IT+0xa4>
 8006616:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800661a:	e005      	b.n	8006628 <HAL_DMA_Abort_IT+0xa4>
 800661c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006620:	e002      	b.n	8006628 <HAL_DMA_Abort_IT+0xa4>
 8006622:	2310      	movs	r3, #16
 8006624:	e000      	b.n	8006628 <HAL_DMA_Abort_IT+0xa4>
 8006626:	2301      	movs	r3, #1
 8006628:	4a11      	ldr	r2, [pc, #68]	@ (8006670 <HAL_DMA_Abort_IT+0xec>)
 800662a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2201      	movs	r2, #1
 8006630:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2200      	movs	r2, #0
 8006638:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006640:	2b00      	cmp	r3, #0
 8006642:	d003      	beq.n	800664c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006648:	6878      	ldr	r0, [r7, #4]
 800664a:	4798      	blx	r3
    } 
  }
  return status;
 800664c:	7bfb      	ldrb	r3, [r7, #15]
}
 800664e:	4618      	mov	r0, r3
 8006650:	3710      	adds	r7, #16
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}
 8006656:	bf00      	nop
 8006658:	40020008 	.word	0x40020008
 800665c:	4002001c 	.word	0x4002001c
 8006660:	40020030 	.word	0x40020030
 8006664:	40020044 	.word	0x40020044
 8006668:	40020058 	.word	0x40020058
 800666c:	4002006c 	.word	0x4002006c
 8006670:	40020000 	.word	0x40020000

08006674 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006674:	b480      	push	{r7}
 8006676:	b08b      	sub	sp, #44	@ 0x2c
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
 800667c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800667e:	2300      	movs	r3, #0
 8006680:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8006682:	2300      	movs	r3, #0
 8006684:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006686:	e169      	b.n	800695c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8006688:	2201      	movs	r2, #1
 800668a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800668c:	fa02 f303 	lsl.w	r3, r2, r3
 8006690:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	69fa      	ldr	r2, [r7, #28]
 8006698:	4013      	ands	r3, r2
 800669a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800669c:	69ba      	ldr	r2, [r7, #24]
 800669e:	69fb      	ldr	r3, [r7, #28]
 80066a0:	429a      	cmp	r2, r3
 80066a2:	f040 8158 	bne.w	8006956 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	4a9a      	ldr	r2, [pc, #616]	@ (8006914 <HAL_GPIO_Init+0x2a0>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d05e      	beq.n	800676e <HAL_GPIO_Init+0xfa>
 80066b0:	4a98      	ldr	r2, [pc, #608]	@ (8006914 <HAL_GPIO_Init+0x2a0>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d875      	bhi.n	80067a2 <HAL_GPIO_Init+0x12e>
 80066b6:	4a98      	ldr	r2, [pc, #608]	@ (8006918 <HAL_GPIO_Init+0x2a4>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d058      	beq.n	800676e <HAL_GPIO_Init+0xfa>
 80066bc:	4a96      	ldr	r2, [pc, #600]	@ (8006918 <HAL_GPIO_Init+0x2a4>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d86f      	bhi.n	80067a2 <HAL_GPIO_Init+0x12e>
 80066c2:	4a96      	ldr	r2, [pc, #600]	@ (800691c <HAL_GPIO_Init+0x2a8>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d052      	beq.n	800676e <HAL_GPIO_Init+0xfa>
 80066c8:	4a94      	ldr	r2, [pc, #592]	@ (800691c <HAL_GPIO_Init+0x2a8>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d869      	bhi.n	80067a2 <HAL_GPIO_Init+0x12e>
 80066ce:	4a94      	ldr	r2, [pc, #592]	@ (8006920 <HAL_GPIO_Init+0x2ac>)
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d04c      	beq.n	800676e <HAL_GPIO_Init+0xfa>
 80066d4:	4a92      	ldr	r2, [pc, #584]	@ (8006920 <HAL_GPIO_Init+0x2ac>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d863      	bhi.n	80067a2 <HAL_GPIO_Init+0x12e>
 80066da:	4a92      	ldr	r2, [pc, #584]	@ (8006924 <HAL_GPIO_Init+0x2b0>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d046      	beq.n	800676e <HAL_GPIO_Init+0xfa>
 80066e0:	4a90      	ldr	r2, [pc, #576]	@ (8006924 <HAL_GPIO_Init+0x2b0>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d85d      	bhi.n	80067a2 <HAL_GPIO_Init+0x12e>
 80066e6:	2b12      	cmp	r3, #18
 80066e8:	d82a      	bhi.n	8006740 <HAL_GPIO_Init+0xcc>
 80066ea:	2b12      	cmp	r3, #18
 80066ec:	d859      	bhi.n	80067a2 <HAL_GPIO_Init+0x12e>
 80066ee:	a201      	add	r2, pc, #4	@ (adr r2, 80066f4 <HAL_GPIO_Init+0x80>)
 80066f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066f4:	0800676f 	.word	0x0800676f
 80066f8:	08006749 	.word	0x08006749
 80066fc:	0800675b 	.word	0x0800675b
 8006700:	0800679d 	.word	0x0800679d
 8006704:	080067a3 	.word	0x080067a3
 8006708:	080067a3 	.word	0x080067a3
 800670c:	080067a3 	.word	0x080067a3
 8006710:	080067a3 	.word	0x080067a3
 8006714:	080067a3 	.word	0x080067a3
 8006718:	080067a3 	.word	0x080067a3
 800671c:	080067a3 	.word	0x080067a3
 8006720:	080067a3 	.word	0x080067a3
 8006724:	080067a3 	.word	0x080067a3
 8006728:	080067a3 	.word	0x080067a3
 800672c:	080067a3 	.word	0x080067a3
 8006730:	080067a3 	.word	0x080067a3
 8006734:	080067a3 	.word	0x080067a3
 8006738:	08006751 	.word	0x08006751
 800673c:	08006765 	.word	0x08006765
 8006740:	4a79      	ldr	r2, [pc, #484]	@ (8006928 <HAL_GPIO_Init+0x2b4>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d013      	beq.n	800676e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006746:	e02c      	b.n	80067a2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	68db      	ldr	r3, [r3, #12]
 800674c:	623b      	str	r3, [r7, #32]
          break;
 800674e:	e029      	b.n	80067a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	68db      	ldr	r3, [r3, #12]
 8006754:	3304      	adds	r3, #4
 8006756:	623b      	str	r3, [r7, #32]
          break;
 8006758:	e024      	b.n	80067a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	68db      	ldr	r3, [r3, #12]
 800675e:	3308      	adds	r3, #8
 8006760:	623b      	str	r3, [r7, #32]
          break;
 8006762:	e01f      	b.n	80067a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	68db      	ldr	r3, [r3, #12]
 8006768:	330c      	adds	r3, #12
 800676a:	623b      	str	r3, [r7, #32]
          break;
 800676c:	e01a      	b.n	80067a4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	689b      	ldr	r3, [r3, #8]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d102      	bne.n	800677c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006776:	2304      	movs	r3, #4
 8006778:	623b      	str	r3, [r7, #32]
          break;
 800677a:	e013      	b.n	80067a4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	689b      	ldr	r3, [r3, #8]
 8006780:	2b01      	cmp	r3, #1
 8006782:	d105      	bne.n	8006790 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006784:	2308      	movs	r3, #8
 8006786:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	69fa      	ldr	r2, [r7, #28]
 800678c:	611a      	str	r2, [r3, #16]
          break;
 800678e:	e009      	b.n	80067a4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006790:	2308      	movs	r3, #8
 8006792:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	69fa      	ldr	r2, [r7, #28]
 8006798:	615a      	str	r2, [r3, #20]
          break;
 800679a:	e003      	b.n	80067a4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800679c:	2300      	movs	r3, #0
 800679e:	623b      	str	r3, [r7, #32]
          break;
 80067a0:	e000      	b.n	80067a4 <HAL_GPIO_Init+0x130>
          break;
 80067a2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80067a4:	69bb      	ldr	r3, [r7, #24]
 80067a6:	2bff      	cmp	r3, #255	@ 0xff
 80067a8:	d801      	bhi.n	80067ae <HAL_GPIO_Init+0x13a>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	e001      	b.n	80067b2 <HAL_GPIO_Init+0x13e>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	3304      	adds	r3, #4
 80067b2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80067b4:	69bb      	ldr	r3, [r7, #24]
 80067b6:	2bff      	cmp	r3, #255	@ 0xff
 80067b8:	d802      	bhi.n	80067c0 <HAL_GPIO_Init+0x14c>
 80067ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067bc:	009b      	lsls	r3, r3, #2
 80067be:	e002      	b.n	80067c6 <HAL_GPIO_Init+0x152>
 80067c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c2:	3b08      	subs	r3, #8
 80067c4:	009b      	lsls	r3, r3, #2
 80067c6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	681a      	ldr	r2, [r3, #0]
 80067cc:	210f      	movs	r1, #15
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	fa01 f303 	lsl.w	r3, r1, r3
 80067d4:	43db      	mvns	r3, r3
 80067d6:	401a      	ands	r2, r3
 80067d8:	6a39      	ldr	r1, [r7, #32]
 80067da:	693b      	ldr	r3, [r7, #16]
 80067dc:	fa01 f303 	lsl.w	r3, r1, r3
 80067e0:	431a      	orrs	r2, r3
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	f000 80b1 	beq.w	8006956 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80067f4:	4b4d      	ldr	r3, [pc, #308]	@ (800692c <HAL_GPIO_Init+0x2b8>)
 80067f6:	699b      	ldr	r3, [r3, #24]
 80067f8:	4a4c      	ldr	r2, [pc, #304]	@ (800692c <HAL_GPIO_Init+0x2b8>)
 80067fa:	f043 0301 	orr.w	r3, r3, #1
 80067fe:	6193      	str	r3, [r2, #24]
 8006800:	4b4a      	ldr	r3, [pc, #296]	@ (800692c <HAL_GPIO_Init+0x2b8>)
 8006802:	699b      	ldr	r3, [r3, #24]
 8006804:	f003 0301 	and.w	r3, r3, #1
 8006808:	60bb      	str	r3, [r7, #8]
 800680a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800680c:	4a48      	ldr	r2, [pc, #288]	@ (8006930 <HAL_GPIO_Init+0x2bc>)
 800680e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006810:	089b      	lsrs	r3, r3, #2
 8006812:	3302      	adds	r3, #2
 8006814:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006818:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800681a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800681c:	f003 0303 	and.w	r3, r3, #3
 8006820:	009b      	lsls	r3, r3, #2
 8006822:	220f      	movs	r2, #15
 8006824:	fa02 f303 	lsl.w	r3, r2, r3
 8006828:	43db      	mvns	r3, r3
 800682a:	68fa      	ldr	r2, [r7, #12]
 800682c:	4013      	ands	r3, r2
 800682e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	4a40      	ldr	r2, [pc, #256]	@ (8006934 <HAL_GPIO_Init+0x2c0>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d013      	beq.n	8006860 <HAL_GPIO_Init+0x1ec>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	4a3f      	ldr	r2, [pc, #252]	@ (8006938 <HAL_GPIO_Init+0x2c4>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d00d      	beq.n	800685c <HAL_GPIO_Init+0x1e8>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	4a3e      	ldr	r2, [pc, #248]	@ (800693c <HAL_GPIO_Init+0x2c8>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d007      	beq.n	8006858 <HAL_GPIO_Init+0x1e4>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	4a3d      	ldr	r2, [pc, #244]	@ (8006940 <HAL_GPIO_Init+0x2cc>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d101      	bne.n	8006854 <HAL_GPIO_Init+0x1e0>
 8006850:	2303      	movs	r3, #3
 8006852:	e006      	b.n	8006862 <HAL_GPIO_Init+0x1ee>
 8006854:	2304      	movs	r3, #4
 8006856:	e004      	b.n	8006862 <HAL_GPIO_Init+0x1ee>
 8006858:	2302      	movs	r3, #2
 800685a:	e002      	b.n	8006862 <HAL_GPIO_Init+0x1ee>
 800685c:	2301      	movs	r3, #1
 800685e:	e000      	b.n	8006862 <HAL_GPIO_Init+0x1ee>
 8006860:	2300      	movs	r3, #0
 8006862:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006864:	f002 0203 	and.w	r2, r2, #3
 8006868:	0092      	lsls	r2, r2, #2
 800686a:	4093      	lsls	r3, r2
 800686c:	68fa      	ldr	r2, [r7, #12]
 800686e:	4313      	orrs	r3, r2
 8006870:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006872:	492f      	ldr	r1, [pc, #188]	@ (8006930 <HAL_GPIO_Init+0x2bc>)
 8006874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006876:	089b      	lsrs	r3, r3, #2
 8006878:	3302      	adds	r3, #2
 800687a:	68fa      	ldr	r2, [r7, #12]
 800687c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006888:	2b00      	cmp	r3, #0
 800688a:	d006      	beq.n	800689a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800688c:	4b2d      	ldr	r3, [pc, #180]	@ (8006944 <HAL_GPIO_Init+0x2d0>)
 800688e:	689a      	ldr	r2, [r3, #8]
 8006890:	492c      	ldr	r1, [pc, #176]	@ (8006944 <HAL_GPIO_Init+0x2d0>)
 8006892:	69bb      	ldr	r3, [r7, #24]
 8006894:	4313      	orrs	r3, r2
 8006896:	608b      	str	r3, [r1, #8]
 8006898:	e006      	b.n	80068a8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800689a:	4b2a      	ldr	r3, [pc, #168]	@ (8006944 <HAL_GPIO_Init+0x2d0>)
 800689c:	689a      	ldr	r2, [r3, #8]
 800689e:	69bb      	ldr	r3, [r7, #24]
 80068a0:	43db      	mvns	r3, r3
 80068a2:	4928      	ldr	r1, [pc, #160]	@ (8006944 <HAL_GPIO_Init+0x2d0>)
 80068a4:	4013      	ands	r3, r2
 80068a6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d006      	beq.n	80068c2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80068b4:	4b23      	ldr	r3, [pc, #140]	@ (8006944 <HAL_GPIO_Init+0x2d0>)
 80068b6:	68da      	ldr	r2, [r3, #12]
 80068b8:	4922      	ldr	r1, [pc, #136]	@ (8006944 <HAL_GPIO_Init+0x2d0>)
 80068ba:	69bb      	ldr	r3, [r7, #24]
 80068bc:	4313      	orrs	r3, r2
 80068be:	60cb      	str	r3, [r1, #12]
 80068c0:	e006      	b.n	80068d0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80068c2:	4b20      	ldr	r3, [pc, #128]	@ (8006944 <HAL_GPIO_Init+0x2d0>)
 80068c4:	68da      	ldr	r2, [r3, #12]
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	43db      	mvns	r3, r3
 80068ca:	491e      	ldr	r1, [pc, #120]	@ (8006944 <HAL_GPIO_Init+0x2d0>)
 80068cc:	4013      	ands	r3, r2
 80068ce:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d006      	beq.n	80068ea <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80068dc:	4b19      	ldr	r3, [pc, #100]	@ (8006944 <HAL_GPIO_Init+0x2d0>)
 80068de:	685a      	ldr	r2, [r3, #4]
 80068e0:	4918      	ldr	r1, [pc, #96]	@ (8006944 <HAL_GPIO_Init+0x2d0>)
 80068e2:	69bb      	ldr	r3, [r7, #24]
 80068e4:	4313      	orrs	r3, r2
 80068e6:	604b      	str	r3, [r1, #4]
 80068e8:	e006      	b.n	80068f8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80068ea:	4b16      	ldr	r3, [pc, #88]	@ (8006944 <HAL_GPIO_Init+0x2d0>)
 80068ec:	685a      	ldr	r2, [r3, #4]
 80068ee:	69bb      	ldr	r3, [r7, #24]
 80068f0:	43db      	mvns	r3, r3
 80068f2:	4914      	ldr	r1, [pc, #80]	@ (8006944 <HAL_GPIO_Init+0x2d0>)
 80068f4:	4013      	ands	r3, r2
 80068f6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006900:	2b00      	cmp	r3, #0
 8006902:	d021      	beq.n	8006948 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006904:	4b0f      	ldr	r3, [pc, #60]	@ (8006944 <HAL_GPIO_Init+0x2d0>)
 8006906:	681a      	ldr	r2, [r3, #0]
 8006908:	490e      	ldr	r1, [pc, #56]	@ (8006944 <HAL_GPIO_Init+0x2d0>)
 800690a:	69bb      	ldr	r3, [r7, #24]
 800690c:	4313      	orrs	r3, r2
 800690e:	600b      	str	r3, [r1, #0]
 8006910:	e021      	b.n	8006956 <HAL_GPIO_Init+0x2e2>
 8006912:	bf00      	nop
 8006914:	10320000 	.word	0x10320000
 8006918:	10310000 	.word	0x10310000
 800691c:	10220000 	.word	0x10220000
 8006920:	10210000 	.word	0x10210000
 8006924:	10120000 	.word	0x10120000
 8006928:	10110000 	.word	0x10110000
 800692c:	40021000 	.word	0x40021000
 8006930:	40010000 	.word	0x40010000
 8006934:	40010800 	.word	0x40010800
 8006938:	40010c00 	.word	0x40010c00
 800693c:	40011000 	.word	0x40011000
 8006940:	40011400 	.word	0x40011400
 8006944:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006948:	4b0b      	ldr	r3, [pc, #44]	@ (8006978 <HAL_GPIO_Init+0x304>)
 800694a:	681a      	ldr	r2, [r3, #0]
 800694c:	69bb      	ldr	r3, [r7, #24]
 800694e:	43db      	mvns	r3, r3
 8006950:	4909      	ldr	r1, [pc, #36]	@ (8006978 <HAL_GPIO_Init+0x304>)
 8006952:	4013      	ands	r3, r2
 8006954:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8006956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006958:	3301      	adds	r3, #1
 800695a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	681a      	ldr	r2, [r3, #0]
 8006960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006962:	fa22 f303 	lsr.w	r3, r2, r3
 8006966:	2b00      	cmp	r3, #0
 8006968:	f47f ae8e 	bne.w	8006688 <HAL_GPIO_Init+0x14>
  }
}
 800696c:	bf00      	nop
 800696e:	bf00      	nop
 8006970:	372c      	adds	r7, #44	@ 0x2c
 8006972:	46bd      	mov	sp, r7
 8006974:	bc80      	pop	{r7}
 8006976:	4770      	bx	lr
 8006978:	40010400 	.word	0x40010400

0800697c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800697c:	b480      	push	{r7}
 800697e:	b085      	sub	sp, #20
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
 8006984:	460b      	mov	r3, r1
 8006986:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	689a      	ldr	r2, [r3, #8]
 800698c:	887b      	ldrh	r3, [r7, #2]
 800698e:	4013      	ands	r3, r2
 8006990:	2b00      	cmp	r3, #0
 8006992:	d002      	beq.n	800699a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006994:	2301      	movs	r3, #1
 8006996:	73fb      	strb	r3, [r7, #15]
 8006998:	e001      	b.n	800699e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800699a:	2300      	movs	r3, #0
 800699c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800699e:	7bfb      	ldrb	r3, [r7, #15]
}
 80069a0:	4618      	mov	r0, r3
 80069a2:	3714      	adds	r7, #20
 80069a4:	46bd      	mov	sp, r7
 80069a6:	bc80      	pop	{r7}
 80069a8:	4770      	bx	lr

080069aa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80069aa:	b480      	push	{r7}
 80069ac:	b083      	sub	sp, #12
 80069ae:	af00      	add	r7, sp, #0
 80069b0:	6078      	str	r0, [r7, #4]
 80069b2:	460b      	mov	r3, r1
 80069b4:	807b      	strh	r3, [r7, #2]
 80069b6:	4613      	mov	r3, r2
 80069b8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80069ba:	787b      	ldrb	r3, [r7, #1]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d003      	beq.n	80069c8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80069c0:	887a      	ldrh	r2, [r7, #2]
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80069c6:	e003      	b.n	80069d0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80069c8:	887b      	ldrh	r3, [r7, #2]
 80069ca:	041a      	lsls	r2, r3, #16
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	611a      	str	r2, [r3, #16]
}
 80069d0:	bf00      	nop
 80069d2:	370c      	adds	r7, #12
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bc80      	pop	{r7}
 80069d8:	4770      	bx	lr
	...

080069dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b082      	sub	sp, #8
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	4603      	mov	r3, r0
 80069e4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80069e6:	4b08      	ldr	r3, [pc, #32]	@ (8006a08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80069e8:	695a      	ldr	r2, [r3, #20]
 80069ea:	88fb      	ldrh	r3, [r7, #6]
 80069ec:	4013      	ands	r3, r2
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d006      	beq.n	8006a00 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80069f2:	4a05      	ldr	r2, [pc, #20]	@ (8006a08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80069f4:	88fb      	ldrh	r3, [r7, #6]
 80069f6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80069f8:	88fb      	ldrh	r3, [r7, #6]
 80069fa:	4618      	mov	r0, r3
 80069fc:	f7ff f880 	bl	8005b00 <HAL_GPIO_EXTI_Callback>
  }
}
 8006a00:	bf00      	nop
 8006a02:	3708      	adds	r7, #8
 8006a04:	46bd      	mov	sp, r7
 8006a06:	bd80      	pop	{r7, pc}
 8006a08:	40010400 	.word	0x40010400

08006a0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b084      	sub	sp, #16
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d101      	bne.n	8006a1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006a1a:	2301      	movs	r3, #1
 8006a1c:	e12b      	b.n	8006c76 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a24:	b2db      	uxtb	r3, r3
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d106      	bne.n	8006a38 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006a32:	6878      	ldr	r0, [r7, #4]
 8006a34:	f7ff f8e4 	bl	8005c00 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2224      	movs	r2, #36	@ 0x24
 8006a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	681a      	ldr	r2, [r3, #0]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f022 0201 	bic.w	r2, r2, #1
 8006a4e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	681a      	ldr	r2, [r3, #0]
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006a5e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	681a      	ldr	r2, [r3, #0]
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006a6e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006a70:	f001 f842 	bl	8007af8 <HAL_RCC_GetPCLK1Freq>
 8006a74:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	4a81      	ldr	r2, [pc, #516]	@ (8006c80 <HAL_I2C_Init+0x274>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d807      	bhi.n	8006a90 <HAL_I2C_Init+0x84>
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	4a80      	ldr	r2, [pc, #512]	@ (8006c84 <HAL_I2C_Init+0x278>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	bf94      	ite	ls
 8006a88:	2301      	movls	r3, #1
 8006a8a:	2300      	movhi	r3, #0
 8006a8c:	b2db      	uxtb	r3, r3
 8006a8e:	e006      	b.n	8006a9e <HAL_I2C_Init+0x92>
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	4a7d      	ldr	r2, [pc, #500]	@ (8006c88 <HAL_I2C_Init+0x27c>)
 8006a94:	4293      	cmp	r3, r2
 8006a96:	bf94      	ite	ls
 8006a98:	2301      	movls	r3, #1
 8006a9a:	2300      	movhi	r3, #0
 8006a9c:	b2db      	uxtb	r3, r3
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d001      	beq.n	8006aa6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	e0e7      	b.n	8006c76 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	4a78      	ldr	r2, [pc, #480]	@ (8006c8c <HAL_I2C_Init+0x280>)
 8006aaa:	fba2 2303 	umull	r2, r3, r2, r3
 8006aae:	0c9b      	lsrs	r3, r3, #18
 8006ab0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	68ba      	ldr	r2, [r7, #8]
 8006ac2:	430a      	orrs	r2, r1
 8006ac4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	6a1b      	ldr	r3, [r3, #32]
 8006acc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	685b      	ldr	r3, [r3, #4]
 8006ad4:	4a6a      	ldr	r2, [pc, #424]	@ (8006c80 <HAL_I2C_Init+0x274>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d802      	bhi.n	8006ae0 <HAL_I2C_Init+0xd4>
 8006ada:	68bb      	ldr	r3, [r7, #8]
 8006adc:	3301      	adds	r3, #1
 8006ade:	e009      	b.n	8006af4 <HAL_I2C_Init+0xe8>
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006ae6:	fb02 f303 	mul.w	r3, r2, r3
 8006aea:	4a69      	ldr	r2, [pc, #420]	@ (8006c90 <HAL_I2C_Init+0x284>)
 8006aec:	fba2 2303 	umull	r2, r3, r2, r3
 8006af0:	099b      	lsrs	r3, r3, #6
 8006af2:	3301      	adds	r3, #1
 8006af4:	687a      	ldr	r2, [r7, #4]
 8006af6:	6812      	ldr	r2, [r2, #0]
 8006af8:	430b      	orrs	r3, r1
 8006afa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	69db      	ldr	r3, [r3, #28]
 8006b02:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8006b06:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	495c      	ldr	r1, [pc, #368]	@ (8006c80 <HAL_I2C_Init+0x274>)
 8006b10:	428b      	cmp	r3, r1
 8006b12:	d819      	bhi.n	8006b48 <HAL_I2C_Init+0x13c>
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	1e59      	subs	r1, r3, #1
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	005b      	lsls	r3, r3, #1
 8006b1e:	fbb1 f3f3 	udiv	r3, r1, r3
 8006b22:	1c59      	adds	r1, r3, #1
 8006b24:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006b28:	400b      	ands	r3, r1
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d00a      	beq.n	8006b44 <HAL_I2C_Init+0x138>
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	1e59      	subs	r1, r3, #1
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	685b      	ldr	r3, [r3, #4]
 8006b36:	005b      	lsls	r3, r3, #1
 8006b38:	fbb1 f3f3 	udiv	r3, r1, r3
 8006b3c:	3301      	adds	r3, #1
 8006b3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b42:	e051      	b.n	8006be8 <HAL_I2C_Init+0x1dc>
 8006b44:	2304      	movs	r3, #4
 8006b46:	e04f      	b.n	8006be8 <HAL_I2C_Init+0x1dc>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	689b      	ldr	r3, [r3, #8]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d111      	bne.n	8006b74 <HAL_I2C_Init+0x168>
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	1e58      	subs	r0, r3, #1
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6859      	ldr	r1, [r3, #4]
 8006b58:	460b      	mov	r3, r1
 8006b5a:	005b      	lsls	r3, r3, #1
 8006b5c:	440b      	add	r3, r1
 8006b5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006b62:	3301      	adds	r3, #1
 8006b64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	bf0c      	ite	eq
 8006b6c:	2301      	moveq	r3, #1
 8006b6e:	2300      	movne	r3, #0
 8006b70:	b2db      	uxtb	r3, r3
 8006b72:	e012      	b.n	8006b9a <HAL_I2C_Init+0x18e>
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	1e58      	subs	r0, r3, #1
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6859      	ldr	r1, [r3, #4]
 8006b7c:	460b      	mov	r3, r1
 8006b7e:	009b      	lsls	r3, r3, #2
 8006b80:	440b      	add	r3, r1
 8006b82:	0099      	lsls	r1, r3, #2
 8006b84:	440b      	add	r3, r1
 8006b86:	fbb0 f3f3 	udiv	r3, r0, r3
 8006b8a:	3301      	adds	r3, #1
 8006b8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	bf0c      	ite	eq
 8006b94:	2301      	moveq	r3, #1
 8006b96:	2300      	movne	r3, #0
 8006b98:	b2db      	uxtb	r3, r3
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d001      	beq.n	8006ba2 <HAL_I2C_Init+0x196>
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	e022      	b.n	8006be8 <HAL_I2C_Init+0x1dc>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	689b      	ldr	r3, [r3, #8]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d10e      	bne.n	8006bc8 <HAL_I2C_Init+0x1bc>
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	1e58      	subs	r0, r3, #1
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6859      	ldr	r1, [r3, #4]
 8006bb2:	460b      	mov	r3, r1
 8006bb4:	005b      	lsls	r3, r3, #1
 8006bb6:	440b      	add	r3, r1
 8006bb8:	fbb0 f3f3 	udiv	r3, r0, r3
 8006bbc:	3301      	adds	r3, #1
 8006bbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006bc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bc6:	e00f      	b.n	8006be8 <HAL_I2C_Init+0x1dc>
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	1e58      	subs	r0, r3, #1
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6859      	ldr	r1, [r3, #4]
 8006bd0:	460b      	mov	r3, r1
 8006bd2:	009b      	lsls	r3, r3, #2
 8006bd4:	440b      	add	r3, r1
 8006bd6:	0099      	lsls	r1, r3, #2
 8006bd8:	440b      	add	r3, r1
 8006bda:	fbb0 f3f3 	udiv	r3, r0, r3
 8006bde:	3301      	adds	r3, #1
 8006be0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006be4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006be8:	6879      	ldr	r1, [r7, #4]
 8006bea:	6809      	ldr	r1, [r1, #0]
 8006bec:	4313      	orrs	r3, r2
 8006bee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	69da      	ldr	r2, [r3, #28]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6a1b      	ldr	r3, [r3, #32]
 8006c02:	431a      	orrs	r2, r3
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	430a      	orrs	r2, r1
 8006c0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	689b      	ldr	r3, [r3, #8]
 8006c12:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006c16:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006c1a:	687a      	ldr	r2, [r7, #4]
 8006c1c:	6911      	ldr	r1, [r2, #16]
 8006c1e:	687a      	ldr	r2, [r7, #4]
 8006c20:	68d2      	ldr	r2, [r2, #12]
 8006c22:	4311      	orrs	r1, r2
 8006c24:	687a      	ldr	r2, [r7, #4]
 8006c26:	6812      	ldr	r2, [r2, #0]
 8006c28:	430b      	orrs	r3, r1
 8006c2a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	68db      	ldr	r3, [r3, #12]
 8006c32:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	695a      	ldr	r2, [r3, #20]
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	699b      	ldr	r3, [r3, #24]
 8006c3e:	431a      	orrs	r2, r3
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	430a      	orrs	r2, r1
 8006c46:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	681a      	ldr	r2, [r3, #0]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f042 0201 	orr.w	r2, r2, #1
 8006c56:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2220      	movs	r2, #32
 8006c62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2200      	movs	r2, #0
 8006c6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006c74:	2300      	movs	r3, #0
}
 8006c76:	4618      	mov	r0, r3
 8006c78:	3710      	adds	r7, #16
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bd80      	pop	{r7, pc}
 8006c7e:	bf00      	nop
 8006c80:	000186a0 	.word	0x000186a0
 8006c84:	001e847f 	.word	0x001e847f
 8006c88:	003d08ff 	.word	0x003d08ff
 8006c8c:	431bde83 	.word	0x431bde83
 8006c90:	10624dd3 	.word	0x10624dd3

08006c94 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b088      	sub	sp, #32
 8006c98:	af02      	add	r7, sp, #8
 8006c9a:	60f8      	str	r0, [r7, #12]
 8006c9c:	4608      	mov	r0, r1
 8006c9e:	4611      	mov	r1, r2
 8006ca0:	461a      	mov	r2, r3
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	817b      	strh	r3, [r7, #10]
 8006ca6:	460b      	mov	r3, r1
 8006ca8:	813b      	strh	r3, [r7, #8]
 8006caa:	4613      	mov	r3, r2
 8006cac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006cae:	f7ff faf3 	bl	8006298 <HAL_GetTick>
 8006cb2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006cba:	b2db      	uxtb	r3, r3
 8006cbc:	2b20      	cmp	r3, #32
 8006cbe:	f040 80d9 	bne.w	8006e74 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	9300      	str	r3, [sp, #0]
 8006cc6:	2319      	movs	r3, #25
 8006cc8:	2201      	movs	r2, #1
 8006cca:	496d      	ldr	r1, [pc, #436]	@ (8006e80 <HAL_I2C_Mem_Write+0x1ec>)
 8006ccc:	68f8      	ldr	r0, [r7, #12]
 8006cce:	f000 f971 	bl	8006fb4 <I2C_WaitOnFlagUntilTimeout>
 8006cd2:	4603      	mov	r3, r0
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d001      	beq.n	8006cdc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006cd8:	2302      	movs	r3, #2
 8006cda:	e0cc      	b.n	8006e76 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ce2:	2b01      	cmp	r3, #1
 8006ce4:	d101      	bne.n	8006cea <HAL_I2C_Mem_Write+0x56>
 8006ce6:	2302      	movs	r3, #2
 8006ce8:	e0c5      	b.n	8006e76 <HAL_I2C_Mem_Write+0x1e2>
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	2201      	movs	r2, #1
 8006cee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f003 0301 	and.w	r3, r3, #1
 8006cfc:	2b01      	cmp	r3, #1
 8006cfe:	d007      	beq.n	8006d10 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	681a      	ldr	r2, [r3, #0]
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f042 0201 	orr.w	r2, r2, #1
 8006d0e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	681a      	ldr	r2, [r3, #0]
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006d1e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	2221      	movs	r2, #33	@ 0x21
 8006d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	2240      	movs	r2, #64	@ 0x40
 8006d2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	2200      	movs	r2, #0
 8006d34:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	6a3a      	ldr	r2, [r7, #32]
 8006d3a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006d40:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d46:	b29a      	uxth	r2, r3
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	4a4d      	ldr	r2, [pc, #308]	@ (8006e84 <HAL_I2C_Mem_Write+0x1f0>)
 8006d50:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006d52:	88f8      	ldrh	r0, [r7, #6]
 8006d54:	893a      	ldrh	r2, [r7, #8]
 8006d56:	8979      	ldrh	r1, [r7, #10]
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	9301      	str	r3, [sp, #4]
 8006d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d5e:	9300      	str	r3, [sp, #0]
 8006d60:	4603      	mov	r3, r0
 8006d62:	68f8      	ldr	r0, [r7, #12]
 8006d64:	f000 f890 	bl	8006e88 <I2C_RequestMemoryWrite>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d052      	beq.n	8006e14 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	e081      	b.n	8006e76 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d72:	697a      	ldr	r2, [r7, #20]
 8006d74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d76:	68f8      	ldr	r0, [r7, #12]
 8006d78:	f000 fa36 	bl	80071e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d00d      	beq.n	8006d9e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d86:	2b04      	cmp	r3, #4
 8006d88:	d107      	bne.n	8006d9a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	681a      	ldr	r2, [r3, #0]
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d98:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	e06b      	b.n	8006e76 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006da2:	781a      	ldrb	r2, [r3, #0]
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dae:	1c5a      	adds	r2, r3, #1
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006db8:	3b01      	subs	r3, #1
 8006dba:	b29a      	uxth	r2, r3
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006dc4:	b29b      	uxth	r3, r3
 8006dc6:	3b01      	subs	r3, #1
 8006dc8:	b29a      	uxth	r2, r3
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	695b      	ldr	r3, [r3, #20]
 8006dd4:	f003 0304 	and.w	r3, r3, #4
 8006dd8:	2b04      	cmp	r3, #4
 8006dda:	d11b      	bne.n	8006e14 <HAL_I2C_Mem_Write+0x180>
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d017      	beq.n	8006e14 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006de8:	781a      	ldrb	r2, [r3, #0]
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006df4:	1c5a      	adds	r2, r3, #1
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006dfe:	3b01      	subs	r3, #1
 8006e00:	b29a      	uxth	r2, r3
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e0a:	b29b      	uxth	r3, r3
 8006e0c:	3b01      	subs	r3, #1
 8006e0e:	b29a      	uxth	r2, r3
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d1aa      	bne.n	8006d72 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e1c:	697a      	ldr	r2, [r7, #20]
 8006e1e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e20:	68f8      	ldr	r0, [r7, #12]
 8006e22:	f000 fa29 	bl	8007278 <I2C_WaitOnBTFFlagUntilTimeout>
 8006e26:	4603      	mov	r3, r0
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d00d      	beq.n	8006e48 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e30:	2b04      	cmp	r3, #4
 8006e32:	d107      	bne.n	8006e44 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	681a      	ldr	r2, [r3, #0]
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006e42:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006e44:	2301      	movs	r3, #1
 8006e46:	e016      	b.n	8006e76 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	681a      	ldr	r2, [r3, #0]
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006e56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	2220      	movs	r2, #32
 8006e5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	2200      	movs	r2, #0
 8006e64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006e70:	2300      	movs	r3, #0
 8006e72:	e000      	b.n	8006e76 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006e74:	2302      	movs	r3, #2
  }
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	3718      	adds	r7, #24
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	bd80      	pop	{r7, pc}
 8006e7e:	bf00      	nop
 8006e80:	00100002 	.word	0x00100002
 8006e84:	ffff0000 	.word	0xffff0000

08006e88 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b088      	sub	sp, #32
 8006e8c:	af02      	add	r7, sp, #8
 8006e8e:	60f8      	str	r0, [r7, #12]
 8006e90:	4608      	mov	r0, r1
 8006e92:	4611      	mov	r1, r2
 8006e94:	461a      	mov	r2, r3
 8006e96:	4603      	mov	r3, r0
 8006e98:	817b      	strh	r3, [r7, #10]
 8006e9a:	460b      	mov	r3, r1
 8006e9c:	813b      	strh	r3, [r7, #8]
 8006e9e:	4613      	mov	r3, r2
 8006ea0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	681a      	ldr	r2, [r3, #0]
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006eb0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eb4:	9300      	str	r3, [sp, #0]
 8006eb6:	6a3b      	ldr	r3, [r7, #32]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006ebe:	68f8      	ldr	r0, [r7, #12]
 8006ec0:	f000 f878 	bl	8006fb4 <I2C_WaitOnFlagUntilTimeout>
 8006ec4:	4603      	mov	r3, r0
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d00d      	beq.n	8006ee6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ed4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ed8:	d103      	bne.n	8006ee2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006ee0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006ee2:	2303      	movs	r3, #3
 8006ee4:	e05f      	b.n	8006fa6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006ee6:	897b      	ldrh	r3, [r7, #10]
 8006ee8:	b2db      	uxtb	r3, r3
 8006eea:	461a      	mov	r2, r3
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006ef4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef8:	6a3a      	ldr	r2, [r7, #32]
 8006efa:	492d      	ldr	r1, [pc, #180]	@ (8006fb0 <I2C_RequestMemoryWrite+0x128>)
 8006efc:	68f8      	ldr	r0, [r7, #12]
 8006efe:	f000 f8d3 	bl	80070a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f02:	4603      	mov	r3, r0
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d001      	beq.n	8006f0c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006f08:	2301      	movs	r3, #1
 8006f0a:	e04c      	b.n	8006fa6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	617b      	str	r3, [r7, #20]
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	695b      	ldr	r3, [r3, #20]
 8006f16:	617b      	str	r3, [r7, #20]
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	699b      	ldr	r3, [r3, #24]
 8006f1e:	617b      	str	r3, [r7, #20]
 8006f20:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f24:	6a39      	ldr	r1, [r7, #32]
 8006f26:	68f8      	ldr	r0, [r7, #12]
 8006f28:	f000 f95e 	bl	80071e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006f2c:	4603      	mov	r3, r0
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d00d      	beq.n	8006f4e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f36:	2b04      	cmp	r3, #4
 8006f38:	d107      	bne.n	8006f4a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	681a      	ldr	r2, [r3, #0]
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f48:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	e02b      	b.n	8006fa6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006f4e:	88fb      	ldrh	r3, [r7, #6]
 8006f50:	2b01      	cmp	r3, #1
 8006f52:	d105      	bne.n	8006f60 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006f54:	893b      	ldrh	r3, [r7, #8]
 8006f56:	b2da      	uxtb	r2, r3
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	611a      	str	r2, [r3, #16]
 8006f5e:	e021      	b.n	8006fa4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006f60:	893b      	ldrh	r3, [r7, #8]
 8006f62:	0a1b      	lsrs	r3, r3, #8
 8006f64:	b29b      	uxth	r3, r3
 8006f66:	b2da      	uxtb	r2, r3
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f70:	6a39      	ldr	r1, [r7, #32]
 8006f72:	68f8      	ldr	r0, [r7, #12]
 8006f74:	f000 f938 	bl	80071e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d00d      	beq.n	8006f9a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f82:	2b04      	cmp	r3, #4
 8006f84:	d107      	bne.n	8006f96 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	681a      	ldr	r2, [r3, #0]
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f94:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006f96:	2301      	movs	r3, #1
 8006f98:	e005      	b.n	8006fa6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006f9a:	893b      	ldrh	r3, [r7, #8]
 8006f9c:	b2da      	uxtb	r2, r3
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006fa4:	2300      	movs	r3, #0
}
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	3718      	adds	r7, #24
 8006faa:	46bd      	mov	sp, r7
 8006fac:	bd80      	pop	{r7, pc}
 8006fae:	bf00      	nop
 8006fb0:	00010002 	.word	0x00010002

08006fb4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b084      	sub	sp, #16
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	60f8      	str	r0, [r7, #12]
 8006fbc:	60b9      	str	r1, [r7, #8]
 8006fbe:	603b      	str	r3, [r7, #0]
 8006fc0:	4613      	mov	r3, r2
 8006fc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006fc4:	e048      	b.n	8007058 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fcc:	d044      	beq.n	8007058 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fce:	f7ff f963 	bl	8006298 <HAL_GetTick>
 8006fd2:	4602      	mov	r2, r0
 8006fd4:	69bb      	ldr	r3, [r7, #24]
 8006fd6:	1ad3      	subs	r3, r2, r3
 8006fd8:	683a      	ldr	r2, [r7, #0]
 8006fda:	429a      	cmp	r2, r3
 8006fdc:	d302      	bcc.n	8006fe4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d139      	bne.n	8007058 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	0c1b      	lsrs	r3, r3, #16
 8006fe8:	b2db      	uxtb	r3, r3
 8006fea:	2b01      	cmp	r3, #1
 8006fec:	d10d      	bne.n	800700a <I2C_WaitOnFlagUntilTimeout+0x56>
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	695b      	ldr	r3, [r3, #20]
 8006ff4:	43da      	mvns	r2, r3
 8006ff6:	68bb      	ldr	r3, [r7, #8]
 8006ff8:	4013      	ands	r3, r2
 8006ffa:	b29b      	uxth	r3, r3
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	bf0c      	ite	eq
 8007000:	2301      	moveq	r3, #1
 8007002:	2300      	movne	r3, #0
 8007004:	b2db      	uxtb	r3, r3
 8007006:	461a      	mov	r2, r3
 8007008:	e00c      	b.n	8007024 <I2C_WaitOnFlagUntilTimeout+0x70>
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	699b      	ldr	r3, [r3, #24]
 8007010:	43da      	mvns	r2, r3
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	4013      	ands	r3, r2
 8007016:	b29b      	uxth	r3, r3
 8007018:	2b00      	cmp	r3, #0
 800701a:	bf0c      	ite	eq
 800701c:	2301      	moveq	r3, #1
 800701e:	2300      	movne	r3, #0
 8007020:	b2db      	uxtb	r3, r3
 8007022:	461a      	mov	r2, r3
 8007024:	79fb      	ldrb	r3, [r7, #7]
 8007026:	429a      	cmp	r2, r3
 8007028:	d116      	bne.n	8007058 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	2200      	movs	r2, #0
 800702e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	2220      	movs	r2, #32
 8007034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	2200      	movs	r2, #0
 800703c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007044:	f043 0220 	orr.w	r2, r3, #32
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2200      	movs	r2, #0
 8007050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007054:	2301      	movs	r3, #1
 8007056:	e023      	b.n	80070a0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	0c1b      	lsrs	r3, r3, #16
 800705c:	b2db      	uxtb	r3, r3
 800705e:	2b01      	cmp	r3, #1
 8007060:	d10d      	bne.n	800707e <I2C_WaitOnFlagUntilTimeout+0xca>
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	695b      	ldr	r3, [r3, #20]
 8007068:	43da      	mvns	r2, r3
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	4013      	ands	r3, r2
 800706e:	b29b      	uxth	r3, r3
 8007070:	2b00      	cmp	r3, #0
 8007072:	bf0c      	ite	eq
 8007074:	2301      	moveq	r3, #1
 8007076:	2300      	movne	r3, #0
 8007078:	b2db      	uxtb	r3, r3
 800707a:	461a      	mov	r2, r3
 800707c:	e00c      	b.n	8007098 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	699b      	ldr	r3, [r3, #24]
 8007084:	43da      	mvns	r2, r3
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	4013      	ands	r3, r2
 800708a:	b29b      	uxth	r3, r3
 800708c:	2b00      	cmp	r3, #0
 800708e:	bf0c      	ite	eq
 8007090:	2301      	moveq	r3, #1
 8007092:	2300      	movne	r3, #0
 8007094:	b2db      	uxtb	r3, r3
 8007096:	461a      	mov	r2, r3
 8007098:	79fb      	ldrb	r3, [r7, #7]
 800709a:	429a      	cmp	r2, r3
 800709c:	d093      	beq.n	8006fc6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800709e:	2300      	movs	r3, #0
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	3710      	adds	r7, #16
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}

080070a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b084      	sub	sp, #16
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	60f8      	str	r0, [r7, #12]
 80070b0:	60b9      	str	r1, [r7, #8]
 80070b2:	607a      	str	r2, [r7, #4]
 80070b4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80070b6:	e071      	b.n	800719c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	695b      	ldr	r3, [r3, #20]
 80070be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80070c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070c6:	d123      	bne.n	8007110 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80070d6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80070e0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	2200      	movs	r2, #0
 80070e6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2220      	movs	r2, #32
 80070ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	2200      	movs	r2, #0
 80070f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070fc:	f043 0204 	orr.w	r2, r3, #4
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	2200      	movs	r2, #0
 8007108:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800710c:	2301      	movs	r3, #1
 800710e:	e067      	b.n	80071e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007116:	d041      	beq.n	800719c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007118:	f7ff f8be 	bl	8006298 <HAL_GetTick>
 800711c:	4602      	mov	r2, r0
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	1ad3      	subs	r3, r2, r3
 8007122:	687a      	ldr	r2, [r7, #4]
 8007124:	429a      	cmp	r2, r3
 8007126:	d302      	bcc.n	800712e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d136      	bne.n	800719c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800712e:	68bb      	ldr	r3, [r7, #8]
 8007130:	0c1b      	lsrs	r3, r3, #16
 8007132:	b2db      	uxtb	r3, r3
 8007134:	2b01      	cmp	r3, #1
 8007136:	d10c      	bne.n	8007152 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	695b      	ldr	r3, [r3, #20]
 800713e:	43da      	mvns	r2, r3
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	4013      	ands	r3, r2
 8007144:	b29b      	uxth	r3, r3
 8007146:	2b00      	cmp	r3, #0
 8007148:	bf14      	ite	ne
 800714a:	2301      	movne	r3, #1
 800714c:	2300      	moveq	r3, #0
 800714e:	b2db      	uxtb	r3, r3
 8007150:	e00b      	b.n	800716a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	699b      	ldr	r3, [r3, #24]
 8007158:	43da      	mvns	r2, r3
 800715a:	68bb      	ldr	r3, [r7, #8]
 800715c:	4013      	ands	r3, r2
 800715e:	b29b      	uxth	r3, r3
 8007160:	2b00      	cmp	r3, #0
 8007162:	bf14      	ite	ne
 8007164:	2301      	movne	r3, #1
 8007166:	2300      	moveq	r3, #0
 8007168:	b2db      	uxtb	r3, r3
 800716a:	2b00      	cmp	r3, #0
 800716c:	d016      	beq.n	800719c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2200      	movs	r2, #0
 8007172:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	2220      	movs	r2, #32
 8007178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	2200      	movs	r2, #0
 8007180:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007188:	f043 0220 	orr.w	r2, r3, #32
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	2200      	movs	r2, #0
 8007194:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007198:	2301      	movs	r3, #1
 800719a:	e021      	b.n	80071e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	0c1b      	lsrs	r3, r3, #16
 80071a0:	b2db      	uxtb	r3, r3
 80071a2:	2b01      	cmp	r3, #1
 80071a4:	d10c      	bne.n	80071c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	695b      	ldr	r3, [r3, #20]
 80071ac:	43da      	mvns	r2, r3
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	4013      	ands	r3, r2
 80071b2:	b29b      	uxth	r3, r3
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	bf14      	ite	ne
 80071b8:	2301      	movne	r3, #1
 80071ba:	2300      	moveq	r3, #0
 80071bc:	b2db      	uxtb	r3, r3
 80071be:	e00b      	b.n	80071d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	699b      	ldr	r3, [r3, #24]
 80071c6:	43da      	mvns	r2, r3
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	4013      	ands	r3, r2
 80071cc:	b29b      	uxth	r3, r3
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	bf14      	ite	ne
 80071d2:	2301      	movne	r3, #1
 80071d4:	2300      	moveq	r3, #0
 80071d6:	b2db      	uxtb	r3, r3
 80071d8:	2b00      	cmp	r3, #0
 80071da:	f47f af6d 	bne.w	80070b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80071de:	2300      	movs	r3, #0
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	3710      	adds	r7, #16
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bd80      	pop	{r7, pc}

080071e8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b084      	sub	sp, #16
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	60f8      	str	r0, [r7, #12]
 80071f0:	60b9      	str	r1, [r7, #8]
 80071f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80071f4:	e034      	b.n	8007260 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80071f6:	68f8      	ldr	r0, [r7, #12]
 80071f8:	f000 f886 	bl	8007308 <I2C_IsAcknowledgeFailed>
 80071fc:	4603      	mov	r3, r0
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d001      	beq.n	8007206 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007202:	2301      	movs	r3, #1
 8007204:	e034      	b.n	8007270 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007206:	68bb      	ldr	r3, [r7, #8]
 8007208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800720c:	d028      	beq.n	8007260 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800720e:	f7ff f843 	bl	8006298 <HAL_GetTick>
 8007212:	4602      	mov	r2, r0
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	1ad3      	subs	r3, r2, r3
 8007218:	68ba      	ldr	r2, [r7, #8]
 800721a:	429a      	cmp	r2, r3
 800721c:	d302      	bcc.n	8007224 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800721e:	68bb      	ldr	r3, [r7, #8]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d11d      	bne.n	8007260 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	695b      	ldr	r3, [r3, #20]
 800722a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800722e:	2b80      	cmp	r3, #128	@ 0x80
 8007230:	d016      	beq.n	8007260 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	2200      	movs	r2, #0
 8007236:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	2220      	movs	r2, #32
 800723c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	2200      	movs	r2, #0
 8007244:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800724c:	f043 0220 	orr.w	r2, r3, #32
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2200      	movs	r2, #0
 8007258:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800725c:	2301      	movs	r3, #1
 800725e:	e007      	b.n	8007270 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	695b      	ldr	r3, [r3, #20]
 8007266:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800726a:	2b80      	cmp	r3, #128	@ 0x80
 800726c:	d1c3      	bne.n	80071f6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800726e:	2300      	movs	r3, #0
}
 8007270:	4618      	mov	r0, r3
 8007272:	3710      	adds	r7, #16
 8007274:	46bd      	mov	sp, r7
 8007276:	bd80      	pop	{r7, pc}

08007278 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b084      	sub	sp, #16
 800727c:	af00      	add	r7, sp, #0
 800727e:	60f8      	str	r0, [r7, #12]
 8007280:	60b9      	str	r1, [r7, #8]
 8007282:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007284:	e034      	b.n	80072f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007286:	68f8      	ldr	r0, [r7, #12]
 8007288:	f000 f83e 	bl	8007308 <I2C_IsAcknowledgeFailed>
 800728c:	4603      	mov	r3, r0
 800728e:	2b00      	cmp	r3, #0
 8007290:	d001      	beq.n	8007296 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007292:	2301      	movs	r3, #1
 8007294:	e034      	b.n	8007300 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800729c:	d028      	beq.n	80072f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800729e:	f7fe fffb 	bl	8006298 <HAL_GetTick>
 80072a2:	4602      	mov	r2, r0
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	1ad3      	subs	r3, r2, r3
 80072a8:	68ba      	ldr	r2, [r7, #8]
 80072aa:	429a      	cmp	r2, r3
 80072ac:	d302      	bcc.n	80072b4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d11d      	bne.n	80072f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	695b      	ldr	r3, [r3, #20]
 80072ba:	f003 0304 	and.w	r3, r3, #4
 80072be:	2b04      	cmp	r3, #4
 80072c0:	d016      	beq.n	80072f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2200      	movs	r2, #0
 80072c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	2220      	movs	r2, #32
 80072cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2200      	movs	r2, #0
 80072d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072dc:	f043 0220 	orr.w	r2, r3, #32
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	2200      	movs	r2, #0
 80072e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80072ec:	2301      	movs	r3, #1
 80072ee:	e007      	b.n	8007300 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	695b      	ldr	r3, [r3, #20]
 80072f6:	f003 0304 	and.w	r3, r3, #4
 80072fa:	2b04      	cmp	r3, #4
 80072fc:	d1c3      	bne.n	8007286 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80072fe:	2300      	movs	r3, #0
}
 8007300:	4618      	mov	r0, r3
 8007302:	3710      	adds	r7, #16
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}

08007308 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007308:	b480      	push	{r7}
 800730a:	b083      	sub	sp, #12
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	695b      	ldr	r3, [r3, #20]
 8007316:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800731a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800731e:	d11b      	bne.n	8007358 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007328:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2200      	movs	r2, #0
 800732e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2220      	movs	r2, #32
 8007334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2200      	movs	r2, #0
 800733c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007344:	f043 0204 	orr.w	r2, r3, #4
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2200      	movs	r2, #0
 8007350:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007354:	2301      	movs	r3, #1
 8007356:	e000      	b.n	800735a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007358:	2300      	movs	r3, #0
}
 800735a:	4618      	mov	r0, r3
 800735c:	370c      	adds	r7, #12
 800735e:	46bd      	mov	sp, r7
 8007360:	bc80      	pop	{r7}
 8007362:	4770      	bx	lr

08007364 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b086      	sub	sp, #24
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d101      	bne.n	8007376 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007372:	2301      	movs	r3, #1
 8007374:	e272      	b.n	800785c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f003 0301 	and.w	r3, r3, #1
 800737e:	2b00      	cmp	r3, #0
 8007380:	f000 8087 	beq.w	8007492 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007384:	4b92      	ldr	r3, [pc, #584]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	f003 030c 	and.w	r3, r3, #12
 800738c:	2b04      	cmp	r3, #4
 800738e:	d00c      	beq.n	80073aa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007390:	4b8f      	ldr	r3, [pc, #572]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 8007392:	685b      	ldr	r3, [r3, #4]
 8007394:	f003 030c 	and.w	r3, r3, #12
 8007398:	2b08      	cmp	r3, #8
 800739a:	d112      	bne.n	80073c2 <HAL_RCC_OscConfig+0x5e>
 800739c:	4b8c      	ldr	r3, [pc, #560]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 800739e:	685b      	ldr	r3, [r3, #4]
 80073a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80073a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073a8:	d10b      	bne.n	80073c2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80073aa:	4b89      	ldr	r3, [pc, #548]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d06c      	beq.n	8007490 <HAL_RCC_OscConfig+0x12c>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	685b      	ldr	r3, [r3, #4]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d168      	bne.n	8007490 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80073be:	2301      	movs	r3, #1
 80073c0:	e24c      	b.n	800785c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073ca:	d106      	bne.n	80073da <HAL_RCC_OscConfig+0x76>
 80073cc:	4b80      	ldr	r3, [pc, #512]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a7f      	ldr	r2, [pc, #508]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 80073d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80073d6:	6013      	str	r3, [r2, #0]
 80073d8:	e02e      	b.n	8007438 <HAL_RCC_OscConfig+0xd4>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d10c      	bne.n	80073fc <HAL_RCC_OscConfig+0x98>
 80073e2:	4b7b      	ldr	r3, [pc, #492]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4a7a      	ldr	r2, [pc, #488]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 80073e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80073ec:	6013      	str	r3, [r2, #0]
 80073ee:	4b78      	ldr	r3, [pc, #480]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	4a77      	ldr	r2, [pc, #476]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 80073f4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80073f8:	6013      	str	r3, [r2, #0]
 80073fa:	e01d      	b.n	8007438 <HAL_RCC_OscConfig+0xd4>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	685b      	ldr	r3, [r3, #4]
 8007400:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007404:	d10c      	bne.n	8007420 <HAL_RCC_OscConfig+0xbc>
 8007406:	4b72      	ldr	r3, [pc, #456]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	4a71      	ldr	r2, [pc, #452]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 800740c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007410:	6013      	str	r3, [r2, #0]
 8007412:	4b6f      	ldr	r3, [pc, #444]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	4a6e      	ldr	r2, [pc, #440]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 8007418:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800741c:	6013      	str	r3, [r2, #0]
 800741e:	e00b      	b.n	8007438 <HAL_RCC_OscConfig+0xd4>
 8007420:	4b6b      	ldr	r3, [pc, #428]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	4a6a      	ldr	r2, [pc, #424]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 8007426:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800742a:	6013      	str	r3, [r2, #0]
 800742c:	4b68      	ldr	r3, [pc, #416]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	4a67      	ldr	r2, [pc, #412]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 8007432:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007436:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	685b      	ldr	r3, [r3, #4]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d013      	beq.n	8007468 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007440:	f7fe ff2a 	bl	8006298 <HAL_GetTick>
 8007444:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007446:	e008      	b.n	800745a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007448:	f7fe ff26 	bl	8006298 <HAL_GetTick>
 800744c:	4602      	mov	r2, r0
 800744e:	693b      	ldr	r3, [r7, #16]
 8007450:	1ad3      	subs	r3, r2, r3
 8007452:	2b64      	cmp	r3, #100	@ 0x64
 8007454:	d901      	bls.n	800745a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8007456:	2303      	movs	r3, #3
 8007458:	e200      	b.n	800785c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800745a:	4b5d      	ldr	r3, [pc, #372]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007462:	2b00      	cmp	r3, #0
 8007464:	d0f0      	beq.n	8007448 <HAL_RCC_OscConfig+0xe4>
 8007466:	e014      	b.n	8007492 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007468:	f7fe ff16 	bl	8006298 <HAL_GetTick>
 800746c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800746e:	e008      	b.n	8007482 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007470:	f7fe ff12 	bl	8006298 <HAL_GetTick>
 8007474:	4602      	mov	r2, r0
 8007476:	693b      	ldr	r3, [r7, #16]
 8007478:	1ad3      	subs	r3, r2, r3
 800747a:	2b64      	cmp	r3, #100	@ 0x64
 800747c:	d901      	bls.n	8007482 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800747e:	2303      	movs	r3, #3
 8007480:	e1ec      	b.n	800785c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007482:	4b53      	ldr	r3, [pc, #332]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800748a:	2b00      	cmp	r3, #0
 800748c:	d1f0      	bne.n	8007470 <HAL_RCC_OscConfig+0x10c>
 800748e:	e000      	b.n	8007492 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007490:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f003 0302 	and.w	r3, r3, #2
 800749a:	2b00      	cmp	r3, #0
 800749c:	d063      	beq.n	8007566 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800749e:	4b4c      	ldr	r3, [pc, #304]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 80074a0:	685b      	ldr	r3, [r3, #4]
 80074a2:	f003 030c 	and.w	r3, r3, #12
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d00b      	beq.n	80074c2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80074aa:	4b49      	ldr	r3, [pc, #292]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 80074ac:	685b      	ldr	r3, [r3, #4]
 80074ae:	f003 030c 	and.w	r3, r3, #12
 80074b2:	2b08      	cmp	r3, #8
 80074b4:	d11c      	bne.n	80074f0 <HAL_RCC_OscConfig+0x18c>
 80074b6:	4b46      	ldr	r3, [pc, #280]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 80074b8:	685b      	ldr	r3, [r3, #4]
 80074ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d116      	bne.n	80074f0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80074c2:	4b43      	ldr	r3, [pc, #268]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f003 0302 	and.w	r3, r3, #2
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d005      	beq.n	80074da <HAL_RCC_OscConfig+0x176>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	691b      	ldr	r3, [r3, #16]
 80074d2:	2b01      	cmp	r3, #1
 80074d4:	d001      	beq.n	80074da <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80074d6:	2301      	movs	r3, #1
 80074d8:	e1c0      	b.n	800785c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074da:	4b3d      	ldr	r3, [pc, #244]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	695b      	ldr	r3, [r3, #20]
 80074e6:	00db      	lsls	r3, r3, #3
 80074e8:	4939      	ldr	r1, [pc, #228]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 80074ea:	4313      	orrs	r3, r2
 80074ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80074ee:	e03a      	b.n	8007566 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	691b      	ldr	r3, [r3, #16]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d020      	beq.n	800753a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80074f8:	4b36      	ldr	r3, [pc, #216]	@ (80075d4 <HAL_RCC_OscConfig+0x270>)
 80074fa:	2201      	movs	r2, #1
 80074fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074fe:	f7fe fecb 	bl	8006298 <HAL_GetTick>
 8007502:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007504:	e008      	b.n	8007518 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007506:	f7fe fec7 	bl	8006298 <HAL_GetTick>
 800750a:	4602      	mov	r2, r0
 800750c:	693b      	ldr	r3, [r7, #16]
 800750e:	1ad3      	subs	r3, r2, r3
 8007510:	2b02      	cmp	r3, #2
 8007512:	d901      	bls.n	8007518 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8007514:	2303      	movs	r3, #3
 8007516:	e1a1      	b.n	800785c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007518:	4b2d      	ldr	r3, [pc, #180]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f003 0302 	and.w	r3, r3, #2
 8007520:	2b00      	cmp	r3, #0
 8007522:	d0f0      	beq.n	8007506 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007524:	4b2a      	ldr	r3, [pc, #168]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	695b      	ldr	r3, [r3, #20]
 8007530:	00db      	lsls	r3, r3, #3
 8007532:	4927      	ldr	r1, [pc, #156]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 8007534:	4313      	orrs	r3, r2
 8007536:	600b      	str	r3, [r1, #0]
 8007538:	e015      	b.n	8007566 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800753a:	4b26      	ldr	r3, [pc, #152]	@ (80075d4 <HAL_RCC_OscConfig+0x270>)
 800753c:	2200      	movs	r2, #0
 800753e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007540:	f7fe feaa 	bl	8006298 <HAL_GetTick>
 8007544:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007546:	e008      	b.n	800755a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007548:	f7fe fea6 	bl	8006298 <HAL_GetTick>
 800754c:	4602      	mov	r2, r0
 800754e:	693b      	ldr	r3, [r7, #16]
 8007550:	1ad3      	subs	r3, r2, r3
 8007552:	2b02      	cmp	r3, #2
 8007554:	d901      	bls.n	800755a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8007556:	2303      	movs	r3, #3
 8007558:	e180      	b.n	800785c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800755a:	4b1d      	ldr	r3, [pc, #116]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f003 0302 	and.w	r3, r3, #2
 8007562:	2b00      	cmp	r3, #0
 8007564:	d1f0      	bne.n	8007548 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f003 0308 	and.w	r3, r3, #8
 800756e:	2b00      	cmp	r3, #0
 8007570:	d03a      	beq.n	80075e8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	699b      	ldr	r3, [r3, #24]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d019      	beq.n	80075ae <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800757a:	4b17      	ldr	r3, [pc, #92]	@ (80075d8 <HAL_RCC_OscConfig+0x274>)
 800757c:	2201      	movs	r2, #1
 800757e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007580:	f7fe fe8a 	bl	8006298 <HAL_GetTick>
 8007584:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007586:	e008      	b.n	800759a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007588:	f7fe fe86 	bl	8006298 <HAL_GetTick>
 800758c:	4602      	mov	r2, r0
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	1ad3      	subs	r3, r2, r3
 8007592:	2b02      	cmp	r3, #2
 8007594:	d901      	bls.n	800759a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8007596:	2303      	movs	r3, #3
 8007598:	e160      	b.n	800785c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800759a:	4b0d      	ldr	r3, [pc, #52]	@ (80075d0 <HAL_RCC_OscConfig+0x26c>)
 800759c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800759e:	f003 0302 	and.w	r3, r3, #2
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d0f0      	beq.n	8007588 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80075a6:	2001      	movs	r0, #1
 80075a8:	f000 face 	bl	8007b48 <RCC_Delay>
 80075ac:	e01c      	b.n	80075e8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80075ae:	4b0a      	ldr	r3, [pc, #40]	@ (80075d8 <HAL_RCC_OscConfig+0x274>)
 80075b0:	2200      	movs	r2, #0
 80075b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80075b4:	f7fe fe70 	bl	8006298 <HAL_GetTick>
 80075b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80075ba:	e00f      	b.n	80075dc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80075bc:	f7fe fe6c 	bl	8006298 <HAL_GetTick>
 80075c0:	4602      	mov	r2, r0
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	1ad3      	subs	r3, r2, r3
 80075c6:	2b02      	cmp	r3, #2
 80075c8:	d908      	bls.n	80075dc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80075ca:	2303      	movs	r3, #3
 80075cc:	e146      	b.n	800785c <HAL_RCC_OscConfig+0x4f8>
 80075ce:	bf00      	nop
 80075d0:	40021000 	.word	0x40021000
 80075d4:	42420000 	.word	0x42420000
 80075d8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80075dc:	4b92      	ldr	r3, [pc, #584]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 80075de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075e0:	f003 0302 	and.w	r3, r3, #2
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d1e9      	bne.n	80075bc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f003 0304 	and.w	r3, r3, #4
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	f000 80a6 	beq.w	8007742 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80075f6:	2300      	movs	r3, #0
 80075f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80075fa:	4b8b      	ldr	r3, [pc, #556]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 80075fc:	69db      	ldr	r3, [r3, #28]
 80075fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007602:	2b00      	cmp	r3, #0
 8007604:	d10d      	bne.n	8007622 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007606:	4b88      	ldr	r3, [pc, #544]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 8007608:	69db      	ldr	r3, [r3, #28]
 800760a:	4a87      	ldr	r2, [pc, #540]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 800760c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007610:	61d3      	str	r3, [r2, #28]
 8007612:	4b85      	ldr	r3, [pc, #532]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 8007614:	69db      	ldr	r3, [r3, #28]
 8007616:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800761a:	60bb      	str	r3, [r7, #8]
 800761c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800761e:	2301      	movs	r3, #1
 8007620:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007622:	4b82      	ldr	r3, [pc, #520]	@ (800782c <HAL_RCC_OscConfig+0x4c8>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800762a:	2b00      	cmp	r3, #0
 800762c:	d118      	bne.n	8007660 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800762e:	4b7f      	ldr	r3, [pc, #508]	@ (800782c <HAL_RCC_OscConfig+0x4c8>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	4a7e      	ldr	r2, [pc, #504]	@ (800782c <HAL_RCC_OscConfig+0x4c8>)
 8007634:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007638:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800763a:	f7fe fe2d 	bl	8006298 <HAL_GetTick>
 800763e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007640:	e008      	b.n	8007654 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007642:	f7fe fe29 	bl	8006298 <HAL_GetTick>
 8007646:	4602      	mov	r2, r0
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	1ad3      	subs	r3, r2, r3
 800764c:	2b64      	cmp	r3, #100	@ 0x64
 800764e:	d901      	bls.n	8007654 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007650:	2303      	movs	r3, #3
 8007652:	e103      	b.n	800785c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007654:	4b75      	ldr	r3, [pc, #468]	@ (800782c <HAL_RCC_OscConfig+0x4c8>)
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800765c:	2b00      	cmp	r3, #0
 800765e:	d0f0      	beq.n	8007642 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	68db      	ldr	r3, [r3, #12]
 8007664:	2b01      	cmp	r3, #1
 8007666:	d106      	bne.n	8007676 <HAL_RCC_OscConfig+0x312>
 8007668:	4b6f      	ldr	r3, [pc, #444]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 800766a:	6a1b      	ldr	r3, [r3, #32]
 800766c:	4a6e      	ldr	r2, [pc, #440]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 800766e:	f043 0301 	orr.w	r3, r3, #1
 8007672:	6213      	str	r3, [r2, #32]
 8007674:	e02d      	b.n	80076d2 <HAL_RCC_OscConfig+0x36e>
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	68db      	ldr	r3, [r3, #12]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d10c      	bne.n	8007698 <HAL_RCC_OscConfig+0x334>
 800767e:	4b6a      	ldr	r3, [pc, #424]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 8007680:	6a1b      	ldr	r3, [r3, #32]
 8007682:	4a69      	ldr	r2, [pc, #420]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 8007684:	f023 0301 	bic.w	r3, r3, #1
 8007688:	6213      	str	r3, [r2, #32]
 800768a:	4b67      	ldr	r3, [pc, #412]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 800768c:	6a1b      	ldr	r3, [r3, #32]
 800768e:	4a66      	ldr	r2, [pc, #408]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 8007690:	f023 0304 	bic.w	r3, r3, #4
 8007694:	6213      	str	r3, [r2, #32]
 8007696:	e01c      	b.n	80076d2 <HAL_RCC_OscConfig+0x36e>
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	68db      	ldr	r3, [r3, #12]
 800769c:	2b05      	cmp	r3, #5
 800769e:	d10c      	bne.n	80076ba <HAL_RCC_OscConfig+0x356>
 80076a0:	4b61      	ldr	r3, [pc, #388]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 80076a2:	6a1b      	ldr	r3, [r3, #32]
 80076a4:	4a60      	ldr	r2, [pc, #384]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 80076a6:	f043 0304 	orr.w	r3, r3, #4
 80076aa:	6213      	str	r3, [r2, #32]
 80076ac:	4b5e      	ldr	r3, [pc, #376]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 80076ae:	6a1b      	ldr	r3, [r3, #32]
 80076b0:	4a5d      	ldr	r2, [pc, #372]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 80076b2:	f043 0301 	orr.w	r3, r3, #1
 80076b6:	6213      	str	r3, [r2, #32]
 80076b8:	e00b      	b.n	80076d2 <HAL_RCC_OscConfig+0x36e>
 80076ba:	4b5b      	ldr	r3, [pc, #364]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 80076bc:	6a1b      	ldr	r3, [r3, #32]
 80076be:	4a5a      	ldr	r2, [pc, #360]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 80076c0:	f023 0301 	bic.w	r3, r3, #1
 80076c4:	6213      	str	r3, [r2, #32]
 80076c6:	4b58      	ldr	r3, [pc, #352]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 80076c8:	6a1b      	ldr	r3, [r3, #32]
 80076ca:	4a57      	ldr	r2, [pc, #348]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 80076cc:	f023 0304 	bic.w	r3, r3, #4
 80076d0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	68db      	ldr	r3, [r3, #12]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d015      	beq.n	8007706 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80076da:	f7fe fddd 	bl	8006298 <HAL_GetTick>
 80076de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80076e0:	e00a      	b.n	80076f8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076e2:	f7fe fdd9 	bl	8006298 <HAL_GetTick>
 80076e6:	4602      	mov	r2, r0
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	1ad3      	subs	r3, r2, r3
 80076ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d901      	bls.n	80076f8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80076f4:	2303      	movs	r3, #3
 80076f6:	e0b1      	b.n	800785c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80076f8:	4b4b      	ldr	r3, [pc, #300]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 80076fa:	6a1b      	ldr	r3, [r3, #32]
 80076fc:	f003 0302 	and.w	r3, r3, #2
 8007700:	2b00      	cmp	r3, #0
 8007702:	d0ee      	beq.n	80076e2 <HAL_RCC_OscConfig+0x37e>
 8007704:	e014      	b.n	8007730 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007706:	f7fe fdc7 	bl	8006298 <HAL_GetTick>
 800770a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800770c:	e00a      	b.n	8007724 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800770e:	f7fe fdc3 	bl	8006298 <HAL_GetTick>
 8007712:	4602      	mov	r2, r0
 8007714:	693b      	ldr	r3, [r7, #16]
 8007716:	1ad3      	subs	r3, r2, r3
 8007718:	f241 3288 	movw	r2, #5000	@ 0x1388
 800771c:	4293      	cmp	r3, r2
 800771e:	d901      	bls.n	8007724 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8007720:	2303      	movs	r3, #3
 8007722:	e09b      	b.n	800785c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007724:	4b40      	ldr	r3, [pc, #256]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 8007726:	6a1b      	ldr	r3, [r3, #32]
 8007728:	f003 0302 	and.w	r3, r3, #2
 800772c:	2b00      	cmp	r3, #0
 800772e:	d1ee      	bne.n	800770e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007730:	7dfb      	ldrb	r3, [r7, #23]
 8007732:	2b01      	cmp	r3, #1
 8007734:	d105      	bne.n	8007742 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007736:	4b3c      	ldr	r3, [pc, #240]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 8007738:	69db      	ldr	r3, [r3, #28]
 800773a:	4a3b      	ldr	r2, [pc, #236]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 800773c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007740:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	69db      	ldr	r3, [r3, #28]
 8007746:	2b00      	cmp	r3, #0
 8007748:	f000 8087 	beq.w	800785a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800774c:	4b36      	ldr	r3, [pc, #216]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 800774e:	685b      	ldr	r3, [r3, #4]
 8007750:	f003 030c 	and.w	r3, r3, #12
 8007754:	2b08      	cmp	r3, #8
 8007756:	d061      	beq.n	800781c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	69db      	ldr	r3, [r3, #28]
 800775c:	2b02      	cmp	r3, #2
 800775e:	d146      	bne.n	80077ee <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007760:	4b33      	ldr	r3, [pc, #204]	@ (8007830 <HAL_RCC_OscConfig+0x4cc>)
 8007762:	2200      	movs	r2, #0
 8007764:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007766:	f7fe fd97 	bl	8006298 <HAL_GetTick>
 800776a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800776c:	e008      	b.n	8007780 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800776e:	f7fe fd93 	bl	8006298 <HAL_GetTick>
 8007772:	4602      	mov	r2, r0
 8007774:	693b      	ldr	r3, [r7, #16]
 8007776:	1ad3      	subs	r3, r2, r3
 8007778:	2b02      	cmp	r3, #2
 800777a:	d901      	bls.n	8007780 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800777c:	2303      	movs	r3, #3
 800777e:	e06d      	b.n	800785c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007780:	4b29      	ldr	r3, [pc, #164]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007788:	2b00      	cmp	r3, #0
 800778a:	d1f0      	bne.n	800776e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	6a1b      	ldr	r3, [r3, #32]
 8007790:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007794:	d108      	bne.n	80077a8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8007796:	4b24      	ldr	r3, [pc, #144]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 8007798:	685b      	ldr	r3, [r3, #4]
 800779a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	689b      	ldr	r3, [r3, #8]
 80077a2:	4921      	ldr	r1, [pc, #132]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 80077a4:	4313      	orrs	r3, r2
 80077a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80077a8:	4b1f      	ldr	r3, [pc, #124]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 80077aa:	685b      	ldr	r3, [r3, #4]
 80077ac:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6a19      	ldr	r1, [r3, #32]
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077b8:	430b      	orrs	r3, r1
 80077ba:	491b      	ldr	r1, [pc, #108]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 80077bc:	4313      	orrs	r3, r2
 80077be:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80077c0:	4b1b      	ldr	r3, [pc, #108]	@ (8007830 <HAL_RCC_OscConfig+0x4cc>)
 80077c2:	2201      	movs	r2, #1
 80077c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077c6:	f7fe fd67 	bl	8006298 <HAL_GetTick>
 80077ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80077cc:	e008      	b.n	80077e0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80077ce:	f7fe fd63 	bl	8006298 <HAL_GetTick>
 80077d2:	4602      	mov	r2, r0
 80077d4:	693b      	ldr	r3, [r7, #16]
 80077d6:	1ad3      	subs	r3, r2, r3
 80077d8:	2b02      	cmp	r3, #2
 80077da:	d901      	bls.n	80077e0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80077dc:	2303      	movs	r3, #3
 80077de:	e03d      	b.n	800785c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80077e0:	4b11      	ldr	r3, [pc, #68]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d0f0      	beq.n	80077ce <HAL_RCC_OscConfig+0x46a>
 80077ec:	e035      	b.n	800785a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80077ee:	4b10      	ldr	r3, [pc, #64]	@ (8007830 <HAL_RCC_OscConfig+0x4cc>)
 80077f0:	2200      	movs	r2, #0
 80077f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077f4:	f7fe fd50 	bl	8006298 <HAL_GetTick>
 80077f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80077fa:	e008      	b.n	800780e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80077fc:	f7fe fd4c 	bl	8006298 <HAL_GetTick>
 8007800:	4602      	mov	r2, r0
 8007802:	693b      	ldr	r3, [r7, #16]
 8007804:	1ad3      	subs	r3, r2, r3
 8007806:	2b02      	cmp	r3, #2
 8007808:	d901      	bls.n	800780e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800780a:	2303      	movs	r3, #3
 800780c:	e026      	b.n	800785c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800780e:	4b06      	ldr	r3, [pc, #24]	@ (8007828 <HAL_RCC_OscConfig+0x4c4>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007816:	2b00      	cmp	r3, #0
 8007818:	d1f0      	bne.n	80077fc <HAL_RCC_OscConfig+0x498>
 800781a:	e01e      	b.n	800785a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	69db      	ldr	r3, [r3, #28]
 8007820:	2b01      	cmp	r3, #1
 8007822:	d107      	bne.n	8007834 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8007824:	2301      	movs	r3, #1
 8007826:	e019      	b.n	800785c <HAL_RCC_OscConfig+0x4f8>
 8007828:	40021000 	.word	0x40021000
 800782c:	40007000 	.word	0x40007000
 8007830:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007834:	4b0b      	ldr	r3, [pc, #44]	@ (8007864 <HAL_RCC_OscConfig+0x500>)
 8007836:	685b      	ldr	r3, [r3, #4]
 8007838:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6a1b      	ldr	r3, [r3, #32]
 8007844:	429a      	cmp	r2, r3
 8007846:	d106      	bne.n	8007856 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007852:	429a      	cmp	r2, r3
 8007854:	d001      	beq.n	800785a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8007856:	2301      	movs	r3, #1
 8007858:	e000      	b.n	800785c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800785a:	2300      	movs	r3, #0
}
 800785c:	4618      	mov	r0, r3
 800785e:	3718      	adds	r7, #24
 8007860:	46bd      	mov	sp, r7
 8007862:	bd80      	pop	{r7, pc}
 8007864:	40021000 	.word	0x40021000

08007868 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b084      	sub	sp, #16
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
 8007870:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d101      	bne.n	800787c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007878:	2301      	movs	r3, #1
 800787a:	e0d0      	b.n	8007a1e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800787c:	4b6a      	ldr	r3, [pc, #424]	@ (8007a28 <HAL_RCC_ClockConfig+0x1c0>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f003 0307 	and.w	r3, r3, #7
 8007884:	683a      	ldr	r2, [r7, #0]
 8007886:	429a      	cmp	r2, r3
 8007888:	d910      	bls.n	80078ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800788a:	4b67      	ldr	r3, [pc, #412]	@ (8007a28 <HAL_RCC_ClockConfig+0x1c0>)
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f023 0207 	bic.w	r2, r3, #7
 8007892:	4965      	ldr	r1, [pc, #404]	@ (8007a28 <HAL_RCC_ClockConfig+0x1c0>)
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	4313      	orrs	r3, r2
 8007898:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800789a:	4b63      	ldr	r3, [pc, #396]	@ (8007a28 <HAL_RCC_ClockConfig+0x1c0>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f003 0307 	and.w	r3, r3, #7
 80078a2:	683a      	ldr	r2, [r7, #0]
 80078a4:	429a      	cmp	r2, r3
 80078a6:	d001      	beq.n	80078ac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80078a8:	2301      	movs	r3, #1
 80078aa:	e0b8      	b.n	8007a1e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f003 0302 	and.w	r3, r3, #2
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d020      	beq.n	80078fa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f003 0304 	and.w	r3, r3, #4
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d005      	beq.n	80078d0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80078c4:	4b59      	ldr	r3, [pc, #356]	@ (8007a2c <HAL_RCC_ClockConfig+0x1c4>)
 80078c6:	685b      	ldr	r3, [r3, #4]
 80078c8:	4a58      	ldr	r2, [pc, #352]	@ (8007a2c <HAL_RCC_ClockConfig+0x1c4>)
 80078ca:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80078ce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f003 0308 	and.w	r3, r3, #8
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d005      	beq.n	80078e8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80078dc:	4b53      	ldr	r3, [pc, #332]	@ (8007a2c <HAL_RCC_ClockConfig+0x1c4>)
 80078de:	685b      	ldr	r3, [r3, #4]
 80078e0:	4a52      	ldr	r2, [pc, #328]	@ (8007a2c <HAL_RCC_ClockConfig+0x1c4>)
 80078e2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80078e6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80078e8:	4b50      	ldr	r3, [pc, #320]	@ (8007a2c <HAL_RCC_ClockConfig+0x1c4>)
 80078ea:	685b      	ldr	r3, [r3, #4]
 80078ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	689b      	ldr	r3, [r3, #8]
 80078f4:	494d      	ldr	r1, [pc, #308]	@ (8007a2c <HAL_RCC_ClockConfig+0x1c4>)
 80078f6:	4313      	orrs	r3, r2
 80078f8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f003 0301 	and.w	r3, r3, #1
 8007902:	2b00      	cmp	r3, #0
 8007904:	d040      	beq.n	8007988 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	685b      	ldr	r3, [r3, #4]
 800790a:	2b01      	cmp	r3, #1
 800790c:	d107      	bne.n	800791e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800790e:	4b47      	ldr	r3, [pc, #284]	@ (8007a2c <HAL_RCC_ClockConfig+0x1c4>)
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007916:	2b00      	cmp	r3, #0
 8007918:	d115      	bne.n	8007946 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800791a:	2301      	movs	r3, #1
 800791c:	e07f      	b.n	8007a1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	685b      	ldr	r3, [r3, #4]
 8007922:	2b02      	cmp	r3, #2
 8007924:	d107      	bne.n	8007936 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007926:	4b41      	ldr	r3, [pc, #260]	@ (8007a2c <HAL_RCC_ClockConfig+0x1c4>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800792e:	2b00      	cmp	r3, #0
 8007930:	d109      	bne.n	8007946 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007932:	2301      	movs	r3, #1
 8007934:	e073      	b.n	8007a1e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007936:	4b3d      	ldr	r3, [pc, #244]	@ (8007a2c <HAL_RCC_ClockConfig+0x1c4>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f003 0302 	and.w	r3, r3, #2
 800793e:	2b00      	cmp	r3, #0
 8007940:	d101      	bne.n	8007946 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007942:	2301      	movs	r3, #1
 8007944:	e06b      	b.n	8007a1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007946:	4b39      	ldr	r3, [pc, #228]	@ (8007a2c <HAL_RCC_ClockConfig+0x1c4>)
 8007948:	685b      	ldr	r3, [r3, #4]
 800794a:	f023 0203 	bic.w	r2, r3, #3
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	685b      	ldr	r3, [r3, #4]
 8007952:	4936      	ldr	r1, [pc, #216]	@ (8007a2c <HAL_RCC_ClockConfig+0x1c4>)
 8007954:	4313      	orrs	r3, r2
 8007956:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007958:	f7fe fc9e 	bl	8006298 <HAL_GetTick>
 800795c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800795e:	e00a      	b.n	8007976 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007960:	f7fe fc9a 	bl	8006298 <HAL_GetTick>
 8007964:	4602      	mov	r2, r0
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	1ad3      	subs	r3, r2, r3
 800796a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800796e:	4293      	cmp	r3, r2
 8007970:	d901      	bls.n	8007976 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007972:	2303      	movs	r3, #3
 8007974:	e053      	b.n	8007a1e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007976:	4b2d      	ldr	r3, [pc, #180]	@ (8007a2c <HAL_RCC_ClockConfig+0x1c4>)
 8007978:	685b      	ldr	r3, [r3, #4]
 800797a:	f003 020c 	and.w	r2, r3, #12
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	009b      	lsls	r3, r3, #2
 8007984:	429a      	cmp	r2, r3
 8007986:	d1eb      	bne.n	8007960 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007988:	4b27      	ldr	r3, [pc, #156]	@ (8007a28 <HAL_RCC_ClockConfig+0x1c0>)
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f003 0307 	and.w	r3, r3, #7
 8007990:	683a      	ldr	r2, [r7, #0]
 8007992:	429a      	cmp	r2, r3
 8007994:	d210      	bcs.n	80079b8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007996:	4b24      	ldr	r3, [pc, #144]	@ (8007a28 <HAL_RCC_ClockConfig+0x1c0>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f023 0207 	bic.w	r2, r3, #7
 800799e:	4922      	ldr	r1, [pc, #136]	@ (8007a28 <HAL_RCC_ClockConfig+0x1c0>)
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	4313      	orrs	r3, r2
 80079a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80079a6:	4b20      	ldr	r3, [pc, #128]	@ (8007a28 <HAL_RCC_ClockConfig+0x1c0>)
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f003 0307 	and.w	r3, r3, #7
 80079ae:	683a      	ldr	r2, [r7, #0]
 80079b0:	429a      	cmp	r2, r3
 80079b2:	d001      	beq.n	80079b8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80079b4:	2301      	movs	r3, #1
 80079b6:	e032      	b.n	8007a1e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f003 0304 	and.w	r3, r3, #4
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d008      	beq.n	80079d6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80079c4:	4b19      	ldr	r3, [pc, #100]	@ (8007a2c <HAL_RCC_ClockConfig+0x1c4>)
 80079c6:	685b      	ldr	r3, [r3, #4]
 80079c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	68db      	ldr	r3, [r3, #12]
 80079d0:	4916      	ldr	r1, [pc, #88]	@ (8007a2c <HAL_RCC_ClockConfig+0x1c4>)
 80079d2:	4313      	orrs	r3, r2
 80079d4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f003 0308 	and.w	r3, r3, #8
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d009      	beq.n	80079f6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80079e2:	4b12      	ldr	r3, [pc, #72]	@ (8007a2c <HAL_RCC_ClockConfig+0x1c4>)
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	691b      	ldr	r3, [r3, #16]
 80079ee:	00db      	lsls	r3, r3, #3
 80079f0:	490e      	ldr	r1, [pc, #56]	@ (8007a2c <HAL_RCC_ClockConfig+0x1c4>)
 80079f2:	4313      	orrs	r3, r2
 80079f4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80079f6:	f000 f821 	bl	8007a3c <HAL_RCC_GetSysClockFreq>
 80079fa:	4602      	mov	r2, r0
 80079fc:	4b0b      	ldr	r3, [pc, #44]	@ (8007a2c <HAL_RCC_ClockConfig+0x1c4>)
 80079fe:	685b      	ldr	r3, [r3, #4]
 8007a00:	091b      	lsrs	r3, r3, #4
 8007a02:	f003 030f 	and.w	r3, r3, #15
 8007a06:	490a      	ldr	r1, [pc, #40]	@ (8007a30 <HAL_RCC_ClockConfig+0x1c8>)
 8007a08:	5ccb      	ldrb	r3, [r1, r3]
 8007a0a:	fa22 f303 	lsr.w	r3, r2, r3
 8007a0e:	4a09      	ldr	r2, [pc, #36]	@ (8007a34 <HAL_RCC_ClockConfig+0x1cc>)
 8007a10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007a12:	4b09      	ldr	r3, [pc, #36]	@ (8007a38 <HAL_RCC_ClockConfig+0x1d0>)
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	4618      	mov	r0, r3
 8007a18:	f7fe fc0e 	bl	8006238 <HAL_InitTick>

  return HAL_OK;
 8007a1c:	2300      	movs	r3, #0
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	3710      	adds	r7, #16
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}
 8007a26:	bf00      	nop
 8007a28:	40022000 	.word	0x40022000
 8007a2c:	40021000 	.word	0x40021000
 8007a30:	0800df58 	.word	0x0800df58
 8007a34:	20000054 	.word	0x20000054
 8007a38:	20000058 	.word	0x20000058

08007a3c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	b087      	sub	sp, #28
 8007a40:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007a42:	2300      	movs	r3, #0
 8007a44:	60fb      	str	r3, [r7, #12]
 8007a46:	2300      	movs	r3, #0
 8007a48:	60bb      	str	r3, [r7, #8]
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	617b      	str	r3, [r7, #20]
 8007a4e:	2300      	movs	r3, #0
 8007a50:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8007a52:	2300      	movs	r3, #0
 8007a54:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8007a56:	4b1e      	ldr	r3, [pc, #120]	@ (8007ad0 <HAL_RCC_GetSysClockFreq+0x94>)
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	f003 030c 	and.w	r3, r3, #12
 8007a62:	2b04      	cmp	r3, #4
 8007a64:	d002      	beq.n	8007a6c <HAL_RCC_GetSysClockFreq+0x30>
 8007a66:	2b08      	cmp	r3, #8
 8007a68:	d003      	beq.n	8007a72 <HAL_RCC_GetSysClockFreq+0x36>
 8007a6a:	e027      	b.n	8007abc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007a6c:	4b19      	ldr	r3, [pc, #100]	@ (8007ad4 <HAL_RCC_GetSysClockFreq+0x98>)
 8007a6e:	613b      	str	r3, [r7, #16]
      break;
 8007a70:	e027      	b.n	8007ac2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	0c9b      	lsrs	r3, r3, #18
 8007a76:	f003 030f 	and.w	r3, r3, #15
 8007a7a:	4a17      	ldr	r2, [pc, #92]	@ (8007ad8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8007a7c:	5cd3      	ldrb	r3, [r2, r3]
 8007a7e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d010      	beq.n	8007aac <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007a8a:	4b11      	ldr	r3, [pc, #68]	@ (8007ad0 <HAL_RCC_GetSysClockFreq+0x94>)
 8007a8c:	685b      	ldr	r3, [r3, #4]
 8007a8e:	0c5b      	lsrs	r3, r3, #17
 8007a90:	f003 0301 	and.w	r3, r3, #1
 8007a94:	4a11      	ldr	r2, [pc, #68]	@ (8007adc <HAL_RCC_GetSysClockFreq+0xa0>)
 8007a96:	5cd3      	ldrb	r3, [r2, r3]
 8007a98:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	4a0d      	ldr	r2, [pc, #52]	@ (8007ad4 <HAL_RCC_GetSysClockFreq+0x98>)
 8007a9e:	fb03 f202 	mul.w	r2, r3, r2
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007aa8:	617b      	str	r3, [r7, #20]
 8007aaa:	e004      	b.n	8007ab6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	4a0c      	ldr	r2, [pc, #48]	@ (8007ae0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8007ab0:	fb02 f303 	mul.w	r3, r2, r3
 8007ab4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8007ab6:	697b      	ldr	r3, [r7, #20]
 8007ab8:	613b      	str	r3, [r7, #16]
      break;
 8007aba:	e002      	b.n	8007ac2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007abc:	4b05      	ldr	r3, [pc, #20]	@ (8007ad4 <HAL_RCC_GetSysClockFreq+0x98>)
 8007abe:	613b      	str	r3, [r7, #16]
      break;
 8007ac0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007ac2:	693b      	ldr	r3, [r7, #16]
}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	371c      	adds	r7, #28
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bc80      	pop	{r7}
 8007acc:	4770      	bx	lr
 8007ace:	bf00      	nop
 8007ad0:	40021000 	.word	0x40021000
 8007ad4:	007a1200 	.word	0x007a1200
 8007ad8:	0800df70 	.word	0x0800df70
 8007adc:	0800df80 	.word	0x0800df80
 8007ae0:	003d0900 	.word	0x003d0900

08007ae4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007ae8:	4b02      	ldr	r3, [pc, #8]	@ (8007af4 <HAL_RCC_GetHCLKFreq+0x10>)
 8007aea:	681b      	ldr	r3, [r3, #0]
}
 8007aec:	4618      	mov	r0, r3
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bc80      	pop	{r7}
 8007af2:	4770      	bx	lr
 8007af4:	20000054 	.word	0x20000054

08007af8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007afc:	f7ff fff2 	bl	8007ae4 <HAL_RCC_GetHCLKFreq>
 8007b00:	4602      	mov	r2, r0
 8007b02:	4b05      	ldr	r3, [pc, #20]	@ (8007b18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007b04:	685b      	ldr	r3, [r3, #4]
 8007b06:	0a1b      	lsrs	r3, r3, #8
 8007b08:	f003 0307 	and.w	r3, r3, #7
 8007b0c:	4903      	ldr	r1, [pc, #12]	@ (8007b1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007b0e:	5ccb      	ldrb	r3, [r1, r3]
 8007b10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b14:	4618      	mov	r0, r3
 8007b16:	bd80      	pop	{r7, pc}
 8007b18:	40021000 	.word	0x40021000
 8007b1c:	0800df68 	.word	0x0800df68

08007b20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007b24:	f7ff ffde 	bl	8007ae4 <HAL_RCC_GetHCLKFreq>
 8007b28:	4602      	mov	r2, r0
 8007b2a:	4b05      	ldr	r3, [pc, #20]	@ (8007b40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007b2c:	685b      	ldr	r3, [r3, #4]
 8007b2e:	0adb      	lsrs	r3, r3, #11
 8007b30:	f003 0307 	and.w	r3, r3, #7
 8007b34:	4903      	ldr	r1, [pc, #12]	@ (8007b44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007b36:	5ccb      	ldrb	r3, [r1, r3]
 8007b38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	bd80      	pop	{r7, pc}
 8007b40:	40021000 	.word	0x40021000
 8007b44:	0800df68 	.word	0x0800df68

08007b48 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b085      	sub	sp, #20
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007b50:	4b0a      	ldr	r3, [pc, #40]	@ (8007b7c <RCC_Delay+0x34>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4a0a      	ldr	r2, [pc, #40]	@ (8007b80 <RCC_Delay+0x38>)
 8007b56:	fba2 2303 	umull	r2, r3, r2, r3
 8007b5a:	0a5b      	lsrs	r3, r3, #9
 8007b5c:	687a      	ldr	r2, [r7, #4]
 8007b5e:	fb02 f303 	mul.w	r3, r2, r3
 8007b62:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007b64:	bf00      	nop
  }
  while (Delay --);
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	1e5a      	subs	r2, r3, #1
 8007b6a:	60fa      	str	r2, [r7, #12]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d1f9      	bne.n	8007b64 <RCC_Delay+0x1c>
}
 8007b70:	bf00      	nop
 8007b72:	bf00      	nop
 8007b74:	3714      	adds	r7, #20
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bc80      	pop	{r7}
 8007b7a:	4770      	bx	lr
 8007b7c:	20000054 	.word	0x20000054
 8007b80:	10624dd3 	.word	0x10624dd3

08007b84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b082      	sub	sp, #8
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d101      	bne.n	8007b96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007b92:	2301      	movs	r3, #1
 8007b94:	e041      	b.n	8007c1a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007b9c:	b2db      	uxtb	r3, r3
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d106      	bne.n	8007bb0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007baa:	6878      	ldr	r0, [r7, #4]
 8007bac:	f7fe f900 	bl	8005db0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2202      	movs	r2, #2
 8007bb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681a      	ldr	r2, [r3, #0]
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	3304      	adds	r3, #4
 8007bc0:	4619      	mov	r1, r3
 8007bc2:	4610      	mov	r0, r2
 8007bc4:	f000 fb1a 	bl	80081fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2201      	movs	r2, #1
 8007bcc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2201      	movs	r2, #1
 8007bdc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2201      	movs	r2, #1
 8007be4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2201      	movs	r2, #1
 8007bec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2201      	movs	r2, #1
 8007bfc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2201      	movs	r2, #1
 8007c04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2201      	movs	r2, #1
 8007c0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2201      	movs	r2, #1
 8007c14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007c18:	2300      	movs	r3, #0
}
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	3708      	adds	r7, #8
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	bd80      	pop	{r7, pc}
	...

08007c24 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007c24:	b480      	push	{r7}
 8007c26:	b085      	sub	sp, #20
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c32:	b2db      	uxtb	r3, r3
 8007c34:	2b01      	cmp	r3, #1
 8007c36:	d001      	beq.n	8007c3c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007c38:	2301      	movs	r3, #1
 8007c3a:	e032      	b.n	8007ca2 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2202      	movs	r2, #2
 8007c40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	4a18      	ldr	r2, [pc, #96]	@ (8007cac <HAL_TIM_Base_Start+0x88>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d00e      	beq.n	8007c6c <HAL_TIM_Base_Start+0x48>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c56:	d009      	beq.n	8007c6c <HAL_TIM_Base_Start+0x48>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4a14      	ldr	r2, [pc, #80]	@ (8007cb0 <HAL_TIM_Base_Start+0x8c>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d004      	beq.n	8007c6c <HAL_TIM_Base_Start+0x48>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	4a13      	ldr	r2, [pc, #76]	@ (8007cb4 <HAL_TIM_Base_Start+0x90>)
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	d111      	bne.n	8007c90 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	689b      	ldr	r3, [r3, #8]
 8007c72:	f003 0307 	and.w	r3, r3, #7
 8007c76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	2b06      	cmp	r3, #6
 8007c7c:	d010      	beq.n	8007ca0 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	681a      	ldr	r2, [r3, #0]
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f042 0201 	orr.w	r2, r2, #1
 8007c8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c8e:	e007      	b.n	8007ca0 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	681a      	ldr	r2, [r3, #0]
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f042 0201 	orr.w	r2, r2, #1
 8007c9e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007ca0:	2300      	movs	r3, #0
}
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	3714      	adds	r7, #20
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	bc80      	pop	{r7}
 8007caa:	4770      	bx	lr
 8007cac:	40012c00 	.word	0x40012c00
 8007cb0:	40000400 	.word	0x40000400
 8007cb4:	40000800 	.word	0x40000800

08007cb8 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b083      	sub	sp, #12
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	6a1a      	ldr	r2, [r3, #32]
 8007cc6:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007cca:	4013      	ands	r3, r2
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d10f      	bne.n	8007cf0 <HAL_TIM_Base_Stop+0x38>
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	6a1a      	ldr	r2, [r3, #32]
 8007cd6:	f240 4344 	movw	r3, #1092	@ 0x444
 8007cda:	4013      	ands	r3, r2
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d107      	bne.n	8007cf0 <HAL_TIM_Base_Stop+0x38>
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	681a      	ldr	r2, [r3, #0]
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f022 0201 	bic.w	r2, r2, #1
 8007cee:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2201      	movs	r2, #1
 8007cf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8007cf8:	2300      	movs	r3, #0
}
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	370c      	adds	r7, #12
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	bc80      	pop	{r7}
 8007d02:	4770      	bx	lr

08007d04 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b082      	sub	sp, #8
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d101      	bne.n	8007d16 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007d12:	2301      	movs	r3, #1
 8007d14:	e041      	b.n	8007d9a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d1c:	b2db      	uxtb	r3, r3
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d106      	bne.n	8007d30 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2200      	movs	r2, #0
 8007d26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007d2a:	6878      	ldr	r0, [r7, #4]
 8007d2c:	f7fd ffb8 	bl	8005ca0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2202      	movs	r2, #2
 8007d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681a      	ldr	r2, [r3, #0]
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	3304      	adds	r3, #4
 8007d40:	4619      	mov	r1, r3
 8007d42:	4610      	mov	r0, r2
 8007d44:	f000 fa5a 	bl	80081fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2201      	movs	r2, #1
 8007d4c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2201      	movs	r2, #1
 8007d54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2201      	movs	r2, #1
 8007d5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2201      	movs	r2, #1
 8007d64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2201      	movs	r2, #1
 8007d74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2201      	movs	r2, #1
 8007d7c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2201      	movs	r2, #1
 8007d84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2201      	movs	r2, #1
 8007d8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2201      	movs	r2, #1
 8007d94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007d98:	2300      	movs	r3, #0
}
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	3708      	adds	r7, #8
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	bd80      	pop	{r7, pc}

08007da2 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007da2:	b580      	push	{r7, lr}
 8007da4:	b086      	sub	sp, #24
 8007da6:	af00      	add	r7, sp, #0
 8007da8:	6078      	str	r0, [r7, #4]
 8007daa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d101      	bne.n	8007db6 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007db2:	2301      	movs	r3, #1
 8007db4:	e093      	b.n	8007ede <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007dbc:	b2db      	uxtb	r3, r3
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d106      	bne.n	8007dd0 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	f7fd ff86 	bl	8005cdc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2202      	movs	r2, #2
 8007dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	689b      	ldr	r3, [r3, #8]
 8007dde:	687a      	ldr	r2, [r7, #4]
 8007de0:	6812      	ldr	r2, [r2, #0]
 8007de2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007de6:	f023 0307 	bic.w	r3, r3, #7
 8007dea:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681a      	ldr	r2, [r3, #0]
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	3304      	adds	r3, #4
 8007df4:	4619      	mov	r1, r3
 8007df6:	4610      	mov	r0, r2
 8007df8:	f000 fa00 	bl	80081fc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	689b      	ldr	r3, [r3, #8]
 8007e02:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	699b      	ldr	r3, [r3, #24]
 8007e0a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	6a1b      	ldr	r3, [r3, #32]
 8007e12:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	697a      	ldr	r2, [r7, #20]
 8007e1a:	4313      	orrs	r3, r2
 8007e1c:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007e1e:	693b      	ldr	r3, [r7, #16]
 8007e20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e24:	f023 0303 	bic.w	r3, r3, #3
 8007e28:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	689a      	ldr	r2, [r3, #8]
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	699b      	ldr	r3, [r3, #24]
 8007e32:	021b      	lsls	r3, r3, #8
 8007e34:	4313      	orrs	r3, r2
 8007e36:	693a      	ldr	r2, [r7, #16]
 8007e38:	4313      	orrs	r3, r2
 8007e3a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007e3c:	693b      	ldr	r3, [r7, #16]
 8007e3e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007e42:	f023 030c 	bic.w	r3, r3, #12
 8007e46:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007e48:	693b      	ldr	r3, [r7, #16]
 8007e4a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007e4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007e52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	68da      	ldr	r2, [r3, #12]
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	69db      	ldr	r3, [r3, #28]
 8007e5c:	021b      	lsls	r3, r3, #8
 8007e5e:	4313      	orrs	r3, r2
 8007e60:	693a      	ldr	r2, [r7, #16]
 8007e62:	4313      	orrs	r3, r2
 8007e64:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	691b      	ldr	r3, [r3, #16]
 8007e6a:	011a      	lsls	r2, r3, #4
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	6a1b      	ldr	r3, [r3, #32]
 8007e70:	031b      	lsls	r3, r3, #12
 8007e72:	4313      	orrs	r3, r2
 8007e74:	693a      	ldr	r2, [r7, #16]
 8007e76:	4313      	orrs	r3, r2
 8007e78:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007e80:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	685a      	ldr	r2, [r3, #4]
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	695b      	ldr	r3, [r3, #20]
 8007e8a:	011b      	lsls	r3, r3, #4
 8007e8c:	4313      	orrs	r3, r2
 8007e8e:	68fa      	ldr	r2, [r7, #12]
 8007e90:	4313      	orrs	r3, r2
 8007e92:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	697a      	ldr	r2, [r7, #20]
 8007e9a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	693a      	ldr	r2, [r7, #16]
 8007ea2:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	68fa      	ldr	r2, [r7, #12]
 8007eaa:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2201      	movs	r2, #1
 8007eb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2201      	movs	r2, #1
 8007eb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2201      	movs	r2, #1
 8007ec0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2201      	movs	r2, #1
 8007ed0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2201      	movs	r2, #1
 8007ed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007edc:	2300      	movs	r3, #0
}
 8007ede:	4618      	mov	r0, r3
 8007ee0:	3718      	adds	r7, #24
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	bd80      	pop	{r7, pc}
	...

08007ee8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	b086      	sub	sp, #24
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	60f8      	str	r0, [r7, #12]
 8007ef0:	60b9      	str	r1, [r7, #8]
 8007ef2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007efe:	2b01      	cmp	r3, #1
 8007f00:	d101      	bne.n	8007f06 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007f02:	2302      	movs	r3, #2
 8007f04:	e0ae      	b.n	8008064 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	2201      	movs	r2, #1
 8007f0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2b0c      	cmp	r3, #12
 8007f12:	f200 809f 	bhi.w	8008054 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007f16:	a201      	add	r2, pc, #4	@ (adr r2, 8007f1c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f1c:	08007f51 	.word	0x08007f51
 8007f20:	08008055 	.word	0x08008055
 8007f24:	08008055 	.word	0x08008055
 8007f28:	08008055 	.word	0x08008055
 8007f2c:	08007f91 	.word	0x08007f91
 8007f30:	08008055 	.word	0x08008055
 8007f34:	08008055 	.word	0x08008055
 8007f38:	08008055 	.word	0x08008055
 8007f3c:	08007fd3 	.word	0x08007fd3
 8007f40:	08008055 	.word	0x08008055
 8007f44:	08008055 	.word	0x08008055
 8007f48:	08008055 	.word	0x08008055
 8007f4c:	08008013 	.word	0x08008013
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	68b9      	ldr	r1, [r7, #8]
 8007f56:	4618      	mov	r0, r3
 8007f58:	f000 f9b2 	bl	80082c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	699a      	ldr	r2, [r3, #24]
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f042 0208 	orr.w	r2, r2, #8
 8007f6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	699a      	ldr	r2, [r3, #24]
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f022 0204 	bic.w	r2, r2, #4
 8007f7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	6999      	ldr	r1, [r3, #24]
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	691a      	ldr	r2, [r3, #16]
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	430a      	orrs	r2, r1
 8007f8c:	619a      	str	r2, [r3, #24]
      break;
 8007f8e:	e064      	b.n	800805a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	68b9      	ldr	r1, [r7, #8]
 8007f96:	4618      	mov	r0, r3
 8007f98:	f000 f9f8 	bl	800838c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	699a      	ldr	r2, [r3, #24]
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007faa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	699a      	ldr	r2, [r3, #24]
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007fba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	6999      	ldr	r1, [r3, #24]
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	691b      	ldr	r3, [r3, #16]
 8007fc6:	021a      	lsls	r2, r3, #8
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	430a      	orrs	r2, r1
 8007fce:	619a      	str	r2, [r3, #24]
      break;
 8007fd0:	e043      	b.n	800805a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	68b9      	ldr	r1, [r7, #8]
 8007fd8:	4618      	mov	r0, r3
 8007fda:	f000 fa41 	bl	8008460 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	69da      	ldr	r2, [r3, #28]
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f042 0208 	orr.w	r2, r2, #8
 8007fec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	69da      	ldr	r2, [r3, #28]
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f022 0204 	bic.w	r2, r2, #4
 8007ffc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	69d9      	ldr	r1, [r3, #28]
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	691a      	ldr	r2, [r3, #16]
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	430a      	orrs	r2, r1
 800800e:	61da      	str	r2, [r3, #28]
      break;
 8008010:	e023      	b.n	800805a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	68b9      	ldr	r1, [r7, #8]
 8008018:	4618      	mov	r0, r3
 800801a:	f000 fa8b 	bl	8008534 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	69da      	ldr	r2, [r3, #28]
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800802c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	69da      	ldr	r2, [r3, #28]
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800803c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	69d9      	ldr	r1, [r3, #28]
 8008044:	68bb      	ldr	r3, [r7, #8]
 8008046:	691b      	ldr	r3, [r3, #16]
 8008048:	021a      	lsls	r2, r3, #8
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	430a      	orrs	r2, r1
 8008050:	61da      	str	r2, [r3, #28]
      break;
 8008052:	e002      	b.n	800805a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008054:	2301      	movs	r3, #1
 8008056:	75fb      	strb	r3, [r7, #23]
      break;
 8008058:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	2200      	movs	r2, #0
 800805e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008062:	7dfb      	ldrb	r3, [r7, #23]
}
 8008064:	4618      	mov	r0, r3
 8008066:	3718      	adds	r7, #24
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}

0800806c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b084      	sub	sp, #16
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
 8008074:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008076:	2300      	movs	r3, #0
 8008078:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008080:	2b01      	cmp	r3, #1
 8008082:	d101      	bne.n	8008088 <HAL_TIM_ConfigClockSource+0x1c>
 8008084:	2302      	movs	r3, #2
 8008086:	e0b4      	b.n	80081f2 <HAL_TIM_ConfigClockSource+0x186>
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2201      	movs	r2, #1
 800808c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2202      	movs	r2, #2
 8008094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	689b      	ldr	r3, [r3, #8]
 800809e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80080a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80080ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	68ba      	ldr	r2, [r7, #8]
 80080b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80080c0:	d03e      	beq.n	8008140 <HAL_TIM_ConfigClockSource+0xd4>
 80080c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80080c6:	f200 8087 	bhi.w	80081d8 <HAL_TIM_ConfigClockSource+0x16c>
 80080ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080ce:	f000 8086 	beq.w	80081de <HAL_TIM_ConfigClockSource+0x172>
 80080d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080d6:	d87f      	bhi.n	80081d8 <HAL_TIM_ConfigClockSource+0x16c>
 80080d8:	2b70      	cmp	r3, #112	@ 0x70
 80080da:	d01a      	beq.n	8008112 <HAL_TIM_ConfigClockSource+0xa6>
 80080dc:	2b70      	cmp	r3, #112	@ 0x70
 80080de:	d87b      	bhi.n	80081d8 <HAL_TIM_ConfigClockSource+0x16c>
 80080e0:	2b60      	cmp	r3, #96	@ 0x60
 80080e2:	d050      	beq.n	8008186 <HAL_TIM_ConfigClockSource+0x11a>
 80080e4:	2b60      	cmp	r3, #96	@ 0x60
 80080e6:	d877      	bhi.n	80081d8 <HAL_TIM_ConfigClockSource+0x16c>
 80080e8:	2b50      	cmp	r3, #80	@ 0x50
 80080ea:	d03c      	beq.n	8008166 <HAL_TIM_ConfigClockSource+0xfa>
 80080ec:	2b50      	cmp	r3, #80	@ 0x50
 80080ee:	d873      	bhi.n	80081d8 <HAL_TIM_ConfigClockSource+0x16c>
 80080f0:	2b40      	cmp	r3, #64	@ 0x40
 80080f2:	d058      	beq.n	80081a6 <HAL_TIM_ConfigClockSource+0x13a>
 80080f4:	2b40      	cmp	r3, #64	@ 0x40
 80080f6:	d86f      	bhi.n	80081d8 <HAL_TIM_ConfigClockSource+0x16c>
 80080f8:	2b30      	cmp	r3, #48	@ 0x30
 80080fa:	d064      	beq.n	80081c6 <HAL_TIM_ConfigClockSource+0x15a>
 80080fc:	2b30      	cmp	r3, #48	@ 0x30
 80080fe:	d86b      	bhi.n	80081d8 <HAL_TIM_ConfigClockSource+0x16c>
 8008100:	2b20      	cmp	r3, #32
 8008102:	d060      	beq.n	80081c6 <HAL_TIM_ConfigClockSource+0x15a>
 8008104:	2b20      	cmp	r3, #32
 8008106:	d867      	bhi.n	80081d8 <HAL_TIM_ConfigClockSource+0x16c>
 8008108:	2b00      	cmp	r3, #0
 800810a:	d05c      	beq.n	80081c6 <HAL_TIM_ConfigClockSource+0x15a>
 800810c:	2b10      	cmp	r3, #16
 800810e:	d05a      	beq.n	80081c6 <HAL_TIM_ConfigClockSource+0x15a>
 8008110:	e062      	b.n	80081d8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008116:	683b      	ldr	r3, [r7, #0]
 8008118:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008122:	f000 facc 	bl	80086be <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	689b      	ldr	r3, [r3, #8]
 800812c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008134:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	68ba      	ldr	r2, [r7, #8]
 800813c:	609a      	str	r2, [r3, #8]
      break;
 800813e:	e04f      	b.n	80081e0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008150:	f000 fab5 	bl	80086be <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	689a      	ldr	r2, [r3, #8]
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008162:	609a      	str	r2, [r3, #8]
      break;
 8008164:	e03c      	b.n	80081e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008172:	461a      	mov	r2, r3
 8008174:	f000 fa2c 	bl	80085d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	2150      	movs	r1, #80	@ 0x50
 800817e:	4618      	mov	r0, r3
 8008180:	f000 fa83 	bl	800868a <TIM_ITRx_SetConfig>
      break;
 8008184:	e02c      	b.n	80081e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008192:	461a      	mov	r2, r3
 8008194:	f000 fa4a 	bl	800862c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	2160      	movs	r1, #96	@ 0x60
 800819e:	4618      	mov	r0, r3
 80081a0:	f000 fa73 	bl	800868a <TIM_ITRx_SetConfig>
      break;
 80081a4:	e01c      	b.n	80081e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80081aa:	683b      	ldr	r3, [r7, #0]
 80081ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80081b2:	461a      	mov	r2, r3
 80081b4:	f000 fa0c 	bl	80085d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	2140      	movs	r1, #64	@ 0x40
 80081be:	4618      	mov	r0, r3
 80081c0:	f000 fa63 	bl	800868a <TIM_ITRx_SetConfig>
      break;
 80081c4:	e00c      	b.n	80081e0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681a      	ldr	r2, [r3, #0]
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	4619      	mov	r1, r3
 80081d0:	4610      	mov	r0, r2
 80081d2:	f000 fa5a 	bl	800868a <TIM_ITRx_SetConfig>
      break;
 80081d6:	e003      	b.n	80081e0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80081d8:	2301      	movs	r3, #1
 80081da:	73fb      	strb	r3, [r7, #15]
      break;
 80081dc:	e000      	b.n	80081e0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80081de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2201      	movs	r2, #1
 80081e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2200      	movs	r2, #0
 80081ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80081f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80081f2:	4618      	mov	r0, r3
 80081f4:	3710      	adds	r7, #16
 80081f6:	46bd      	mov	sp, r7
 80081f8:	bd80      	pop	{r7, pc}
	...

080081fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80081fc:	b480      	push	{r7}
 80081fe:	b085      	sub	sp, #20
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
 8008204:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	4a29      	ldr	r2, [pc, #164]	@ (80082b4 <TIM_Base_SetConfig+0xb8>)
 8008210:	4293      	cmp	r3, r2
 8008212:	d00b      	beq.n	800822c <TIM_Base_SetConfig+0x30>
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800821a:	d007      	beq.n	800822c <TIM_Base_SetConfig+0x30>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	4a26      	ldr	r2, [pc, #152]	@ (80082b8 <TIM_Base_SetConfig+0xbc>)
 8008220:	4293      	cmp	r3, r2
 8008222:	d003      	beq.n	800822c <TIM_Base_SetConfig+0x30>
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	4a25      	ldr	r2, [pc, #148]	@ (80082bc <TIM_Base_SetConfig+0xc0>)
 8008228:	4293      	cmp	r3, r2
 800822a:	d108      	bne.n	800823e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008232:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	68fa      	ldr	r2, [r7, #12]
 800823a:	4313      	orrs	r3, r2
 800823c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	4a1c      	ldr	r2, [pc, #112]	@ (80082b4 <TIM_Base_SetConfig+0xb8>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d00b      	beq.n	800825e <TIM_Base_SetConfig+0x62>
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800824c:	d007      	beq.n	800825e <TIM_Base_SetConfig+0x62>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	4a19      	ldr	r2, [pc, #100]	@ (80082b8 <TIM_Base_SetConfig+0xbc>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d003      	beq.n	800825e <TIM_Base_SetConfig+0x62>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	4a18      	ldr	r2, [pc, #96]	@ (80082bc <TIM_Base_SetConfig+0xc0>)
 800825a:	4293      	cmp	r3, r2
 800825c:	d108      	bne.n	8008270 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008264:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	68db      	ldr	r3, [r3, #12]
 800826a:	68fa      	ldr	r2, [r7, #12]
 800826c:	4313      	orrs	r3, r2
 800826e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	695b      	ldr	r3, [r3, #20]
 800827a:	4313      	orrs	r3, r2
 800827c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	68fa      	ldr	r2, [r7, #12]
 8008282:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	689a      	ldr	r2, [r3, #8]
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	681a      	ldr	r2, [r3, #0]
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	4a07      	ldr	r2, [pc, #28]	@ (80082b4 <TIM_Base_SetConfig+0xb8>)
 8008298:	4293      	cmp	r3, r2
 800829a:	d103      	bne.n	80082a4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	691a      	ldr	r2, [r3, #16]
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2201      	movs	r2, #1
 80082a8:	615a      	str	r2, [r3, #20]
}
 80082aa:	bf00      	nop
 80082ac:	3714      	adds	r7, #20
 80082ae:	46bd      	mov	sp, r7
 80082b0:	bc80      	pop	{r7}
 80082b2:	4770      	bx	lr
 80082b4:	40012c00 	.word	0x40012c00
 80082b8:	40000400 	.word	0x40000400
 80082bc:	40000800 	.word	0x40000800

080082c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80082c0:	b480      	push	{r7}
 80082c2:	b087      	sub	sp, #28
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
 80082c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6a1b      	ldr	r3, [r3, #32]
 80082ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6a1b      	ldr	r3, [r3, #32]
 80082d4:	f023 0201 	bic.w	r2, r3, #1
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	685b      	ldr	r3, [r3, #4]
 80082e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	699b      	ldr	r3, [r3, #24]
 80082e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	f023 0303 	bic.w	r3, r3, #3
 80082f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	68fa      	ldr	r2, [r7, #12]
 80082fe:	4313      	orrs	r3, r2
 8008300:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008302:	697b      	ldr	r3, [r7, #20]
 8008304:	f023 0302 	bic.w	r3, r3, #2
 8008308:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	689b      	ldr	r3, [r3, #8]
 800830e:	697a      	ldr	r2, [r7, #20]
 8008310:	4313      	orrs	r3, r2
 8008312:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	4a1c      	ldr	r2, [pc, #112]	@ (8008388 <TIM_OC1_SetConfig+0xc8>)
 8008318:	4293      	cmp	r3, r2
 800831a:	d10c      	bne.n	8008336 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800831c:	697b      	ldr	r3, [r7, #20]
 800831e:	f023 0308 	bic.w	r3, r3, #8
 8008322:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	68db      	ldr	r3, [r3, #12]
 8008328:	697a      	ldr	r2, [r7, #20]
 800832a:	4313      	orrs	r3, r2
 800832c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800832e:	697b      	ldr	r3, [r7, #20]
 8008330:	f023 0304 	bic.w	r3, r3, #4
 8008334:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	4a13      	ldr	r2, [pc, #76]	@ (8008388 <TIM_OC1_SetConfig+0xc8>)
 800833a:	4293      	cmp	r3, r2
 800833c:	d111      	bne.n	8008362 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800833e:	693b      	ldr	r3, [r7, #16]
 8008340:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008344:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008346:	693b      	ldr	r3, [r7, #16]
 8008348:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800834c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	695b      	ldr	r3, [r3, #20]
 8008352:	693a      	ldr	r2, [r7, #16]
 8008354:	4313      	orrs	r3, r2
 8008356:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	699b      	ldr	r3, [r3, #24]
 800835c:	693a      	ldr	r2, [r7, #16]
 800835e:	4313      	orrs	r3, r2
 8008360:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	693a      	ldr	r2, [r7, #16]
 8008366:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	68fa      	ldr	r2, [r7, #12]
 800836c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	685a      	ldr	r2, [r3, #4]
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	697a      	ldr	r2, [r7, #20]
 800837a:	621a      	str	r2, [r3, #32]
}
 800837c:	bf00      	nop
 800837e:	371c      	adds	r7, #28
 8008380:	46bd      	mov	sp, r7
 8008382:	bc80      	pop	{r7}
 8008384:	4770      	bx	lr
 8008386:	bf00      	nop
 8008388:	40012c00 	.word	0x40012c00

0800838c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800838c:	b480      	push	{r7}
 800838e:	b087      	sub	sp, #28
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
 8008394:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	6a1b      	ldr	r3, [r3, #32]
 800839a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6a1b      	ldr	r3, [r3, #32]
 80083a0:	f023 0210 	bic.w	r2, r3, #16
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	685b      	ldr	r3, [r3, #4]
 80083ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	699b      	ldr	r3, [r3, #24]
 80083b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80083c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	021b      	lsls	r3, r3, #8
 80083ca:	68fa      	ldr	r2, [r7, #12]
 80083cc:	4313      	orrs	r3, r2
 80083ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80083d0:	697b      	ldr	r3, [r7, #20]
 80083d2:	f023 0320 	bic.w	r3, r3, #32
 80083d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	689b      	ldr	r3, [r3, #8]
 80083dc:	011b      	lsls	r3, r3, #4
 80083de:	697a      	ldr	r2, [r7, #20]
 80083e0:	4313      	orrs	r3, r2
 80083e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	4a1d      	ldr	r2, [pc, #116]	@ (800845c <TIM_OC2_SetConfig+0xd0>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d10d      	bne.n	8008408 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80083ec:	697b      	ldr	r3, [r7, #20]
 80083ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80083f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	68db      	ldr	r3, [r3, #12]
 80083f8:	011b      	lsls	r3, r3, #4
 80083fa:	697a      	ldr	r2, [r7, #20]
 80083fc:	4313      	orrs	r3, r2
 80083fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008400:	697b      	ldr	r3, [r7, #20]
 8008402:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008406:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	4a14      	ldr	r2, [pc, #80]	@ (800845c <TIM_OC2_SetConfig+0xd0>)
 800840c:	4293      	cmp	r3, r2
 800840e:	d113      	bne.n	8008438 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008410:	693b      	ldr	r3, [r7, #16]
 8008412:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008416:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008418:	693b      	ldr	r3, [r7, #16]
 800841a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800841e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	695b      	ldr	r3, [r3, #20]
 8008424:	009b      	lsls	r3, r3, #2
 8008426:	693a      	ldr	r2, [r7, #16]
 8008428:	4313      	orrs	r3, r2
 800842a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	699b      	ldr	r3, [r3, #24]
 8008430:	009b      	lsls	r3, r3, #2
 8008432:	693a      	ldr	r2, [r7, #16]
 8008434:	4313      	orrs	r3, r2
 8008436:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	693a      	ldr	r2, [r7, #16]
 800843c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	68fa      	ldr	r2, [r7, #12]
 8008442:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	685a      	ldr	r2, [r3, #4]
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	697a      	ldr	r2, [r7, #20]
 8008450:	621a      	str	r2, [r3, #32]
}
 8008452:	bf00      	nop
 8008454:	371c      	adds	r7, #28
 8008456:	46bd      	mov	sp, r7
 8008458:	bc80      	pop	{r7}
 800845a:	4770      	bx	lr
 800845c:	40012c00 	.word	0x40012c00

08008460 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008460:	b480      	push	{r7}
 8008462:	b087      	sub	sp, #28
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
 8008468:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6a1b      	ldr	r3, [r3, #32]
 800846e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6a1b      	ldr	r3, [r3, #32]
 8008474:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	685b      	ldr	r3, [r3, #4]
 8008480:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	69db      	ldr	r3, [r3, #28]
 8008486:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800848e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	f023 0303 	bic.w	r3, r3, #3
 8008496:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	68fa      	ldr	r2, [r7, #12]
 800849e:	4313      	orrs	r3, r2
 80084a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80084a2:	697b      	ldr	r3, [r7, #20]
 80084a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80084a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80084aa:	683b      	ldr	r3, [r7, #0]
 80084ac:	689b      	ldr	r3, [r3, #8]
 80084ae:	021b      	lsls	r3, r3, #8
 80084b0:	697a      	ldr	r2, [r7, #20]
 80084b2:	4313      	orrs	r3, r2
 80084b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	4a1d      	ldr	r2, [pc, #116]	@ (8008530 <TIM_OC3_SetConfig+0xd0>)
 80084ba:	4293      	cmp	r3, r2
 80084bc:	d10d      	bne.n	80084da <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80084be:	697b      	ldr	r3, [r7, #20]
 80084c0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80084c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80084c6:	683b      	ldr	r3, [r7, #0]
 80084c8:	68db      	ldr	r3, [r3, #12]
 80084ca:	021b      	lsls	r3, r3, #8
 80084cc:	697a      	ldr	r2, [r7, #20]
 80084ce:	4313      	orrs	r3, r2
 80084d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80084d2:	697b      	ldr	r3, [r7, #20]
 80084d4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80084d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	4a14      	ldr	r2, [pc, #80]	@ (8008530 <TIM_OC3_SetConfig+0xd0>)
 80084de:	4293      	cmp	r3, r2
 80084e0:	d113      	bne.n	800850a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80084e2:	693b      	ldr	r3, [r7, #16]
 80084e4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80084e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80084ea:	693b      	ldr	r3, [r7, #16]
 80084ec:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80084f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	695b      	ldr	r3, [r3, #20]
 80084f6:	011b      	lsls	r3, r3, #4
 80084f8:	693a      	ldr	r2, [r7, #16]
 80084fa:	4313      	orrs	r3, r2
 80084fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	699b      	ldr	r3, [r3, #24]
 8008502:	011b      	lsls	r3, r3, #4
 8008504:	693a      	ldr	r2, [r7, #16]
 8008506:	4313      	orrs	r3, r2
 8008508:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	693a      	ldr	r2, [r7, #16]
 800850e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	68fa      	ldr	r2, [r7, #12]
 8008514:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	685a      	ldr	r2, [r3, #4]
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	697a      	ldr	r2, [r7, #20]
 8008522:	621a      	str	r2, [r3, #32]
}
 8008524:	bf00      	nop
 8008526:	371c      	adds	r7, #28
 8008528:	46bd      	mov	sp, r7
 800852a:	bc80      	pop	{r7}
 800852c:	4770      	bx	lr
 800852e:	bf00      	nop
 8008530:	40012c00 	.word	0x40012c00

08008534 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008534:	b480      	push	{r7}
 8008536:	b087      	sub	sp, #28
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
 800853c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6a1b      	ldr	r3, [r3, #32]
 8008542:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	6a1b      	ldr	r3, [r3, #32]
 8008548:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	685b      	ldr	r3, [r3, #4]
 8008554:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	69db      	ldr	r3, [r3, #28]
 800855a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008562:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800856a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	021b      	lsls	r3, r3, #8
 8008572:	68fa      	ldr	r2, [r7, #12]
 8008574:	4313      	orrs	r3, r2
 8008576:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008578:	693b      	ldr	r3, [r7, #16]
 800857a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800857e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	689b      	ldr	r3, [r3, #8]
 8008584:	031b      	lsls	r3, r3, #12
 8008586:	693a      	ldr	r2, [r7, #16]
 8008588:	4313      	orrs	r3, r2
 800858a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	4a0f      	ldr	r2, [pc, #60]	@ (80085cc <TIM_OC4_SetConfig+0x98>)
 8008590:	4293      	cmp	r3, r2
 8008592:	d109      	bne.n	80085a8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008594:	697b      	ldr	r3, [r7, #20]
 8008596:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800859a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800859c:	683b      	ldr	r3, [r7, #0]
 800859e:	695b      	ldr	r3, [r3, #20]
 80085a0:	019b      	lsls	r3, r3, #6
 80085a2:	697a      	ldr	r2, [r7, #20]
 80085a4:	4313      	orrs	r3, r2
 80085a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	697a      	ldr	r2, [r7, #20]
 80085ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	68fa      	ldr	r2, [r7, #12]
 80085b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	685a      	ldr	r2, [r3, #4]
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	693a      	ldr	r2, [r7, #16]
 80085c0:	621a      	str	r2, [r3, #32]
}
 80085c2:	bf00      	nop
 80085c4:	371c      	adds	r7, #28
 80085c6:	46bd      	mov	sp, r7
 80085c8:	bc80      	pop	{r7}
 80085ca:	4770      	bx	lr
 80085cc:	40012c00 	.word	0x40012c00

080085d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80085d0:	b480      	push	{r7}
 80085d2:	b087      	sub	sp, #28
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	60f8      	str	r0, [r7, #12]
 80085d8:	60b9      	str	r1, [r7, #8]
 80085da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	6a1b      	ldr	r3, [r3, #32]
 80085e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	6a1b      	ldr	r3, [r3, #32]
 80085e6:	f023 0201 	bic.w	r2, r3, #1
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	699b      	ldr	r3, [r3, #24]
 80085f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80085f4:	693b      	ldr	r3, [r7, #16]
 80085f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80085fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	011b      	lsls	r3, r3, #4
 8008600:	693a      	ldr	r2, [r7, #16]
 8008602:	4313      	orrs	r3, r2
 8008604:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008606:	697b      	ldr	r3, [r7, #20]
 8008608:	f023 030a 	bic.w	r3, r3, #10
 800860c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800860e:	697a      	ldr	r2, [r7, #20]
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	4313      	orrs	r3, r2
 8008614:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	693a      	ldr	r2, [r7, #16]
 800861a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	697a      	ldr	r2, [r7, #20]
 8008620:	621a      	str	r2, [r3, #32]
}
 8008622:	bf00      	nop
 8008624:	371c      	adds	r7, #28
 8008626:	46bd      	mov	sp, r7
 8008628:	bc80      	pop	{r7}
 800862a:	4770      	bx	lr

0800862c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800862c:	b480      	push	{r7}
 800862e:	b087      	sub	sp, #28
 8008630:	af00      	add	r7, sp, #0
 8008632:	60f8      	str	r0, [r7, #12]
 8008634:	60b9      	str	r1, [r7, #8]
 8008636:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	6a1b      	ldr	r3, [r3, #32]
 800863c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	6a1b      	ldr	r3, [r3, #32]
 8008642:	f023 0210 	bic.w	r2, r3, #16
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	699b      	ldr	r3, [r3, #24]
 800864e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008650:	693b      	ldr	r3, [r7, #16]
 8008652:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008656:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	031b      	lsls	r3, r3, #12
 800865c:	693a      	ldr	r2, [r7, #16]
 800865e:	4313      	orrs	r3, r2
 8008660:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008662:	697b      	ldr	r3, [r7, #20]
 8008664:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008668:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	011b      	lsls	r3, r3, #4
 800866e:	697a      	ldr	r2, [r7, #20]
 8008670:	4313      	orrs	r3, r2
 8008672:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	693a      	ldr	r2, [r7, #16]
 8008678:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	697a      	ldr	r2, [r7, #20]
 800867e:	621a      	str	r2, [r3, #32]
}
 8008680:	bf00      	nop
 8008682:	371c      	adds	r7, #28
 8008684:	46bd      	mov	sp, r7
 8008686:	bc80      	pop	{r7}
 8008688:	4770      	bx	lr

0800868a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800868a:	b480      	push	{r7}
 800868c:	b085      	sub	sp, #20
 800868e:	af00      	add	r7, sp, #0
 8008690:	6078      	str	r0, [r7, #4]
 8008692:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	689b      	ldr	r3, [r3, #8]
 8008698:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80086a2:	683a      	ldr	r2, [r7, #0]
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	4313      	orrs	r3, r2
 80086a8:	f043 0307 	orr.w	r3, r3, #7
 80086ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	68fa      	ldr	r2, [r7, #12]
 80086b2:	609a      	str	r2, [r3, #8]
}
 80086b4:	bf00      	nop
 80086b6:	3714      	adds	r7, #20
 80086b8:	46bd      	mov	sp, r7
 80086ba:	bc80      	pop	{r7}
 80086bc:	4770      	bx	lr

080086be <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80086be:	b480      	push	{r7}
 80086c0:	b087      	sub	sp, #28
 80086c2:	af00      	add	r7, sp, #0
 80086c4:	60f8      	str	r0, [r7, #12]
 80086c6:	60b9      	str	r1, [r7, #8]
 80086c8:	607a      	str	r2, [r7, #4]
 80086ca:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	689b      	ldr	r3, [r3, #8]
 80086d0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80086d2:	697b      	ldr	r3, [r7, #20]
 80086d4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80086d8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80086da:	683b      	ldr	r3, [r7, #0]
 80086dc:	021a      	lsls	r2, r3, #8
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	431a      	orrs	r2, r3
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	4313      	orrs	r3, r2
 80086e6:	697a      	ldr	r2, [r7, #20]
 80086e8:	4313      	orrs	r3, r2
 80086ea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	697a      	ldr	r2, [r7, #20]
 80086f0:	609a      	str	r2, [r3, #8]
}
 80086f2:	bf00      	nop
 80086f4:	371c      	adds	r7, #28
 80086f6:	46bd      	mov	sp, r7
 80086f8:	bc80      	pop	{r7}
 80086fa:	4770      	bx	lr

080086fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b085      	sub	sp, #20
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
 8008704:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800870c:	2b01      	cmp	r3, #1
 800870e:	d101      	bne.n	8008714 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008710:	2302      	movs	r3, #2
 8008712:	e046      	b.n	80087a2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2201      	movs	r2, #1
 8008718:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2202      	movs	r2, #2
 8008720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	685b      	ldr	r3, [r3, #4]
 800872a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	689b      	ldr	r3, [r3, #8]
 8008732:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800873a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800873c:	683b      	ldr	r3, [r7, #0]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	68fa      	ldr	r2, [r7, #12]
 8008742:	4313      	orrs	r3, r2
 8008744:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	68fa      	ldr	r2, [r7, #12]
 800874c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4a16      	ldr	r2, [pc, #88]	@ (80087ac <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8008754:	4293      	cmp	r3, r2
 8008756:	d00e      	beq.n	8008776 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008760:	d009      	beq.n	8008776 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	4a12      	ldr	r2, [pc, #72]	@ (80087b0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8008768:	4293      	cmp	r3, r2
 800876a:	d004      	beq.n	8008776 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	4a10      	ldr	r2, [pc, #64]	@ (80087b4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8008772:	4293      	cmp	r3, r2
 8008774:	d10c      	bne.n	8008790 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800877c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800877e:	683b      	ldr	r3, [r7, #0]
 8008780:	685b      	ldr	r3, [r3, #4]
 8008782:	68ba      	ldr	r2, [r7, #8]
 8008784:	4313      	orrs	r3, r2
 8008786:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	68ba      	ldr	r2, [r7, #8]
 800878e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2201      	movs	r2, #1
 8008794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2200      	movs	r2, #0
 800879c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80087a0:	2300      	movs	r3, #0
}
 80087a2:	4618      	mov	r0, r3
 80087a4:	3714      	adds	r7, #20
 80087a6:	46bd      	mov	sp, r7
 80087a8:	bc80      	pop	{r7}
 80087aa:	4770      	bx	lr
 80087ac:	40012c00 	.word	0x40012c00
 80087b0:	40000400 	.word	0x40000400
 80087b4:	40000800 	.word	0x40000800

080087b8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80087b8:	b480      	push	{r7}
 80087ba:	b085      	sub	sp, #20
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
 80087c0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80087c2:	2300      	movs	r3, #0
 80087c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80087cc:	2b01      	cmp	r3, #1
 80087ce:	d101      	bne.n	80087d4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80087d0:	2302      	movs	r3, #2
 80087d2:	e03d      	b.n	8008850 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2201      	movs	r2, #1
 80087d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	68db      	ldr	r3, [r3, #12]
 80087e6:	4313      	orrs	r3, r2
 80087e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	689b      	ldr	r3, [r3, #8]
 80087f4:	4313      	orrs	r3, r2
 80087f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	685b      	ldr	r3, [r3, #4]
 8008802:	4313      	orrs	r3, r2
 8008804:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4313      	orrs	r3, r2
 8008812:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	691b      	ldr	r3, [r3, #16]
 800881e:	4313      	orrs	r3, r2
 8008820:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	695b      	ldr	r3, [r3, #20]
 800882c:	4313      	orrs	r3, r2
 800882e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	69db      	ldr	r3, [r3, #28]
 800883a:	4313      	orrs	r3, r2
 800883c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	68fa      	ldr	r2, [r7, #12]
 8008844:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2200      	movs	r2, #0
 800884a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800884e:	2300      	movs	r3, #0
}
 8008850:	4618      	mov	r0, r3
 8008852:	3714      	adds	r7, #20
 8008854:	46bd      	mov	sp, r7
 8008856:	bc80      	pop	{r7}
 8008858:	4770      	bx	lr

0800885a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800885a:	b580      	push	{r7, lr}
 800885c:	b082      	sub	sp, #8
 800885e:	af00      	add	r7, sp, #0
 8008860:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d101      	bne.n	800886c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008868:	2301      	movs	r3, #1
 800886a:	e042      	b.n	80088f2 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008872:	b2db      	uxtb	r3, r3
 8008874:	2b00      	cmp	r3, #0
 8008876:	d106      	bne.n	8008886 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2200      	movs	r2, #0
 800887c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008880:	6878      	ldr	r0, [r7, #4]
 8008882:	f7fd fae7 	bl	8005e54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	2224      	movs	r2, #36	@ 0x24
 800888a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	68da      	ldr	r2, [r3, #12]
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800889c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800889e:	6878      	ldr	r0, [r7, #4]
 80088a0:	f000 fc80 	bl	80091a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	691a      	ldr	r2, [r3, #16]
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80088b2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	695a      	ldr	r2, [r3, #20]
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80088c2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	68da      	ldr	r2, [r3, #12]
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80088d2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2200      	movs	r2, #0
 80088d8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2220      	movs	r2, #32
 80088de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2220      	movs	r2, #32
 80088e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2200      	movs	r2, #0
 80088ee:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80088f0:	2300      	movs	r3, #0
}
 80088f2:	4618      	mov	r0, r3
 80088f4:	3708      	adds	r7, #8
 80088f6:	46bd      	mov	sp, r7
 80088f8:	bd80      	pop	{r7, pc}
	...

080088fc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80088fc:	b580      	push	{r7, lr}
 80088fe:	b0ba      	sub	sp, #232	@ 0xe8
 8008900:	af00      	add	r7, sp, #0
 8008902:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	68db      	ldr	r3, [r3, #12]
 8008914:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	695b      	ldr	r3, [r3, #20]
 800891e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008922:	2300      	movs	r3, #0
 8008924:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008928:	2300      	movs	r3, #0
 800892a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800892e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008932:	f003 030f 	and.w	r3, r3, #15
 8008936:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800893a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800893e:	2b00      	cmp	r3, #0
 8008940:	d10f      	bne.n	8008962 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008942:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008946:	f003 0320 	and.w	r3, r3, #32
 800894a:	2b00      	cmp	r3, #0
 800894c:	d009      	beq.n	8008962 <HAL_UART_IRQHandler+0x66>
 800894e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008952:	f003 0320 	and.w	r3, r3, #32
 8008956:	2b00      	cmp	r3, #0
 8008958:	d003      	beq.n	8008962 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800895a:	6878      	ldr	r0, [r7, #4]
 800895c:	f000 fb63 	bl	8009026 <UART_Receive_IT>
      return;
 8008960:	e25b      	b.n	8008e1a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008962:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008966:	2b00      	cmp	r3, #0
 8008968:	f000 80de 	beq.w	8008b28 <HAL_UART_IRQHandler+0x22c>
 800896c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008970:	f003 0301 	and.w	r3, r3, #1
 8008974:	2b00      	cmp	r3, #0
 8008976:	d106      	bne.n	8008986 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008978:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800897c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008980:	2b00      	cmp	r3, #0
 8008982:	f000 80d1 	beq.w	8008b28 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008986:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800898a:	f003 0301 	and.w	r3, r3, #1
 800898e:	2b00      	cmp	r3, #0
 8008990:	d00b      	beq.n	80089aa <HAL_UART_IRQHandler+0xae>
 8008992:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008996:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800899a:	2b00      	cmp	r3, #0
 800899c:	d005      	beq.n	80089aa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089a2:	f043 0201 	orr.w	r2, r3, #1
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80089aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089ae:	f003 0304 	and.w	r3, r3, #4
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d00b      	beq.n	80089ce <HAL_UART_IRQHandler+0xd2>
 80089b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80089ba:	f003 0301 	and.w	r3, r3, #1
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d005      	beq.n	80089ce <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089c6:	f043 0202 	orr.w	r2, r3, #2
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80089ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089d2:	f003 0302 	and.w	r3, r3, #2
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d00b      	beq.n	80089f2 <HAL_UART_IRQHandler+0xf6>
 80089da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80089de:	f003 0301 	and.w	r3, r3, #1
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d005      	beq.n	80089f2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089ea:	f043 0204 	orr.w	r2, r3, #4
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80089f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089f6:	f003 0308 	and.w	r3, r3, #8
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d011      	beq.n	8008a22 <HAL_UART_IRQHandler+0x126>
 80089fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a02:	f003 0320 	and.w	r3, r3, #32
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d105      	bne.n	8008a16 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008a0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a0e:	f003 0301 	and.w	r3, r3, #1
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d005      	beq.n	8008a22 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a1a:	f043 0208 	orr.w	r2, r3, #8
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	f000 81f2 	beq.w	8008e10 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008a2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a30:	f003 0320 	and.w	r3, r3, #32
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d008      	beq.n	8008a4a <HAL_UART_IRQHandler+0x14e>
 8008a38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a3c:	f003 0320 	and.w	r3, r3, #32
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d002      	beq.n	8008a4a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008a44:	6878      	ldr	r0, [r7, #4]
 8008a46:	f000 faee 	bl	8009026 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	695b      	ldr	r3, [r3, #20]
 8008a50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	bf14      	ite	ne
 8008a58:	2301      	movne	r3, #1
 8008a5a:	2300      	moveq	r3, #0
 8008a5c:	b2db      	uxtb	r3, r3
 8008a5e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a66:	f003 0308 	and.w	r3, r3, #8
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d103      	bne.n	8008a76 <HAL_UART_IRQHandler+0x17a>
 8008a6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d04f      	beq.n	8008b16 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f000 f9f8 	bl	8008e6c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	695b      	ldr	r3, [r3, #20]
 8008a82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d041      	beq.n	8008b0e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	3314      	adds	r3, #20
 8008a90:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a94:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008a98:	e853 3f00 	ldrex	r3, [r3]
 8008a9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008aa0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008aa4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008aa8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	3314      	adds	r3, #20
 8008ab2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008ab6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008aba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008abe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008ac2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008ac6:	e841 2300 	strex	r3, r2, [r1]
 8008aca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008ace:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d1d9      	bne.n	8008a8a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d013      	beq.n	8008b06 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ae2:	4a7e      	ldr	r2, [pc, #504]	@ (8008cdc <HAL_UART_IRQHandler+0x3e0>)
 8008ae4:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008aea:	4618      	mov	r0, r3
 8008aec:	f7fd fd4a 	bl	8006584 <HAL_DMA_Abort_IT>
 8008af0:	4603      	mov	r3, r0
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d016      	beq.n	8008b24 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008afa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008afc:	687a      	ldr	r2, [r7, #4]
 8008afe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008b00:	4610      	mov	r0, r2
 8008b02:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b04:	e00e      	b.n	8008b24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008b06:	6878      	ldr	r0, [r7, #4]
 8008b08:	f000 f99c 	bl	8008e44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b0c:	e00a      	b.n	8008b24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f000 f998 	bl	8008e44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b14:	e006      	b.n	8008b24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f000 f994 	bl	8008e44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2200      	movs	r2, #0
 8008b20:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008b22:	e175      	b.n	8008e10 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b24:	bf00      	nop
    return;
 8008b26:	e173      	b.n	8008e10 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b2c:	2b01      	cmp	r3, #1
 8008b2e:	f040 814f 	bne.w	8008dd0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008b32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b36:	f003 0310 	and.w	r3, r3, #16
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	f000 8148 	beq.w	8008dd0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008b40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b44:	f003 0310 	and.w	r3, r3, #16
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	f000 8141 	beq.w	8008dd0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008b4e:	2300      	movs	r3, #0
 8008b50:	60bb      	str	r3, [r7, #8]
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	60bb      	str	r3, [r7, #8]
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	685b      	ldr	r3, [r3, #4]
 8008b60:	60bb      	str	r3, [r7, #8]
 8008b62:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	695b      	ldr	r3, [r3, #20]
 8008b6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	f000 80b6 	beq.w	8008ce0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	685b      	ldr	r3, [r3, #4]
 8008b7c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008b80:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	f000 8145 	beq.w	8008e14 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008b8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b92:	429a      	cmp	r2, r3
 8008b94:	f080 813e 	bcs.w	8008e14 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b9e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ba4:	699b      	ldr	r3, [r3, #24]
 8008ba6:	2b20      	cmp	r3, #32
 8008ba8:	f000 8088 	beq.w	8008cbc <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	330c      	adds	r3, #12
 8008bb2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bb6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008bba:	e853 3f00 	ldrex	r3, [r3]
 8008bbe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008bc2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008bc6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008bca:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	330c      	adds	r3, #12
 8008bd4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008bd8:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008bdc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008be0:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008be4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008be8:	e841 2300 	strex	r3, r2, [r1]
 8008bec:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008bf0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d1d9      	bne.n	8008bac <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	3314      	adds	r3, #20
 8008bfe:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c00:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008c02:	e853 3f00 	ldrex	r3, [r3]
 8008c06:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008c08:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008c0a:	f023 0301 	bic.w	r3, r3, #1
 8008c0e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	3314      	adds	r3, #20
 8008c18:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008c1c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008c20:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c22:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008c24:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008c28:	e841 2300 	strex	r3, r2, [r1]
 8008c2c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008c2e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d1e1      	bne.n	8008bf8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	3314      	adds	r3, #20
 8008c3a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c3c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008c3e:	e853 3f00 	ldrex	r3, [r3]
 8008c42:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008c44:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008c46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c4a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	3314      	adds	r3, #20
 8008c54:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008c58:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008c5a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c5c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008c5e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008c60:	e841 2300 	strex	r3, r2, [r1]
 8008c64:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008c66:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d1e3      	bne.n	8008c34 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2220      	movs	r2, #32
 8008c70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2200      	movs	r2, #0
 8008c78:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	330c      	adds	r3, #12
 8008c80:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c84:	e853 3f00 	ldrex	r3, [r3]
 8008c88:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008c8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c8c:	f023 0310 	bic.w	r3, r3, #16
 8008c90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	330c      	adds	r3, #12
 8008c9a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008c9e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008ca0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ca2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008ca4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008ca6:	e841 2300 	strex	r3, r2, [r1]
 8008caa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008cac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d1e3      	bne.n	8008c7a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	f7fd fc29 	bl	800650e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	2202      	movs	r2, #2
 8008cc0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008cca:	b29b      	uxth	r3, r3
 8008ccc:	1ad3      	subs	r3, r2, r3
 8008cce:	b29b      	uxth	r3, r3
 8008cd0:	4619      	mov	r1, r3
 8008cd2:	6878      	ldr	r0, [r7, #4]
 8008cd4:	f000 f8bf 	bl	8008e56 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008cd8:	e09c      	b.n	8008e14 <HAL_UART_IRQHandler+0x518>
 8008cda:	bf00      	nop
 8008cdc:	08008f31 	.word	0x08008f31
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008ce8:	b29b      	uxth	r3, r3
 8008cea:	1ad3      	subs	r3, r2, r3
 8008cec:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008cf4:	b29b      	uxth	r3, r3
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	f000 808e 	beq.w	8008e18 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008cfc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	f000 8089 	beq.w	8008e18 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	330c      	adds	r3, #12
 8008d0c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d10:	e853 3f00 	ldrex	r3, [r3]
 8008d14:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008d16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008d1c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	330c      	adds	r3, #12
 8008d26:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008d2a:	647a      	str	r2, [r7, #68]	@ 0x44
 8008d2c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d2e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008d30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d32:	e841 2300 	strex	r3, r2, [r1]
 8008d36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008d38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d1e3      	bne.n	8008d06 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	3314      	adds	r3, #20
 8008d44:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d48:	e853 3f00 	ldrex	r3, [r3]
 8008d4c:	623b      	str	r3, [r7, #32]
   return(result);
 8008d4e:	6a3b      	ldr	r3, [r7, #32]
 8008d50:	f023 0301 	bic.w	r3, r3, #1
 8008d54:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	3314      	adds	r3, #20
 8008d5e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008d62:	633a      	str	r2, [r7, #48]	@ 0x30
 8008d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d6a:	e841 2300 	strex	r3, r2, [r1]
 8008d6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d1e3      	bne.n	8008d3e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2220      	movs	r2, #32
 8008d7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2200      	movs	r2, #0
 8008d82:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	330c      	adds	r3, #12
 8008d8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d8c:	693b      	ldr	r3, [r7, #16]
 8008d8e:	e853 3f00 	ldrex	r3, [r3]
 8008d92:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	f023 0310 	bic.w	r3, r3, #16
 8008d9a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	330c      	adds	r3, #12
 8008da4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008da8:	61fa      	str	r2, [r7, #28]
 8008daa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dac:	69b9      	ldr	r1, [r7, #24]
 8008dae:	69fa      	ldr	r2, [r7, #28]
 8008db0:	e841 2300 	strex	r3, r2, [r1]
 8008db4:	617b      	str	r3, [r7, #20]
   return(result);
 8008db6:	697b      	ldr	r3, [r7, #20]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d1e3      	bne.n	8008d84 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2202      	movs	r2, #2
 8008dc0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008dc2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008dc6:	4619      	mov	r1, r3
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f000 f844 	bl	8008e56 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008dce:	e023      	b.n	8008e18 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008dd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008dd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d009      	beq.n	8008df0 <HAL_UART_IRQHandler+0x4f4>
 8008ddc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008de0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d003      	beq.n	8008df0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008de8:	6878      	ldr	r0, [r7, #4]
 8008dea:	f000 f8b5 	bl	8008f58 <UART_Transmit_IT>
    return;
 8008dee:	e014      	b.n	8008e1a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008df0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008df4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d00e      	beq.n	8008e1a <HAL_UART_IRQHandler+0x51e>
 8008dfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d008      	beq.n	8008e1a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008e08:	6878      	ldr	r0, [r7, #4]
 8008e0a:	f000 f8f4 	bl	8008ff6 <UART_EndTransmit_IT>
    return;
 8008e0e:	e004      	b.n	8008e1a <HAL_UART_IRQHandler+0x51e>
    return;
 8008e10:	bf00      	nop
 8008e12:	e002      	b.n	8008e1a <HAL_UART_IRQHandler+0x51e>
      return;
 8008e14:	bf00      	nop
 8008e16:	e000      	b.n	8008e1a <HAL_UART_IRQHandler+0x51e>
      return;
 8008e18:	bf00      	nop
  }
}
 8008e1a:	37e8      	adds	r7, #232	@ 0xe8
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	bd80      	pop	{r7, pc}

08008e20 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008e20:	b480      	push	{r7}
 8008e22:	b083      	sub	sp, #12
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008e28:	bf00      	nop
 8008e2a:	370c      	adds	r7, #12
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	bc80      	pop	{r7}
 8008e30:	4770      	bx	lr

08008e32 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008e32:	b480      	push	{r7}
 8008e34:	b083      	sub	sp, #12
 8008e36:	af00      	add	r7, sp, #0
 8008e38:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008e3a:	bf00      	nop
 8008e3c:	370c      	adds	r7, #12
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	bc80      	pop	{r7}
 8008e42:	4770      	bx	lr

08008e44 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008e44:	b480      	push	{r7}
 8008e46:	b083      	sub	sp, #12
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008e4c:	bf00      	nop
 8008e4e:	370c      	adds	r7, #12
 8008e50:	46bd      	mov	sp, r7
 8008e52:	bc80      	pop	{r7}
 8008e54:	4770      	bx	lr

08008e56 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008e56:	b480      	push	{r7}
 8008e58:	b083      	sub	sp, #12
 8008e5a:	af00      	add	r7, sp, #0
 8008e5c:	6078      	str	r0, [r7, #4]
 8008e5e:	460b      	mov	r3, r1
 8008e60:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008e62:	bf00      	nop
 8008e64:	370c      	adds	r7, #12
 8008e66:	46bd      	mov	sp, r7
 8008e68:	bc80      	pop	{r7}
 8008e6a:	4770      	bx	lr

08008e6c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b095      	sub	sp, #84	@ 0x54
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	330c      	adds	r3, #12
 8008e7a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e7e:	e853 3f00 	ldrex	r3, [r3]
 8008e82:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e86:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	330c      	adds	r3, #12
 8008e92:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008e94:	643a      	str	r2, [r7, #64]	@ 0x40
 8008e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e98:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008e9a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008e9c:	e841 2300 	strex	r3, r2, [r1]
 8008ea0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008ea2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d1e5      	bne.n	8008e74 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	3314      	adds	r3, #20
 8008eae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eb0:	6a3b      	ldr	r3, [r7, #32]
 8008eb2:	e853 3f00 	ldrex	r3, [r3]
 8008eb6:	61fb      	str	r3, [r7, #28]
   return(result);
 8008eb8:	69fb      	ldr	r3, [r7, #28]
 8008eba:	f023 0301 	bic.w	r3, r3, #1
 8008ebe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	3314      	adds	r3, #20
 8008ec6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008ec8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008eca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ecc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008ece:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ed0:	e841 2300 	strex	r3, r2, [r1]
 8008ed4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d1e5      	bne.n	8008ea8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ee0:	2b01      	cmp	r3, #1
 8008ee2:	d119      	bne.n	8008f18 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	330c      	adds	r3, #12
 8008eea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	e853 3f00 	ldrex	r3, [r3]
 8008ef2:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ef4:	68bb      	ldr	r3, [r7, #8]
 8008ef6:	f023 0310 	bic.w	r3, r3, #16
 8008efa:	647b      	str	r3, [r7, #68]	@ 0x44
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	330c      	adds	r3, #12
 8008f02:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f04:	61ba      	str	r2, [r7, #24]
 8008f06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f08:	6979      	ldr	r1, [r7, #20]
 8008f0a:	69ba      	ldr	r2, [r7, #24]
 8008f0c:	e841 2300 	strex	r3, r2, [r1]
 8008f10:	613b      	str	r3, [r7, #16]
   return(result);
 8008f12:	693b      	ldr	r3, [r7, #16]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d1e5      	bne.n	8008ee4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2220      	movs	r2, #32
 8008f1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2200      	movs	r2, #0
 8008f24:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008f26:	bf00      	nop
 8008f28:	3754      	adds	r7, #84	@ 0x54
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bc80      	pop	{r7}
 8008f2e:	4770      	bx	lr

08008f30 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b084      	sub	sp, #16
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f3c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	2200      	movs	r2, #0
 8008f42:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	2200      	movs	r2, #0
 8008f48:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008f4a:	68f8      	ldr	r0, [r7, #12]
 8008f4c:	f7ff ff7a 	bl	8008e44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008f50:	bf00      	nop
 8008f52:	3710      	adds	r7, #16
 8008f54:	46bd      	mov	sp, r7
 8008f56:	bd80      	pop	{r7, pc}

08008f58 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008f58:	b480      	push	{r7}
 8008f5a:	b085      	sub	sp, #20
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f66:	b2db      	uxtb	r3, r3
 8008f68:	2b21      	cmp	r3, #33	@ 0x21
 8008f6a:	d13e      	bne.n	8008fea <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	689b      	ldr	r3, [r3, #8]
 8008f70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f74:	d114      	bne.n	8008fa0 <UART_Transmit_IT+0x48>
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	691b      	ldr	r3, [r3, #16]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d110      	bne.n	8008fa0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6a1b      	ldr	r3, [r3, #32]
 8008f82:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	881b      	ldrh	r3, [r3, #0]
 8008f88:	461a      	mov	r2, r3
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008f92:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	6a1b      	ldr	r3, [r3, #32]
 8008f98:	1c9a      	adds	r2, r3, #2
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	621a      	str	r2, [r3, #32]
 8008f9e:	e008      	b.n	8008fb2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	6a1b      	ldr	r3, [r3, #32]
 8008fa4:	1c59      	adds	r1, r3, #1
 8008fa6:	687a      	ldr	r2, [r7, #4]
 8008fa8:	6211      	str	r1, [r2, #32]
 8008faa:	781a      	ldrb	r2, [r3, #0]
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008fb6:	b29b      	uxth	r3, r3
 8008fb8:	3b01      	subs	r3, #1
 8008fba:	b29b      	uxth	r3, r3
 8008fbc:	687a      	ldr	r2, [r7, #4]
 8008fbe:	4619      	mov	r1, r3
 8008fc0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d10f      	bne.n	8008fe6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	68da      	ldr	r2, [r3, #12]
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008fd4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	68da      	ldr	r2, [r3, #12]
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008fe4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	e000      	b.n	8008fec <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008fea:	2302      	movs	r3, #2
  }
}
 8008fec:	4618      	mov	r0, r3
 8008fee:	3714      	adds	r7, #20
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	bc80      	pop	{r7}
 8008ff4:	4770      	bx	lr

08008ff6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008ff6:	b580      	push	{r7, lr}
 8008ff8:	b082      	sub	sp, #8
 8008ffa:	af00      	add	r7, sp, #0
 8008ffc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	68da      	ldr	r2, [r3, #12]
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800900c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2220      	movs	r2, #32
 8009012:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009016:	6878      	ldr	r0, [r7, #4]
 8009018:	f7ff ff02 	bl	8008e20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800901c:	2300      	movs	r3, #0
}
 800901e:	4618      	mov	r0, r3
 8009020:	3708      	adds	r7, #8
 8009022:	46bd      	mov	sp, r7
 8009024:	bd80      	pop	{r7, pc}

08009026 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009026:	b580      	push	{r7, lr}
 8009028:	b08c      	sub	sp, #48	@ 0x30
 800902a:	af00      	add	r7, sp, #0
 800902c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009034:	b2db      	uxtb	r3, r3
 8009036:	2b22      	cmp	r3, #34	@ 0x22
 8009038:	f040 80ae 	bne.w	8009198 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	689b      	ldr	r3, [r3, #8]
 8009040:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009044:	d117      	bne.n	8009076 <UART_Receive_IT+0x50>
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	691b      	ldr	r3, [r3, #16]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d113      	bne.n	8009076 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800904e:	2300      	movs	r3, #0
 8009050:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009056:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	685b      	ldr	r3, [r3, #4]
 800905e:	b29b      	uxth	r3, r3
 8009060:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009064:	b29a      	uxth	r2, r3
 8009066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009068:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800906e:	1c9a      	adds	r2, r3, #2
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	629a      	str	r2, [r3, #40]	@ 0x28
 8009074:	e026      	b.n	80090c4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800907a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800907c:	2300      	movs	r3, #0
 800907e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	689b      	ldr	r3, [r3, #8]
 8009084:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009088:	d007      	beq.n	800909a <UART_Receive_IT+0x74>
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	689b      	ldr	r3, [r3, #8]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d10a      	bne.n	80090a8 <UART_Receive_IT+0x82>
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	691b      	ldr	r3, [r3, #16]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d106      	bne.n	80090a8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	685b      	ldr	r3, [r3, #4]
 80090a0:	b2da      	uxtb	r2, r3
 80090a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090a4:	701a      	strb	r2, [r3, #0]
 80090a6:	e008      	b.n	80090ba <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	685b      	ldr	r3, [r3, #4]
 80090ae:	b2db      	uxtb	r3, r3
 80090b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80090b4:	b2da      	uxtb	r2, r3
 80090b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090b8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090be:	1c5a      	adds	r2, r3, #1
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80090c8:	b29b      	uxth	r3, r3
 80090ca:	3b01      	subs	r3, #1
 80090cc:	b29b      	uxth	r3, r3
 80090ce:	687a      	ldr	r2, [r7, #4]
 80090d0:	4619      	mov	r1, r3
 80090d2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d15d      	bne.n	8009194 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	68da      	ldr	r2, [r3, #12]
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f022 0220 	bic.w	r2, r2, #32
 80090e6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	68da      	ldr	r2, [r3, #12]
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80090f6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	695a      	ldr	r2, [r3, #20]
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	f022 0201 	bic.w	r2, r2, #1
 8009106:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	2220      	movs	r2, #32
 800910c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	2200      	movs	r2, #0
 8009114:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800911a:	2b01      	cmp	r3, #1
 800911c:	d135      	bne.n	800918a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	2200      	movs	r2, #0
 8009122:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	330c      	adds	r3, #12
 800912a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800912c:	697b      	ldr	r3, [r7, #20]
 800912e:	e853 3f00 	ldrex	r3, [r3]
 8009132:	613b      	str	r3, [r7, #16]
   return(result);
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	f023 0310 	bic.w	r3, r3, #16
 800913a:	627b      	str	r3, [r7, #36]	@ 0x24
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	330c      	adds	r3, #12
 8009142:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009144:	623a      	str	r2, [r7, #32]
 8009146:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009148:	69f9      	ldr	r1, [r7, #28]
 800914a:	6a3a      	ldr	r2, [r7, #32]
 800914c:	e841 2300 	strex	r3, r2, [r1]
 8009150:	61bb      	str	r3, [r7, #24]
   return(result);
 8009152:	69bb      	ldr	r3, [r7, #24]
 8009154:	2b00      	cmp	r3, #0
 8009156:	d1e5      	bne.n	8009124 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f003 0310 	and.w	r3, r3, #16
 8009162:	2b10      	cmp	r3, #16
 8009164:	d10a      	bne.n	800917c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009166:	2300      	movs	r3, #0
 8009168:	60fb      	str	r3, [r7, #12]
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	60fb      	str	r3, [r7, #12]
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	685b      	ldr	r3, [r3, #4]
 8009178:	60fb      	str	r3, [r7, #12]
 800917a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009180:	4619      	mov	r1, r3
 8009182:	6878      	ldr	r0, [r7, #4]
 8009184:	f7ff fe67 	bl	8008e56 <HAL_UARTEx_RxEventCallback>
 8009188:	e002      	b.n	8009190 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800918a:	6878      	ldr	r0, [r7, #4]
 800918c:	f7ff fe51 	bl	8008e32 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009190:	2300      	movs	r3, #0
 8009192:	e002      	b.n	800919a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009194:	2300      	movs	r3, #0
 8009196:	e000      	b.n	800919a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009198:	2302      	movs	r3, #2
  }
}
 800919a:	4618      	mov	r0, r3
 800919c:	3730      	adds	r7, #48	@ 0x30
 800919e:	46bd      	mov	sp, r7
 80091a0:	bd80      	pop	{r7, pc}
	...

080091a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b084      	sub	sp, #16
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	691b      	ldr	r3, [r3, #16]
 80091b2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	68da      	ldr	r2, [r3, #12]
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	430a      	orrs	r2, r1
 80091c0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	689a      	ldr	r2, [r3, #8]
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	691b      	ldr	r3, [r3, #16]
 80091ca:	431a      	orrs	r2, r3
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	695b      	ldr	r3, [r3, #20]
 80091d0:	4313      	orrs	r3, r2
 80091d2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	68db      	ldr	r3, [r3, #12]
 80091da:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80091de:	f023 030c 	bic.w	r3, r3, #12
 80091e2:	687a      	ldr	r2, [r7, #4]
 80091e4:	6812      	ldr	r2, [r2, #0]
 80091e6:	68b9      	ldr	r1, [r7, #8]
 80091e8:	430b      	orrs	r3, r1
 80091ea:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	695b      	ldr	r3, [r3, #20]
 80091f2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	699a      	ldr	r2, [r3, #24]
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	430a      	orrs	r2, r1
 8009200:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	4a2c      	ldr	r2, [pc, #176]	@ (80092b8 <UART_SetConfig+0x114>)
 8009208:	4293      	cmp	r3, r2
 800920a:	d103      	bne.n	8009214 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800920c:	f7fe fc88 	bl	8007b20 <HAL_RCC_GetPCLK2Freq>
 8009210:	60f8      	str	r0, [r7, #12]
 8009212:	e002      	b.n	800921a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8009214:	f7fe fc70 	bl	8007af8 <HAL_RCC_GetPCLK1Freq>
 8009218:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800921a:	68fa      	ldr	r2, [r7, #12]
 800921c:	4613      	mov	r3, r2
 800921e:	009b      	lsls	r3, r3, #2
 8009220:	4413      	add	r3, r2
 8009222:	009a      	lsls	r2, r3, #2
 8009224:	441a      	add	r2, r3
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	685b      	ldr	r3, [r3, #4]
 800922a:	009b      	lsls	r3, r3, #2
 800922c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009230:	4a22      	ldr	r2, [pc, #136]	@ (80092bc <UART_SetConfig+0x118>)
 8009232:	fba2 2303 	umull	r2, r3, r2, r3
 8009236:	095b      	lsrs	r3, r3, #5
 8009238:	0119      	lsls	r1, r3, #4
 800923a:	68fa      	ldr	r2, [r7, #12]
 800923c:	4613      	mov	r3, r2
 800923e:	009b      	lsls	r3, r3, #2
 8009240:	4413      	add	r3, r2
 8009242:	009a      	lsls	r2, r3, #2
 8009244:	441a      	add	r2, r3
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	685b      	ldr	r3, [r3, #4]
 800924a:	009b      	lsls	r3, r3, #2
 800924c:	fbb2 f2f3 	udiv	r2, r2, r3
 8009250:	4b1a      	ldr	r3, [pc, #104]	@ (80092bc <UART_SetConfig+0x118>)
 8009252:	fba3 0302 	umull	r0, r3, r3, r2
 8009256:	095b      	lsrs	r3, r3, #5
 8009258:	2064      	movs	r0, #100	@ 0x64
 800925a:	fb00 f303 	mul.w	r3, r0, r3
 800925e:	1ad3      	subs	r3, r2, r3
 8009260:	011b      	lsls	r3, r3, #4
 8009262:	3332      	adds	r3, #50	@ 0x32
 8009264:	4a15      	ldr	r2, [pc, #84]	@ (80092bc <UART_SetConfig+0x118>)
 8009266:	fba2 2303 	umull	r2, r3, r2, r3
 800926a:	095b      	lsrs	r3, r3, #5
 800926c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009270:	4419      	add	r1, r3
 8009272:	68fa      	ldr	r2, [r7, #12]
 8009274:	4613      	mov	r3, r2
 8009276:	009b      	lsls	r3, r3, #2
 8009278:	4413      	add	r3, r2
 800927a:	009a      	lsls	r2, r3, #2
 800927c:	441a      	add	r2, r3
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	685b      	ldr	r3, [r3, #4]
 8009282:	009b      	lsls	r3, r3, #2
 8009284:	fbb2 f2f3 	udiv	r2, r2, r3
 8009288:	4b0c      	ldr	r3, [pc, #48]	@ (80092bc <UART_SetConfig+0x118>)
 800928a:	fba3 0302 	umull	r0, r3, r3, r2
 800928e:	095b      	lsrs	r3, r3, #5
 8009290:	2064      	movs	r0, #100	@ 0x64
 8009292:	fb00 f303 	mul.w	r3, r0, r3
 8009296:	1ad3      	subs	r3, r2, r3
 8009298:	011b      	lsls	r3, r3, #4
 800929a:	3332      	adds	r3, #50	@ 0x32
 800929c:	4a07      	ldr	r2, [pc, #28]	@ (80092bc <UART_SetConfig+0x118>)
 800929e:	fba2 2303 	umull	r2, r3, r2, r3
 80092a2:	095b      	lsrs	r3, r3, #5
 80092a4:	f003 020f 	and.w	r2, r3, #15
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	440a      	add	r2, r1
 80092ae:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80092b0:	bf00      	nop
 80092b2:	3710      	adds	r7, #16
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}
 80092b8:	40013800 	.word	0x40013800
 80092bc:	51eb851f 	.word	0x51eb851f

080092c0 <__cvt>:
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092c6:	461d      	mov	r5, r3
 80092c8:	bfbb      	ittet	lt
 80092ca:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80092ce:	461d      	movlt	r5, r3
 80092d0:	2300      	movge	r3, #0
 80092d2:	232d      	movlt	r3, #45	@ 0x2d
 80092d4:	b088      	sub	sp, #32
 80092d6:	4614      	mov	r4, r2
 80092d8:	bfb8      	it	lt
 80092da:	4614      	movlt	r4, r2
 80092dc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80092de:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80092e0:	7013      	strb	r3, [r2, #0]
 80092e2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80092e4:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80092e8:	f023 0820 	bic.w	r8, r3, #32
 80092ec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80092f0:	d005      	beq.n	80092fe <__cvt+0x3e>
 80092f2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80092f6:	d100      	bne.n	80092fa <__cvt+0x3a>
 80092f8:	3601      	adds	r6, #1
 80092fa:	2302      	movs	r3, #2
 80092fc:	e000      	b.n	8009300 <__cvt+0x40>
 80092fe:	2303      	movs	r3, #3
 8009300:	aa07      	add	r2, sp, #28
 8009302:	9204      	str	r2, [sp, #16]
 8009304:	aa06      	add	r2, sp, #24
 8009306:	e9cd a202 	strd	sl, r2, [sp, #8]
 800930a:	e9cd 3600 	strd	r3, r6, [sp]
 800930e:	4622      	mov	r2, r4
 8009310:	462b      	mov	r3, r5
 8009312:	f000 fe7d 	bl	800a010 <_dtoa_r>
 8009316:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800931a:	4607      	mov	r7, r0
 800931c:	d119      	bne.n	8009352 <__cvt+0x92>
 800931e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009320:	07db      	lsls	r3, r3, #31
 8009322:	d50e      	bpl.n	8009342 <__cvt+0x82>
 8009324:	eb00 0906 	add.w	r9, r0, r6
 8009328:	2200      	movs	r2, #0
 800932a:	2300      	movs	r3, #0
 800932c:	4620      	mov	r0, r4
 800932e:	4629      	mov	r1, r5
 8009330:	f7f7 fb3a 	bl	80009a8 <__aeabi_dcmpeq>
 8009334:	b108      	cbz	r0, 800933a <__cvt+0x7a>
 8009336:	f8cd 901c 	str.w	r9, [sp, #28]
 800933a:	2230      	movs	r2, #48	@ 0x30
 800933c:	9b07      	ldr	r3, [sp, #28]
 800933e:	454b      	cmp	r3, r9
 8009340:	d31e      	bcc.n	8009380 <__cvt+0xc0>
 8009342:	4638      	mov	r0, r7
 8009344:	9b07      	ldr	r3, [sp, #28]
 8009346:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009348:	1bdb      	subs	r3, r3, r7
 800934a:	6013      	str	r3, [r2, #0]
 800934c:	b008      	add	sp, #32
 800934e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009352:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009356:	eb00 0906 	add.w	r9, r0, r6
 800935a:	d1e5      	bne.n	8009328 <__cvt+0x68>
 800935c:	7803      	ldrb	r3, [r0, #0]
 800935e:	2b30      	cmp	r3, #48	@ 0x30
 8009360:	d10a      	bne.n	8009378 <__cvt+0xb8>
 8009362:	2200      	movs	r2, #0
 8009364:	2300      	movs	r3, #0
 8009366:	4620      	mov	r0, r4
 8009368:	4629      	mov	r1, r5
 800936a:	f7f7 fb1d 	bl	80009a8 <__aeabi_dcmpeq>
 800936e:	b918      	cbnz	r0, 8009378 <__cvt+0xb8>
 8009370:	f1c6 0601 	rsb	r6, r6, #1
 8009374:	f8ca 6000 	str.w	r6, [sl]
 8009378:	f8da 3000 	ldr.w	r3, [sl]
 800937c:	4499      	add	r9, r3
 800937e:	e7d3      	b.n	8009328 <__cvt+0x68>
 8009380:	1c59      	adds	r1, r3, #1
 8009382:	9107      	str	r1, [sp, #28]
 8009384:	701a      	strb	r2, [r3, #0]
 8009386:	e7d9      	b.n	800933c <__cvt+0x7c>

08009388 <__exponent>:
 8009388:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800938a:	2900      	cmp	r1, #0
 800938c:	bfb6      	itet	lt
 800938e:	232d      	movlt	r3, #45	@ 0x2d
 8009390:	232b      	movge	r3, #43	@ 0x2b
 8009392:	4249      	neglt	r1, r1
 8009394:	2909      	cmp	r1, #9
 8009396:	7002      	strb	r2, [r0, #0]
 8009398:	7043      	strb	r3, [r0, #1]
 800939a:	dd29      	ble.n	80093f0 <__exponent+0x68>
 800939c:	f10d 0307 	add.w	r3, sp, #7
 80093a0:	461d      	mov	r5, r3
 80093a2:	270a      	movs	r7, #10
 80093a4:	fbb1 f6f7 	udiv	r6, r1, r7
 80093a8:	461a      	mov	r2, r3
 80093aa:	fb07 1416 	mls	r4, r7, r6, r1
 80093ae:	3430      	adds	r4, #48	@ 0x30
 80093b0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80093b4:	460c      	mov	r4, r1
 80093b6:	2c63      	cmp	r4, #99	@ 0x63
 80093b8:	4631      	mov	r1, r6
 80093ba:	f103 33ff 	add.w	r3, r3, #4294967295
 80093be:	dcf1      	bgt.n	80093a4 <__exponent+0x1c>
 80093c0:	3130      	adds	r1, #48	@ 0x30
 80093c2:	1e94      	subs	r4, r2, #2
 80093c4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80093c8:	4623      	mov	r3, r4
 80093ca:	1c41      	adds	r1, r0, #1
 80093cc:	42ab      	cmp	r3, r5
 80093ce:	d30a      	bcc.n	80093e6 <__exponent+0x5e>
 80093d0:	f10d 0309 	add.w	r3, sp, #9
 80093d4:	1a9b      	subs	r3, r3, r2
 80093d6:	42ac      	cmp	r4, r5
 80093d8:	bf88      	it	hi
 80093da:	2300      	movhi	r3, #0
 80093dc:	3302      	adds	r3, #2
 80093de:	4403      	add	r3, r0
 80093e0:	1a18      	subs	r0, r3, r0
 80093e2:	b003      	add	sp, #12
 80093e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80093e6:	f813 6b01 	ldrb.w	r6, [r3], #1
 80093ea:	f801 6f01 	strb.w	r6, [r1, #1]!
 80093ee:	e7ed      	b.n	80093cc <__exponent+0x44>
 80093f0:	2330      	movs	r3, #48	@ 0x30
 80093f2:	3130      	adds	r1, #48	@ 0x30
 80093f4:	7083      	strb	r3, [r0, #2]
 80093f6:	70c1      	strb	r1, [r0, #3]
 80093f8:	1d03      	adds	r3, r0, #4
 80093fa:	e7f1      	b.n	80093e0 <__exponent+0x58>

080093fc <_printf_float>:
 80093fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009400:	b091      	sub	sp, #68	@ 0x44
 8009402:	460c      	mov	r4, r1
 8009404:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8009408:	4616      	mov	r6, r2
 800940a:	461f      	mov	r7, r3
 800940c:	4605      	mov	r5, r0
 800940e:	f000 fcf1 	bl	8009df4 <_localeconv_r>
 8009412:	6803      	ldr	r3, [r0, #0]
 8009414:	4618      	mov	r0, r3
 8009416:	9308      	str	r3, [sp, #32]
 8009418:	f7f6 fe9a 	bl	8000150 <strlen>
 800941c:	2300      	movs	r3, #0
 800941e:	930e      	str	r3, [sp, #56]	@ 0x38
 8009420:	f8d8 3000 	ldr.w	r3, [r8]
 8009424:	9009      	str	r0, [sp, #36]	@ 0x24
 8009426:	3307      	adds	r3, #7
 8009428:	f023 0307 	bic.w	r3, r3, #7
 800942c:	f103 0208 	add.w	r2, r3, #8
 8009430:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009434:	f8d4 b000 	ldr.w	fp, [r4]
 8009438:	f8c8 2000 	str.w	r2, [r8]
 800943c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009440:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009444:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009446:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800944a:	f04f 32ff 	mov.w	r2, #4294967295
 800944e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009452:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009456:	4b9c      	ldr	r3, [pc, #624]	@ (80096c8 <_printf_float+0x2cc>)
 8009458:	f7f7 fad8 	bl	8000a0c <__aeabi_dcmpun>
 800945c:	bb70      	cbnz	r0, 80094bc <_printf_float+0xc0>
 800945e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009462:	f04f 32ff 	mov.w	r2, #4294967295
 8009466:	4b98      	ldr	r3, [pc, #608]	@ (80096c8 <_printf_float+0x2cc>)
 8009468:	f7f7 fab2 	bl	80009d0 <__aeabi_dcmple>
 800946c:	bb30      	cbnz	r0, 80094bc <_printf_float+0xc0>
 800946e:	2200      	movs	r2, #0
 8009470:	2300      	movs	r3, #0
 8009472:	4640      	mov	r0, r8
 8009474:	4649      	mov	r1, r9
 8009476:	f7f7 faa1 	bl	80009bc <__aeabi_dcmplt>
 800947a:	b110      	cbz	r0, 8009482 <_printf_float+0x86>
 800947c:	232d      	movs	r3, #45	@ 0x2d
 800947e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009482:	4a92      	ldr	r2, [pc, #584]	@ (80096cc <_printf_float+0x2d0>)
 8009484:	4b92      	ldr	r3, [pc, #584]	@ (80096d0 <_printf_float+0x2d4>)
 8009486:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800948a:	bf94      	ite	ls
 800948c:	4690      	movls	r8, r2
 800948e:	4698      	movhi	r8, r3
 8009490:	2303      	movs	r3, #3
 8009492:	f04f 0900 	mov.w	r9, #0
 8009496:	6123      	str	r3, [r4, #16]
 8009498:	f02b 0304 	bic.w	r3, fp, #4
 800949c:	6023      	str	r3, [r4, #0]
 800949e:	4633      	mov	r3, r6
 80094a0:	4621      	mov	r1, r4
 80094a2:	4628      	mov	r0, r5
 80094a4:	9700      	str	r7, [sp, #0]
 80094a6:	aa0f      	add	r2, sp, #60	@ 0x3c
 80094a8:	f000 f9d4 	bl	8009854 <_printf_common>
 80094ac:	3001      	adds	r0, #1
 80094ae:	f040 8090 	bne.w	80095d2 <_printf_float+0x1d6>
 80094b2:	f04f 30ff 	mov.w	r0, #4294967295
 80094b6:	b011      	add	sp, #68	@ 0x44
 80094b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094bc:	4642      	mov	r2, r8
 80094be:	464b      	mov	r3, r9
 80094c0:	4640      	mov	r0, r8
 80094c2:	4649      	mov	r1, r9
 80094c4:	f7f7 faa2 	bl	8000a0c <__aeabi_dcmpun>
 80094c8:	b148      	cbz	r0, 80094de <_printf_float+0xe2>
 80094ca:	464b      	mov	r3, r9
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	bfb8      	it	lt
 80094d0:	232d      	movlt	r3, #45	@ 0x2d
 80094d2:	4a80      	ldr	r2, [pc, #512]	@ (80096d4 <_printf_float+0x2d8>)
 80094d4:	bfb8      	it	lt
 80094d6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80094da:	4b7f      	ldr	r3, [pc, #508]	@ (80096d8 <_printf_float+0x2dc>)
 80094dc:	e7d3      	b.n	8009486 <_printf_float+0x8a>
 80094de:	6863      	ldr	r3, [r4, #4]
 80094e0:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80094e4:	1c5a      	adds	r2, r3, #1
 80094e6:	d13f      	bne.n	8009568 <_printf_float+0x16c>
 80094e8:	2306      	movs	r3, #6
 80094ea:	6063      	str	r3, [r4, #4]
 80094ec:	2200      	movs	r2, #0
 80094ee:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80094f2:	6023      	str	r3, [r4, #0]
 80094f4:	9206      	str	r2, [sp, #24]
 80094f6:	aa0e      	add	r2, sp, #56	@ 0x38
 80094f8:	e9cd a204 	strd	sl, r2, [sp, #16]
 80094fc:	aa0d      	add	r2, sp, #52	@ 0x34
 80094fe:	9203      	str	r2, [sp, #12]
 8009500:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8009504:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009508:	6863      	ldr	r3, [r4, #4]
 800950a:	4642      	mov	r2, r8
 800950c:	9300      	str	r3, [sp, #0]
 800950e:	4628      	mov	r0, r5
 8009510:	464b      	mov	r3, r9
 8009512:	910a      	str	r1, [sp, #40]	@ 0x28
 8009514:	f7ff fed4 	bl	80092c0 <__cvt>
 8009518:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800951a:	4680      	mov	r8, r0
 800951c:	2947      	cmp	r1, #71	@ 0x47
 800951e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009520:	d128      	bne.n	8009574 <_printf_float+0x178>
 8009522:	1cc8      	adds	r0, r1, #3
 8009524:	db02      	blt.n	800952c <_printf_float+0x130>
 8009526:	6863      	ldr	r3, [r4, #4]
 8009528:	4299      	cmp	r1, r3
 800952a:	dd40      	ble.n	80095ae <_printf_float+0x1b2>
 800952c:	f1aa 0a02 	sub.w	sl, sl, #2
 8009530:	fa5f fa8a 	uxtb.w	sl, sl
 8009534:	4652      	mov	r2, sl
 8009536:	3901      	subs	r1, #1
 8009538:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800953c:	910d      	str	r1, [sp, #52]	@ 0x34
 800953e:	f7ff ff23 	bl	8009388 <__exponent>
 8009542:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009544:	4681      	mov	r9, r0
 8009546:	1813      	adds	r3, r2, r0
 8009548:	2a01      	cmp	r2, #1
 800954a:	6123      	str	r3, [r4, #16]
 800954c:	dc02      	bgt.n	8009554 <_printf_float+0x158>
 800954e:	6822      	ldr	r2, [r4, #0]
 8009550:	07d2      	lsls	r2, r2, #31
 8009552:	d501      	bpl.n	8009558 <_printf_float+0x15c>
 8009554:	3301      	adds	r3, #1
 8009556:	6123      	str	r3, [r4, #16]
 8009558:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800955c:	2b00      	cmp	r3, #0
 800955e:	d09e      	beq.n	800949e <_printf_float+0xa2>
 8009560:	232d      	movs	r3, #45	@ 0x2d
 8009562:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009566:	e79a      	b.n	800949e <_printf_float+0xa2>
 8009568:	2947      	cmp	r1, #71	@ 0x47
 800956a:	d1bf      	bne.n	80094ec <_printf_float+0xf0>
 800956c:	2b00      	cmp	r3, #0
 800956e:	d1bd      	bne.n	80094ec <_printf_float+0xf0>
 8009570:	2301      	movs	r3, #1
 8009572:	e7ba      	b.n	80094ea <_printf_float+0xee>
 8009574:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009578:	d9dc      	bls.n	8009534 <_printf_float+0x138>
 800957a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800957e:	d118      	bne.n	80095b2 <_printf_float+0x1b6>
 8009580:	2900      	cmp	r1, #0
 8009582:	6863      	ldr	r3, [r4, #4]
 8009584:	dd0b      	ble.n	800959e <_printf_float+0x1a2>
 8009586:	6121      	str	r1, [r4, #16]
 8009588:	b913      	cbnz	r3, 8009590 <_printf_float+0x194>
 800958a:	6822      	ldr	r2, [r4, #0]
 800958c:	07d0      	lsls	r0, r2, #31
 800958e:	d502      	bpl.n	8009596 <_printf_float+0x19a>
 8009590:	3301      	adds	r3, #1
 8009592:	440b      	add	r3, r1
 8009594:	6123      	str	r3, [r4, #16]
 8009596:	f04f 0900 	mov.w	r9, #0
 800959a:	65a1      	str	r1, [r4, #88]	@ 0x58
 800959c:	e7dc      	b.n	8009558 <_printf_float+0x15c>
 800959e:	b913      	cbnz	r3, 80095a6 <_printf_float+0x1aa>
 80095a0:	6822      	ldr	r2, [r4, #0]
 80095a2:	07d2      	lsls	r2, r2, #31
 80095a4:	d501      	bpl.n	80095aa <_printf_float+0x1ae>
 80095a6:	3302      	adds	r3, #2
 80095a8:	e7f4      	b.n	8009594 <_printf_float+0x198>
 80095aa:	2301      	movs	r3, #1
 80095ac:	e7f2      	b.n	8009594 <_printf_float+0x198>
 80095ae:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80095b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80095b4:	4299      	cmp	r1, r3
 80095b6:	db05      	blt.n	80095c4 <_printf_float+0x1c8>
 80095b8:	6823      	ldr	r3, [r4, #0]
 80095ba:	6121      	str	r1, [r4, #16]
 80095bc:	07d8      	lsls	r0, r3, #31
 80095be:	d5ea      	bpl.n	8009596 <_printf_float+0x19a>
 80095c0:	1c4b      	adds	r3, r1, #1
 80095c2:	e7e7      	b.n	8009594 <_printf_float+0x198>
 80095c4:	2900      	cmp	r1, #0
 80095c6:	bfcc      	ite	gt
 80095c8:	2201      	movgt	r2, #1
 80095ca:	f1c1 0202 	rsble	r2, r1, #2
 80095ce:	4413      	add	r3, r2
 80095d0:	e7e0      	b.n	8009594 <_printf_float+0x198>
 80095d2:	6823      	ldr	r3, [r4, #0]
 80095d4:	055a      	lsls	r2, r3, #21
 80095d6:	d407      	bmi.n	80095e8 <_printf_float+0x1ec>
 80095d8:	6923      	ldr	r3, [r4, #16]
 80095da:	4642      	mov	r2, r8
 80095dc:	4631      	mov	r1, r6
 80095de:	4628      	mov	r0, r5
 80095e0:	47b8      	blx	r7
 80095e2:	3001      	adds	r0, #1
 80095e4:	d12b      	bne.n	800963e <_printf_float+0x242>
 80095e6:	e764      	b.n	80094b2 <_printf_float+0xb6>
 80095e8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80095ec:	f240 80dc 	bls.w	80097a8 <_printf_float+0x3ac>
 80095f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80095f4:	2200      	movs	r2, #0
 80095f6:	2300      	movs	r3, #0
 80095f8:	f7f7 f9d6 	bl	80009a8 <__aeabi_dcmpeq>
 80095fc:	2800      	cmp	r0, #0
 80095fe:	d033      	beq.n	8009668 <_printf_float+0x26c>
 8009600:	2301      	movs	r3, #1
 8009602:	4631      	mov	r1, r6
 8009604:	4628      	mov	r0, r5
 8009606:	4a35      	ldr	r2, [pc, #212]	@ (80096dc <_printf_float+0x2e0>)
 8009608:	47b8      	blx	r7
 800960a:	3001      	adds	r0, #1
 800960c:	f43f af51 	beq.w	80094b2 <_printf_float+0xb6>
 8009610:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8009614:	4543      	cmp	r3, r8
 8009616:	db02      	blt.n	800961e <_printf_float+0x222>
 8009618:	6823      	ldr	r3, [r4, #0]
 800961a:	07d8      	lsls	r0, r3, #31
 800961c:	d50f      	bpl.n	800963e <_printf_float+0x242>
 800961e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009622:	4631      	mov	r1, r6
 8009624:	4628      	mov	r0, r5
 8009626:	47b8      	blx	r7
 8009628:	3001      	adds	r0, #1
 800962a:	f43f af42 	beq.w	80094b2 <_printf_float+0xb6>
 800962e:	f04f 0900 	mov.w	r9, #0
 8009632:	f108 38ff 	add.w	r8, r8, #4294967295
 8009636:	f104 0a1a 	add.w	sl, r4, #26
 800963a:	45c8      	cmp	r8, r9
 800963c:	dc09      	bgt.n	8009652 <_printf_float+0x256>
 800963e:	6823      	ldr	r3, [r4, #0]
 8009640:	079b      	lsls	r3, r3, #30
 8009642:	f100 8102 	bmi.w	800984a <_printf_float+0x44e>
 8009646:	68e0      	ldr	r0, [r4, #12]
 8009648:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800964a:	4298      	cmp	r0, r3
 800964c:	bfb8      	it	lt
 800964e:	4618      	movlt	r0, r3
 8009650:	e731      	b.n	80094b6 <_printf_float+0xba>
 8009652:	2301      	movs	r3, #1
 8009654:	4652      	mov	r2, sl
 8009656:	4631      	mov	r1, r6
 8009658:	4628      	mov	r0, r5
 800965a:	47b8      	blx	r7
 800965c:	3001      	adds	r0, #1
 800965e:	f43f af28 	beq.w	80094b2 <_printf_float+0xb6>
 8009662:	f109 0901 	add.w	r9, r9, #1
 8009666:	e7e8      	b.n	800963a <_printf_float+0x23e>
 8009668:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800966a:	2b00      	cmp	r3, #0
 800966c:	dc38      	bgt.n	80096e0 <_printf_float+0x2e4>
 800966e:	2301      	movs	r3, #1
 8009670:	4631      	mov	r1, r6
 8009672:	4628      	mov	r0, r5
 8009674:	4a19      	ldr	r2, [pc, #100]	@ (80096dc <_printf_float+0x2e0>)
 8009676:	47b8      	blx	r7
 8009678:	3001      	adds	r0, #1
 800967a:	f43f af1a 	beq.w	80094b2 <_printf_float+0xb6>
 800967e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8009682:	ea59 0303 	orrs.w	r3, r9, r3
 8009686:	d102      	bne.n	800968e <_printf_float+0x292>
 8009688:	6823      	ldr	r3, [r4, #0]
 800968a:	07d9      	lsls	r1, r3, #31
 800968c:	d5d7      	bpl.n	800963e <_printf_float+0x242>
 800968e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009692:	4631      	mov	r1, r6
 8009694:	4628      	mov	r0, r5
 8009696:	47b8      	blx	r7
 8009698:	3001      	adds	r0, #1
 800969a:	f43f af0a 	beq.w	80094b2 <_printf_float+0xb6>
 800969e:	f04f 0a00 	mov.w	sl, #0
 80096a2:	f104 0b1a 	add.w	fp, r4, #26
 80096a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80096a8:	425b      	negs	r3, r3
 80096aa:	4553      	cmp	r3, sl
 80096ac:	dc01      	bgt.n	80096b2 <_printf_float+0x2b6>
 80096ae:	464b      	mov	r3, r9
 80096b0:	e793      	b.n	80095da <_printf_float+0x1de>
 80096b2:	2301      	movs	r3, #1
 80096b4:	465a      	mov	r2, fp
 80096b6:	4631      	mov	r1, r6
 80096b8:	4628      	mov	r0, r5
 80096ba:	47b8      	blx	r7
 80096bc:	3001      	adds	r0, #1
 80096be:	f43f aef8 	beq.w	80094b2 <_printf_float+0xb6>
 80096c2:	f10a 0a01 	add.w	sl, sl, #1
 80096c6:	e7ee      	b.n	80096a6 <_printf_float+0x2aa>
 80096c8:	7fefffff 	.word	0x7fefffff
 80096cc:	0800df82 	.word	0x0800df82
 80096d0:	0800df86 	.word	0x0800df86
 80096d4:	0800df8a 	.word	0x0800df8a
 80096d8:	0800df8e 	.word	0x0800df8e
 80096dc:	0800df92 	.word	0x0800df92
 80096e0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80096e2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80096e6:	4553      	cmp	r3, sl
 80096e8:	bfa8      	it	ge
 80096ea:	4653      	movge	r3, sl
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	4699      	mov	r9, r3
 80096f0:	dc36      	bgt.n	8009760 <_printf_float+0x364>
 80096f2:	f04f 0b00 	mov.w	fp, #0
 80096f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80096fa:	f104 021a 	add.w	r2, r4, #26
 80096fe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009700:	930a      	str	r3, [sp, #40]	@ 0x28
 8009702:	eba3 0309 	sub.w	r3, r3, r9
 8009706:	455b      	cmp	r3, fp
 8009708:	dc31      	bgt.n	800976e <_printf_float+0x372>
 800970a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800970c:	459a      	cmp	sl, r3
 800970e:	dc3a      	bgt.n	8009786 <_printf_float+0x38a>
 8009710:	6823      	ldr	r3, [r4, #0]
 8009712:	07da      	lsls	r2, r3, #31
 8009714:	d437      	bmi.n	8009786 <_printf_float+0x38a>
 8009716:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009718:	ebaa 0903 	sub.w	r9, sl, r3
 800971c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800971e:	ebaa 0303 	sub.w	r3, sl, r3
 8009722:	4599      	cmp	r9, r3
 8009724:	bfa8      	it	ge
 8009726:	4699      	movge	r9, r3
 8009728:	f1b9 0f00 	cmp.w	r9, #0
 800972c:	dc33      	bgt.n	8009796 <_printf_float+0x39a>
 800972e:	f04f 0800 	mov.w	r8, #0
 8009732:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009736:	f104 0b1a 	add.w	fp, r4, #26
 800973a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800973c:	ebaa 0303 	sub.w	r3, sl, r3
 8009740:	eba3 0309 	sub.w	r3, r3, r9
 8009744:	4543      	cmp	r3, r8
 8009746:	f77f af7a 	ble.w	800963e <_printf_float+0x242>
 800974a:	2301      	movs	r3, #1
 800974c:	465a      	mov	r2, fp
 800974e:	4631      	mov	r1, r6
 8009750:	4628      	mov	r0, r5
 8009752:	47b8      	blx	r7
 8009754:	3001      	adds	r0, #1
 8009756:	f43f aeac 	beq.w	80094b2 <_printf_float+0xb6>
 800975a:	f108 0801 	add.w	r8, r8, #1
 800975e:	e7ec      	b.n	800973a <_printf_float+0x33e>
 8009760:	4642      	mov	r2, r8
 8009762:	4631      	mov	r1, r6
 8009764:	4628      	mov	r0, r5
 8009766:	47b8      	blx	r7
 8009768:	3001      	adds	r0, #1
 800976a:	d1c2      	bne.n	80096f2 <_printf_float+0x2f6>
 800976c:	e6a1      	b.n	80094b2 <_printf_float+0xb6>
 800976e:	2301      	movs	r3, #1
 8009770:	4631      	mov	r1, r6
 8009772:	4628      	mov	r0, r5
 8009774:	920a      	str	r2, [sp, #40]	@ 0x28
 8009776:	47b8      	blx	r7
 8009778:	3001      	adds	r0, #1
 800977a:	f43f ae9a 	beq.w	80094b2 <_printf_float+0xb6>
 800977e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009780:	f10b 0b01 	add.w	fp, fp, #1
 8009784:	e7bb      	b.n	80096fe <_printf_float+0x302>
 8009786:	4631      	mov	r1, r6
 8009788:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800978c:	4628      	mov	r0, r5
 800978e:	47b8      	blx	r7
 8009790:	3001      	adds	r0, #1
 8009792:	d1c0      	bne.n	8009716 <_printf_float+0x31a>
 8009794:	e68d      	b.n	80094b2 <_printf_float+0xb6>
 8009796:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009798:	464b      	mov	r3, r9
 800979a:	4631      	mov	r1, r6
 800979c:	4628      	mov	r0, r5
 800979e:	4442      	add	r2, r8
 80097a0:	47b8      	blx	r7
 80097a2:	3001      	adds	r0, #1
 80097a4:	d1c3      	bne.n	800972e <_printf_float+0x332>
 80097a6:	e684      	b.n	80094b2 <_printf_float+0xb6>
 80097a8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80097ac:	f1ba 0f01 	cmp.w	sl, #1
 80097b0:	dc01      	bgt.n	80097b6 <_printf_float+0x3ba>
 80097b2:	07db      	lsls	r3, r3, #31
 80097b4:	d536      	bpl.n	8009824 <_printf_float+0x428>
 80097b6:	2301      	movs	r3, #1
 80097b8:	4642      	mov	r2, r8
 80097ba:	4631      	mov	r1, r6
 80097bc:	4628      	mov	r0, r5
 80097be:	47b8      	blx	r7
 80097c0:	3001      	adds	r0, #1
 80097c2:	f43f ae76 	beq.w	80094b2 <_printf_float+0xb6>
 80097c6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80097ca:	4631      	mov	r1, r6
 80097cc:	4628      	mov	r0, r5
 80097ce:	47b8      	blx	r7
 80097d0:	3001      	adds	r0, #1
 80097d2:	f43f ae6e 	beq.w	80094b2 <_printf_float+0xb6>
 80097d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80097da:	2200      	movs	r2, #0
 80097dc:	2300      	movs	r3, #0
 80097de:	f10a 3aff 	add.w	sl, sl, #4294967295
 80097e2:	f7f7 f8e1 	bl	80009a8 <__aeabi_dcmpeq>
 80097e6:	b9c0      	cbnz	r0, 800981a <_printf_float+0x41e>
 80097e8:	4653      	mov	r3, sl
 80097ea:	f108 0201 	add.w	r2, r8, #1
 80097ee:	4631      	mov	r1, r6
 80097f0:	4628      	mov	r0, r5
 80097f2:	47b8      	blx	r7
 80097f4:	3001      	adds	r0, #1
 80097f6:	d10c      	bne.n	8009812 <_printf_float+0x416>
 80097f8:	e65b      	b.n	80094b2 <_printf_float+0xb6>
 80097fa:	2301      	movs	r3, #1
 80097fc:	465a      	mov	r2, fp
 80097fe:	4631      	mov	r1, r6
 8009800:	4628      	mov	r0, r5
 8009802:	47b8      	blx	r7
 8009804:	3001      	adds	r0, #1
 8009806:	f43f ae54 	beq.w	80094b2 <_printf_float+0xb6>
 800980a:	f108 0801 	add.w	r8, r8, #1
 800980e:	45d0      	cmp	r8, sl
 8009810:	dbf3      	blt.n	80097fa <_printf_float+0x3fe>
 8009812:	464b      	mov	r3, r9
 8009814:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009818:	e6e0      	b.n	80095dc <_printf_float+0x1e0>
 800981a:	f04f 0800 	mov.w	r8, #0
 800981e:	f104 0b1a 	add.w	fp, r4, #26
 8009822:	e7f4      	b.n	800980e <_printf_float+0x412>
 8009824:	2301      	movs	r3, #1
 8009826:	4642      	mov	r2, r8
 8009828:	e7e1      	b.n	80097ee <_printf_float+0x3f2>
 800982a:	2301      	movs	r3, #1
 800982c:	464a      	mov	r2, r9
 800982e:	4631      	mov	r1, r6
 8009830:	4628      	mov	r0, r5
 8009832:	47b8      	blx	r7
 8009834:	3001      	adds	r0, #1
 8009836:	f43f ae3c 	beq.w	80094b2 <_printf_float+0xb6>
 800983a:	f108 0801 	add.w	r8, r8, #1
 800983e:	68e3      	ldr	r3, [r4, #12]
 8009840:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009842:	1a5b      	subs	r3, r3, r1
 8009844:	4543      	cmp	r3, r8
 8009846:	dcf0      	bgt.n	800982a <_printf_float+0x42e>
 8009848:	e6fd      	b.n	8009646 <_printf_float+0x24a>
 800984a:	f04f 0800 	mov.w	r8, #0
 800984e:	f104 0919 	add.w	r9, r4, #25
 8009852:	e7f4      	b.n	800983e <_printf_float+0x442>

08009854 <_printf_common>:
 8009854:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009858:	4616      	mov	r6, r2
 800985a:	4698      	mov	r8, r3
 800985c:	688a      	ldr	r2, [r1, #8]
 800985e:	690b      	ldr	r3, [r1, #16]
 8009860:	4607      	mov	r7, r0
 8009862:	4293      	cmp	r3, r2
 8009864:	bfb8      	it	lt
 8009866:	4613      	movlt	r3, r2
 8009868:	6033      	str	r3, [r6, #0]
 800986a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800986e:	460c      	mov	r4, r1
 8009870:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009874:	b10a      	cbz	r2, 800987a <_printf_common+0x26>
 8009876:	3301      	adds	r3, #1
 8009878:	6033      	str	r3, [r6, #0]
 800987a:	6823      	ldr	r3, [r4, #0]
 800987c:	0699      	lsls	r1, r3, #26
 800987e:	bf42      	ittt	mi
 8009880:	6833      	ldrmi	r3, [r6, #0]
 8009882:	3302      	addmi	r3, #2
 8009884:	6033      	strmi	r3, [r6, #0]
 8009886:	6825      	ldr	r5, [r4, #0]
 8009888:	f015 0506 	ands.w	r5, r5, #6
 800988c:	d106      	bne.n	800989c <_printf_common+0x48>
 800988e:	f104 0a19 	add.w	sl, r4, #25
 8009892:	68e3      	ldr	r3, [r4, #12]
 8009894:	6832      	ldr	r2, [r6, #0]
 8009896:	1a9b      	subs	r3, r3, r2
 8009898:	42ab      	cmp	r3, r5
 800989a:	dc2b      	bgt.n	80098f4 <_printf_common+0xa0>
 800989c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80098a0:	6822      	ldr	r2, [r4, #0]
 80098a2:	3b00      	subs	r3, #0
 80098a4:	bf18      	it	ne
 80098a6:	2301      	movne	r3, #1
 80098a8:	0692      	lsls	r2, r2, #26
 80098aa:	d430      	bmi.n	800990e <_printf_common+0xba>
 80098ac:	4641      	mov	r1, r8
 80098ae:	4638      	mov	r0, r7
 80098b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80098b4:	47c8      	blx	r9
 80098b6:	3001      	adds	r0, #1
 80098b8:	d023      	beq.n	8009902 <_printf_common+0xae>
 80098ba:	6823      	ldr	r3, [r4, #0]
 80098bc:	6922      	ldr	r2, [r4, #16]
 80098be:	f003 0306 	and.w	r3, r3, #6
 80098c2:	2b04      	cmp	r3, #4
 80098c4:	bf14      	ite	ne
 80098c6:	2500      	movne	r5, #0
 80098c8:	6833      	ldreq	r3, [r6, #0]
 80098ca:	f04f 0600 	mov.w	r6, #0
 80098ce:	bf08      	it	eq
 80098d0:	68e5      	ldreq	r5, [r4, #12]
 80098d2:	f104 041a 	add.w	r4, r4, #26
 80098d6:	bf08      	it	eq
 80098d8:	1aed      	subeq	r5, r5, r3
 80098da:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80098de:	bf08      	it	eq
 80098e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80098e4:	4293      	cmp	r3, r2
 80098e6:	bfc4      	itt	gt
 80098e8:	1a9b      	subgt	r3, r3, r2
 80098ea:	18ed      	addgt	r5, r5, r3
 80098ec:	42b5      	cmp	r5, r6
 80098ee:	d11a      	bne.n	8009926 <_printf_common+0xd2>
 80098f0:	2000      	movs	r0, #0
 80098f2:	e008      	b.n	8009906 <_printf_common+0xb2>
 80098f4:	2301      	movs	r3, #1
 80098f6:	4652      	mov	r2, sl
 80098f8:	4641      	mov	r1, r8
 80098fa:	4638      	mov	r0, r7
 80098fc:	47c8      	blx	r9
 80098fe:	3001      	adds	r0, #1
 8009900:	d103      	bne.n	800990a <_printf_common+0xb6>
 8009902:	f04f 30ff 	mov.w	r0, #4294967295
 8009906:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800990a:	3501      	adds	r5, #1
 800990c:	e7c1      	b.n	8009892 <_printf_common+0x3e>
 800990e:	2030      	movs	r0, #48	@ 0x30
 8009910:	18e1      	adds	r1, r4, r3
 8009912:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009916:	1c5a      	adds	r2, r3, #1
 8009918:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800991c:	4422      	add	r2, r4
 800991e:	3302      	adds	r3, #2
 8009920:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009924:	e7c2      	b.n	80098ac <_printf_common+0x58>
 8009926:	2301      	movs	r3, #1
 8009928:	4622      	mov	r2, r4
 800992a:	4641      	mov	r1, r8
 800992c:	4638      	mov	r0, r7
 800992e:	47c8      	blx	r9
 8009930:	3001      	adds	r0, #1
 8009932:	d0e6      	beq.n	8009902 <_printf_common+0xae>
 8009934:	3601      	adds	r6, #1
 8009936:	e7d9      	b.n	80098ec <_printf_common+0x98>

08009938 <_printf_i>:
 8009938:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800993c:	7e0f      	ldrb	r7, [r1, #24]
 800993e:	4691      	mov	r9, r2
 8009940:	2f78      	cmp	r7, #120	@ 0x78
 8009942:	4680      	mov	r8, r0
 8009944:	460c      	mov	r4, r1
 8009946:	469a      	mov	sl, r3
 8009948:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800994a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800994e:	d807      	bhi.n	8009960 <_printf_i+0x28>
 8009950:	2f62      	cmp	r7, #98	@ 0x62
 8009952:	d80a      	bhi.n	800996a <_printf_i+0x32>
 8009954:	2f00      	cmp	r7, #0
 8009956:	f000 80d3 	beq.w	8009b00 <_printf_i+0x1c8>
 800995a:	2f58      	cmp	r7, #88	@ 0x58
 800995c:	f000 80ba 	beq.w	8009ad4 <_printf_i+0x19c>
 8009960:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009964:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009968:	e03a      	b.n	80099e0 <_printf_i+0xa8>
 800996a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800996e:	2b15      	cmp	r3, #21
 8009970:	d8f6      	bhi.n	8009960 <_printf_i+0x28>
 8009972:	a101      	add	r1, pc, #4	@ (adr r1, 8009978 <_printf_i+0x40>)
 8009974:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009978:	080099d1 	.word	0x080099d1
 800997c:	080099e5 	.word	0x080099e5
 8009980:	08009961 	.word	0x08009961
 8009984:	08009961 	.word	0x08009961
 8009988:	08009961 	.word	0x08009961
 800998c:	08009961 	.word	0x08009961
 8009990:	080099e5 	.word	0x080099e5
 8009994:	08009961 	.word	0x08009961
 8009998:	08009961 	.word	0x08009961
 800999c:	08009961 	.word	0x08009961
 80099a0:	08009961 	.word	0x08009961
 80099a4:	08009ae7 	.word	0x08009ae7
 80099a8:	08009a0f 	.word	0x08009a0f
 80099ac:	08009aa1 	.word	0x08009aa1
 80099b0:	08009961 	.word	0x08009961
 80099b4:	08009961 	.word	0x08009961
 80099b8:	08009b09 	.word	0x08009b09
 80099bc:	08009961 	.word	0x08009961
 80099c0:	08009a0f 	.word	0x08009a0f
 80099c4:	08009961 	.word	0x08009961
 80099c8:	08009961 	.word	0x08009961
 80099cc:	08009aa9 	.word	0x08009aa9
 80099d0:	6833      	ldr	r3, [r6, #0]
 80099d2:	1d1a      	adds	r2, r3, #4
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	6032      	str	r2, [r6, #0]
 80099d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80099dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80099e0:	2301      	movs	r3, #1
 80099e2:	e09e      	b.n	8009b22 <_printf_i+0x1ea>
 80099e4:	6833      	ldr	r3, [r6, #0]
 80099e6:	6820      	ldr	r0, [r4, #0]
 80099e8:	1d19      	adds	r1, r3, #4
 80099ea:	6031      	str	r1, [r6, #0]
 80099ec:	0606      	lsls	r6, r0, #24
 80099ee:	d501      	bpl.n	80099f4 <_printf_i+0xbc>
 80099f0:	681d      	ldr	r5, [r3, #0]
 80099f2:	e003      	b.n	80099fc <_printf_i+0xc4>
 80099f4:	0645      	lsls	r5, r0, #25
 80099f6:	d5fb      	bpl.n	80099f0 <_printf_i+0xb8>
 80099f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80099fc:	2d00      	cmp	r5, #0
 80099fe:	da03      	bge.n	8009a08 <_printf_i+0xd0>
 8009a00:	232d      	movs	r3, #45	@ 0x2d
 8009a02:	426d      	negs	r5, r5
 8009a04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009a08:	230a      	movs	r3, #10
 8009a0a:	4859      	ldr	r0, [pc, #356]	@ (8009b70 <_printf_i+0x238>)
 8009a0c:	e011      	b.n	8009a32 <_printf_i+0xfa>
 8009a0e:	6821      	ldr	r1, [r4, #0]
 8009a10:	6833      	ldr	r3, [r6, #0]
 8009a12:	0608      	lsls	r0, r1, #24
 8009a14:	f853 5b04 	ldr.w	r5, [r3], #4
 8009a18:	d402      	bmi.n	8009a20 <_printf_i+0xe8>
 8009a1a:	0649      	lsls	r1, r1, #25
 8009a1c:	bf48      	it	mi
 8009a1e:	b2ad      	uxthmi	r5, r5
 8009a20:	2f6f      	cmp	r7, #111	@ 0x6f
 8009a22:	6033      	str	r3, [r6, #0]
 8009a24:	bf14      	ite	ne
 8009a26:	230a      	movne	r3, #10
 8009a28:	2308      	moveq	r3, #8
 8009a2a:	4851      	ldr	r0, [pc, #324]	@ (8009b70 <_printf_i+0x238>)
 8009a2c:	2100      	movs	r1, #0
 8009a2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009a32:	6866      	ldr	r6, [r4, #4]
 8009a34:	2e00      	cmp	r6, #0
 8009a36:	bfa8      	it	ge
 8009a38:	6821      	ldrge	r1, [r4, #0]
 8009a3a:	60a6      	str	r6, [r4, #8]
 8009a3c:	bfa4      	itt	ge
 8009a3e:	f021 0104 	bicge.w	r1, r1, #4
 8009a42:	6021      	strge	r1, [r4, #0]
 8009a44:	b90d      	cbnz	r5, 8009a4a <_printf_i+0x112>
 8009a46:	2e00      	cmp	r6, #0
 8009a48:	d04b      	beq.n	8009ae2 <_printf_i+0x1aa>
 8009a4a:	4616      	mov	r6, r2
 8009a4c:	fbb5 f1f3 	udiv	r1, r5, r3
 8009a50:	fb03 5711 	mls	r7, r3, r1, r5
 8009a54:	5dc7      	ldrb	r7, [r0, r7]
 8009a56:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009a5a:	462f      	mov	r7, r5
 8009a5c:	42bb      	cmp	r3, r7
 8009a5e:	460d      	mov	r5, r1
 8009a60:	d9f4      	bls.n	8009a4c <_printf_i+0x114>
 8009a62:	2b08      	cmp	r3, #8
 8009a64:	d10b      	bne.n	8009a7e <_printf_i+0x146>
 8009a66:	6823      	ldr	r3, [r4, #0]
 8009a68:	07df      	lsls	r7, r3, #31
 8009a6a:	d508      	bpl.n	8009a7e <_printf_i+0x146>
 8009a6c:	6923      	ldr	r3, [r4, #16]
 8009a6e:	6861      	ldr	r1, [r4, #4]
 8009a70:	4299      	cmp	r1, r3
 8009a72:	bfde      	ittt	le
 8009a74:	2330      	movle	r3, #48	@ 0x30
 8009a76:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009a7a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009a7e:	1b92      	subs	r2, r2, r6
 8009a80:	6122      	str	r2, [r4, #16]
 8009a82:	464b      	mov	r3, r9
 8009a84:	4621      	mov	r1, r4
 8009a86:	4640      	mov	r0, r8
 8009a88:	f8cd a000 	str.w	sl, [sp]
 8009a8c:	aa03      	add	r2, sp, #12
 8009a8e:	f7ff fee1 	bl	8009854 <_printf_common>
 8009a92:	3001      	adds	r0, #1
 8009a94:	d14a      	bne.n	8009b2c <_printf_i+0x1f4>
 8009a96:	f04f 30ff 	mov.w	r0, #4294967295
 8009a9a:	b004      	add	sp, #16
 8009a9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009aa0:	6823      	ldr	r3, [r4, #0]
 8009aa2:	f043 0320 	orr.w	r3, r3, #32
 8009aa6:	6023      	str	r3, [r4, #0]
 8009aa8:	2778      	movs	r7, #120	@ 0x78
 8009aaa:	4832      	ldr	r0, [pc, #200]	@ (8009b74 <_printf_i+0x23c>)
 8009aac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009ab0:	6823      	ldr	r3, [r4, #0]
 8009ab2:	6831      	ldr	r1, [r6, #0]
 8009ab4:	061f      	lsls	r7, r3, #24
 8009ab6:	f851 5b04 	ldr.w	r5, [r1], #4
 8009aba:	d402      	bmi.n	8009ac2 <_printf_i+0x18a>
 8009abc:	065f      	lsls	r7, r3, #25
 8009abe:	bf48      	it	mi
 8009ac0:	b2ad      	uxthmi	r5, r5
 8009ac2:	6031      	str	r1, [r6, #0]
 8009ac4:	07d9      	lsls	r1, r3, #31
 8009ac6:	bf44      	itt	mi
 8009ac8:	f043 0320 	orrmi.w	r3, r3, #32
 8009acc:	6023      	strmi	r3, [r4, #0]
 8009ace:	b11d      	cbz	r5, 8009ad8 <_printf_i+0x1a0>
 8009ad0:	2310      	movs	r3, #16
 8009ad2:	e7ab      	b.n	8009a2c <_printf_i+0xf4>
 8009ad4:	4826      	ldr	r0, [pc, #152]	@ (8009b70 <_printf_i+0x238>)
 8009ad6:	e7e9      	b.n	8009aac <_printf_i+0x174>
 8009ad8:	6823      	ldr	r3, [r4, #0]
 8009ada:	f023 0320 	bic.w	r3, r3, #32
 8009ade:	6023      	str	r3, [r4, #0]
 8009ae0:	e7f6      	b.n	8009ad0 <_printf_i+0x198>
 8009ae2:	4616      	mov	r6, r2
 8009ae4:	e7bd      	b.n	8009a62 <_printf_i+0x12a>
 8009ae6:	6833      	ldr	r3, [r6, #0]
 8009ae8:	6825      	ldr	r5, [r4, #0]
 8009aea:	1d18      	adds	r0, r3, #4
 8009aec:	6961      	ldr	r1, [r4, #20]
 8009aee:	6030      	str	r0, [r6, #0]
 8009af0:	062e      	lsls	r6, r5, #24
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	d501      	bpl.n	8009afa <_printf_i+0x1c2>
 8009af6:	6019      	str	r1, [r3, #0]
 8009af8:	e002      	b.n	8009b00 <_printf_i+0x1c8>
 8009afa:	0668      	lsls	r0, r5, #25
 8009afc:	d5fb      	bpl.n	8009af6 <_printf_i+0x1be>
 8009afe:	8019      	strh	r1, [r3, #0]
 8009b00:	2300      	movs	r3, #0
 8009b02:	4616      	mov	r6, r2
 8009b04:	6123      	str	r3, [r4, #16]
 8009b06:	e7bc      	b.n	8009a82 <_printf_i+0x14a>
 8009b08:	6833      	ldr	r3, [r6, #0]
 8009b0a:	2100      	movs	r1, #0
 8009b0c:	1d1a      	adds	r2, r3, #4
 8009b0e:	6032      	str	r2, [r6, #0]
 8009b10:	681e      	ldr	r6, [r3, #0]
 8009b12:	6862      	ldr	r2, [r4, #4]
 8009b14:	4630      	mov	r0, r6
 8009b16:	f000 f9e4 	bl	8009ee2 <memchr>
 8009b1a:	b108      	cbz	r0, 8009b20 <_printf_i+0x1e8>
 8009b1c:	1b80      	subs	r0, r0, r6
 8009b1e:	6060      	str	r0, [r4, #4]
 8009b20:	6863      	ldr	r3, [r4, #4]
 8009b22:	6123      	str	r3, [r4, #16]
 8009b24:	2300      	movs	r3, #0
 8009b26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b2a:	e7aa      	b.n	8009a82 <_printf_i+0x14a>
 8009b2c:	4632      	mov	r2, r6
 8009b2e:	4649      	mov	r1, r9
 8009b30:	4640      	mov	r0, r8
 8009b32:	6923      	ldr	r3, [r4, #16]
 8009b34:	47d0      	blx	sl
 8009b36:	3001      	adds	r0, #1
 8009b38:	d0ad      	beq.n	8009a96 <_printf_i+0x15e>
 8009b3a:	6823      	ldr	r3, [r4, #0]
 8009b3c:	079b      	lsls	r3, r3, #30
 8009b3e:	d413      	bmi.n	8009b68 <_printf_i+0x230>
 8009b40:	68e0      	ldr	r0, [r4, #12]
 8009b42:	9b03      	ldr	r3, [sp, #12]
 8009b44:	4298      	cmp	r0, r3
 8009b46:	bfb8      	it	lt
 8009b48:	4618      	movlt	r0, r3
 8009b4a:	e7a6      	b.n	8009a9a <_printf_i+0x162>
 8009b4c:	2301      	movs	r3, #1
 8009b4e:	4632      	mov	r2, r6
 8009b50:	4649      	mov	r1, r9
 8009b52:	4640      	mov	r0, r8
 8009b54:	47d0      	blx	sl
 8009b56:	3001      	adds	r0, #1
 8009b58:	d09d      	beq.n	8009a96 <_printf_i+0x15e>
 8009b5a:	3501      	adds	r5, #1
 8009b5c:	68e3      	ldr	r3, [r4, #12]
 8009b5e:	9903      	ldr	r1, [sp, #12]
 8009b60:	1a5b      	subs	r3, r3, r1
 8009b62:	42ab      	cmp	r3, r5
 8009b64:	dcf2      	bgt.n	8009b4c <_printf_i+0x214>
 8009b66:	e7eb      	b.n	8009b40 <_printf_i+0x208>
 8009b68:	2500      	movs	r5, #0
 8009b6a:	f104 0619 	add.w	r6, r4, #25
 8009b6e:	e7f5      	b.n	8009b5c <_printf_i+0x224>
 8009b70:	0800df94 	.word	0x0800df94
 8009b74:	0800dfa5 	.word	0x0800dfa5

08009b78 <std>:
 8009b78:	2300      	movs	r3, #0
 8009b7a:	b510      	push	{r4, lr}
 8009b7c:	4604      	mov	r4, r0
 8009b7e:	e9c0 3300 	strd	r3, r3, [r0]
 8009b82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009b86:	6083      	str	r3, [r0, #8]
 8009b88:	8181      	strh	r1, [r0, #12]
 8009b8a:	6643      	str	r3, [r0, #100]	@ 0x64
 8009b8c:	81c2      	strh	r2, [r0, #14]
 8009b8e:	6183      	str	r3, [r0, #24]
 8009b90:	4619      	mov	r1, r3
 8009b92:	2208      	movs	r2, #8
 8009b94:	305c      	adds	r0, #92	@ 0x5c
 8009b96:	f000 f924 	bl	8009de2 <memset>
 8009b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8009bd0 <std+0x58>)
 8009b9c:	6224      	str	r4, [r4, #32]
 8009b9e:	6263      	str	r3, [r4, #36]	@ 0x24
 8009ba0:	4b0c      	ldr	r3, [pc, #48]	@ (8009bd4 <std+0x5c>)
 8009ba2:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8009bd8 <std+0x60>)
 8009ba6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009ba8:	4b0c      	ldr	r3, [pc, #48]	@ (8009bdc <std+0x64>)
 8009baa:	6323      	str	r3, [r4, #48]	@ 0x30
 8009bac:	4b0c      	ldr	r3, [pc, #48]	@ (8009be0 <std+0x68>)
 8009bae:	429c      	cmp	r4, r3
 8009bb0:	d006      	beq.n	8009bc0 <std+0x48>
 8009bb2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009bb6:	4294      	cmp	r4, r2
 8009bb8:	d002      	beq.n	8009bc0 <std+0x48>
 8009bba:	33d0      	adds	r3, #208	@ 0xd0
 8009bbc:	429c      	cmp	r4, r3
 8009bbe:	d105      	bne.n	8009bcc <std+0x54>
 8009bc0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009bc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009bc8:	f000 b988 	b.w	8009edc <__retarget_lock_init_recursive>
 8009bcc:	bd10      	pop	{r4, pc}
 8009bce:	bf00      	nop
 8009bd0:	08009d3d 	.word	0x08009d3d
 8009bd4:	08009d5f 	.word	0x08009d5f
 8009bd8:	08009d97 	.word	0x08009d97
 8009bdc:	08009dbb 	.word	0x08009dbb
 8009be0:	20000498 	.word	0x20000498

08009be4 <stdio_exit_handler>:
 8009be4:	4a02      	ldr	r2, [pc, #8]	@ (8009bf0 <stdio_exit_handler+0xc>)
 8009be6:	4903      	ldr	r1, [pc, #12]	@ (8009bf4 <stdio_exit_handler+0x10>)
 8009be8:	4803      	ldr	r0, [pc, #12]	@ (8009bf8 <stdio_exit_handler+0x14>)
 8009bea:	f000 b869 	b.w	8009cc0 <_fwalk_sglue>
 8009bee:	bf00      	nop
 8009bf0:	20000060 	.word	0x20000060
 8009bf4:	0800b84d 	.word	0x0800b84d
 8009bf8:	20000070 	.word	0x20000070

08009bfc <cleanup_stdio>:
 8009bfc:	6841      	ldr	r1, [r0, #4]
 8009bfe:	4b0c      	ldr	r3, [pc, #48]	@ (8009c30 <cleanup_stdio+0x34>)
 8009c00:	b510      	push	{r4, lr}
 8009c02:	4299      	cmp	r1, r3
 8009c04:	4604      	mov	r4, r0
 8009c06:	d001      	beq.n	8009c0c <cleanup_stdio+0x10>
 8009c08:	f001 fe20 	bl	800b84c <_fflush_r>
 8009c0c:	68a1      	ldr	r1, [r4, #8]
 8009c0e:	4b09      	ldr	r3, [pc, #36]	@ (8009c34 <cleanup_stdio+0x38>)
 8009c10:	4299      	cmp	r1, r3
 8009c12:	d002      	beq.n	8009c1a <cleanup_stdio+0x1e>
 8009c14:	4620      	mov	r0, r4
 8009c16:	f001 fe19 	bl	800b84c <_fflush_r>
 8009c1a:	68e1      	ldr	r1, [r4, #12]
 8009c1c:	4b06      	ldr	r3, [pc, #24]	@ (8009c38 <cleanup_stdio+0x3c>)
 8009c1e:	4299      	cmp	r1, r3
 8009c20:	d004      	beq.n	8009c2c <cleanup_stdio+0x30>
 8009c22:	4620      	mov	r0, r4
 8009c24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c28:	f001 be10 	b.w	800b84c <_fflush_r>
 8009c2c:	bd10      	pop	{r4, pc}
 8009c2e:	bf00      	nop
 8009c30:	20000498 	.word	0x20000498
 8009c34:	20000500 	.word	0x20000500
 8009c38:	20000568 	.word	0x20000568

08009c3c <global_stdio_init.part.0>:
 8009c3c:	b510      	push	{r4, lr}
 8009c3e:	4b0b      	ldr	r3, [pc, #44]	@ (8009c6c <global_stdio_init.part.0+0x30>)
 8009c40:	4c0b      	ldr	r4, [pc, #44]	@ (8009c70 <global_stdio_init.part.0+0x34>)
 8009c42:	4a0c      	ldr	r2, [pc, #48]	@ (8009c74 <global_stdio_init.part.0+0x38>)
 8009c44:	4620      	mov	r0, r4
 8009c46:	601a      	str	r2, [r3, #0]
 8009c48:	2104      	movs	r1, #4
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	f7ff ff94 	bl	8009b78 <std>
 8009c50:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009c54:	2201      	movs	r2, #1
 8009c56:	2109      	movs	r1, #9
 8009c58:	f7ff ff8e 	bl	8009b78 <std>
 8009c5c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009c60:	2202      	movs	r2, #2
 8009c62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c66:	2112      	movs	r1, #18
 8009c68:	f7ff bf86 	b.w	8009b78 <std>
 8009c6c:	200005d0 	.word	0x200005d0
 8009c70:	20000498 	.word	0x20000498
 8009c74:	08009be5 	.word	0x08009be5

08009c78 <__sfp_lock_acquire>:
 8009c78:	4801      	ldr	r0, [pc, #4]	@ (8009c80 <__sfp_lock_acquire+0x8>)
 8009c7a:	f000 b930 	b.w	8009ede <__retarget_lock_acquire_recursive>
 8009c7e:	bf00      	nop
 8009c80:	200005d9 	.word	0x200005d9

08009c84 <__sfp_lock_release>:
 8009c84:	4801      	ldr	r0, [pc, #4]	@ (8009c8c <__sfp_lock_release+0x8>)
 8009c86:	f000 b92b 	b.w	8009ee0 <__retarget_lock_release_recursive>
 8009c8a:	bf00      	nop
 8009c8c:	200005d9 	.word	0x200005d9

08009c90 <__sinit>:
 8009c90:	b510      	push	{r4, lr}
 8009c92:	4604      	mov	r4, r0
 8009c94:	f7ff fff0 	bl	8009c78 <__sfp_lock_acquire>
 8009c98:	6a23      	ldr	r3, [r4, #32]
 8009c9a:	b11b      	cbz	r3, 8009ca4 <__sinit+0x14>
 8009c9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ca0:	f7ff bff0 	b.w	8009c84 <__sfp_lock_release>
 8009ca4:	4b04      	ldr	r3, [pc, #16]	@ (8009cb8 <__sinit+0x28>)
 8009ca6:	6223      	str	r3, [r4, #32]
 8009ca8:	4b04      	ldr	r3, [pc, #16]	@ (8009cbc <__sinit+0x2c>)
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d1f5      	bne.n	8009c9c <__sinit+0xc>
 8009cb0:	f7ff ffc4 	bl	8009c3c <global_stdio_init.part.0>
 8009cb4:	e7f2      	b.n	8009c9c <__sinit+0xc>
 8009cb6:	bf00      	nop
 8009cb8:	08009bfd 	.word	0x08009bfd
 8009cbc:	200005d0 	.word	0x200005d0

08009cc0 <_fwalk_sglue>:
 8009cc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cc4:	4607      	mov	r7, r0
 8009cc6:	4688      	mov	r8, r1
 8009cc8:	4614      	mov	r4, r2
 8009cca:	2600      	movs	r6, #0
 8009ccc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009cd0:	f1b9 0901 	subs.w	r9, r9, #1
 8009cd4:	d505      	bpl.n	8009ce2 <_fwalk_sglue+0x22>
 8009cd6:	6824      	ldr	r4, [r4, #0]
 8009cd8:	2c00      	cmp	r4, #0
 8009cda:	d1f7      	bne.n	8009ccc <_fwalk_sglue+0xc>
 8009cdc:	4630      	mov	r0, r6
 8009cde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ce2:	89ab      	ldrh	r3, [r5, #12]
 8009ce4:	2b01      	cmp	r3, #1
 8009ce6:	d907      	bls.n	8009cf8 <_fwalk_sglue+0x38>
 8009ce8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009cec:	3301      	adds	r3, #1
 8009cee:	d003      	beq.n	8009cf8 <_fwalk_sglue+0x38>
 8009cf0:	4629      	mov	r1, r5
 8009cf2:	4638      	mov	r0, r7
 8009cf4:	47c0      	blx	r8
 8009cf6:	4306      	orrs	r6, r0
 8009cf8:	3568      	adds	r5, #104	@ 0x68
 8009cfa:	e7e9      	b.n	8009cd0 <_fwalk_sglue+0x10>

08009cfc <siprintf>:
 8009cfc:	b40e      	push	{r1, r2, r3}
 8009cfe:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009d02:	b500      	push	{lr}
 8009d04:	b09c      	sub	sp, #112	@ 0x70
 8009d06:	ab1d      	add	r3, sp, #116	@ 0x74
 8009d08:	9002      	str	r0, [sp, #8]
 8009d0a:	9006      	str	r0, [sp, #24]
 8009d0c:	9107      	str	r1, [sp, #28]
 8009d0e:	9104      	str	r1, [sp, #16]
 8009d10:	4808      	ldr	r0, [pc, #32]	@ (8009d34 <siprintf+0x38>)
 8009d12:	4909      	ldr	r1, [pc, #36]	@ (8009d38 <siprintf+0x3c>)
 8009d14:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d18:	9105      	str	r1, [sp, #20]
 8009d1a:	6800      	ldr	r0, [r0, #0]
 8009d1c:	a902      	add	r1, sp, #8
 8009d1e:	9301      	str	r3, [sp, #4]
 8009d20:	f001 fc18 	bl	800b554 <_svfiprintf_r>
 8009d24:	2200      	movs	r2, #0
 8009d26:	9b02      	ldr	r3, [sp, #8]
 8009d28:	701a      	strb	r2, [r3, #0]
 8009d2a:	b01c      	add	sp, #112	@ 0x70
 8009d2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009d30:	b003      	add	sp, #12
 8009d32:	4770      	bx	lr
 8009d34:	2000006c 	.word	0x2000006c
 8009d38:	ffff0208 	.word	0xffff0208

08009d3c <__sread>:
 8009d3c:	b510      	push	{r4, lr}
 8009d3e:	460c      	mov	r4, r1
 8009d40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d44:	f000 f87c 	bl	8009e40 <_read_r>
 8009d48:	2800      	cmp	r0, #0
 8009d4a:	bfab      	itete	ge
 8009d4c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009d4e:	89a3      	ldrhlt	r3, [r4, #12]
 8009d50:	181b      	addge	r3, r3, r0
 8009d52:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009d56:	bfac      	ite	ge
 8009d58:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009d5a:	81a3      	strhlt	r3, [r4, #12]
 8009d5c:	bd10      	pop	{r4, pc}

08009d5e <__swrite>:
 8009d5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d62:	461f      	mov	r7, r3
 8009d64:	898b      	ldrh	r3, [r1, #12]
 8009d66:	4605      	mov	r5, r0
 8009d68:	05db      	lsls	r3, r3, #23
 8009d6a:	460c      	mov	r4, r1
 8009d6c:	4616      	mov	r6, r2
 8009d6e:	d505      	bpl.n	8009d7c <__swrite+0x1e>
 8009d70:	2302      	movs	r3, #2
 8009d72:	2200      	movs	r2, #0
 8009d74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d78:	f000 f850 	bl	8009e1c <_lseek_r>
 8009d7c:	89a3      	ldrh	r3, [r4, #12]
 8009d7e:	4632      	mov	r2, r6
 8009d80:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009d84:	81a3      	strh	r3, [r4, #12]
 8009d86:	4628      	mov	r0, r5
 8009d88:	463b      	mov	r3, r7
 8009d8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d92:	f000 b867 	b.w	8009e64 <_write_r>

08009d96 <__sseek>:
 8009d96:	b510      	push	{r4, lr}
 8009d98:	460c      	mov	r4, r1
 8009d9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d9e:	f000 f83d 	bl	8009e1c <_lseek_r>
 8009da2:	1c43      	adds	r3, r0, #1
 8009da4:	89a3      	ldrh	r3, [r4, #12]
 8009da6:	bf15      	itete	ne
 8009da8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009daa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009dae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009db2:	81a3      	strheq	r3, [r4, #12]
 8009db4:	bf18      	it	ne
 8009db6:	81a3      	strhne	r3, [r4, #12]
 8009db8:	bd10      	pop	{r4, pc}

08009dba <__sclose>:
 8009dba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009dbe:	f000 b81d 	b.w	8009dfc <_close_r>

08009dc2 <memcmp>:
 8009dc2:	b510      	push	{r4, lr}
 8009dc4:	3901      	subs	r1, #1
 8009dc6:	4402      	add	r2, r0
 8009dc8:	4290      	cmp	r0, r2
 8009dca:	d101      	bne.n	8009dd0 <memcmp+0xe>
 8009dcc:	2000      	movs	r0, #0
 8009dce:	e005      	b.n	8009ddc <memcmp+0x1a>
 8009dd0:	7803      	ldrb	r3, [r0, #0]
 8009dd2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009dd6:	42a3      	cmp	r3, r4
 8009dd8:	d001      	beq.n	8009dde <memcmp+0x1c>
 8009dda:	1b18      	subs	r0, r3, r4
 8009ddc:	bd10      	pop	{r4, pc}
 8009dde:	3001      	adds	r0, #1
 8009de0:	e7f2      	b.n	8009dc8 <memcmp+0x6>

08009de2 <memset>:
 8009de2:	4603      	mov	r3, r0
 8009de4:	4402      	add	r2, r0
 8009de6:	4293      	cmp	r3, r2
 8009de8:	d100      	bne.n	8009dec <memset+0xa>
 8009dea:	4770      	bx	lr
 8009dec:	f803 1b01 	strb.w	r1, [r3], #1
 8009df0:	e7f9      	b.n	8009de6 <memset+0x4>
	...

08009df4 <_localeconv_r>:
 8009df4:	4800      	ldr	r0, [pc, #0]	@ (8009df8 <_localeconv_r+0x4>)
 8009df6:	4770      	bx	lr
 8009df8:	200001ac 	.word	0x200001ac

08009dfc <_close_r>:
 8009dfc:	b538      	push	{r3, r4, r5, lr}
 8009dfe:	2300      	movs	r3, #0
 8009e00:	4d05      	ldr	r5, [pc, #20]	@ (8009e18 <_close_r+0x1c>)
 8009e02:	4604      	mov	r4, r0
 8009e04:	4608      	mov	r0, r1
 8009e06:	602b      	str	r3, [r5, #0]
 8009e08:	f7fc f96d 	bl	80060e6 <_close>
 8009e0c:	1c43      	adds	r3, r0, #1
 8009e0e:	d102      	bne.n	8009e16 <_close_r+0x1a>
 8009e10:	682b      	ldr	r3, [r5, #0]
 8009e12:	b103      	cbz	r3, 8009e16 <_close_r+0x1a>
 8009e14:	6023      	str	r3, [r4, #0]
 8009e16:	bd38      	pop	{r3, r4, r5, pc}
 8009e18:	200005d4 	.word	0x200005d4

08009e1c <_lseek_r>:
 8009e1c:	b538      	push	{r3, r4, r5, lr}
 8009e1e:	4604      	mov	r4, r0
 8009e20:	4608      	mov	r0, r1
 8009e22:	4611      	mov	r1, r2
 8009e24:	2200      	movs	r2, #0
 8009e26:	4d05      	ldr	r5, [pc, #20]	@ (8009e3c <_lseek_r+0x20>)
 8009e28:	602a      	str	r2, [r5, #0]
 8009e2a:	461a      	mov	r2, r3
 8009e2c:	f7fc f97f 	bl	800612e <_lseek>
 8009e30:	1c43      	adds	r3, r0, #1
 8009e32:	d102      	bne.n	8009e3a <_lseek_r+0x1e>
 8009e34:	682b      	ldr	r3, [r5, #0]
 8009e36:	b103      	cbz	r3, 8009e3a <_lseek_r+0x1e>
 8009e38:	6023      	str	r3, [r4, #0]
 8009e3a:	bd38      	pop	{r3, r4, r5, pc}
 8009e3c:	200005d4 	.word	0x200005d4

08009e40 <_read_r>:
 8009e40:	b538      	push	{r3, r4, r5, lr}
 8009e42:	4604      	mov	r4, r0
 8009e44:	4608      	mov	r0, r1
 8009e46:	4611      	mov	r1, r2
 8009e48:	2200      	movs	r2, #0
 8009e4a:	4d05      	ldr	r5, [pc, #20]	@ (8009e60 <_read_r+0x20>)
 8009e4c:	602a      	str	r2, [r5, #0]
 8009e4e:	461a      	mov	r2, r3
 8009e50:	f7fc f910 	bl	8006074 <_read>
 8009e54:	1c43      	adds	r3, r0, #1
 8009e56:	d102      	bne.n	8009e5e <_read_r+0x1e>
 8009e58:	682b      	ldr	r3, [r5, #0]
 8009e5a:	b103      	cbz	r3, 8009e5e <_read_r+0x1e>
 8009e5c:	6023      	str	r3, [r4, #0]
 8009e5e:	bd38      	pop	{r3, r4, r5, pc}
 8009e60:	200005d4 	.word	0x200005d4

08009e64 <_write_r>:
 8009e64:	b538      	push	{r3, r4, r5, lr}
 8009e66:	4604      	mov	r4, r0
 8009e68:	4608      	mov	r0, r1
 8009e6a:	4611      	mov	r1, r2
 8009e6c:	2200      	movs	r2, #0
 8009e6e:	4d05      	ldr	r5, [pc, #20]	@ (8009e84 <_write_r+0x20>)
 8009e70:	602a      	str	r2, [r5, #0]
 8009e72:	461a      	mov	r2, r3
 8009e74:	f7fc f91b 	bl	80060ae <_write>
 8009e78:	1c43      	adds	r3, r0, #1
 8009e7a:	d102      	bne.n	8009e82 <_write_r+0x1e>
 8009e7c:	682b      	ldr	r3, [r5, #0]
 8009e7e:	b103      	cbz	r3, 8009e82 <_write_r+0x1e>
 8009e80:	6023      	str	r3, [r4, #0]
 8009e82:	bd38      	pop	{r3, r4, r5, pc}
 8009e84:	200005d4 	.word	0x200005d4

08009e88 <__errno>:
 8009e88:	4b01      	ldr	r3, [pc, #4]	@ (8009e90 <__errno+0x8>)
 8009e8a:	6818      	ldr	r0, [r3, #0]
 8009e8c:	4770      	bx	lr
 8009e8e:	bf00      	nop
 8009e90:	2000006c 	.word	0x2000006c

08009e94 <__libc_init_array>:
 8009e94:	b570      	push	{r4, r5, r6, lr}
 8009e96:	2600      	movs	r6, #0
 8009e98:	4d0c      	ldr	r5, [pc, #48]	@ (8009ecc <__libc_init_array+0x38>)
 8009e9a:	4c0d      	ldr	r4, [pc, #52]	@ (8009ed0 <__libc_init_array+0x3c>)
 8009e9c:	1b64      	subs	r4, r4, r5
 8009e9e:	10a4      	asrs	r4, r4, #2
 8009ea0:	42a6      	cmp	r6, r4
 8009ea2:	d109      	bne.n	8009eb8 <__libc_init_array+0x24>
 8009ea4:	f002 fdda 	bl	800ca5c <_init>
 8009ea8:	2600      	movs	r6, #0
 8009eaa:	4d0a      	ldr	r5, [pc, #40]	@ (8009ed4 <__libc_init_array+0x40>)
 8009eac:	4c0a      	ldr	r4, [pc, #40]	@ (8009ed8 <__libc_init_array+0x44>)
 8009eae:	1b64      	subs	r4, r4, r5
 8009eb0:	10a4      	asrs	r4, r4, #2
 8009eb2:	42a6      	cmp	r6, r4
 8009eb4:	d105      	bne.n	8009ec2 <__libc_init_array+0x2e>
 8009eb6:	bd70      	pop	{r4, r5, r6, pc}
 8009eb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ebc:	4798      	blx	r3
 8009ebe:	3601      	adds	r6, #1
 8009ec0:	e7ee      	b.n	8009ea0 <__libc_init_array+0xc>
 8009ec2:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ec6:	4798      	blx	r3
 8009ec8:	3601      	adds	r6, #1
 8009eca:	e7f2      	b.n	8009eb2 <__libc_init_array+0x1e>
 8009ecc:	0800e368 	.word	0x0800e368
 8009ed0:	0800e368 	.word	0x0800e368
 8009ed4:	0800e368 	.word	0x0800e368
 8009ed8:	0800e36c 	.word	0x0800e36c

08009edc <__retarget_lock_init_recursive>:
 8009edc:	4770      	bx	lr

08009ede <__retarget_lock_acquire_recursive>:
 8009ede:	4770      	bx	lr

08009ee0 <__retarget_lock_release_recursive>:
 8009ee0:	4770      	bx	lr

08009ee2 <memchr>:
 8009ee2:	4603      	mov	r3, r0
 8009ee4:	b510      	push	{r4, lr}
 8009ee6:	b2c9      	uxtb	r1, r1
 8009ee8:	4402      	add	r2, r0
 8009eea:	4293      	cmp	r3, r2
 8009eec:	4618      	mov	r0, r3
 8009eee:	d101      	bne.n	8009ef4 <memchr+0x12>
 8009ef0:	2000      	movs	r0, #0
 8009ef2:	e003      	b.n	8009efc <memchr+0x1a>
 8009ef4:	7804      	ldrb	r4, [r0, #0]
 8009ef6:	3301      	adds	r3, #1
 8009ef8:	428c      	cmp	r4, r1
 8009efa:	d1f6      	bne.n	8009eea <memchr+0x8>
 8009efc:	bd10      	pop	{r4, pc}

08009efe <quorem>:
 8009efe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f02:	6903      	ldr	r3, [r0, #16]
 8009f04:	690c      	ldr	r4, [r1, #16]
 8009f06:	4607      	mov	r7, r0
 8009f08:	42a3      	cmp	r3, r4
 8009f0a:	db7e      	blt.n	800a00a <quorem+0x10c>
 8009f0c:	3c01      	subs	r4, #1
 8009f0e:	00a3      	lsls	r3, r4, #2
 8009f10:	f100 0514 	add.w	r5, r0, #20
 8009f14:	f101 0814 	add.w	r8, r1, #20
 8009f18:	9300      	str	r3, [sp, #0]
 8009f1a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009f1e:	9301      	str	r3, [sp, #4]
 8009f20:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009f24:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009f28:	3301      	adds	r3, #1
 8009f2a:	429a      	cmp	r2, r3
 8009f2c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009f30:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009f34:	d32e      	bcc.n	8009f94 <quorem+0x96>
 8009f36:	f04f 0a00 	mov.w	sl, #0
 8009f3a:	46c4      	mov	ip, r8
 8009f3c:	46ae      	mov	lr, r5
 8009f3e:	46d3      	mov	fp, sl
 8009f40:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009f44:	b298      	uxth	r0, r3
 8009f46:	fb06 a000 	mla	r0, r6, r0, sl
 8009f4a:	0c1b      	lsrs	r3, r3, #16
 8009f4c:	0c02      	lsrs	r2, r0, #16
 8009f4e:	fb06 2303 	mla	r3, r6, r3, r2
 8009f52:	f8de 2000 	ldr.w	r2, [lr]
 8009f56:	b280      	uxth	r0, r0
 8009f58:	b292      	uxth	r2, r2
 8009f5a:	1a12      	subs	r2, r2, r0
 8009f5c:	445a      	add	r2, fp
 8009f5e:	f8de 0000 	ldr.w	r0, [lr]
 8009f62:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009f66:	b29b      	uxth	r3, r3
 8009f68:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009f6c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009f70:	b292      	uxth	r2, r2
 8009f72:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009f76:	45e1      	cmp	r9, ip
 8009f78:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009f7c:	f84e 2b04 	str.w	r2, [lr], #4
 8009f80:	d2de      	bcs.n	8009f40 <quorem+0x42>
 8009f82:	9b00      	ldr	r3, [sp, #0]
 8009f84:	58eb      	ldr	r3, [r5, r3]
 8009f86:	b92b      	cbnz	r3, 8009f94 <quorem+0x96>
 8009f88:	9b01      	ldr	r3, [sp, #4]
 8009f8a:	3b04      	subs	r3, #4
 8009f8c:	429d      	cmp	r5, r3
 8009f8e:	461a      	mov	r2, r3
 8009f90:	d32f      	bcc.n	8009ff2 <quorem+0xf4>
 8009f92:	613c      	str	r4, [r7, #16]
 8009f94:	4638      	mov	r0, r7
 8009f96:	f001 f979 	bl	800b28c <__mcmp>
 8009f9a:	2800      	cmp	r0, #0
 8009f9c:	db25      	blt.n	8009fea <quorem+0xec>
 8009f9e:	4629      	mov	r1, r5
 8009fa0:	2000      	movs	r0, #0
 8009fa2:	f858 2b04 	ldr.w	r2, [r8], #4
 8009fa6:	f8d1 c000 	ldr.w	ip, [r1]
 8009faa:	fa1f fe82 	uxth.w	lr, r2
 8009fae:	fa1f f38c 	uxth.w	r3, ip
 8009fb2:	eba3 030e 	sub.w	r3, r3, lr
 8009fb6:	4403      	add	r3, r0
 8009fb8:	0c12      	lsrs	r2, r2, #16
 8009fba:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009fbe:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009fc2:	b29b      	uxth	r3, r3
 8009fc4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009fc8:	45c1      	cmp	r9, r8
 8009fca:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009fce:	f841 3b04 	str.w	r3, [r1], #4
 8009fd2:	d2e6      	bcs.n	8009fa2 <quorem+0xa4>
 8009fd4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009fd8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009fdc:	b922      	cbnz	r2, 8009fe8 <quorem+0xea>
 8009fde:	3b04      	subs	r3, #4
 8009fe0:	429d      	cmp	r5, r3
 8009fe2:	461a      	mov	r2, r3
 8009fe4:	d30b      	bcc.n	8009ffe <quorem+0x100>
 8009fe6:	613c      	str	r4, [r7, #16]
 8009fe8:	3601      	adds	r6, #1
 8009fea:	4630      	mov	r0, r6
 8009fec:	b003      	add	sp, #12
 8009fee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ff2:	6812      	ldr	r2, [r2, #0]
 8009ff4:	3b04      	subs	r3, #4
 8009ff6:	2a00      	cmp	r2, #0
 8009ff8:	d1cb      	bne.n	8009f92 <quorem+0x94>
 8009ffa:	3c01      	subs	r4, #1
 8009ffc:	e7c6      	b.n	8009f8c <quorem+0x8e>
 8009ffe:	6812      	ldr	r2, [r2, #0]
 800a000:	3b04      	subs	r3, #4
 800a002:	2a00      	cmp	r2, #0
 800a004:	d1ef      	bne.n	8009fe6 <quorem+0xe8>
 800a006:	3c01      	subs	r4, #1
 800a008:	e7ea      	b.n	8009fe0 <quorem+0xe2>
 800a00a:	2000      	movs	r0, #0
 800a00c:	e7ee      	b.n	8009fec <quorem+0xee>
	...

0800a010 <_dtoa_r>:
 800a010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a014:	4614      	mov	r4, r2
 800a016:	461d      	mov	r5, r3
 800a018:	69c7      	ldr	r7, [r0, #28]
 800a01a:	b097      	sub	sp, #92	@ 0x5c
 800a01c:	4683      	mov	fp, r0
 800a01e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800a022:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800a024:	b97f      	cbnz	r7, 800a046 <_dtoa_r+0x36>
 800a026:	2010      	movs	r0, #16
 800a028:	f000 fe02 	bl	800ac30 <malloc>
 800a02c:	4602      	mov	r2, r0
 800a02e:	f8cb 001c 	str.w	r0, [fp, #28]
 800a032:	b920      	cbnz	r0, 800a03e <_dtoa_r+0x2e>
 800a034:	21ef      	movs	r1, #239	@ 0xef
 800a036:	4ba8      	ldr	r3, [pc, #672]	@ (800a2d8 <_dtoa_r+0x2c8>)
 800a038:	48a8      	ldr	r0, [pc, #672]	@ (800a2dc <_dtoa_r+0x2cc>)
 800a03a:	f001 fc67 	bl	800b90c <__assert_func>
 800a03e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a042:	6007      	str	r7, [r0, #0]
 800a044:	60c7      	str	r7, [r0, #12]
 800a046:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a04a:	6819      	ldr	r1, [r3, #0]
 800a04c:	b159      	cbz	r1, 800a066 <_dtoa_r+0x56>
 800a04e:	685a      	ldr	r2, [r3, #4]
 800a050:	2301      	movs	r3, #1
 800a052:	4093      	lsls	r3, r2
 800a054:	604a      	str	r2, [r1, #4]
 800a056:	608b      	str	r3, [r1, #8]
 800a058:	4658      	mov	r0, fp
 800a05a:	f000 fedf 	bl	800ae1c <_Bfree>
 800a05e:	2200      	movs	r2, #0
 800a060:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a064:	601a      	str	r2, [r3, #0]
 800a066:	1e2b      	subs	r3, r5, #0
 800a068:	bfaf      	iteee	ge
 800a06a:	2300      	movge	r3, #0
 800a06c:	2201      	movlt	r2, #1
 800a06e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a072:	9303      	strlt	r3, [sp, #12]
 800a074:	bfa8      	it	ge
 800a076:	6033      	strge	r3, [r6, #0]
 800a078:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a07c:	4b98      	ldr	r3, [pc, #608]	@ (800a2e0 <_dtoa_r+0x2d0>)
 800a07e:	bfb8      	it	lt
 800a080:	6032      	strlt	r2, [r6, #0]
 800a082:	ea33 0308 	bics.w	r3, r3, r8
 800a086:	d112      	bne.n	800a0ae <_dtoa_r+0x9e>
 800a088:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a08c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a08e:	6013      	str	r3, [r2, #0]
 800a090:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a094:	4323      	orrs	r3, r4
 800a096:	f000 8550 	beq.w	800ab3a <_dtoa_r+0xb2a>
 800a09a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a09c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800a2e4 <_dtoa_r+0x2d4>
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	f000 8552 	beq.w	800ab4a <_dtoa_r+0xb3a>
 800a0a6:	f10a 0303 	add.w	r3, sl, #3
 800a0aa:	f000 bd4c 	b.w	800ab46 <_dtoa_r+0xb36>
 800a0ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a0b2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a0b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	2300      	movs	r3, #0
 800a0be:	f7f6 fc73 	bl	80009a8 <__aeabi_dcmpeq>
 800a0c2:	4607      	mov	r7, r0
 800a0c4:	b158      	cbz	r0, 800a0de <_dtoa_r+0xce>
 800a0c6:	2301      	movs	r3, #1
 800a0c8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a0ca:	6013      	str	r3, [r2, #0]
 800a0cc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a0ce:	b113      	cbz	r3, 800a0d6 <_dtoa_r+0xc6>
 800a0d0:	4b85      	ldr	r3, [pc, #532]	@ (800a2e8 <_dtoa_r+0x2d8>)
 800a0d2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a0d4:	6013      	str	r3, [r2, #0]
 800a0d6:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800a2ec <_dtoa_r+0x2dc>
 800a0da:	f000 bd36 	b.w	800ab4a <_dtoa_r+0xb3a>
 800a0de:	ab14      	add	r3, sp, #80	@ 0x50
 800a0e0:	9301      	str	r3, [sp, #4]
 800a0e2:	ab15      	add	r3, sp, #84	@ 0x54
 800a0e4:	9300      	str	r3, [sp, #0]
 800a0e6:	4658      	mov	r0, fp
 800a0e8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a0ec:	f001 f97e 	bl	800b3ec <__d2b>
 800a0f0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800a0f4:	4681      	mov	r9, r0
 800a0f6:	2e00      	cmp	r6, #0
 800a0f8:	d077      	beq.n	800a1ea <_dtoa_r+0x1da>
 800a0fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a0fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a100:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a104:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a108:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a10c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a110:	9712      	str	r7, [sp, #72]	@ 0x48
 800a112:	4619      	mov	r1, r3
 800a114:	2200      	movs	r2, #0
 800a116:	4b76      	ldr	r3, [pc, #472]	@ (800a2f0 <_dtoa_r+0x2e0>)
 800a118:	f7f6 f826 	bl	8000168 <__aeabi_dsub>
 800a11c:	a368      	add	r3, pc, #416	@ (adr r3, 800a2c0 <_dtoa_r+0x2b0>)
 800a11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a122:	f7f6 f9d9 	bl	80004d8 <__aeabi_dmul>
 800a126:	a368      	add	r3, pc, #416	@ (adr r3, 800a2c8 <_dtoa_r+0x2b8>)
 800a128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a12c:	f7f6 f81e 	bl	800016c <__adddf3>
 800a130:	4604      	mov	r4, r0
 800a132:	4630      	mov	r0, r6
 800a134:	460d      	mov	r5, r1
 800a136:	f7f6 f965 	bl	8000404 <__aeabi_i2d>
 800a13a:	a365      	add	r3, pc, #404	@ (adr r3, 800a2d0 <_dtoa_r+0x2c0>)
 800a13c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a140:	f7f6 f9ca 	bl	80004d8 <__aeabi_dmul>
 800a144:	4602      	mov	r2, r0
 800a146:	460b      	mov	r3, r1
 800a148:	4620      	mov	r0, r4
 800a14a:	4629      	mov	r1, r5
 800a14c:	f7f6 f80e 	bl	800016c <__adddf3>
 800a150:	4604      	mov	r4, r0
 800a152:	460d      	mov	r5, r1
 800a154:	f7f6 fc70 	bl	8000a38 <__aeabi_d2iz>
 800a158:	2200      	movs	r2, #0
 800a15a:	4607      	mov	r7, r0
 800a15c:	2300      	movs	r3, #0
 800a15e:	4620      	mov	r0, r4
 800a160:	4629      	mov	r1, r5
 800a162:	f7f6 fc2b 	bl	80009bc <__aeabi_dcmplt>
 800a166:	b140      	cbz	r0, 800a17a <_dtoa_r+0x16a>
 800a168:	4638      	mov	r0, r7
 800a16a:	f7f6 f94b 	bl	8000404 <__aeabi_i2d>
 800a16e:	4622      	mov	r2, r4
 800a170:	462b      	mov	r3, r5
 800a172:	f7f6 fc19 	bl	80009a8 <__aeabi_dcmpeq>
 800a176:	b900      	cbnz	r0, 800a17a <_dtoa_r+0x16a>
 800a178:	3f01      	subs	r7, #1
 800a17a:	2f16      	cmp	r7, #22
 800a17c:	d853      	bhi.n	800a226 <_dtoa_r+0x216>
 800a17e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a182:	4b5c      	ldr	r3, [pc, #368]	@ (800a2f4 <_dtoa_r+0x2e4>)
 800a184:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a18c:	f7f6 fc16 	bl	80009bc <__aeabi_dcmplt>
 800a190:	2800      	cmp	r0, #0
 800a192:	d04a      	beq.n	800a22a <_dtoa_r+0x21a>
 800a194:	2300      	movs	r3, #0
 800a196:	3f01      	subs	r7, #1
 800a198:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a19a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a19c:	1b9b      	subs	r3, r3, r6
 800a19e:	1e5a      	subs	r2, r3, #1
 800a1a0:	bf46      	itte	mi
 800a1a2:	f1c3 0801 	rsbmi	r8, r3, #1
 800a1a6:	2300      	movmi	r3, #0
 800a1a8:	f04f 0800 	movpl.w	r8, #0
 800a1ac:	9209      	str	r2, [sp, #36]	@ 0x24
 800a1ae:	bf48      	it	mi
 800a1b0:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800a1b2:	2f00      	cmp	r7, #0
 800a1b4:	db3b      	blt.n	800a22e <_dtoa_r+0x21e>
 800a1b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1b8:	970e      	str	r7, [sp, #56]	@ 0x38
 800a1ba:	443b      	add	r3, r7
 800a1bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a1be:	2300      	movs	r3, #0
 800a1c0:	930a      	str	r3, [sp, #40]	@ 0x28
 800a1c2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a1c4:	2b09      	cmp	r3, #9
 800a1c6:	d866      	bhi.n	800a296 <_dtoa_r+0x286>
 800a1c8:	2b05      	cmp	r3, #5
 800a1ca:	bfc4      	itt	gt
 800a1cc:	3b04      	subgt	r3, #4
 800a1ce:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800a1d0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a1d2:	bfc8      	it	gt
 800a1d4:	2400      	movgt	r4, #0
 800a1d6:	f1a3 0302 	sub.w	r3, r3, #2
 800a1da:	bfd8      	it	le
 800a1dc:	2401      	movle	r4, #1
 800a1de:	2b03      	cmp	r3, #3
 800a1e0:	d864      	bhi.n	800a2ac <_dtoa_r+0x29c>
 800a1e2:	e8df f003 	tbb	[pc, r3]
 800a1e6:	382b      	.short	0x382b
 800a1e8:	5636      	.short	0x5636
 800a1ea:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a1ee:	441e      	add	r6, r3
 800a1f0:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a1f4:	2b20      	cmp	r3, #32
 800a1f6:	bfc1      	itttt	gt
 800a1f8:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a1fc:	fa08 f803 	lslgt.w	r8, r8, r3
 800a200:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a204:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a208:	bfd6      	itet	le
 800a20a:	f1c3 0320 	rsble	r3, r3, #32
 800a20e:	ea48 0003 	orrgt.w	r0, r8, r3
 800a212:	fa04 f003 	lslle.w	r0, r4, r3
 800a216:	f7f6 f8e5 	bl	80003e4 <__aeabi_ui2d>
 800a21a:	2201      	movs	r2, #1
 800a21c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a220:	3e01      	subs	r6, #1
 800a222:	9212      	str	r2, [sp, #72]	@ 0x48
 800a224:	e775      	b.n	800a112 <_dtoa_r+0x102>
 800a226:	2301      	movs	r3, #1
 800a228:	e7b6      	b.n	800a198 <_dtoa_r+0x188>
 800a22a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800a22c:	e7b5      	b.n	800a19a <_dtoa_r+0x18a>
 800a22e:	427b      	negs	r3, r7
 800a230:	930a      	str	r3, [sp, #40]	@ 0x28
 800a232:	2300      	movs	r3, #0
 800a234:	eba8 0807 	sub.w	r8, r8, r7
 800a238:	930e      	str	r3, [sp, #56]	@ 0x38
 800a23a:	e7c2      	b.n	800a1c2 <_dtoa_r+0x1b2>
 800a23c:	2300      	movs	r3, #0
 800a23e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a240:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a242:	2b00      	cmp	r3, #0
 800a244:	dc35      	bgt.n	800a2b2 <_dtoa_r+0x2a2>
 800a246:	2301      	movs	r3, #1
 800a248:	461a      	mov	r2, r3
 800a24a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800a24e:	9221      	str	r2, [sp, #132]	@ 0x84
 800a250:	e00b      	b.n	800a26a <_dtoa_r+0x25a>
 800a252:	2301      	movs	r3, #1
 800a254:	e7f3      	b.n	800a23e <_dtoa_r+0x22e>
 800a256:	2300      	movs	r3, #0
 800a258:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a25a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a25c:	18fb      	adds	r3, r7, r3
 800a25e:	9308      	str	r3, [sp, #32]
 800a260:	3301      	adds	r3, #1
 800a262:	2b01      	cmp	r3, #1
 800a264:	9307      	str	r3, [sp, #28]
 800a266:	bfb8      	it	lt
 800a268:	2301      	movlt	r3, #1
 800a26a:	2100      	movs	r1, #0
 800a26c:	2204      	movs	r2, #4
 800a26e:	f8db 001c 	ldr.w	r0, [fp, #28]
 800a272:	f102 0514 	add.w	r5, r2, #20
 800a276:	429d      	cmp	r5, r3
 800a278:	d91f      	bls.n	800a2ba <_dtoa_r+0x2aa>
 800a27a:	6041      	str	r1, [r0, #4]
 800a27c:	4658      	mov	r0, fp
 800a27e:	f000 fd8d 	bl	800ad9c <_Balloc>
 800a282:	4682      	mov	sl, r0
 800a284:	2800      	cmp	r0, #0
 800a286:	d139      	bne.n	800a2fc <_dtoa_r+0x2ec>
 800a288:	4602      	mov	r2, r0
 800a28a:	f240 11af 	movw	r1, #431	@ 0x1af
 800a28e:	4b1a      	ldr	r3, [pc, #104]	@ (800a2f8 <_dtoa_r+0x2e8>)
 800a290:	e6d2      	b.n	800a038 <_dtoa_r+0x28>
 800a292:	2301      	movs	r3, #1
 800a294:	e7e0      	b.n	800a258 <_dtoa_r+0x248>
 800a296:	2401      	movs	r4, #1
 800a298:	2300      	movs	r3, #0
 800a29a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a29c:	9320      	str	r3, [sp, #128]	@ 0x80
 800a29e:	f04f 33ff 	mov.w	r3, #4294967295
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800a2a8:	2312      	movs	r3, #18
 800a2aa:	e7d0      	b.n	800a24e <_dtoa_r+0x23e>
 800a2ac:	2301      	movs	r3, #1
 800a2ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a2b0:	e7f5      	b.n	800a29e <_dtoa_r+0x28e>
 800a2b2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a2b4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800a2b8:	e7d7      	b.n	800a26a <_dtoa_r+0x25a>
 800a2ba:	3101      	adds	r1, #1
 800a2bc:	0052      	lsls	r2, r2, #1
 800a2be:	e7d8      	b.n	800a272 <_dtoa_r+0x262>
 800a2c0:	636f4361 	.word	0x636f4361
 800a2c4:	3fd287a7 	.word	0x3fd287a7
 800a2c8:	8b60c8b3 	.word	0x8b60c8b3
 800a2cc:	3fc68a28 	.word	0x3fc68a28
 800a2d0:	509f79fb 	.word	0x509f79fb
 800a2d4:	3fd34413 	.word	0x3fd34413
 800a2d8:	0800dfc3 	.word	0x0800dfc3
 800a2dc:	0800dfda 	.word	0x0800dfda
 800a2e0:	7ff00000 	.word	0x7ff00000
 800a2e4:	0800dfbf 	.word	0x0800dfbf
 800a2e8:	0800df93 	.word	0x0800df93
 800a2ec:	0800df92 	.word	0x0800df92
 800a2f0:	3ff80000 	.word	0x3ff80000
 800a2f4:	0800e0d0 	.word	0x0800e0d0
 800a2f8:	0800e032 	.word	0x0800e032
 800a2fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a300:	6018      	str	r0, [r3, #0]
 800a302:	9b07      	ldr	r3, [sp, #28]
 800a304:	2b0e      	cmp	r3, #14
 800a306:	f200 80a4 	bhi.w	800a452 <_dtoa_r+0x442>
 800a30a:	2c00      	cmp	r4, #0
 800a30c:	f000 80a1 	beq.w	800a452 <_dtoa_r+0x442>
 800a310:	2f00      	cmp	r7, #0
 800a312:	dd33      	ble.n	800a37c <_dtoa_r+0x36c>
 800a314:	4b86      	ldr	r3, [pc, #536]	@ (800a530 <_dtoa_r+0x520>)
 800a316:	f007 020f 	and.w	r2, r7, #15
 800a31a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a31e:	05f8      	lsls	r0, r7, #23
 800a320:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a324:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a328:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a32c:	d516      	bpl.n	800a35c <_dtoa_r+0x34c>
 800a32e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a332:	4b80      	ldr	r3, [pc, #512]	@ (800a534 <_dtoa_r+0x524>)
 800a334:	2603      	movs	r6, #3
 800a336:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a33a:	f7f6 f9f7 	bl	800072c <__aeabi_ddiv>
 800a33e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a342:	f004 040f 	and.w	r4, r4, #15
 800a346:	4d7b      	ldr	r5, [pc, #492]	@ (800a534 <_dtoa_r+0x524>)
 800a348:	b954      	cbnz	r4, 800a360 <_dtoa_r+0x350>
 800a34a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a34e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a352:	f7f6 f9eb 	bl	800072c <__aeabi_ddiv>
 800a356:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a35a:	e028      	b.n	800a3ae <_dtoa_r+0x39e>
 800a35c:	2602      	movs	r6, #2
 800a35e:	e7f2      	b.n	800a346 <_dtoa_r+0x336>
 800a360:	07e1      	lsls	r1, r4, #31
 800a362:	d508      	bpl.n	800a376 <_dtoa_r+0x366>
 800a364:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a368:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a36c:	f7f6 f8b4 	bl	80004d8 <__aeabi_dmul>
 800a370:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a374:	3601      	adds	r6, #1
 800a376:	1064      	asrs	r4, r4, #1
 800a378:	3508      	adds	r5, #8
 800a37a:	e7e5      	b.n	800a348 <_dtoa_r+0x338>
 800a37c:	f000 80d2 	beq.w	800a524 <_dtoa_r+0x514>
 800a380:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a384:	427c      	negs	r4, r7
 800a386:	4b6a      	ldr	r3, [pc, #424]	@ (800a530 <_dtoa_r+0x520>)
 800a388:	f004 020f 	and.w	r2, r4, #15
 800a38c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a390:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a394:	f7f6 f8a0 	bl	80004d8 <__aeabi_dmul>
 800a398:	2602      	movs	r6, #2
 800a39a:	2300      	movs	r3, #0
 800a39c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a3a0:	4d64      	ldr	r5, [pc, #400]	@ (800a534 <_dtoa_r+0x524>)
 800a3a2:	1124      	asrs	r4, r4, #4
 800a3a4:	2c00      	cmp	r4, #0
 800a3a6:	f040 80b2 	bne.w	800a50e <_dtoa_r+0x4fe>
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d1d3      	bne.n	800a356 <_dtoa_r+0x346>
 800a3ae:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a3b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	f000 80b7 	beq.w	800a528 <_dtoa_r+0x518>
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	4620      	mov	r0, r4
 800a3be:	4629      	mov	r1, r5
 800a3c0:	4b5d      	ldr	r3, [pc, #372]	@ (800a538 <_dtoa_r+0x528>)
 800a3c2:	f7f6 fafb 	bl	80009bc <__aeabi_dcmplt>
 800a3c6:	2800      	cmp	r0, #0
 800a3c8:	f000 80ae 	beq.w	800a528 <_dtoa_r+0x518>
 800a3cc:	9b07      	ldr	r3, [sp, #28]
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	f000 80aa 	beq.w	800a528 <_dtoa_r+0x518>
 800a3d4:	9b08      	ldr	r3, [sp, #32]
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	dd37      	ble.n	800a44a <_dtoa_r+0x43a>
 800a3da:	1e7b      	subs	r3, r7, #1
 800a3dc:	4620      	mov	r0, r4
 800a3de:	9304      	str	r3, [sp, #16]
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	4629      	mov	r1, r5
 800a3e4:	4b55      	ldr	r3, [pc, #340]	@ (800a53c <_dtoa_r+0x52c>)
 800a3e6:	f7f6 f877 	bl	80004d8 <__aeabi_dmul>
 800a3ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a3ee:	9c08      	ldr	r4, [sp, #32]
 800a3f0:	3601      	adds	r6, #1
 800a3f2:	4630      	mov	r0, r6
 800a3f4:	f7f6 f806 	bl	8000404 <__aeabi_i2d>
 800a3f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a3fc:	f7f6 f86c 	bl	80004d8 <__aeabi_dmul>
 800a400:	2200      	movs	r2, #0
 800a402:	4b4f      	ldr	r3, [pc, #316]	@ (800a540 <_dtoa_r+0x530>)
 800a404:	f7f5 feb2 	bl	800016c <__adddf3>
 800a408:	4605      	mov	r5, r0
 800a40a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a40e:	2c00      	cmp	r4, #0
 800a410:	f040 809a 	bne.w	800a548 <_dtoa_r+0x538>
 800a414:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a418:	2200      	movs	r2, #0
 800a41a:	4b4a      	ldr	r3, [pc, #296]	@ (800a544 <_dtoa_r+0x534>)
 800a41c:	f7f5 fea4 	bl	8000168 <__aeabi_dsub>
 800a420:	4602      	mov	r2, r0
 800a422:	460b      	mov	r3, r1
 800a424:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a428:	462a      	mov	r2, r5
 800a42a:	4633      	mov	r3, r6
 800a42c:	f7f6 fae4 	bl	80009f8 <__aeabi_dcmpgt>
 800a430:	2800      	cmp	r0, #0
 800a432:	f040 828e 	bne.w	800a952 <_dtoa_r+0x942>
 800a436:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a43a:	462a      	mov	r2, r5
 800a43c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a440:	f7f6 fabc 	bl	80009bc <__aeabi_dcmplt>
 800a444:	2800      	cmp	r0, #0
 800a446:	f040 8127 	bne.w	800a698 <_dtoa_r+0x688>
 800a44a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800a44e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a452:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a454:	2b00      	cmp	r3, #0
 800a456:	f2c0 8163 	blt.w	800a720 <_dtoa_r+0x710>
 800a45a:	2f0e      	cmp	r7, #14
 800a45c:	f300 8160 	bgt.w	800a720 <_dtoa_r+0x710>
 800a460:	4b33      	ldr	r3, [pc, #204]	@ (800a530 <_dtoa_r+0x520>)
 800a462:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a466:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a46a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a46e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a470:	2b00      	cmp	r3, #0
 800a472:	da03      	bge.n	800a47c <_dtoa_r+0x46c>
 800a474:	9b07      	ldr	r3, [sp, #28]
 800a476:	2b00      	cmp	r3, #0
 800a478:	f340 8100 	ble.w	800a67c <_dtoa_r+0x66c>
 800a47c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a480:	4656      	mov	r6, sl
 800a482:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a486:	4620      	mov	r0, r4
 800a488:	4629      	mov	r1, r5
 800a48a:	f7f6 f94f 	bl	800072c <__aeabi_ddiv>
 800a48e:	f7f6 fad3 	bl	8000a38 <__aeabi_d2iz>
 800a492:	4680      	mov	r8, r0
 800a494:	f7f5 ffb6 	bl	8000404 <__aeabi_i2d>
 800a498:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a49c:	f7f6 f81c 	bl	80004d8 <__aeabi_dmul>
 800a4a0:	4602      	mov	r2, r0
 800a4a2:	460b      	mov	r3, r1
 800a4a4:	4620      	mov	r0, r4
 800a4a6:	4629      	mov	r1, r5
 800a4a8:	f7f5 fe5e 	bl	8000168 <__aeabi_dsub>
 800a4ac:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a4b0:	9d07      	ldr	r5, [sp, #28]
 800a4b2:	f806 4b01 	strb.w	r4, [r6], #1
 800a4b6:	eba6 040a 	sub.w	r4, r6, sl
 800a4ba:	42a5      	cmp	r5, r4
 800a4bc:	4602      	mov	r2, r0
 800a4be:	460b      	mov	r3, r1
 800a4c0:	f040 8116 	bne.w	800a6f0 <_dtoa_r+0x6e0>
 800a4c4:	f7f5 fe52 	bl	800016c <__adddf3>
 800a4c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a4cc:	4604      	mov	r4, r0
 800a4ce:	460d      	mov	r5, r1
 800a4d0:	f7f6 fa92 	bl	80009f8 <__aeabi_dcmpgt>
 800a4d4:	2800      	cmp	r0, #0
 800a4d6:	f040 80f8 	bne.w	800a6ca <_dtoa_r+0x6ba>
 800a4da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a4de:	4620      	mov	r0, r4
 800a4e0:	4629      	mov	r1, r5
 800a4e2:	f7f6 fa61 	bl	80009a8 <__aeabi_dcmpeq>
 800a4e6:	b118      	cbz	r0, 800a4f0 <_dtoa_r+0x4e0>
 800a4e8:	f018 0f01 	tst.w	r8, #1
 800a4ec:	f040 80ed 	bne.w	800a6ca <_dtoa_r+0x6ba>
 800a4f0:	4649      	mov	r1, r9
 800a4f2:	4658      	mov	r0, fp
 800a4f4:	f000 fc92 	bl	800ae1c <_Bfree>
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	7033      	strb	r3, [r6, #0]
 800a4fc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a4fe:	3701      	adds	r7, #1
 800a500:	601f      	str	r7, [r3, #0]
 800a502:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a504:	2b00      	cmp	r3, #0
 800a506:	f000 8320 	beq.w	800ab4a <_dtoa_r+0xb3a>
 800a50a:	601e      	str	r6, [r3, #0]
 800a50c:	e31d      	b.n	800ab4a <_dtoa_r+0xb3a>
 800a50e:	07e2      	lsls	r2, r4, #31
 800a510:	d505      	bpl.n	800a51e <_dtoa_r+0x50e>
 800a512:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a516:	f7f5 ffdf 	bl	80004d8 <__aeabi_dmul>
 800a51a:	2301      	movs	r3, #1
 800a51c:	3601      	adds	r6, #1
 800a51e:	1064      	asrs	r4, r4, #1
 800a520:	3508      	adds	r5, #8
 800a522:	e73f      	b.n	800a3a4 <_dtoa_r+0x394>
 800a524:	2602      	movs	r6, #2
 800a526:	e742      	b.n	800a3ae <_dtoa_r+0x39e>
 800a528:	9c07      	ldr	r4, [sp, #28]
 800a52a:	9704      	str	r7, [sp, #16]
 800a52c:	e761      	b.n	800a3f2 <_dtoa_r+0x3e2>
 800a52e:	bf00      	nop
 800a530:	0800e0d0 	.word	0x0800e0d0
 800a534:	0800e0a8 	.word	0x0800e0a8
 800a538:	3ff00000 	.word	0x3ff00000
 800a53c:	40240000 	.word	0x40240000
 800a540:	401c0000 	.word	0x401c0000
 800a544:	40140000 	.word	0x40140000
 800a548:	4b70      	ldr	r3, [pc, #448]	@ (800a70c <_dtoa_r+0x6fc>)
 800a54a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a54c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a550:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a554:	4454      	add	r4, sl
 800a556:	2900      	cmp	r1, #0
 800a558:	d045      	beq.n	800a5e6 <_dtoa_r+0x5d6>
 800a55a:	2000      	movs	r0, #0
 800a55c:	496c      	ldr	r1, [pc, #432]	@ (800a710 <_dtoa_r+0x700>)
 800a55e:	f7f6 f8e5 	bl	800072c <__aeabi_ddiv>
 800a562:	4633      	mov	r3, r6
 800a564:	462a      	mov	r2, r5
 800a566:	f7f5 fdff 	bl	8000168 <__aeabi_dsub>
 800a56a:	4656      	mov	r6, sl
 800a56c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a570:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a574:	f7f6 fa60 	bl	8000a38 <__aeabi_d2iz>
 800a578:	4605      	mov	r5, r0
 800a57a:	f7f5 ff43 	bl	8000404 <__aeabi_i2d>
 800a57e:	4602      	mov	r2, r0
 800a580:	460b      	mov	r3, r1
 800a582:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a586:	f7f5 fdef 	bl	8000168 <__aeabi_dsub>
 800a58a:	4602      	mov	r2, r0
 800a58c:	460b      	mov	r3, r1
 800a58e:	3530      	adds	r5, #48	@ 0x30
 800a590:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a594:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a598:	f806 5b01 	strb.w	r5, [r6], #1
 800a59c:	f7f6 fa0e 	bl	80009bc <__aeabi_dcmplt>
 800a5a0:	2800      	cmp	r0, #0
 800a5a2:	d163      	bne.n	800a66c <_dtoa_r+0x65c>
 800a5a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a5a8:	2000      	movs	r0, #0
 800a5aa:	495a      	ldr	r1, [pc, #360]	@ (800a714 <_dtoa_r+0x704>)
 800a5ac:	f7f5 fddc 	bl	8000168 <__aeabi_dsub>
 800a5b0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a5b4:	f7f6 fa02 	bl	80009bc <__aeabi_dcmplt>
 800a5b8:	2800      	cmp	r0, #0
 800a5ba:	f040 8087 	bne.w	800a6cc <_dtoa_r+0x6bc>
 800a5be:	42a6      	cmp	r6, r4
 800a5c0:	f43f af43 	beq.w	800a44a <_dtoa_r+0x43a>
 800a5c4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a5c8:	2200      	movs	r2, #0
 800a5ca:	4b53      	ldr	r3, [pc, #332]	@ (800a718 <_dtoa_r+0x708>)
 800a5cc:	f7f5 ff84 	bl	80004d8 <__aeabi_dmul>
 800a5d0:	2200      	movs	r2, #0
 800a5d2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a5d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a5da:	4b4f      	ldr	r3, [pc, #316]	@ (800a718 <_dtoa_r+0x708>)
 800a5dc:	f7f5 ff7c 	bl	80004d8 <__aeabi_dmul>
 800a5e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a5e4:	e7c4      	b.n	800a570 <_dtoa_r+0x560>
 800a5e6:	4631      	mov	r1, r6
 800a5e8:	4628      	mov	r0, r5
 800a5ea:	f7f5 ff75 	bl	80004d8 <__aeabi_dmul>
 800a5ee:	4656      	mov	r6, sl
 800a5f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a5f4:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a5f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a5fa:	f7f6 fa1d 	bl	8000a38 <__aeabi_d2iz>
 800a5fe:	4605      	mov	r5, r0
 800a600:	f7f5 ff00 	bl	8000404 <__aeabi_i2d>
 800a604:	4602      	mov	r2, r0
 800a606:	460b      	mov	r3, r1
 800a608:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a60c:	f7f5 fdac 	bl	8000168 <__aeabi_dsub>
 800a610:	4602      	mov	r2, r0
 800a612:	460b      	mov	r3, r1
 800a614:	3530      	adds	r5, #48	@ 0x30
 800a616:	f806 5b01 	strb.w	r5, [r6], #1
 800a61a:	42a6      	cmp	r6, r4
 800a61c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a620:	f04f 0200 	mov.w	r2, #0
 800a624:	d124      	bne.n	800a670 <_dtoa_r+0x660>
 800a626:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a62a:	4b39      	ldr	r3, [pc, #228]	@ (800a710 <_dtoa_r+0x700>)
 800a62c:	f7f5 fd9e 	bl	800016c <__adddf3>
 800a630:	4602      	mov	r2, r0
 800a632:	460b      	mov	r3, r1
 800a634:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a638:	f7f6 f9de 	bl	80009f8 <__aeabi_dcmpgt>
 800a63c:	2800      	cmp	r0, #0
 800a63e:	d145      	bne.n	800a6cc <_dtoa_r+0x6bc>
 800a640:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a644:	2000      	movs	r0, #0
 800a646:	4932      	ldr	r1, [pc, #200]	@ (800a710 <_dtoa_r+0x700>)
 800a648:	f7f5 fd8e 	bl	8000168 <__aeabi_dsub>
 800a64c:	4602      	mov	r2, r0
 800a64e:	460b      	mov	r3, r1
 800a650:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a654:	f7f6 f9b2 	bl	80009bc <__aeabi_dcmplt>
 800a658:	2800      	cmp	r0, #0
 800a65a:	f43f aef6 	beq.w	800a44a <_dtoa_r+0x43a>
 800a65e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a660:	1e73      	subs	r3, r6, #1
 800a662:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a664:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a668:	2b30      	cmp	r3, #48	@ 0x30
 800a66a:	d0f8      	beq.n	800a65e <_dtoa_r+0x64e>
 800a66c:	9f04      	ldr	r7, [sp, #16]
 800a66e:	e73f      	b.n	800a4f0 <_dtoa_r+0x4e0>
 800a670:	4b29      	ldr	r3, [pc, #164]	@ (800a718 <_dtoa_r+0x708>)
 800a672:	f7f5 ff31 	bl	80004d8 <__aeabi_dmul>
 800a676:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a67a:	e7bc      	b.n	800a5f6 <_dtoa_r+0x5e6>
 800a67c:	d10c      	bne.n	800a698 <_dtoa_r+0x688>
 800a67e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a682:	2200      	movs	r2, #0
 800a684:	4b25      	ldr	r3, [pc, #148]	@ (800a71c <_dtoa_r+0x70c>)
 800a686:	f7f5 ff27 	bl	80004d8 <__aeabi_dmul>
 800a68a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a68e:	f7f6 f9a9 	bl	80009e4 <__aeabi_dcmpge>
 800a692:	2800      	cmp	r0, #0
 800a694:	f000 815b 	beq.w	800a94e <_dtoa_r+0x93e>
 800a698:	2400      	movs	r4, #0
 800a69a:	4625      	mov	r5, r4
 800a69c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a69e:	4656      	mov	r6, sl
 800a6a0:	43db      	mvns	r3, r3
 800a6a2:	9304      	str	r3, [sp, #16]
 800a6a4:	2700      	movs	r7, #0
 800a6a6:	4621      	mov	r1, r4
 800a6a8:	4658      	mov	r0, fp
 800a6aa:	f000 fbb7 	bl	800ae1c <_Bfree>
 800a6ae:	2d00      	cmp	r5, #0
 800a6b0:	d0dc      	beq.n	800a66c <_dtoa_r+0x65c>
 800a6b2:	b12f      	cbz	r7, 800a6c0 <_dtoa_r+0x6b0>
 800a6b4:	42af      	cmp	r7, r5
 800a6b6:	d003      	beq.n	800a6c0 <_dtoa_r+0x6b0>
 800a6b8:	4639      	mov	r1, r7
 800a6ba:	4658      	mov	r0, fp
 800a6bc:	f000 fbae 	bl	800ae1c <_Bfree>
 800a6c0:	4629      	mov	r1, r5
 800a6c2:	4658      	mov	r0, fp
 800a6c4:	f000 fbaa 	bl	800ae1c <_Bfree>
 800a6c8:	e7d0      	b.n	800a66c <_dtoa_r+0x65c>
 800a6ca:	9704      	str	r7, [sp, #16]
 800a6cc:	4633      	mov	r3, r6
 800a6ce:	461e      	mov	r6, r3
 800a6d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a6d4:	2a39      	cmp	r2, #57	@ 0x39
 800a6d6:	d107      	bne.n	800a6e8 <_dtoa_r+0x6d8>
 800a6d8:	459a      	cmp	sl, r3
 800a6da:	d1f8      	bne.n	800a6ce <_dtoa_r+0x6be>
 800a6dc:	9a04      	ldr	r2, [sp, #16]
 800a6de:	3201      	adds	r2, #1
 800a6e0:	9204      	str	r2, [sp, #16]
 800a6e2:	2230      	movs	r2, #48	@ 0x30
 800a6e4:	f88a 2000 	strb.w	r2, [sl]
 800a6e8:	781a      	ldrb	r2, [r3, #0]
 800a6ea:	3201      	adds	r2, #1
 800a6ec:	701a      	strb	r2, [r3, #0]
 800a6ee:	e7bd      	b.n	800a66c <_dtoa_r+0x65c>
 800a6f0:	2200      	movs	r2, #0
 800a6f2:	4b09      	ldr	r3, [pc, #36]	@ (800a718 <_dtoa_r+0x708>)
 800a6f4:	f7f5 fef0 	bl	80004d8 <__aeabi_dmul>
 800a6f8:	2200      	movs	r2, #0
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	4604      	mov	r4, r0
 800a6fe:	460d      	mov	r5, r1
 800a700:	f7f6 f952 	bl	80009a8 <__aeabi_dcmpeq>
 800a704:	2800      	cmp	r0, #0
 800a706:	f43f aebc 	beq.w	800a482 <_dtoa_r+0x472>
 800a70a:	e6f1      	b.n	800a4f0 <_dtoa_r+0x4e0>
 800a70c:	0800e0d0 	.word	0x0800e0d0
 800a710:	3fe00000 	.word	0x3fe00000
 800a714:	3ff00000 	.word	0x3ff00000
 800a718:	40240000 	.word	0x40240000
 800a71c:	40140000 	.word	0x40140000
 800a720:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a722:	2a00      	cmp	r2, #0
 800a724:	f000 80db 	beq.w	800a8de <_dtoa_r+0x8ce>
 800a728:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a72a:	2a01      	cmp	r2, #1
 800a72c:	f300 80bf 	bgt.w	800a8ae <_dtoa_r+0x89e>
 800a730:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a732:	2a00      	cmp	r2, #0
 800a734:	f000 80b7 	beq.w	800a8a6 <_dtoa_r+0x896>
 800a738:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a73c:	4646      	mov	r6, r8
 800a73e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a740:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a742:	2101      	movs	r1, #1
 800a744:	441a      	add	r2, r3
 800a746:	4658      	mov	r0, fp
 800a748:	4498      	add	r8, r3
 800a74a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a74c:	f000 fc1a 	bl	800af84 <__i2b>
 800a750:	4605      	mov	r5, r0
 800a752:	b15e      	cbz	r6, 800a76c <_dtoa_r+0x75c>
 800a754:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a756:	2b00      	cmp	r3, #0
 800a758:	dd08      	ble.n	800a76c <_dtoa_r+0x75c>
 800a75a:	42b3      	cmp	r3, r6
 800a75c:	bfa8      	it	ge
 800a75e:	4633      	movge	r3, r6
 800a760:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a762:	eba8 0803 	sub.w	r8, r8, r3
 800a766:	1af6      	subs	r6, r6, r3
 800a768:	1ad3      	subs	r3, r2, r3
 800a76a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a76c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a76e:	b1f3      	cbz	r3, 800a7ae <_dtoa_r+0x79e>
 800a770:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a772:	2b00      	cmp	r3, #0
 800a774:	f000 80b7 	beq.w	800a8e6 <_dtoa_r+0x8d6>
 800a778:	b18c      	cbz	r4, 800a79e <_dtoa_r+0x78e>
 800a77a:	4629      	mov	r1, r5
 800a77c:	4622      	mov	r2, r4
 800a77e:	4658      	mov	r0, fp
 800a780:	f000 fcbe 	bl	800b100 <__pow5mult>
 800a784:	464a      	mov	r2, r9
 800a786:	4601      	mov	r1, r0
 800a788:	4605      	mov	r5, r0
 800a78a:	4658      	mov	r0, fp
 800a78c:	f000 fc10 	bl	800afb0 <__multiply>
 800a790:	4649      	mov	r1, r9
 800a792:	9004      	str	r0, [sp, #16]
 800a794:	4658      	mov	r0, fp
 800a796:	f000 fb41 	bl	800ae1c <_Bfree>
 800a79a:	9b04      	ldr	r3, [sp, #16]
 800a79c:	4699      	mov	r9, r3
 800a79e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a7a0:	1b1a      	subs	r2, r3, r4
 800a7a2:	d004      	beq.n	800a7ae <_dtoa_r+0x79e>
 800a7a4:	4649      	mov	r1, r9
 800a7a6:	4658      	mov	r0, fp
 800a7a8:	f000 fcaa 	bl	800b100 <__pow5mult>
 800a7ac:	4681      	mov	r9, r0
 800a7ae:	2101      	movs	r1, #1
 800a7b0:	4658      	mov	r0, fp
 800a7b2:	f000 fbe7 	bl	800af84 <__i2b>
 800a7b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a7b8:	4604      	mov	r4, r0
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	f000 81c9 	beq.w	800ab52 <_dtoa_r+0xb42>
 800a7c0:	461a      	mov	r2, r3
 800a7c2:	4601      	mov	r1, r0
 800a7c4:	4658      	mov	r0, fp
 800a7c6:	f000 fc9b 	bl	800b100 <__pow5mult>
 800a7ca:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a7cc:	4604      	mov	r4, r0
 800a7ce:	2b01      	cmp	r3, #1
 800a7d0:	f300 808f 	bgt.w	800a8f2 <_dtoa_r+0x8e2>
 800a7d4:	9b02      	ldr	r3, [sp, #8]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	f040 8087 	bne.w	800a8ea <_dtoa_r+0x8da>
 800a7dc:	9b03      	ldr	r3, [sp, #12]
 800a7de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	f040 8083 	bne.w	800a8ee <_dtoa_r+0x8de>
 800a7e8:	9b03      	ldr	r3, [sp, #12]
 800a7ea:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a7ee:	0d1b      	lsrs	r3, r3, #20
 800a7f0:	051b      	lsls	r3, r3, #20
 800a7f2:	b12b      	cbz	r3, 800a800 <_dtoa_r+0x7f0>
 800a7f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7f6:	f108 0801 	add.w	r8, r8, #1
 800a7fa:	3301      	adds	r3, #1
 800a7fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a7fe:	2301      	movs	r3, #1
 800a800:	930a      	str	r3, [sp, #40]	@ 0x28
 800a802:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a804:	2b00      	cmp	r3, #0
 800a806:	f000 81aa 	beq.w	800ab5e <_dtoa_r+0xb4e>
 800a80a:	6923      	ldr	r3, [r4, #16]
 800a80c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a810:	6918      	ldr	r0, [r3, #16]
 800a812:	f000 fb6b 	bl	800aeec <__hi0bits>
 800a816:	f1c0 0020 	rsb	r0, r0, #32
 800a81a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a81c:	4418      	add	r0, r3
 800a81e:	f010 001f 	ands.w	r0, r0, #31
 800a822:	d071      	beq.n	800a908 <_dtoa_r+0x8f8>
 800a824:	f1c0 0320 	rsb	r3, r0, #32
 800a828:	2b04      	cmp	r3, #4
 800a82a:	dd65      	ble.n	800a8f8 <_dtoa_r+0x8e8>
 800a82c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a82e:	f1c0 001c 	rsb	r0, r0, #28
 800a832:	4403      	add	r3, r0
 800a834:	4480      	add	r8, r0
 800a836:	4406      	add	r6, r0
 800a838:	9309      	str	r3, [sp, #36]	@ 0x24
 800a83a:	f1b8 0f00 	cmp.w	r8, #0
 800a83e:	dd05      	ble.n	800a84c <_dtoa_r+0x83c>
 800a840:	4649      	mov	r1, r9
 800a842:	4642      	mov	r2, r8
 800a844:	4658      	mov	r0, fp
 800a846:	f000 fcb5 	bl	800b1b4 <__lshift>
 800a84a:	4681      	mov	r9, r0
 800a84c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a84e:	2b00      	cmp	r3, #0
 800a850:	dd05      	ble.n	800a85e <_dtoa_r+0x84e>
 800a852:	4621      	mov	r1, r4
 800a854:	461a      	mov	r2, r3
 800a856:	4658      	mov	r0, fp
 800a858:	f000 fcac 	bl	800b1b4 <__lshift>
 800a85c:	4604      	mov	r4, r0
 800a85e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a860:	2b00      	cmp	r3, #0
 800a862:	d053      	beq.n	800a90c <_dtoa_r+0x8fc>
 800a864:	4621      	mov	r1, r4
 800a866:	4648      	mov	r0, r9
 800a868:	f000 fd10 	bl	800b28c <__mcmp>
 800a86c:	2800      	cmp	r0, #0
 800a86e:	da4d      	bge.n	800a90c <_dtoa_r+0x8fc>
 800a870:	1e7b      	subs	r3, r7, #1
 800a872:	4649      	mov	r1, r9
 800a874:	9304      	str	r3, [sp, #16]
 800a876:	220a      	movs	r2, #10
 800a878:	2300      	movs	r3, #0
 800a87a:	4658      	mov	r0, fp
 800a87c:	f000 faf0 	bl	800ae60 <__multadd>
 800a880:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a882:	4681      	mov	r9, r0
 800a884:	2b00      	cmp	r3, #0
 800a886:	f000 816c 	beq.w	800ab62 <_dtoa_r+0xb52>
 800a88a:	2300      	movs	r3, #0
 800a88c:	4629      	mov	r1, r5
 800a88e:	220a      	movs	r2, #10
 800a890:	4658      	mov	r0, fp
 800a892:	f000 fae5 	bl	800ae60 <__multadd>
 800a896:	9b08      	ldr	r3, [sp, #32]
 800a898:	4605      	mov	r5, r0
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	dc61      	bgt.n	800a962 <_dtoa_r+0x952>
 800a89e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a8a0:	2b02      	cmp	r3, #2
 800a8a2:	dc3b      	bgt.n	800a91c <_dtoa_r+0x90c>
 800a8a4:	e05d      	b.n	800a962 <_dtoa_r+0x952>
 800a8a6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a8a8:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a8ac:	e746      	b.n	800a73c <_dtoa_r+0x72c>
 800a8ae:	9b07      	ldr	r3, [sp, #28]
 800a8b0:	1e5c      	subs	r4, r3, #1
 800a8b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a8b4:	42a3      	cmp	r3, r4
 800a8b6:	bfbf      	itttt	lt
 800a8b8:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800a8ba:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800a8bc:	1ae3      	sublt	r3, r4, r3
 800a8be:	18d2      	addlt	r2, r2, r3
 800a8c0:	bfa8      	it	ge
 800a8c2:	1b1c      	subge	r4, r3, r4
 800a8c4:	9b07      	ldr	r3, [sp, #28]
 800a8c6:	bfbe      	ittt	lt
 800a8c8:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800a8ca:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800a8cc:	2400      	movlt	r4, #0
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	bfb5      	itete	lt
 800a8d2:	eba8 0603 	sublt.w	r6, r8, r3
 800a8d6:	4646      	movge	r6, r8
 800a8d8:	2300      	movlt	r3, #0
 800a8da:	9b07      	ldrge	r3, [sp, #28]
 800a8dc:	e730      	b.n	800a740 <_dtoa_r+0x730>
 800a8de:	4646      	mov	r6, r8
 800a8e0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a8e2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a8e4:	e735      	b.n	800a752 <_dtoa_r+0x742>
 800a8e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a8e8:	e75c      	b.n	800a7a4 <_dtoa_r+0x794>
 800a8ea:	2300      	movs	r3, #0
 800a8ec:	e788      	b.n	800a800 <_dtoa_r+0x7f0>
 800a8ee:	9b02      	ldr	r3, [sp, #8]
 800a8f0:	e786      	b.n	800a800 <_dtoa_r+0x7f0>
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	930a      	str	r3, [sp, #40]	@ 0x28
 800a8f6:	e788      	b.n	800a80a <_dtoa_r+0x7fa>
 800a8f8:	d09f      	beq.n	800a83a <_dtoa_r+0x82a>
 800a8fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a8fc:	331c      	adds	r3, #28
 800a8fe:	441a      	add	r2, r3
 800a900:	4498      	add	r8, r3
 800a902:	441e      	add	r6, r3
 800a904:	9209      	str	r2, [sp, #36]	@ 0x24
 800a906:	e798      	b.n	800a83a <_dtoa_r+0x82a>
 800a908:	4603      	mov	r3, r0
 800a90a:	e7f6      	b.n	800a8fa <_dtoa_r+0x8ea>
 800a90c:	9b07      	ldr	r3, [sp, #28]
 800a90e:	9704      	str	r7, [sp, #16]
 800a910:	2b00      	cmp	r3, #0
 800a912:	dc20      	bgt.n	800a956 <_dtoa_r+0x946>
 800a914:	9308      	str	r3, [sp, #32]
 800a916:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a918:	2b02      	cmp	r3, #2
 800a91a:	dd1e      	ble.n	800a95a <_dtoa_r+0x94a>
 800a91c:	9b08      	ldr	r3, [sp, #32]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	f47f aebc 	bne.w	800a69c <_dtoa_r+0x68c>
 800a924:	4621      	mov	r1, r4
 800a926:	2205      	movs	r2, #5
 800a928:	4658      	mov	r0, fp
 800a92a:	f000 fa99 	bl	800ae60 <__multadd>
 800a92e:	4601      	mov	r1, r0
 800a930:	4604      	mov	r4, r0
 800a932:	4648      	mov	r0, r9
 800a934:	f000 fcaa 	bl	800b28c <__mcmp>
 800a938:	2800      	cmp	r0, #0
 800a93a:	f77f aeaf 	ble.w	800a69c <_dtoa_r+0x68c>
 800a93e:	2331      	movs	r3, #49	@ 0x31
 800a940:	4656      	mov	r6, sl
 800a942:	f806 3b01 	strb.w	r3, [r6], #1
 800a946:	9b04      	ldr	r3, [sp, #16]
 800a948:	3301      	adds	r3, #1
 800a94a:	9304      	str	r3, [sp, #16]
 800a94c:	e6aa      	b.n	800a6a4 <_dtoa_r+0x694>
 800a94e:	9c07      	ldr	r4, [sp, #28]
 800a950:	9704      	str	r7, [sp, #16]
 800a952:	4625      	mov	r5, r4
 800a954:	e7f3      	b.n	800a93e <_dtoa_r+0x92e>
 800a956:	9b07      	ldr	r3, [sp, #28]
 800a958:	9308      	str	r3, [sp, #32]
 800a95a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	f000 8104 	beq.w	800ab6a <_dtoa_r+0xb5a>
 800a962:	2e00      	cmp	r6, #0
 800a964:	dd05      	ble.n	800a972 <_dtoa_r+0x962>
 800a966:	4629      	mov	r1, r5
 800a968:	4632      	mov	r2, r6
 800a96a:	4658      	mov	r0, fp
 800a96c:	f000 fc22 	bl	800b1b4 <__lshift>
 800a970:	4605      	mov	r5, r0
 800a972:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a974:	2b00      	cmp	r3, #0
 800a976:	d05a      	beq.n	800aa2e <_dtoa_r+0xa1e>
 800a978:	4658      	mov	r0, fp
 800a97a:	6869      	ldr	r1, [r5, #4]
 800a97c:	f000 fa0e 	bl	800ad9c <_Balloc>
 800a980:	4606      	mov	r6, r0
 800a982:	b928      	cbnz	r0, 800a990 <_dtoa_r+0x980>
 800a984:	4602      	mov	r2, r0
 800a986:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a98a:	4b83      	ldr	r3, [pc, #524]	@ (800ab98 <_dtoa_r+0xb88>)
 800a98c:	f7ff bb54 	b.w	800a038 <_dtoa_r+0x28>
 800a990:	692a      	ldr	r2, [r5, #16]
 800a992:	f105 010c 	add.w	r1, r5, #12
 800a996:	3202      	adds	r2, #2
 800a998:	0092      	lsls	r2, r2, #2
 800a99a:	300c      	adds	r0, #12
 800a99c:	f000 ffa8 	bl	800b8f0 <memcpy>
 800a9a0:	2201      	movs	r2, #1
 800a9a2:	4631      	mov	r1, r6
 800a9a4:	4658      	mov	r0, fp
 800a9a6:	f000 fc05 	bl	800b1b4 <__lshift>
 800a9aa:	462f      	mov	r7, r5
 800a9ac:	4605      	mov	r5, r0
 800a9ae:	f10a 0301 	add.w	r3, sl, #1
 800a9b2:	9307      	str	r3, [sp, #28]
 800a9b4:	9b08      	ldr	r3, [sp, #32]
 800a9b6:	4453      	add	r3, sl
 800a9b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a9ba:	9b02      	ldr	r3, [sp, #8]
 800a9bc:	f003 0301 	and.w	r3, r3, #1
 800a9c0:	930a      	str	r3, [sp, #40]	@ 0x28
 800a9c2:	9b07      	ldr	r3, [sp, #28]
 800a9c4:	4621      	mov	r1, r4
 800a9c6:	3b01      	subs	r3, #1
 800a9c8:	4648      	mov	r0, r9
 800a9ca:	9302      	str	r3, [sp, #8]
 800a9cc:	f7ff fa97 	bl	8009efe <quorem>
 800a9d0:	4639      	mov	r1, r7
 800a9d2:	9008      	str	r0, [sp, #32]
 800a9d4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a9d8:	4648      	mov	r0, r9
 800a9da:	f000 fc57 	bl	800b28c <__mcmp>
 800a9de:	462a      	mov	r2, r5
 800a9e0:	9009      	str	r0, [sp, #36]	@ 0x24
 800a9e2:	4621      	mov	r1, r4
 800a9e4:	4658      	mov	r0, fp
 800a9e6:	f000 fc6d 	bl	800b2c4 <__mdiff>
 800a9ea:	68c2      	ldr	r2, [r0, #12]
 800a9ec:	4606      	mov	r6, r0
 800a9ee:	bb02      	cbnz	r2, 800aa32 <_dtoa_r+0xa22>
 800a9f0:	4601      	mov	r1, r0
 800a9f2:	4648      	mov	r0, r9
 800a9f4:	f000 fc4a 	bl	800b28c <__mcmp>
 800a9f8:	4602      	mov	r2, r0
 800a9fa:	4631      	mov	r1, r6
 800a9fc:	4658      	mov	r0, fp
 800a9fe:	920c      	str	r2, [sp, #48]	@ 0x30
 800aa00:	f000 fa0c 	bl	800ae1c <_Bfree>
 800aa04:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800aa06:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800aa08:	9e07      	ldr	r6, [sp, #28]
 800aa0a:	ea43 0102 	orr.w	r1, r3, r2
 800aa0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa10:	4319      	orrs	r1, r3
 800aa12:	d110      	bne.n	800aa36 <_dtoa_r+0xa26>
 800aa14:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800aa18:	d029      	beq.n	800aa6e <_dtoa_r+0xa5e>
 800aa1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	dd02      	ble.n	800aa26 <_dtoa_r+0xa16>
 800aa20:	9b08      	ldr	r3, [sp, #32]
 800aa22:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800aa26:	9b02      	ldr	r3, [sp, #8]
 800aa28:	f883 8000 	strb.w	r8, [r3]
 800aa2c:	e63b      	b.n	800a6a6 <_dtoa_r+0x696>
 800aa2e:	4628      	mov	r0, r5
 800aa30:	e7bb      	b.n	800a9aa <_dtoa_r+0x99a>
 800aa32:	2201      	movs	r2, #1
 800aa34:	e7e1      	b.n	800a9fa <_dtoa_r+0x9ea>
 800aa36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	db04      	blt.n	800aa46 <_dtoa_r+0xa36>
 800aa3c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800aa3e:	430b      	orrs	r3, r1
 800aa40:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800aa42:	430b      	orrs	r3, r1
 800aa44:	d120      	bne.n	800aa88 <_dtoa_r+0xa78>
 800aa46:	2a00      	cmp	r2, #0
 800aa48:	dded      	ble.n	800aa26 <_dtoa_r+0xa16>
 800aa4a:	4649      	mov	r1, r9
 800aa4c:	2201      	movs	r2, #1
 800aa4e:	4658      	mov	r0, fp
 800aa50:	f000 fbb0 	bl	800b1b4 <__lshift>
 800aa54:	4621      	mov	r1, r4
 800aa56:	4681      	mov	r9, r0
 800aa58:	f000 fc18 	bl	800b28c <__mcmp>
 800aa5c:	2800      	cmp	r0, #0
 800aa5e:	dc03      	bgt.n	800aa68 <_dtoa_r+0xa58>
 800aa60:	d1e1      	bne.n	800aa26 <_dtoa_r+0xa16>
 800aa62:	f018 0f01 	tst.w	r8, #1
 800aa66:	d0de      	beq.n	800aa26 <_dtoa_r+0xa16>
 800aa68:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800aa6c:	d1d8      	bne.n	800aa20 <_dtoa_r+0xa10>
 800aa6e:	2339      	movs	r3, #57	@ 0x39
 800aa70:	9a02      	ldr	r2, [sp, #8]
 800aa72:	7013      	strb	r3, [r2, #0]
 800aa74:	4633      	mov	r3, r6
 800aa76:	461e      	mov	r6, r3
 800aa78:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800aa7c:	3b01      	subs	r3, #1
 800aa7e:	2a39      	cmp	r2, #57	@ 0x39
 800aa80:	d052      	beq.n	800ab28 <_dtoa_r+0xb18>
 800aa82:	3201      	adds	r2, #1
 800aa84:	701a      	strb	r2, [r3, #0]
 800aa86:	e60e      	b.n	800a6a6 <_dtoa_r+0x696>
 800aa88:	2a00      	cmp	r2, #0
 800aa8a:	dd07      	ble.n	800aa9c <_dtoa_r+0xa8c>
 800aa8c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800aa90:	d0ed      	beq.n	800aa6e <_dtoa_r+0xa5e>
 800aa92:	9a02      	ldr	r2, [sp, #8]
 800aa94:	f108 0301 	add.w	r3, r8, #1
 800aa98:	7013      	strb	r3, [r2, #0]
 800aa9a:	e604      	b.n	800a6a6 <_dtoa_r+0x696>
 800aa9c:	9b07      	ldr	r3, [sp, #28]
 800aa9e:	9a07      	ldr	r2, [sp, #28]
 800aaa0:	f803 8c01 	strb.w	r8, [r3, #-1]
 800aaa4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aaa6:	4293      	cmp	r3, r2
 800aaa8:	d028      	beq.n	800aafc <_dtoa_r+0xaec>
 800aaaa:	4649      	mov	r1, r9
 800aaac:	2300      	movs	r3, #0
 800aaae:	220a      	movs	r2, #10
 800aab0:	4658      	mov	r0, fp
 800aab2:	f000 f9d5 	bl	800ae60 <__multadd>
 800aab6:	42af      	cmp	r7, r5
 800aab8:	4681      	mov	r9, r0
 800aaba:	f04f 0300 	mov.w	r3, #0
 800aabe:	f04f 020a 	mov.w	r2, #10
 800aac2:	4639      	mov	r1, r7
 800aac4:	4658      	mov	r0, fp
 800aac6:	d107      	bne.n	800aad8 <_dtoa_r+0xac8>
 800aac8:	f000 f9ca 	bl	800ae60 <__multadd>
 800aacc:	4607      	mov	r7, r0
 800aace:	4605      	mov	r5, r0
 800aad0:	9b07      	ldr	r3, [sp, #28]
 800aad2:	3301      	adds	r3, #1
 800aad4:	9307      	str	r3, [sp, #28]
 800aad6:	e774      	b.n	800a9c2 <_dtoa_r+0x9b2>
 800aad8:	f000 f9c2 	bl	800ae60 <__multadd>
 800aadc:	4629      	mov	r1, r5
 800aade:	4607      	mov	r7, r0
 800aae0:	2300      	movs	r3, #0
 800aae2:	220a      	movs	r2, #10
 800aae4:	4658      	mov	r0, fp
 800aae6:	f000 f9bb 	bl	800ae60 <__multadd>
 800aaea:	4605      	mov	r5, r0
 800aaec:	e7f0      	b.n	800aad0 <_dtoa_r+0xac0>
 800aaee:	9b08      	ldr	r3, [sp, #32]
 800aaf0:	2700      	movs	r7, #0
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	bfcc      	ite	gt
 800aaf6:	461e      	movgt	r6, r3
 800aaf8:	2601      	movle	r6, #1
 800aafa:	4456      	add	r6, sl
 800aafc:	4649      	mov	r1, r9
 800aafe:	2201      	movs	r2, #1
 800ab00:	4658      	mov	r0, fp
 800ab02:	f000 fb57 	bl	800b1b4 <__lshift>
 800ab06:	4621      	mov	r1, r4
 800ab08:	4681      	mov	r9, r0
 800ab0a:	f000 fbbf 	bl	800b28c <__mcmp>
 800ab0e:	2800      	cmp	r0, #0
 800ab10:	dcb0      	bgt.n	800aa74 <_dtoa_r+0xa64>
 800ab12:	d102      	bne.n	800ab1a <_dtoa_r+0xb0a>
 800ab14:	f018 0f01 	tst.w	r8, #1
 800ab18:	d1ac      	bne.n	800aa74 <_dtoa_r+0xa64>
 800ab1a:	4633      	mov	r3, r6
 800ab1c:	461e      	mov	r6, r3
 800ab1e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ab22:	2a30      	cmp	r2, #48	@ 0x30
 800ab24:	d0fa      	beq.n	800ab1c <_dtoa_r+0xb0c>
 800ab26:	e5be      	b.n	800a6a6 <_dtoa_r+0x696>
 800ab28:	459a      	cmp	sl, r3
 800ab2a:	d1a4      	bne.n	800aa76 <_dtoa_r+0xa66>
 800ab2c:	9b04      	ldr	r3, [sp, #16]
 800ab2e:	3301      	adds	r3, #1
 800ab30:	9304      	str	r3, [sp, #16]
 800ab32:	2331      	movs	r3, #49	@ 0x31
 800ab34:	f88a 3000 	strb.w	r3, [sl]
 800ab38:	e5b5      	b.n	800a6a6 <_dtoa_r+0x696>
 800ab3a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ab3c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800ab9c <_dtoa_r+0xb8c>
 800ab40:	b11b      	cbz	r3, 800ab4a <_dtoa_r+0xb3a>
 800ab42:	f10a 0308 	add.w	r3, sl, #8
 800ab46:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800ab48:	6013      	str	r3, [r2, #0]
 800ab4a:	4650      	mov	r0, sl
 800ab4c:	b017      	add	sp, #92	@ 0x5c
 800ab4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab52:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ab54:	2b01      	cmp	r3, #1
 800ab56:	f77f ae3d 	ble.w	800a7d4 <_dtoa_r+0x7c4>
 800ab5a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ab5c:	930a      	str	r3, [sp, #40]	@ 0x28
 800ab5e:	2001      	movs	r0, #1
 800ab60:	e65b      	b.n	800a81a <_dtoa_r+0x80a>
 800ab62:	9b08      	ldr	r3, [sp, #32]
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	f77f aed6 	ble.w	800a916 <_dtoa_r+0x906>
 800ab6a:	4656      	mov	r6, sl
 800ab6c:	4621      	mov	r1, r4
 800ab6e:	4648      	mov	r0, r9
 800ab70:	f7ff f9c5 	bl	8009efe <quorem>
 800ab74:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ab78:	9b08      	ldr	r3, [sp, #32]
 800ab7a:	f806 8b01 	strb.w	r8, [r6], #1
 800ab7e:	eba6 020a 	sub.w	r2, r6, sl
 800ab82:	4293      	cmp	r3, r2
 800ab84:	ddb3      	ble.n	800aaee <_dtoa_r+0xade>
 800ab86:	4649      	mov	r1, r9
 800ab88:	2300      	movs	r3, #0
 800ab8a:	220a      	movs	r2, #10
 800ab8c:	4658      	mov	r0, fp
 800ab8e:	f000 f967 	bl	800ae60 <__multadd>
 800ab92:	4681      	mov	r9, r0
 800ab94:	e7ea      	b.n	800ab6c <_dtoa_r+0xb5c>
 800ab96:	bf00      	nop
 800ab98:	0800e032 	.word	0x0800e032
 800ab9c:	0800dfb6 	.word	0x0800dfb6

0800aba0 <_free_r>:
 800aba0:	b538      	push	{r3, r4, r5, lr}
 800aba2:	4605      	mov	r5, r0
 800aba4:	2900      	cmp	r1, #0
 800aba6:	d040      	beq.n	800ac2a <_free_r+0x8a>
 800aba8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800abac:	1f0c      	subs	r4, r1, #4
 800abae:	2b00      	cmp	r3, #0
 800abb0:	bfb8      	it	lt
 800abb2:	18e4      	addlt	r4, r4, r3
 800abb4:	f000 f8e6 	bl	800ad84 <__malloc_lock>
 800abb8:	4a1c      	ldr	r2, [pc, #112]	@ (800ac2c <_free_r+0x8c>)
 800abba:	6813      	ldr	r3, [r2, #0]
 800abbc:	b933      	cbnz	r3, 800abcc <_free_r+0x2c>
 800abbe:	6063      	str	r3, [r4, #4]
 800abc0:	6014      	str	r4, [r2, #0]
 800abc2:	4628      	mov	r0, r5
 800abc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800abc8:	f000 b8e2 	b.w	800ad90 <__malloc_unlock>
 800abcc:	42a3      	cmp	r3, r4
 800abce:	d908      	bls.n	800abe2 <_free_r+0x42>
 800abd0:	6820      	ldr	r0, [r4, #0]
 800abd2:	1821      	adds	r1, r4, r0
 800abd4:	428b      	cmp	r3, r1
 800abd6:	bf01      	itttt	eq
 800abd8:	6819      	ldreq	r1, [r3, #0]
 800abda:	685b      	ldreq	r3, [r3, #4]
 800abdc:	1809      	addeq	r1, r1, r0
 800abde:	6021      	streq	r1, [r4, #0]
 800abe0:	e7ed      	b.n	800abbe <_free_r+0x1e>
 800abe2:	461a      	mov	r2, r3
 800abe4:	685b      	ldr	r3, [r3, #4]
 800abe6:	b10b      	cbz	r3, 800abec <_free_r+0x4c>
 800abe8:	42a3      	cmp	r3, r4
 800abea:	d9fa      	bls.n	800abe2 <_free_r+0x42>
 800abec:	6811      	ldr	r1, [r2, #0]
 800abee:	1850      	adds	r0, r2, r1
 800abf0:	42a0      	cmp	r0, r4
 800abf2:	d10b      	bne.n	800ac0c <_free_r+0x6c>
 800abf4:	6820      	ldr	r0, [r4, #0]
 800abf6:	4401      	add	r1, r0
 800abf8:	1850      	adds	r0, r2, r1
 800abfa:	4283      	cmp	r3, r0
 800abfc:	6011      	str	r1, [r2, #0]
 800abfe:	d1e0      	bne.n	800abc2 <_free_r+0x22>
 800ac00:	6818      	ldr	r0, [r3, #0]
 800ac02:	685b      	ldr	r3, [r3, #4]
 800ac04:	4408      	add	r0, r1
 800ac06:	6010      	str	r0, [r2, #0]
 800ac08:	6053      	str	r3, [r2, #4]
 800ac0a:	e7da      	b.n	800abc2 <_free_r+0x22>
 800ac0c:	d902      	bls.n	800ac14 <_free_r+0x74>
 800ac0e:	230c      	movs	r3, #12
 800ac10:	602b      	str	r3, [r5, #0]
 800ac12:	e7d6      	b.n	800abc2 <_free_r+0x22>
 800ac14:	6820      	ldr	r0, [r4, #0]
 800ac16:	1821      	adds	r1, r4, r0
 800ac18:	428b      	cmp	r3, r1
 800ac1a:	bf01      	itttt	eq
 800ac1c:	6819      	ldreq	r1, [r3, #0]
 800ac1e:	685b      	ldreq	r3, [r3, #4]
 800ac20:	1809      	addeq	r1, r1, r0
 800ac22:	6021      	streq	r1, [r4, #0]
 800ac24:	6063      	str	r3, [r4, #4]
 800ac26:	6054      	str	r4, [r2, #4]
 800ac28:	e7cb      	b.n	800abc2 <_free_r+0x22>
 800ac2a:	bd38      	pop	{r3, r4, r5, pc}
 800ac2c:	200005e0 	.word	0x200005e0

0800ac30 <malloc>:
 800ac30:	4b02      	ldr	r3, [pc, #8]	@ (800ac3c <malloc+0xc>)
 800ac32:	4601      	mov	r1, r0
 800ac34:	6818      	ldr	r0, [r3, #0]
 800ac36:	f000 b825 	b.w	800ac84 <_malloc_r>
 800ac3a:	bf00      	nop
 800ac3c:	2000006c 	.word	0x2000006c

0800ac40 <sbrk_aligned>:
 800ac40:	b570      	push	{r4, r5, r6, lr}
 800ac42:	4e0f      	ldr	r6, [pc, #60]	@ (800ac80 <sbrk_aligned+0x40>)
 800ac44:	460c      	mov	r4, r1
 800ac46:	6831      	ldr	r1, [r6, #0]
 800ac48:	4605      	mov	r5, r0
 800ac4a:	b911      	cbnz	r1, 800ac52 <sbrk_aligned+0x12>
 800ac4c:	f000 fe40 	bl	800b8d0 <_sbrk_r>
 800ac50:	6030      	str	r0, [r6, #0]
 800ac52:	4621      	mov	r1, r4
 800ac54:	4628      	mov	r0, r5
 800ac56:	f000 fe3b 	bl	800b8d0 <_sbrk_r>
 800ac5a:	1c43      	adds	r3, r0, #1
 800ac5c:	d103      	bne.n	800ac66 <sbrk_aligned+0x26>
 800ac5e:	f04f 34ff 	mov.w	r4, #4294967295
 800ac62:	4620      	mov	r0, r4
 800ac64:	bd70      	pop	{r4, r5, r6, pc}
 800ac66:	1cc4      	adds	r4, r0, #3
 800ac68:	f024 0403 	bic.w	r4, r4, #3
 800ac6c:	42a0      	cmp	r0, r4
 800ac6e:	d0f8      	beq.n	800ac62 <sbrk_aligned+0x22>
 800ac70:	1a21      	subs	r1, r4, r0
 800ac72:	4628      	mov	r0, r5
 800ac74:	f000 fe2c 	bl	800b8d0 <_sbrk_r>
 800ac78:	3001      	adds	r0, #1
 800ac7a:	d1f2      	bne.n	800ac62 <sbrk_aligned+0x22>
 800ac7c:	e7ef      	b.n	800ac5e <sbrk_aligned+0x1e>
 800ac7e:	bf00      	nop
 800ac80:	200005dc 	.word	0x200005dc

0800ac84 <_malloc_r>:
 800ac84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac88:	1ccd      	adds	r5, r1, #3
 800ac8a:	f025 0503 	bic.w	r5, r5, #3
 800ac8e:	3508      	adds	r5, #8
 800ac90:	2d0c      	cmp	r5, #12
 800ac92:	bf38      	it	cc
 800ac94:	250c      	movcc	r5, #12
 800ac96:	2d00      	cmp	r5, #0
 800ac98:	4606      	mov	r6, r0
 800ac9a:	db01      	blt.n	800aca0 <_malloc_r+0x1c>
 800ac9c:	42a9      	cmp	r1, r5
 800ac9e:	d904      	bls.n	800acaa <_malloc_r+0x26>
 800aca0:	230c      	movs	r3, #12
 800aca2:	6033      	str	r3, [r6, #0]
 800aca4:	2000      	movs	r0, #0
 800aca6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800acaa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ad80 <_malloc_r+0xfc>
 800acae:	f000 f869 	bl	800ad84 <__malloc_lock>
 800acb2:	f8d8 3000 	ldr.w	r3, [r8]
 800acb6:	461c      	mov	r4, r3
 800acb8:	bb44      	cbnz	r4, 800ad0c <_malloc_r+0x88>
 800acba:	4629      	mov	r1, r5
 800acbc:	4630      	mov	r0, r6
 800acbe:	f7ff ffbf 	bl	800ac40 <sbrk_aligned>
 800acc2:	1c43      	adds	r3, r0, #1
 800acc4:	4604      	mov	r4, r0
 800acc6:	d158      	bne.n	800ad7a <_malloc_r+0xf6>
 800acc8:	f8d8 4000 	ldr.w	r4, [r8]
 800accc:	4627      	mov	r7, r4
 800acce:	2f00      	cmp	r7, #0
 800acd0:	d143      	bne.n	800ad5a <_malloc_r+0xd6>
 800acd2:	2c00      	cmp	r4, #0
 800acd4:	d04b      	beq.n	800ad6e <_malloc_r+0xea>
 800acd6:	6823      	ldr	r3, [r4, #0]
 800acd8:	4639      	mov	r1, r7
 800acda:	4630      	mov	r0, r6
 800acdc:	eb04 0903 	add.w	r9, r4, r3
 800ace0:	f000 fdf6 	bl	800b8d0 <_sbrk_r>
 800ace4:	4581      	cmp	r9, r0
 800ace6:	d142      	bne.n	800ad6e <_malloc_r+0xea>
 800ace8:	6821      	ldr	r1, [r4, #0]
 800acea:	4630      	mov	r0, r6
 800acec:	1a6d      	subs	r5, r5, r1
 800acee:	4629      	mov	r1, r5
 800acf0:	f7ff ffa6 	bl	800ac40 <sbrk_aligned>
 800acf4:	3001      	adds	r0, #1
 800acf6:	d03a      	beq.n	800ad6e <_malloc_r+0xea>
 800acf8:	6823      	ldr	r3, [r4, #0]
 800acfa:	442b      	add	r3, r5
 800acfc:	6023      	str	r3, [r4, #0]
 800acfe:	f8d8 3000 	ldr.w	r3, [r8]
 800ad02:	685a      	ldr	r2, [r3, #4]
 800ad04:	bb62      	cbnz	r2, 800ad60 <_malloc_r+0xdc>
 800ad06:	f8c8 7000 	str.w	r7, [r8]
 800ad0a:	e00f      	b.n	800ad2c <_malloc_r+0xa8>
 800ad0c:	6822      	ldr	r2, [r4, #0]
 800ad0e:	1b52      	subs	r2, r2, r5
 800ad10:	d420      	bmi.n	800ad54 <_malloc_r+0xd0>
 800ad12:	2a0b      	cmp	r2, #11
 800ad14:	d917      	bls.n	800ad46 <_malloc_r+0xc2>
 800ad16:	1961      	adds	r1, r4, r5
 800ad18:	42a3      	cmp	r3, r4
 800ad1a:	6025      	str	r5, [r4, #0]
 800ad1c:	bf18      	it	ne
 800ad1e:	6059      	strne	r1, [r3, #4]
 800ad20:	6863      	ldr	r3, [r4, #4]
 800ad22:	bf08      	it	eq
 800ad24:	f8c8 1000 	streq.w	r1, [r8]
 800ad28:	5162      	str	r2, [r4, r5]
 800ad2a:	604b      	str	r3, [r1, #4]
 800ad2c:	4630      	mov	r0, r6
 800ad2e:	f000 f82f 	bl	800ad90 <__malloc_unlock>
 800ad32:	f104 000b 	add.w	r0, r4, #11
 800ad36:	1d23      	adds	r3, r4, #4
 800ad38:	f020 0007 	bic.w	r0, r0, #7
 800ad3c:	1ac2      	subs	r2, r0, r3
 800ad3e:	bf1c      	itt	ne
 800ad40:	1a1b      	subne	r3, r3, r0
 800ad42:	50a3      	strne	r3, [r4, r2]
 800ad44:	e7af      	b.n	800aca6 <_malloc_r+0x22>
 800ad46:	6862      	ldr	r2, [r4, #4]
 800ad48:	42a3      	cmp	r3, r4
 800ad4a:	bf0c      	ite	eq
 800ad4c:	f8c8 2000 	streq.w	r2, [r8]
 800ad50:	605a      	strne	r2, [r3, #4]
 800ad52:	e7eb      	b.n	800ad2c <_malloc_r+0xa8>
 800ad54:	4623      	mov	r3, r4
 800ad56:	6864      	ldr	r4, [r4, #4]
 800ad58:	e7ae      	b.n	800acb8 <_malloc_r+0x34>
 800ad5a:	463c      	mov	r4, r7
 800ad5c:	687f      	ldr	r7, [r7, #4]
 800ad5e:	e7b6      	b.n	800acce <_malloc_r+0x4a>
 800ad60:	461a      	mov	r2, r3
 800ad62:	685b      	ldr	r3, [r3, #4]
 800ad64:	42a3      	cmp	r3, r4
 800ad66:	d1fb      	bne.n	800ad60 <_malloc_r+0xdc>
 800ad68:	2300      	movs	r3, #0
 800ad6a:	6053      	str	r3, [r2, #4]
 800ad6c:	e7de      	b.n	800ad2c <_malloc_r+0xa8>
 800ad6e:	230c      	movs	r3, #12
 800ad70:	4630      	mov	r0, r6
 800ad72:	6033      	str	r3, [r6, #0]
 800ad74:	f000 f80c 	bl	800ad90 <__malloc_unlock>
 800ad78:	e794      	b.n	800aca4 <_malloc_r+0x20>
 800ad7a:	6005      	str	r5, [r0, #0]
 800ad7c:	e7d6      	b.n	800ad2c <_malloc_r+0xa8>
 800ad7e:	bf00      	nop
 800ad80:	200005e0 	.word	0x200005e0

0800ad84 <__malloc_lock>:
 800ad84:	4801      	ldr	r0, [pc, #4]	@ (800ad8c <__malloc_lock+0x8>)
 800ad86:	f7ff b8aa 	b.w	8009ede <__retarget_lock_acquire_recursive>
 800ad8a:	bf00      	nop
 800ad8c:	200005d8 	.word	0x200005d8

0800ad90 <__malloc_unlock>:
 800ad90:	4801      	ldr	r0, [pc, #4]	@ (800ad98 <__malloc_unlock+0x8>)
 800ad92:	f7ff b8a5 	b.w	8009ee0 <__retarget_lock_release_recursive>
 800ad96:	bf00      	nop
 800ad98:	200005d8 	.word	0x200005d8

0800ad9c <_Balloc>:
 800ad9c:	b570      	push	{r4, r5, r6, lr}
 800ad9e:	69c6      	ldr	r6, [r0, #28]
 800ada0:	4604      	mov	r4, r0
 800ada2:	460d      	mov	r5, r1
 800ada4:	b976      	cbnz	r6, 800adc4 <_Balloc+0x28>
 800ada6:	2010      	movs	r0, #16
 800ada8:	f7ff ff42 	bl	800ac30 <malloc>
 800adac:	4602      	mov	r2, r0
 800adae:	61e0      	str	r0, [r4, #28]
 800adb0:	b920      	cbnz	r0, 800adbc <_Balloc+0x20>
 800adb2:	216b      	movs	r1, #107	@ 0x6b
 800adb4:	4b17      	ldr	r3, [pc, #92]	@ (800ae14 <_Balloc+0x78>)
 800adb6:	4818      	ldr	r0, [pc, #96]	@ (800ae18 <_Balloc+0x7c>)
 800adb8:	f000 fda8 	bl	800b90c <__assert_func>
 800adbc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800adc0:	6006      	str	r6, [r0, #0]
 800adc2:	60c6      	str	r6, [r0, #12]
 800adc4:	69e6      	ldr	r6, [r4, #28]
 800adc6:	68f3      	ldr	r3, [r6, #12]
 800adc8:	b183      	cbz	r3, 800adec <_Balloc+0x50>
 800adca:	69e3      	ldr	r3, [r4, #28]
 800adcc:	68db      	ldr	r3, [r3, #12]
 800adce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800add2:	b9b8      	cbnz	r0, 800ae04 <_Balloc+0x68>
 800add4:	2101      	movs	r1, #1
 800add6:	fa01 f605 	lsl.w	r6, r1, r5
 800adda:	1d72      	adds	r2, r6, #5
 800addc:	4620      	mov	r0, r4
 800adde:	0092      	lsls	r2, r2, #2
 800ade0:	f000 fdb2 	bl	800b948 <_calloc_r>
 800ade4:	b160      	cbz	r0, 800ae00 <_Balloc+0x64>
 800ade6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800adea:	e00e      	b.n	800ae0a <_Balloc+0x6e>
 800adec:	2221      	movs	r2, #33	@ 0x21
 800adee:	2104      	movs	r1, #4
 800adf0:	4620      	mov	r0, r4
 800adf2:	f000 fda9 	bl	800b948 <_calloc_r>
 800adf6:	69e3      	ldr	r3, [r4, #28]
 800adf8:	60f0      	str	r0, [r6, #12]
 800adfa:	68db      	ldr	r3, [r3, #12]
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d1e4      	bne.n	800adca <_Balloc+0x2e>
 800ae00:	2000      	movs	r0, #0
 800ae02:	bd70      	pop	{r4, r5, r6, pc}
 800ae04:	6802      	ldr	r2, [r0, #0]
 800ae06:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ae10:	e7f7      	b.n	800ae02 <_Balloc+0x66>
 800ae12:	bf00      	nop
 800ae14:	0800dfc3 	.word	0x0800dfc3
 800ae18:	0800e043 	.word	0x0800e043

0800ae1c <_Bfree>:
 800ae1c:	b570      	push	{r4, r5, r6, lr}
 800ae1e:	69c6      	ldr	r6, [r0, #28]
 800ae20:	4605      	mov	r5, r0
 800ae22:	460c      	mov	r4, r1
 800ae24:	b976      	cbnz	r6, 800ae44 <_Bfree+0x28>
 800ae26:	2010      	movs	r0, #16
 800ae28:	f7ff ff02 	bl	800ac30 <malloc>
 800ae2c:	4602      	mov	r2, r0
 800ae2e:	61e8      	str	r0, [r5, #28]
 800ae30:	b920      	cbnz	r0, 800ae3c <_Bfree+0x20>
 800ae32:	218f      	movs	r1, #143	@ 0x8f
 800ae34:	4b08      	ldr	r3, [pc, #32]	@ (800ae58 <_Bfree+0x3c>)
 800ae36:	4809      	ldr	r0, [pc, #36]	@ (800ae5c <_Bfree+0x40>)
 800ae38:	f000 fd68 	bl	800b90c <__assert_func>
 800ae3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ae40:	6006      	str	r6, [r0, #0]
 800ae42:	60c6      	str	r6, [r0, #12]
 800ae44:	b13c      	cbz	r4, 800ae56 <_Bfree+0x3a>
 800ae46:	69eb      	ldr	r3, [r5, #28]
 800ae48:	6862      	ldr	r2, [r4, #4]
 800ae4a:	68db      	ldr	r3, [r3, #12]
 800ae4c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ae50:	6021      	str	r1, [r4, #0]
 800ae52:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ae56:	bd70      	pop	{r4, r5, r6, pc}
 800ae58:	0800dfc3 	.word	0x0800dfc3
 800ae5c:	0800e043 	.word	0x0800e043

0800ae60 <__multadd>:
 800ae60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae64:	4607      	mov	r7, r0
 800ae66:	460c      	mov	r4, r1
 800ae68:	461e      	mov	r6, r3
 800ae6a:	2000      	movs	r0, #0
 800ae6c:	690d      	ldr	r5, [r1, #16]
 800ae6e:	f101 0c14 	add.w	ip, r1, #20
 800ae72:	f8dc 3000 	ldr.w	r3, [ip]
 800ae76:	3001      	adds	r0, #1
 800ae78:	b299      	uxth	r1, r3
 800ae7a:	fb02 6101 	mla	r1, r2, r1, r6
 800ae7e:	0c1e      	lsrs	r6, r3, #16
 800ae80:	0c0b      	lsrs	r3, r1, #16
 800ae82:	fb02 3306 	mla	r3, r2, r6, r3
 800ae86:	b289      	uxth	r1, r1
 800ae88:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ae8c:	4285      	cmp	r5, r0
 800ae8e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ae92:	f84c 1b04 	str.w	r1, [ip], #4
 800ae96:	dcec      	bgt.n	800ae72 <__multadd+0x12>
 800ae98:	b30e      	cbz	r6, 800aede <__multadd+0x7e>
 800ae9a:	68a3      	ldr	r3, [r4, #8]
 800ae9c:	42ab      	cmp	r3, r5
 800ae9e:	dc19      	bgt.n	800aed4 <__multadd+0x74>
 800aea0:	6861      	ldr	r1, [r4, #4]
 800aea2:	4638      	mov	r0, r7
 800aea4:	3101      	adds	r1, #1
 800aea6:	f7ff ff79 	bl	800ad9c <_Balloc>
 800aeaa:	4680      	mov	r8, r0
 800aeac:	b928      	cbnz	r0, 800aeba <__multadd+0x5a>
 800aeae:	4602      	mov	r2, r0
 800aeb0:	21ba      	movs	r1, #186	@ 0xba
 800aeb2:	4b0c      	ldr	r3, [pc, #48]	@ (800aee4 <__multadd+0x84>)
 800aeb4:	480c      	ldr	r0, [pc, #48]	@ (800aee8 <__multadd+0x88>)
 800aeb6:	f000 fd29 	bl	800b90c <__assert_func>
 800aeba:	6922      	ldr	r2, [r4, #16]
 800aebc:	f104 010c 	add.w	r1, r4, #12
 800aec0:	3202      	adds	r2, #2
 800aec2:	0092      	lsls	r2, r2, #2
 800aec4:	300c      	adds	r0, #12
 800aec6:	f000 fd13 	bl	800b8f0 <memcpy>
 800aeca:	4621      	mov	r1, r4
 800aecc:	4638      	mov	r0, r7
 800aece:	f7ff ffa5 	bl	800ae1c <_Bfree>
 800aed2:	4644      	mov	r4, r8
 800aed4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800aed8:	3501      	adds	r5, #1
 800aeda:	615e      	str	r6, [r3, #20]
 800aedc:	6125      	str	r5, [r4, #16]
 800aede:	4620      	mov	r0, r4
 800aee0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aee4:	0800e032 	.word	0x0800e032
 800aee8:	0800e043 	.word	0x0800e043

0800aeec <__hi0bits>:
 800aeec:	4603      	mov	r3, r0
 800aeee:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800aef2:	bf3a      	itte	cc
 800aef4:	0403      	lslcc	r3, r0, #16
 800aef6:	2010      	movcc	r0, #16
 800aef8:	2000      	movcs	r0, #0
 800aefa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800aefe:	bf3c      	itt	cc
 800af00:	021b      	lslcc	r3, r3, #8
 800af02:	3008      	addcc	r0, #8
 800af04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800af08:	bf3c      	itt	cc
 800af0a:	011b      	lslcc	r3, r3, #4
 800af0c:	3004      	addcc	r0, #4
 800af0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800af12:	bf3c      	itt	cc
 800af14:	009b      	lslcc	r3, r3, #2
 800af16:	3002      	addcc	r0, #2
 800af18:	2b00      	cmp	r3, #0
 800af1a:	db05      	blt.n	800af28 <__hi0bits+0x3c>
 800af1c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800af20:	f100 0001 	add.w	r0, r0, #1
 800af24:	bf08      	it	eq
 800af26:	2020      	moveq	r0, #32
 800af28:	4770      	bx	lr

0800af2a <__lo0bits>:
 800af2a:	6803      	ldr	r3, [r0, #0]
 800af2c:	4602      	mov	r2, r0
 800af2e:	f013 0007 	ands.w	r0, r3, #7
 800af32:	d00b      	beq.n	800af4c <__lo0bits+0x22>
 800af34:	07d9      	lsls	r1, r3, #31
 800af36:	d421      	bmi.n	800af7c <__lo0bits+0x52>
 800af38:	0798      	lsls	r0, r3, #30
 800af3a:	bf49      	itett	mi
 800af3c:	085b      	lsrmi	r3, r3, #1
 800af3e:	089b      	lsrpl	r3, r3, #2
 800af40:	2001      	movmi	r0, #1
 800af42:	6013      	strmi	r3, [r2, #0]
 800af44:	bf5c      	itt	pl
 800af46:	2002      	movpl	r0, #2
 800af48:	6013      	strpl	r3, [r2, #0]
 800af4a:	4770      	bx	lr
 800af4c:	b299      	uxth	r1, r3
 800af4e:	b909      	cbnz	r1, 800af54 <__lo0bits+0x2a>
 800af50:	2010      	movs	r0, #16
 800af52:	0c1b      	lsrs	r3, r3, #16
 800af54:	b2d9      	uxtb	r1, r3
 800af56:	b909      	cbnz	r1, 800af5c <__lo0bits+0x32>
 800af58:	3008      	adds	r0, #8
 800af5a:	0a1b      	lsrs	r3, r3, #8
 800af5c:	0719      	lsls	r1, r3, #28
 800af5e:	bf04      	itt	eq
 800af60:	091b      	lsreq	r3, r3, #4
 800af62:	3004      	addeq	r0, #4
 800af64:	0799      	lsls	r1, r3, #30
 800af66:	bf04      	itt	eq
 800af68:	089b      	lsreq	r3, r3, #2
 800af6a:	3002      	addeq	r0, #2
 800af6c:	07d9      	lsls	r1, r3, #31
 800af6e:	d403      	bmi.n	800af78 <__lo0bits+0x4e>
 800af70:	085b      	lsrs	r3, r3, #1
 800af72:	f100 0001 	add.w	r0, r0, #1
 800af76:	d003      	beq.n	800af80 <__lo0bits+0x56>
 800af78:	6013      	str	r3, [r2, #0]
 800af7a:	4770      	bx	lr
 800af7c:	2000      	movs	r0, #0
 800af7e:	4770      	bx	lr
 800af80:	2020      	movs	r0, #32
 800af82:	4770      	bx	lr

0800af84 <__i2b>:
 800af84:	b510      	push	{r4, lr}
 800af86:	460c      	mov	r4, r1
 800af88:	2101      	movs	r1, #1
 800af8a:	f7ff ff07 	bl	800ad9c <_Balloc>
 800af8e:	4602      	mov	r2, r0
 800af90:	b928      	cbnz	r0, 800af9e <__i2b+0x1a>
 800af92:	f240 1145 	movw	r1, #325	@ 0x145
 800af96:	4b04      	ldr	r3, [pc, #16]	@ (800afa8 <__i2b+0x24>)
 800af98:	4804      	ldr	r0, [pc, #16]	@ (800afac <__i2b+0x28>)
 800af9a:	f000 fcb7 	bl	800b90c <__assert_func>
 800af9e:	2301      	movs	r3, #1
 800afa0:	6144      	str	r4, [r0, #20]
 800afa2:	6103      	str	r3, [r0, #16]
 800afa4:	bd10      	pop	{r4, pc}
 800afa6:	bf00      	nop
 800afa8:	0800e032 	.word	0x0800e032
 800afac:	0800e043 	.word	0x0800e043

0800afb0 <__multiply>:
 800afb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afb4:	4614      	mov	r4, r2
 800afb6:	690a      	ldr	r2, [r1, #16]
 800afb8:	6923      	ldr	r3, [r4, #16]
 800afba:	460f      	mov	r7, r1
 800afbc:	429a      	cmp	r2, r3
 800afbe:	bfa2      	ittt	ge
 800afc0:	4623      	movge	r3, r4
 800afc2:	460c      	movge	r4, r1
 800afc4:	461f      	movge	r7, r3
 800afc6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800afca:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800afce:	68a3      	ldr	r3, [r4, #8]
 800afd0:	6861      	ldr	r1, [r4, #4]
 800afd2:	eb0a 0609 	add.w	r6, sl, r9
 800afd6:	42b3      	cmp	r3, r6
 800afd8:	b085      	sub	sp, #20
 800afda:	bfb8      	it	lt
 800afdc:	3101      	addlt	r1, #1
 800afde:	f7ff fedd 	bl	800ad9c <_Balloc>
 800afe2:	b930      	cbnz	r0, 800aff2 <__multiply+0x42>
 800afe4:	4602      	mov	r2, r0
 800afe6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800afea:	4b43      	ldr	r3, [pc, #268]	@ (800b0f8 <__multiply+0x148>)
 800afec:	4843      	ldr	r0, [pc, #268]	@ (800b0fc <__multiply+0x14c>)
 800afee:	f000 fc8d 	bl	800b90c <__assert_func>
 800aff2:	f100 0514 	add.w	r5, r0, #20
 800aff6:	462b      	mov	r3, r5
 800aff8:	2200      	movs	r2, #0
 800affa:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800affe:	4543      	cmp	r3, r8
 800b000:	d321      	bcc.n	800b046 <__multiply+0x96>
 800b002:	f107 0114 	add.w	r1, r7, #20
 800b006:	f104 0214 	add.w	r2, r4, #20
 800b00a:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b00e:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b012:	9302      	str	r3, [sp, #8]
 800b014:	1b13      	subs	r3, r2, r4
 800b016:	3b15      	subs	r3, #21
 800b018:	f023 0303 	bic.w	r3, r3, #3
 800b01c:	3304      	adds	r3, #4
 800b01e:	f104 0715 	add.w	r7, r4, #21
 800b022:	42ba      	cmp	r2, r7
 800b024:	bf38      	it	cc
 800b026:	2304      	movcc	r3, #4
 800b028:	9301      	str	r3, [sp, #4]
 800b02a:	9b02      	ldr	r3, [sp, #8]
 800b02c:	9103      	str	r1, [sp, #12]
 800b02e:	428b      	cmp	r3, r1
 800b030:	d80c      	bhi.n	800b04c <__multiply+0x9c>
 800b032:	2e00      	cmp	r6, #0
 800b034:	dd03      	ble.n	800b03e <__multiply+0x8e>
 800b036:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d05a      	beq.n	800b0f4 <__multiply+0x144>
 800b03e:	6106      	str	r6, [r0, #16]
 800b040:	b005      	add	sp, #20
 800b042:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b046:	f843 2b04 	str.w	r2, [r3], #4
 800b04a:	e7d8      	b.n	800affe <__multiply+0x4e>
 800b04c:	f8b1 a000 	ldrh.w	sl, [r1]
 800b050:	f1ba 0f00 	cmp.w	sl, #0
 800b054:	d023      	beq.n	800b09e <__multiply+0xee>
 800b056:	46a9      	mov	r9, r5
 800b058:	f04f 0c00 	mov.w	ip, #0
 800b05c:	f104 0e14 	add.w	lr, r4, #20
 800b060:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b064:	f8d9 3000 	ldr.w	r3, [r9]
 800b068:	fa1f fb87 	uxth.w	fp, r7
 800b06c:	b29b      	uxth	r3, r3
 800b06e:	fb0a 330b 	mla	r3, sl, fp, r3
 800b072:	4463      	add	r3, ip
 800b074:	f8d9 c000 	ldr.w	ip, [r9]
 800b078:	0c3f      	lsrs	r7, r7, #16
 800b07a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800b07e:	fb0a c707 	mla	r7, sl, r7, ip
 800b082:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b086:	b29b      	uxth	r3, r3
 800b088:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b08c:	4572      	cmp	r2, lr
 800b08e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b092:	f849 3b04 	str.w	r3, [r9], #4
 800b096:	d8e3      	bhi.n	800b060 <__multiply+0xb0>
 800b098:	9b01      	ldr	r3, [sp, #4]
 800b09a:	f845 c003 	str.w	ip, [r5, r3]
 800b09e:	9b03      	ldr	r3, [sp, #12]
 800b0a0:	3104      	adds	r1, #4
 800b0a2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b0a6:	f1b9 0f00 	cmp.w	r9, #0
 800b0aa:	d021      	beq.n	800b0f0 <__multiply+0x140>
 800b0ac:	46ae      	mov	lr, r5
 800b0ae:	f04f 0a00 	mov.w	sl, #0
 800b0b2:	682b      	ldr	r3, [r5, #0]
 800b0b4:	f104 0c14 	add.w	ip, r4, #20
 800b0b8:	f8bc b000 	ldrh.w	fp, [ip]
 800b0bc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b0c0:	b29b      	uxth	r3, r3
 800b0c2:	fb09 770b 	mla	r7, r9, fp, r7
 800b0c6:	4457      	add	r7, sl
 800b0c8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b0cc:	f84e 3b04 	str.w	r3, [lr], #4
 800b0d0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b0d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b0d8:	f8be 3000 	ldrh.w	r3, [lr]
 800b0dc:	4562      	cmp	r2, ip
 800b0de:	fb09 330a 	mla	r3, r9, sl, r3
 800b0e2:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b0e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b0ea:	d8e5      	bhi.n	800b0b8 <__multiply+0x108>
 800b0ec:	9f01      	ldr	r7, [sp, #4]
 800b0ee:	51eb      	str	r3, [r5, r7]
 800b0f0:	3504      	adds	r5, #4
 800b0f2:	e79a      	b.n	800b02a <__multiply+0x7a>
 800b0f4:	3e01      	subs	r6, #1
 800b0f6:	e79c      	b.n	800b032 <__multiply+0x82>
 800b0f8:	0800e032 	.word	0x0800e032
 800b0fc:	0800e043 	.word	0x0800e043

0800b100 <__pow5mult>:
 800b100:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b104:	4615      	mov	r5, r2
 800b106:	f012 0203 	ands.w	r2, r2, #3
 800b10a:	4607      	mov	r7, r0
 800b10c:	460e      	mov	r6, r1
 800b10e:	d007      	beq.n	800b120 <__pow5mult+0x20>
 800b110:	4c25      	ldr	r4, [pc, #148]	@ (800b1a8 <__pow5mult+0xa8>)
 800b112:	3a01      	subs	r2, #1
 800b114:	2300      	movs	r3, #0
 800b116:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b11a:	f7ff fea1 	bl	800ae60 <__multadd>
 800b11e:	4606      	mov	r6, r0
 800b120:	10ad      	asrs	r5, r5, #2
 800b122:	d03d      	beq.n	800b1a0 <__pow5mult+0xa0>
 800b124:	69fc      	ldr	r4, [r7, #28]
 800b126:	b97c      	cbnz	r4, 800b148 <__pow5mult+0x48>
 800b128:	2010      	movs	r0, #16
 800b12a:	f7ff fd81 	bl	800ac30 <malloc>
 800b12e:	4602      	mov	r2, r0
 800b130:	61f8      	str	r0, [r7, #28]
 800b132:	b928      	cbnz	r0, 800b140 <__pow5mult+0x40>
 800b134:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b138:	4b1c      	ldr	r3, [pc, #112]	@ (800b1ac <__pow5mult+0xac>)
 800b13a:	481d      	ldr	r0, [pc, #116]	@ (800b1b0 <__pow5mult+0xb0>)
 800b13c:	f000 fbe6 	bl	800b90c <__assert_func>
 800b140:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b144:	6004      	str	r4, [r0, #0]
 800b146:	60c4      	str	r4, [r0, #12]
 800b148:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b14c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b150:	b94c      	cbnz	r4, 800b166 <__pow5mult+0x66>
 800b152:	f240 2171 	movw	r1, #625	@ 0x271
 800b156:	4638      	mov	r0, r7
 800b158:	f7ff ff14 	bl	800af84 <__i2b>
 800b15c:	2300      	movs	r3, #0
 800b15e:	4604      	mov	r4, r0
 800b160:	f8c8 0008 	str.w	r0, [r8, #8]
 800b164:	6003      	str	r3, [r0, #0]
 800b166:	f04f 0900 	mov.w	r9, #0
 800b16a:	07eb      	lsls	r3, r5, #31
 800b16c:	d50a      	bpl.n	800b184 <__pow5mult+0x84>
 800b16e:	4631      	mov	r1, r6
 800b170:	4622      	mov	r2, r4
 800b172:	4638      	mov	r0, r7
 800b174:	f7ff ff1c 	bl	800afb0 <__multiply>
 800b178:	4680      	mov	r8, r0
 800b17a:	4631      	mov	r1, r6
 800b17c:	4638      	mov	r0, r7
 800b17e:	f7ff fe4d 	bl	800ae1c <_Bfree>
 800b182:	4646      	mov	r6, r8
 800b184:	106d      	asrs	r5, r5, #1
 800b186:	d00b      	beq.n	800b1a0 <__pow5mult+0xa0>
 800b188:	6820      	ldr	r0, [r4, #0]
 800b18a:	b938      	cbnz	r0, 800b19c <__pow5mult+0x9c>
 800b18c:	4622      	mov	r2, r4
 800b18e:	4621      	mov	r1, r4
 800b190:	4638      	mov	r0, r7
 800b192:	f7ff ff0d 	bl	800afb0 <__multiply>
 800b196:	6020      	str	r0, [r4, #0]
 800b198:	f8c0 9000 	str.w	r9, [r0]
 800b19c:	4604      	mov	r4, r0
 800b19e:	e7e4      	b.n	800b16a <__pow5mult+0x6a>
 800b1a0:	4630      	mov	r0, r6
 800b1a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1a6:	bf00      	nop
 800b1a8:	0800e09c 	.word	0x0800e09c
 800b1ac:	0800dfc3 	.word	0x0800dfc3
 800b1b0:	0800e043 	.word	0x0800e043

0800b1b4 <__lshift>:
 800b1b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1b8:	460c      	mov	r4, r1
 800b1ba:	4607      	mov	r7, r0
 800b1bc:	4691      	mov	r9, r2
 800b1be:	6923      	ldr	r3, [r4, #16]
 800b1c0:	6849      	ldr	r1, [r1, #4]
 800b1c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b1c6:	68a3      	ldr	r3, [r4, #8]
 800b1c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b1cc:	f108 0601 	add.w	r6, r8, #1
 800b1d0:	42b3      	cmp	r3, r6
 800b1d2:	db0b      	blt.n	800b1ec <__lshift+0x38>
 800b1d4:	4638      	mov	r0, r7
 800b1d6:	f7ff fde1 	bl	800ad9c <_Balloc>
 800b1da:	4605      	mov	r5, r0
 800b1dc:	b948      	cbnz	r0, 800b1f2 <__lshift+0x3e>
 800b1de:	4602      	mov	r2, r0
 800b1e0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b1e4:	4b27      	ldr	r3, [pc, #156]	@ (800b284 <__lshift+0xd0>)
 800b1e6:	4828      	ldr	r0, [pc, #160]	@ (800b288 <__lshift+0xd4>)
 800b1e8:	f000 fb90 	bl	800b90c <__assert_func>
 800b1ec:	3101      	adds	r1, #1
 800b1ee:	005b      	lsls	r3, r3, #1
 800b1f0:	e7ee      	b.n	800b1d0 <__lshift+0x1c>
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	f100 0114 	add.w	r1, r0, #20
 800b1f8:	f100 0210 	add.w	r2, r0, #16
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	4553      	cmp	r3, sl
 800b200:	db33      	blt.n	800b26a <__lshift+0xb6>
 800b202:	6920      	ldr	r0, [r4, #16]
 800b204:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b208:	f104 0314 	add.w	r3, r4, #20
 800b20c:	f019 091f 	ands.w	r9, r9, #31
 800b210:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b214:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b218:	d02b      	beq.n	800b272 <__lshift+0xbe>
 800b21a:	468a      	mov	sl, r1
 800b21c:	2200      	movs	r2, #0
 800b21e:	f1c9 0e20 	rsb	lr, r9, #32
 800b222:	6818      	ldr	r0, [r3, #0]
 800b224:	fa00 f009 	lsl.w	r0, r0, r9
 800b228:	4310      	orrs	r0, r2
 800b22a:	f84a 0b04 	str.w	r0, [sl], #4
 800b22e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b232:	459c      	cmp	ip, r3
 800b234:	fa22 f20e 	lsr.w	r2, r2, lr
 800b238:	d8f3      	bhi.n	800b222 <__lshift+0x6e>
 800b23a:	ebac 0304 	sub.w	r3, ip, r4
 800b23e:	3b15      	subs	r3, #21
 800b240:	f023 0303 	bic.w	r3, r3, #3
 800b244:	3304      	adds	r3, #4
 800b246:	f104 0015 	add.w	r0, r4, #21
 800b24a:	4584      	cmp	ip, r0
 800b24c:	bf38      	it	cc
 800b24e:	2304      	movcc	r3, #4
 800b250:	50ca      	str	r2, [r1, r3]
 800b252:	b10a      	cbz	r2, 800b258 <__lshift+0xa4>
 800b254:	f108 0602 	add.w	r6, r8, #2
 800b258:	3e01      	subs	r6, #1
 800b25a:	4638      	mov	r0, r7
 800b25c:	4621      	mov	r1, r4
 800b25e:	612e      	str	r6, [r5, #16]
 800b260:	f7ff fddc 	bl	800ae1c <_Bfree>
 800b264:	4628      	mov	r0, r5
 800b266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b26a:	f842 0f04 	str.w	r0, [r2, #4]!
 800b26e:	3301      	adds	r3, #1
 800b270:	e7c5      	b.n	800b1fe <__lshift+0x4a>
 800b272:	3904      	subs	r1, #4
 800b274:	f853 2b04 	ldr.w	r2, [r3], #4
 800b278:	459c      	cmp	ip, r3
 800b27a:	f841 2f04 	str.w	r2, [r1, #4]!
 800b27e:	d8f9      	bhi.n	800b274 <__lshift+0xc0>
 800b280:	e7ea      	b.n	800b258 <__lshift+0xa4>
 800b282:	bf00      	nop
 800b284:	0800e032 	.word	0x0800e032
 800b288:	0800e043 	.word	0x0800e043

0800b28c <__mcmp>:
 800b28c:	4603      	mov	r3, r0
 800b28e:	690a      	ldr	r2, [r1, #16]
 800b290:	6900      	ldr	r0, [r0, #16]
 800b292:	b530      	push	{r4, r5, lr}
 800b294:	1a80      	subs	r0, r0, r2
 800b296:	d10e      	bne.n	800b2b6 <__mcmp+0x2a>
 800b298:	3314      	adds	r3, #20
 800b29a:	3114      	adds	r1, #20
 800b29c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b2a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b2a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b2a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b2ac:	4295      	cmp	r5, r2
 800b2ae:	d003      	beq.n	800b2b8 <__mcmp+0x2c>
 800b2b0:	d205      	bcs.n	800b2be <__mcmp+0x32>
 800b2b2:	f04f 30ff 	mov.w	r0, #4294967295
 800b2b6:	bd30      	pop	{r4, r5, pc}
 800b2b8:	42a3      	cmp	r3, r4
 800b2ba:	d3f3      	bcc.n	800b2a4 <__mcmp+0x18>
 800b2bc:	e7fb      	b.n	800b2b6 <__mcmp+0x2a>
 800b2be:	2001      	movs	r0, #1
 800b2c0:	e7f9      	b.n	800b2b6 <__mcmp+0x2a>
	...

0800b2c4 <__mdiff>:
 800b2c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2c8:	4689      	mov	r9, r1
 800b2ca:	4606      	mov	r6, r0
 800b2cc:	4611      	mov	r1, r2
 800b2ce:	4648      	mov	r0, r9
 800b2d0:	4614      	mov	r4, r2
 800b2d2:	f7ff ffdb 	bl	800b28c <__mcmp>
 800b2d6:	1e05      	subs	r5, r0, #0
 800b2d8:	d112      	bne.n	800b300 <__mdiff+0x3c>
 800b2da:	4629      	mov	r1, r5
 800b2dc:	4630      	mov	r0, r6
 800b2de:	f7ff fd5d 	bl	800ad9c <_Balloc>
 800b2e2:	4602      	mov	r2, r0
 800b2e4:	b928      	cbnz	r0, 800b2f2 <__mdiff+0x2e>
 800b2e6:	f240 2137 	movw	r1, #567	@ 0x237
 800b2ea:	4b3e      	ldr	r3, [pc, #248]	@ (800b3e4 <__mdiff+0x120>)
 800b2ec:	483e      	ldr	r0, [pc, #248]	@ (800b3e8 <__mdiff+0x124>)
 800b2ee:	f000 fb0d 	bl	800b90c <__assert_func>
 800b2f2:	2301      	movs	r3, #1
 800b2f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b2f8:	4610      	mov	r0, r2
 800b2fa:	b003      	add	sp, #12
 800b2fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b300:	bfbc      	itt	lt
 800b302:	464b      	movlt	r3, r9
 800b304:	46a1      	movlt	r9, r4
 800b306:	4630      	mov	r0, r6
 800b308:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b30c:	bfba      	itte	lt
 800b30e:	461c      	movlt	r4, r3
 800b310:	2501      	movlt	r5, #1
 800b312:	2500      	movge	r5, #0
 800b314:	f7ff fd42 	bl	800ad9c <_Balloc>
 800b318:	4602      	mov	r2, r0
 800b31a:	b918      	cbnz	r0, 800b324 <__mdiff+0x60>
 800b31c:	f240 2145 	movw	r1, #581	@ 0x245
 800b320:	4b30      	ldr	r3, [pc, #192]	@ (800b3e4 <__mdiff+0x120>)
 800b322:	e7e3      	b.n	800b2ec <__mdiff+0x28>
 800b324:	f100 0b14 	add.w	fp, r0, #20
 800b328:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b32c:	f109 0310 	add.w	r3, r9, #16
 800b330:	60c5      	str	r5, [r0, #12]
 800b332:	f04f 0c00 	mov.w	ip, #0
 800b336:	f109 0514 	add.w	r5, r9, #20
 800b33a:	46d9      	mov	r9, fp
 800b33c:	6926      	ldr	r6, [r4, #16]
 800b33e:	f104 0e14 	add.w	lr, r4, #20
 800b342:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b346:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b34a:	9301      	str	r3, [sp, #4]
 800b34c:	9b01      	ldr	r3, [sp, #4]
 800b34e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b352:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b356:	b281      	uxth	r1, r0
 800b358:	9301      	str	r3, [sp, #4]
 800b35a:	fa1f f38a 	uxth.w	r3, sl
 800b35e:	1a5b      	subs	r3, r3, r1
 800b360:	0c00      	lsrs	r0, r0, #16
 800b362:	4463      	add	r3, ip
 800b364:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b368:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b36c:	b29b      	uxth	r3, r3
 800b36e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b372:	4576      	cmp	r6, lr
 800b374:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b378:	f849 3b04 	str.w	r3, [r9], #4
 800b37c:	d8e6      	bhi.n	800b34c <__mdiff+0x88>
 800b37e:	1b33      	subs	r3, r6, r4
 800b380:	3b15      	subs	r3, #21
 800b382:	f023 0303 	bic.w	r3, r3, #3
 800b386:	3415      	adds	r4, #21
 800b388:	3304      	adds	r3, #4
 800b38a:	42a6      	cmp	r6, r4
 800b38c:	bf38      	it	cc
 800b38e:	2304      	movcc	r3, #4
 800b390:	441d      	add	r5, r3
 800b392:	445b      	add	r3, fp
 800b394:	461e      	mov	r6, r3
 800b396:	462c      	mov	r4, r5
 800b398:	4544      	cmp	r4, r8
 800b39a:	d30e      	bcc.n	800b3ba <__mdiff+0xf6>
 800b39c:	f108 0103 	add.w	r1, r8, #3
 800b3a0:	1b49      	subs	r1, r1, r5
 800b3a2:	f021 0103 	bic.w	r1, r1, #3
 800b3a6:	3d03      	subs	r5, #3
 800b3a8:	45a8      	cmp	r8, r5
 800b3aa:	bf38      	it	cc
 800b3ac:	2100      	movcc	r1, #0
 800b3ae:	440b      	add	r3, r1
 800b3b0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b3b4:	b199      	cbz	r1, 800b3de <__mdiff+0x11a>
 800b3b6:	6117      	str	r7, [r2, #16]
 800b3b8:	e79e      	b.n	800b2f8 <__mdiff+0x34>
 800b3ba:	46e6      	mov	lr, ip
 800b3bc:	f854 1b04 	ldr.w	r1, [r4], #4
 800b3c0:	fa1f fc81 	uxth.w	ip, r1
 800b3c4:	44f4      	add	ip, lr
 800b3c6:	0c08      	lsrs	r0, r1, #16
 800b3c8:	4471      	add	r1, lr
 800b3ca:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b3ce:	b289      	uxth	r1, r1
 800b3d0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b3d4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b3d8:	f846 1b04 	str.w	r1, [r6], #4
 800b3dc:	e7dc      	b.n	800b398 <__mdiff+0xd4>
 800b3de:	3f01      	subs	r7, #1
 800b3e0:	e7e6      	b.n	800b3b0 <__mdiff+0xec>
 800b3e2:	bf00      	nop
 800b3e4:	0800e032 	.word	0x0800e032
 800b3e8:	0800e043 	.word	0x0800e043

0800b3ec <__d2b>:
 800b3ec:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800b3f0:	2101      	movs	r1, #1
 800b3f2:	4690      	mov	r8, r2
 800b3f4:	4699      	mov	r9, r3
 800b3f6:	9e08      	ldr	r6, [sp, #32]
 800b3f8:	f7ff fcd0 	bl	800ad9c <_Balloc>
 800b3fc:	4604      	mov	r4, r0
 800b3fe:	b930      	cbnz	r0, 800b40e <__d2b+0x22>
 800b400:	4602      	mov	r2, r0
 800b402:	f240 310f 	movw	r1, #783	@ 0x30f
 800b406:	4b23      	ldr	r3, [pc, #140]	@ (800b494 <__d2b+0xa8>)
 800b408:	4823      	ldr	r0, [pc, #140]	@ (800b498 <__d2b+0xac>)
 800b40a:	f000 fa7f 	bl	800b90c <__assert_func>
 800b40e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b412:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b416:	b10d      	cbz	r5, 800b41c <__d2b+0x30>
 800b418:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b41c:	9301      	str	r3, [sp, #4]
 800b41e:	f1b8 0300 	subs.w	r3, r8, #0
 800b422:	d024      	beq.n	800b46e <__d2b+0x82>
 800b424:	4668      	mov	r0, sp
 800b426:	9300      	str	r3, [sp, #0]
 800b428:	f7ff fd7f 	bl	800af2a <__lo0bits>
 800b42c:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b430:	b1d8      	cbz	r0, 800b46a <__d2b+0x7e>
 800b432:	f1c0 0320 	rsb	r3, r0, #32
 800b436:	fa02 f303 	lsl.w	r3, r2, r3
 800b43a:	430b      	orrs	r3, r1
 800b43c:	40c2      	lsrs	r2, r0
 800b43e:	6163      	str	r3, [r4, #20]
 800b440:	9201      	str	r2, [sp, #4]
 800b442:	9b01      	ldr	r3, [sp, #4]
 800b444:	2b00      	cmp	r3, #0
 800b446:	bf0c      	ite	eq
 800b448:	2201      	moveq	r2, #1
 800b44a:	2202      	movne	r2, #2
 800b44c:	61a3      	str	r3, [r4, #24]
 800b44e:	6122      	str	r2, [r4, #16]
 800b450:	b1ad      	cbz	r5, 800b47e <__d2b+0x92>
 800b452:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b456:	4405      	add	r5, r0
 800b458:	6035      	str	r5, [r6, #0]
 800b45a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b45e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b460:	6018      	str	r0, [r3, #0]
 800b462:	4620      	mov	r0, r4
 800b464:	b002      	add	sp, #8
 800b466:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800b46a:	6161      	str	r1, [r4, #20]
 800b46c:	e7e9      	b.n	800b442 <__d2b+0x56>
 800b46e:	a801      	add	r0, sp, #4
 800b470:	f7ff fd5b 	bl	800af2a <__lo0bits>
 800b474:	9b01      	ldr	r3, [sp, #4]
 800b476:	2201      	movs	r2, #1
 800b478:	6163      	str	r3, [r4, #20]
 800b47a:	3020      	adds	r0, #32
 800b47c:	e7e7      	b.n	800b44e <__d2b+0x62>
 800b47e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b482:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b486:	6030      	str	r0, [r6, #0]
 800b488:	6918      	ldr	r0, [r3, #16]
 800b48a:	f7ff fd2f 	bl	800aeec <__hi0bits>
 800b48e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b492:	e7e4      	b.n	800b45e <__d2b+0x72>
 800b494:	0800e032 	.word	0x0800e032
 800b498:	0800e043 	.word	0x0800e043

0800b49c <__ssputs_r>:
 800b49c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4a0:	461f      	mov	r7, r3
 800b4a2:	688e      	ldr	r6, [r1, #8]
 800b4a4:	4682      	mov	sl, r0
 800b4a6:	42be      	cmp	r6, r7
 800b4a8:	460c      	mov	r4, r1
 800b4aa:	4690      	mov	r8, r2
 800b4ac:	680b      	ldr	r3, [r1, #0]
 800b4ae:	d82d      	bhi.n	800b50c <__ssputs_r+0x70>
 800b4b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b4b4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b4b8:	d026      	beq.n	800b508 <__ssputs_r+0x6c>
 800b4ba:	6965      	ldr	r5, [r4, #20]
 800b4bc:	6909      	ldr	r1, [r1, #16]
 800b4be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b4c2:	eba3 0901 	sub.w	r9, r3, r1
 800b4c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b4ca:	1c7b      	adds	r3, r7, #1
 800b4cc:	444b      	add	r3, r9
 800b4ce:	106d      	asrs	r5, r5, #1
 800b4d0:	429d      	cmp	r5, r3
 800b4d2:	bf38      	it	cc
 800b4d4:	461d      	movcc	r5, r3
 800b4d6:	0553      	lsls	r3, r2, #21
 800b4d8:	d527      	bpl.n	800b52a <__ssputs_r+0x8e>
 800b4da:	4629      	mov	r1, r5
 800b4dc:	f7ff fbd2 	bl	800ac84 <_malloc_r>
 800b4e0:	4606      	mov	r6, r0
 800b4e2:	b360      	cbz	r0, 800b53e <__ssputs_r+0xa2>
 800b4e4:	464a      	mov	r2, r9
 800b4e6:	6921      	ldr	r1, [r4, #16]
 800b4e8:	f000 fa02 	bl	800b8f0 <memcpy>
 800b4ec:	89a3      	ldrh	r3, [r4, #12]
 800b4ee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b4f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b4f6:	81a3      	strh	r3, [r4, #12]
 800b4f8:	6126      	str	r6, [r4, #16]
 800b4fa:	444e      	add	r6, r9
 800b4fc:	6026      	str	r6, [r4, #0]
 800b4fe:	463e      	mov	r6, r7
 800b500:	6165      	str	r5, [r4, #20]
 800b502:	eba5 0509 	sub.w	r5, r5, r9
 800b506:	60a5      	str	r5, [r4, #8]
 800b508:	42be      	cmp	r6, r7
 800b50a:	d900      	bls.n	800b50e <__ssputs_r+0x72>
 800b50c:	463e      	mov	r6, r7
 800b50e:	4632      	mov	r2, r6
 800b510:	4641      	mov	r1, r8
 800b512:	6820      	ldr	r0, [r4, #0]
 800b514:	f000 f9c2 	bl	800b89c <memmove>
 800b518:	2000      	movs	r0, #0
 800b51a:	68a3      	ldr	r3, [r4, #8]
 800b51c:	1b9b      	subs	r3, r3, r6
 800b51e:	60a3      	str	r3, [r4, #8]
 800b520:	6823      	ldr	r3, [r4, #0]
 800b522:	4433      	add	r3, r6
 800b524:	6023      	str	r3, [r4, #0]
 800b526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b52a:	462a      	mov	r2, r5
 800b52c:	f000 fa32 	bl	800b994 <_realloc_r>
 800b530:	4606      	mov	r6, r0
 800b532:	2800      	cmp	r0, #0
 800b534:	d1e0      	bne.n	800b4f8 <__ssputs_r+0x5c>
 800b536:	4650      	mov	r0, sl
 800b538:	6921      	ldr	r1, [r4, #16]
 800b53a:	f7ff fb31 	bl	800aba0 <_free_r>
 800b53e:	230c      	movs	r3, #12
 800b540:	f8ca 3000 	str.w	r3, [sl]
 800b544:	89a3      	ldrh	r3, [r4, #12]
 800b546:	f04f 30ff 	mov.w	r0, #4294967295
 800b54a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b54e:	81a3      	strh	r3, [r4, #12]
 800b550:	e7e9      	b.n	800b526 <__ssputs_r+0x8a>
	...

0800b554 <_svfiprintf_r>:
 800b554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b558:	4698      	mov	r8, r3
 800b55a:	898b      	ldrh	r3, [r1, #12]
 800b55c:	4607      	mov	r7, r0
 800b55e:	061b      	lsls	r3, r3, #24
 800b560:	460d      	mov	r5, r1
 800b562:	4614      	mov	r4, r2
 800b564:	b09d      	sub	sp, #116	@ 0x74
 800b566:	d510      	bpl.n	800b58a <_svfiprintf_r+0x36>
 800b568:	690b      	ldr	r3, [r1, #16]
 800b56a:	b973      	cbnz	r3, 800b58a <_svfiprintf_r+0x36>
 800b56c:	2140      	movs	r1, #64	@ 0x40
 800b56e:	f7ff fb89 	bl	800ac84 <_malloc_r>
 800b572:	6028      	str	r0, [r5, #0]
 800b574:	6128      	str	r0, [r5, #16]
 800b576:	b930      	cbnz	r0, 800b586 <_svfiprintf_r+0x32>
 800b578:	230c      	movs	r3, #12
 800b57a:	603b      	str	r3, [r7, #0]
 800b57c:	f04f 30ff 	mov.w	r0, #4294967295
 800b580:	b01d      	add	sp, #116	@ 0x74
 800b582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b586:	2340      	movs	r3, #64	@ 0x40
 800b588:	616b      	str	r3, [r5, #20]
 800b58a:	2300      	movs	r3, #0
 800b58c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b58e:	2320      	movs	r3, #32
 800b590:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b594:	2330      	movs	r3, #48	@ 0x30
 800b596:	f04f 0901 	mov.w	r9, #1
 800b59a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b59e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800b738 <_svfiprintf_r+0x1e4>
 800b5a2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b5a6:	4623      	mov	r3, r4
 800b5a8:	469a      	mov	sl, r3
 800b5aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b5ae:	b10a      	cbz	r2, 800b5b4 <_svfiprintf_r+0x60>
 800b5b0:	2a25      	cmp	r2, #37	@ 0x25
 800b5b2:	d1f9      	bne.n	800b5a8 <_svfiprintf_r+0x54>
 800b5b4:	ebba 0b04 	subs.w	fp, sl, r4
 800b5b8:	d00b      	beq.n	800b5d2 <_svfiprintf_r+0x7e>
 800b5ba:	465b      	mov	r3, fp
 800b5bc:	4622      	mov	r2, r4
 800b5be:	4629      	mov	r1, r5
 800b5c0:	4638      	mov	r0, r7
 800b5c2:	f7ff ff6b 	bl	800b49c <__ssputs_r>
 800b5c6:	3001      	adds	r0, #1
 800b5c8:	f000 80a7 	beq.w	800b71a <_svfiprintf_r+0x1c6>
 800b5cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b5ce:	445a      	add	r2, fp
 800b5d0:	9209      	str	r2, [sp, #36]	@ 0x24
 800b5d2:	f89a 3000 	ldrb.w	r3, [sl]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	f000 809f 	beq.w	800b71a <_svfiprintf_r+0x1c6>
 800b5dc:	2300      	movs	r3, #0
 800b5de:	f04f 32ff 	mov.w	r2, #4294967295
 800b5e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b5e6:	f10a 0a01 	add.w	sl, sl, #1
 800b5ea:	9304      	str	r3, [sp, #16]
 800b5ec:	9307      	str	r3, [sp, #28]
 800b5ee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b5f2:	931a      	str	r3, [sp, #104]	@ 0x68
 800b5f4:	4654      	mov	r4, sl
 800b5f6:	2205      	movs	r2, #5
 800b5f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5fc:	484e      	ldr	r0, [pc, #312]	@ (800b738 <_svfiprintf_r+0x1e4>)
 800b5fe:	f7fe fc70 	bl	8009ee2 <memchr>
 800b602:	9a04      	ldr	r2, [sp, #16]
 800b604:	b9d8      	cbnz	r0, 800b63e <_svfiprintf_r+0xea>
 800b606:	06d0      	lsls	r0, r2, #27
 800b608:	bf44      	itt	mi
 800b60a:	2320      	movmi	r3, #32
 800b60c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b610:	0711      	lsls	r1, r2, #28
 800b612:	bf44      	itt	mi
 800b614:	232b      	movmi	r3, #43	@ 0x2b
 800b616:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b61a:	f89a 3000 	ldrb.w	r3, [sl]
 800b61e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b620:	d015      	beq.n	800b64e <_svfiprintf_r+0xfa>
 800b622:	4654      	mov	r4, sl
 800b624:	2000      	movs	r0, #0
 800b626:	f04f 0c0a 	mov.w	ip, #10
 800b62a:	9a07      	ldr	r2, [sp, #28]
 800b62c:	4621      	mov	r1, r4
 800b62e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b632:	3b30      	subs	r3, #48	@ 0x30
 800b634:	2b09      	cmp	r3, #9
 800b636:	d94b      	bls.n	800b6d0 <_svfiprintf_r+0x17c>
 800b638:	b1b0      	cbz	r0, 800b668 <_svfiprintf_r+0x114>
 800b63a:	9207      	str	r2, [sp, #28]
 800b63c:	e014      	b.n	800b668 <_svfiprintf_r+0x114>
 800b63e:	eba0 0308 	sub.w	r3, r0, r8
 800b642:	fa09 f303 	lsl.w	r3, r9, r3
 800b646:	4313      	orrs	r3, r2
 800b648:	46a2      	mov	sl, r4
 800b64a:	9304      	str	r3, [sp, #16]
 800b64c:	e7d2      	b.n	800b5f4 <_svfiprintf_r+0xa0>
 800b64e:	9b03      	ldr	r3, [sp, #12]
 800b650:	1d19      	adds	r1, r3, #4
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	9103      	str	r1, [sp, #12]
 800b656:	2b00      	cmp	r3, #0
 800b658:	bfbb      	ittet	lt
 800b65a:	425b      	neglt	r3, r3
 800b65c:	f042 0202 	orrlt.w	r2, r2, #2
 800b660:	9307      	strge	r3, [sp, #28]
 800b662:	9307      	strlt	r3, [sp, #28]
 800b664:	bfb8      	it	lt
 800b666:	9204      	strlt	r2, [sp, #16]
 800b668:	7823      	ldrb	r3, [r4, #0]
 800b66a:	2b2e      	cmp	r3, #46	@ 0x2e
 800b66c:	d10a      	bne.n	800b684 <_svfiprintf_r+0x130>
 800b66e:	7863      	ldrb	r3, [r4, #1]
 800b670:	2b2a      	cmp	r3, #42	@ 0x2a
 800b672:	d132      	bne.n	800b6da <_svfiprintf_r+0x186>
 800b674:	9b03      	ldr	r3, [sp, #12]
 800b676:	3402      	adds	r4, #2
 800b678:	1d1a      	adds	r2, r3, #4
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	9203      	str	r2, [sp, #12]
 800b67e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b682:	9305      	str	r3, [sp, #20]
 800b684:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800b73c <_svfiprintf_r+0x1e8>
 800b688:	2203      	movs	r2, #3
 800b68a:	4650      	mov	r0, sl
 800b68c:	7821      	ldrb	r1, [r4, #0]
 800b68e:	f7fe fc28 	bl	8009ee2 <memchr>
 800b692:	b138      	cbz	r0, 800b6a4 <_svfiprintf_r+0x150>
 800b694:	2240      	movs	r2, #64	@ 0x40
 800b696:	9b04      	ldr	r3, [sp, #16]
 800b698:	eba0 000a 	sub.w	r0, r0, sl
 800b69c:	4082      	lsls	r2, r0
 800b69e:	4313      	orrs	r3, r2
 800b6a0:	3401      	adds	r4, #1
 800b6a2:	9304      	str	r3, [sp, #16]
 800b6a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6a8:	2206      	movs	r2, #6
 800b6aa:	4825      	ldr	r0, [pc, #148]	@ (800b740 <_svfiprintf_r+0x1ec>)
 800b6ac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b6b0:	f7fe fc17 	bl	8009ee2 <memchr>
 800b6b4:	2800      	cmp	r0, #0
 800b6b6:	d036      	beq.n	800b726 <_svfiprintf_r+0x1d2>
 800b6b8:	4b22      	ldr	r3, [pc, #136]	@ (800b744 <_svfiprintf_r+0x1f0>)
 800b6ba:	bb1b      	cbnz	r3, 800b704 <_svfiprintf_r+0x1b0>
 800b6bc:	9b03      	ldr	r3, [sp, #12]
 800b6be:	3307      	adds	r3, #7
 800b6c0:	f023 0307 	bic.w	r3, r3, #7
 800b6c4:	3308      	adds	r3, #8
 800b6c6:	9303      	str	r3, [sp, #12]
 800b6c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6ca:	4433      	add	r3, r6
 800b6cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6ce:	e76a      	b.n	800b5a6 <_svfiprintf_r+0x52>
 800b6d0:	460c      	mov	r4, r1
 800b6d2:	2001      	movs	r0, #1
 800b6d4:	fb0c 3202 	mla	r2, ip, r2, r3
 800b6d8:	e7a8      	b.n	800b62c <_svfiprintf_r+0xd8>
 800b6da:	2300      	movs	r3, #0
 800b6dc:	f04f 0c0a 	mov.w	ip, #10
 800b6e0:	4619      	mov	r1, r3
 800b6e2:	3401      	adds	r4, #1
 800b6e4:	9305      	str	r3, [sp, #20]
 800b6e6:	4620      	mov	r0, r4
 800b6e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b6ec:	3a30      	subs	r2, #48	@ 0x30
 800b6ee:	2a09      	cmp	r2, #9
 800b6f0:	d903      	bls.n	800b6fa <_svfiprintf_r+0x1a6>
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d0c6      	beq.n	800b684 <_svfiprintf_r+0x130>
 800b6f6:	9105      	str	r1, [sp, #20]
 800b6f8:	e7c4      	b.n	800b684 <_svfiprintf_r+0x130>
 800b6fa:	4604      	mov	r4, r0
 800b6fc:	2301      	movs	r3, #1
 800b6fe:	fb0c 2101 	mla	r1, ip, r1, r2
 800b702:	e7f0      	b.n	800b6e6 <_svfiprintf_r+0x192>
 800b704:	ab03      	add	r3, sp, #12
 800b706:	9300      	str	r3, [sp, #0]
 800b708:	462a      	mov	r2, r5
 800b70a:	4638      	mov	r0, r7
 800b70c:	4b0e      	ldr	r3, [pc, #56]	@ (800b748 <_svfiprintf_r+0x1f4>)
 800b70e:	a904      	add	r1, sp, #16
 800b710:	f7fd fe74 	bl	80093fc <_printf_float>
 800b714:	1c42      	adds	r2, r0, #1
 800b716:	4606      	mov	r6, r0
 800b718:	d1d6      	bne.n	800b6c8 <_svfiprintf_r+0x174>
 800b71a:	89ab      	ldrh	r3, [r5, #12]
 800b71c:	065b      	lsls	r3, r3, #25
 800b71e:	f53f af2d 	bmi.w	800b57c <_svfiprintf_r+0x28>
 800b722:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b724:	e72c      	b.n	800b580 <_svfiprintf_r+0x2c>
 800b726:	ab03      	add	r3, sp, #12
 800b728:	9300      	str	r3, [sp, #0]
 800b72a:	462a      	mov	r2, r5
 800b72c:	4638      	mov	r0, r7
 800b72e:	4b06      	ldr	r3, [pc, #24]	@ (800b748 <_svfiprintf_r+0x1f4>)
 800b730:	a904      	add	r1, sp, #16
 800b732:	f7fe f901 	bl	8009938 <_printf_i>
 800b736:	e7ed      	b.n	800b714 <_svfiprintf_r+0x1c0>
 800b738:	0800e198 	.word	0x0800e198
 800b73c:	0800e19e 	.word	0x0800e19e
 800b740:	0800e1a2 	.word	0x0800e1a2
 800b744:	080093fd 	.word	0x080093fd
 800b748:	0800b49d 	.word	0x0800b49d

0800b74c <__sflush_r>:
 800b74c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b752:	0716      	lsls	r6, r2, #28
 800b754:	4605      	mov	r5, r0
 800b756:	460c      	mov	r4, r1
 800b758:	d454      	bmi.n	800b804 <__sflush_r+0xb8>
 800b75a:	684b      	ldr	r3, [r1, #4]
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	dc02      	bgt.n	800b766 <__sflush_r+0x1a>
 800b760:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b762:	2b00      	cmp	r3, #0
 800b764:	dd48      	ble.n	800b7f8 <__sflush_r+0xac>
 800b766:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b768:	2e00      	cmp	r6, #0
 800b76a:	d045      	beq.n	800b7f8 <__sflush_r+0xac>
 800b76c:	2300      	movs	r3, #0
 800b76e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b772:	682f      	ldr	r7, [r5, #0]
 800b774:	6a21      	ldr	r1, [r4, #32]
 800b776:	602b      	str	r3, [r5, #0]
 800b778:	d030      	beq.n	800b7dc <__sflush_r+0x90>
 800b77a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b77c:	89a3      	ldrh	r3, [r4, #12]
 800b77e:	0759      	lsls	r1, r3, #29
 800b780:	d505      	bpl.n	800b78e <__sflush_r+0x42>
 800b782:	6863      	ldr	r3, [r4, #4]
 800b784:	1ad2      	subs	r2, r2, r3
 800b786:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b788:	b10b      	cbz	r3, 800b78e <__sflush_r+0x42>
 800b78a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b78c:	1ad2      	subs	r2, r2, r3
 800b78e:	2300      	movs	r3, #0
 800b790:	4628      	mov	r0, r5
 800b792:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b794:	6a21      	ldr	r1, [r4, #32]
 800b796:	47b0      	blx	r6
 800b798:	1c43      	adds	r3, r0, #1
 800b79a:	89a3      	ldrh	r3, [r4, #12]
 800b79c:	d106      	bne.n	800b7ac <__sflush_r+0x60>
 800b79e:	6829      	ldr	r1, [r5, #0]
 800b7a0:	291d      	cmp	r1, #29
 800b7a2:	d82b      	bhi.n	800b7fc <__sflush_r+0xb0>
 800b7a4:	4a28      	ldr	r2, [pc, #160]	@ (800b848 <__sflush_r+0xfc>)
 800b7a6:	410a      	asrs	r2, r1
 800b7a8:	07d6      	lsls	r6, r2, #31
 800b7aa:	d427      	bmi.n	800b7fc <__sflush_r+0xb0>
 800b7ac:	2200      	movs	r2, #0
 800b7ae:	6062      	str	r2, [r4, #4]
 800b7b0:	6922      	ldr	r2, [r4, #16]
 800b7b2:	04d9      	lsls	r1, r3, #19
 800b7b4:	6022      	str	r2, [r4, #0]
 800b7b6:	d504      	bpl.n	800b7c2 <__sflush_r+0x76>
 800b7b8:	1c42      	adds	r2, r0, #1
 800b7ba:	d101      	bne.n	800b7c0 <__sflush_r+0x74>
 800b7bc:	682b      	ldr	r3, [r5, #0]
 800b7be:	b903      	cbnz	r3, 800b7c2 <__sflush_r+0x76>
 800b7c0:	6560      	str	r0, [r4, #84]	@ 0x54
 800b7c2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b7c4:	602f      	str	r7, [r5, #0]
 800b7c6:	b1b9      	cbz	r1, 800b7f8 <__sflush_r+0xac>
 800b7c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b7cc:	4299      	cmp	r1, r3
 800b7ce:	d002      	beq.n	800b7d6 <__sflush_r+0x8a>
 800b7d0:	4628      	mov	r0, r5
 800b7d2:	f7ff f9e5 	bl	800aba0 <_free_r>
 800b7d6:	2300      	movs	r3, #0
 800b7d8:	6363      	str	r3, [r4, #52]	@ 0x34
 800b7da:	e00d      	b.n	800b7f8 <__sflush_r+0xac>
 800b7dc:	2301      	movs	r3, #1
 800b7de:	4628      	mov	r0, r5
 800b7e0:	47b0      	blx	r6
 800b7e2:	4602      	mov	r2, r0
 800b7e4:	1c50      	adds	r0, r2, #1
 800b7e6:	d1c9      	bne.n	800b77c <__sflush_r+0x30>
 800b7e8:	682b      	ldr	r3, [r5, #0]
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d0c6      	beq.n	800b77c <__sflush_r+0x30>
 800b7ee:	2b1d      	cmp	r3, #29
 800b7f0:	d001      	beq.n	800b7f6 <__sflush_r+0xaa>
 800b7f2:	2b16      	cmp	r3, #22
 800b7f4:	d11d      	bne.n	800b832 <__sflush_r+0xe6>
 800b7f6:	602f      	str	r7, [r5, #0]
 800b7f8:	2000      	movs	r0, #0
 800b7fa:	e021      	b.n	800b840 <__sflush_r+0xf4>
 800b7fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b800:	b21b      	sxth	r3, r3
 800b802:	e01a      	b.n	800b83a <__sflush_r+0xee>
 800b804:	690f      	ldr	r7, [r1, #16]
 800b806:	2f00      	cmp	r7, #0
 800b808:	d0f6      	beq.n	800b7f8 <__sflush_r+0xac>
 800b80a:	0793      	lsls	r3, r2, #30
 800b80c:	bf18      	it	ne
 800b80e:	2300      	movne	r3, #0
 800b810:	680e      	ldr	r6, [r1, #0]
 800b812:	bf08      	it	eq
 800b814:	694b      	ldreq	r3, [r1, #20]
 800b816:	1bf6      	subs	r6, r6, r7
 800b818:	600f      	str	r7, [r1, #0]
 800b81a:	608b      	str	r3, [r1, #8]
 800b81c:	2e00      	cmp	r6, #0
 800b81e:	ddeb      	ble.n	800b7f8 <__sflush_r+0xac>
 800b820:	4633      	mov	r3, r6
 800b822:	463a      	mov	r2, r7
 800b824:	4628      	mov	r0, r5
 800b826:	6a21      	ldr	r1, [r4, #32]
 800b828:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800b82c:	47e0      	blx	ip
 800b82e:	2800      	cmp	r0, #0
 800b830:	dc07      	bgt.n	800b842 <__sflush_r+0xf6>
 800b832:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b836:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b83a:	f04f 30ff 	mov.w	r0, #4294967295
 800b83e:	81a3      	strh	r3, [r4, #12]
 800b840:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b842:	4407      	add	r7, r0
 800b844:	1a36      	subs	r6, r6, r0
 800b846:	e7e9      	b.n	800b81c <__sflush_r+0xd0>
 800b848:	dfbffffe 	.word	0xdfbffffe

0800b84c <_fflush_r>:
 800b84c:	b538      	push	{r3, r4, r5, lr}
 800b84e:	690b      	ldr	r3, [r1, #16]
 800b850:	4605      	mov	r5, r0
 800b852:	460c      	mov	r4, r1
 800b854:	b913      	cbnz	r3, 800b85c <_fflush_r+0x10>
 800b856:	2500      	movs	r5, #0
 800b858:	4628      	mov	r0, r5
 800b85a:	bd38      	pop	{r3, r4, r5, pc}
 800b85c:	b118      	cbz	r0, 800b866 <_fflush_r+0x1a>
 800b85e:	6a03      	ldr	r3, [r0, #32]
 800b860:	b90b      	cbnz	r3, 800b866 <_fflush_r+0x1a>
 800b862:	f7fe fa15 	bl	8009c90 <__sinit>
 800b866:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d0f3      	beq.n	800b856 <_fflush_r+0xa>
 800b86e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b870:	07d0      	lsls	r0, r2, #31
 800b872:	d404      	bmi.n	800b87e <_fflush_r+0x32>
 800b874:	0599      	lsls	r1, r3, #22
 800b876:	d402      	bmi.n	800b87e <_fflush_r+0x32>
 800b878:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b87a:	f7fe fb30 	bl	8009ede <__retarget_lock_acquire_recursive>
 800b87e:	4628      	mov	r0, r5
 800b880:	4621      	mov	r1, r4
 800b882:	f7ff ff63 	bl	800b74c <__sflush_r>
 800b886:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b888:	4605      	mov	r5, r0
 800b88a:	07da      	lsls	r2, r3, #31
 800b88c:	d4e4      	bmi.n	800b858 <_fflush_r+0xc>
 800b88e:	89a3      	ldrh	r3, [r4, #12]
 800b890:	059b      	lsls	r3, r3, #22
 800b892:	d4e1      	bmi.n	800b858 <_fflush_r+0xc>
 800b894:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b896:	f7fe fb23 	bl	8009ee0 <__retarget_lock_release_recursive>
 800b89a:	e7dd      	b.n	800b858 <_fflush_r+0xc>

0800b89c <memmove>:
 800b89c:	4288      	cmp	r0, r1
 800b89e:	b510      	push	{r4, lr}
 800b8a0:	eb01 0402 	add.w	r4, r1, r2
 800b8a4:	d902      	bls.n	800b8ac <memmove+0x10>
 800b8a6:	4284      	cmp	r4, r0
 800b8a8:	4623      	mov	r3, r4
 800b8aa:	d807      	bhi.n	800b8bc <memmove+0x20>
 800b8ac:	1e43      	subs	r3, r0, #1
 800b8ae:	42a1      	cmp	r1, r4
 800b8b0:	d008      	beq.n	800b8c4 <memmove+0x28>
 800b8b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b8b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b8ba:	e7f8      	b.n	800b8ae <memmove+0x12>
 800b8bc:	4601      	mov	r1, r0
 800b8be:	4402      	add	r2, r0
 800b8c0:	428a      	cmp	r2, r1
 800b8c2:	d100      	bne.n	800b8c6 <memmove+0x2a>
 800b8c4:	bd10      	pop	{r4, pc}
 800b8c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b8ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b8ce:	e7f7      	b.n	800b8c0 <memmove+0x24>

0800b8d0 <_sbrk_r>:
 800b8d0:	b538      	push	{r3, r4, r5, lr}
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	4d05      	ldr	r5, [pc, #20]	@ (800b8ec <_sbrk_r+0x1c>)
 800b8d6:	4604      	mov	r4, r0
 800b8d8:	4608      	mov	r0, r1
 800b8da:	602b      	str	r3, [r5, #0]
 800b8dc:	f7fa fc34 	bl	8006148 <_sbrk>
 800b8e0:	1c43      	adds	r3, r0, #1
 800b8e2:	d102      	bne.n	800b8ea <_sbrk_r+0x1a>
 800b8e4:	682b      	ldr	r3, [r5, #0]
 800b8e6:	b103      	cbz	r3, 800b8ea <_sbrk_r+0x1a>
 800b8e8:	6023      	str	r3, [r4, #0]
 800b8ea:	bd38      	pop	{r3, r4, r5, pc}
 800b8ec:	200005d4 	.word	0x200005d4

0800b8f0 <memcpy>:
 800b8f0:	440a      	add	r2, r1
 800b8f2:	4291      	cmp	r1, r2
 800b8f4:	f100 33ff 	add.w	r3, r0, #4294967295
 800b8f8:	d100      	bne.n	800b8fc <memcpy+0xc>
 800b8fa:	4770      	bx	lr
 800b8fc:	b510      	push	{r4, lr}
 800b8fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b902:	4291      	cmp	r1, r2
 800b904:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b908:	d1f9      	bne.n	800b8fe <memcpy+0xe>
 800b90a:	bd10      	pop	{r4, pc}

0800b90c <__assert_func>:
 800b90c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b90e:	4614      	mov	r4, r2
 800b910:	461a      	mov	r2, r3
 800b912:	4b09      	ldr	r3, [pc, #36]	@ (800b938 <__assert_func+0x2c>)
 800b914:	4605      	mov	r5, r0
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	68d8      	ldr	r0, [r3, #12]
 800b91a:	b954      	cbnz	r4, 800b932 <__assert_func+0x26>
 800b91c:	4b07      	ldr	r3, [pc, #28]	@ (800b93c <__assert_func+0x30>)
 800b91e:	461c      	mov	r4, r3
 800b920:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b924:	9100      	str	r1, [sp, #0]
 800b926:	462b      	mov	r3, r5
 800b928:	4905      	ldr	r1, [pc, #20]	@ (800b940 <__assert_func+0x34>)
 800b92a:	f000 f86f 	bl	800ba0c <fiprintf>
 800b92e:	f000 f87f 	bl	800ba30 <abort>
 800b932:	4b04      	ldr	r3, [pc, #16]	@ (800b944 <__assert_func+0x38>)
 800b934:	e7f4      	b.n	800b920 <__assert_func+0x14>
 800b936:	bf00      	nop
 800b938:	2000006c 	.word	0x2000006c
 800b93c:	0800e1ee 	.word	0x0800e1ee
 800b940:	0800e1c0 	.word	0x0800e1c0
 800b944:	0800e1b3 	.word	0x0800e1b3

0800b948 <_calloc_r>:
 800b948:	b570      	push	{r4, r5, r6, lr}
 800b94a:	fba1 5402 	umull	r5, r4, r1, r2
 800b94e:	b93c      	cbnz	r4, 800b960 <_calloc_r+0x18>
 800b950:	4629      	mov	r1, r5
 800b952:	f7ff f997 	bl	800ac84 <_malloc_r>
 800b956:	4606      	mov	r6, r0
 800b958:	b928      	cbnz	r0, 800b966 <_calloc_r+0x1e>
 800b95a:	2600      	movs	r6, #0
 800b95c:	4630      	mov	r0, r6
 800b95e:	bd70      	pop	{r4, r5, r6, pc}
 800b960:	220c      	movs	r2, #12
 800b962:	6002      	str	r2, [r0, #0]
 800b964:	e7f9      	b.n	800b95a <_calloc_r+0x12>
 800b966:	462a      	mov	r2, r5
 800b968:	4621      	mov	r1, r4
 800b96a:	f7fe fa3a 	bl	8009de2 <memset>
 800b96e:	e7f5      	b.n	800b95c <_calloc_r+0x14>

0800b970 <__ascii_mbtowc>:
 800b970:	b082      	sub	sp, #8
 800b972:	b901      	cbnz	r1, 800b976 <__ascii_mbtowc+0x6>
 800b974:	a901      	add	r1, sp, #4
 800b976:	b142      	cbz	r2, 800b98a <__ascii_mbtowc+0x1a>
 800b978:	b14b      	cbz	r3, 800b98e <__ascii_mbtowc+0x1e>
 800b97a:	7813      	ldrb	r3, [r2, #0]
 800b97c:	600b      	str	r3, [r1, #0]
 800b97e:	7812      	ldrb	r2, [r2, #0]
 800b980:	1e10      	subs	r0, r2, #0
 800b982:	bf18      	it	ne
 800b984:	2001      	movne	r0, #1
 800b986:	b002      	add	sp, #8
 800b988:	4770      	bx	lr
 800b98a:	4610      	mov	r0, r2
 800b98c:	e7fb      	b.n	800b986 <__ascii_mbtowc+0x16>
 800b98e:	f06f 0001 	mvn.w	r0, #1
 800b992:	e7f8      	b.n	800b986 <__ascii_mbtowc+0x16>

0800b994 <_realloc_r>:
 800b994:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b998:	4680      	mov	r8, r0
 800b99a:	4615      	mov	r5, r2
 800b99c:	460c      	mov	r4, r1
 800b99e:	b921      	cbnz	r1, 800b9aa <_realloc_r+0x16>
 800b9a0:	4611      	mov	r1, r2
 800b9a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b9a6:	f7ff b96d 	b.w	800ac84 <_malloc_r>
 800b9aa:	b92a      	cbnz	r2, 800b9b8 <_realloc_r+0x24>
 800b9ac:	f7ff f8f8 	bl	800aba0 <_free_r>
 800b9b0:	2400      	movs	r4, #0
 800b9b2:	4620      	mov	r0, r4
 800b9b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9b8:	f000 f841 	bl	800ba3e <_malloc_usable_size_r>
 800b9bc:	4285      	cmp	r5, r0
 800b9be:	4606      	mov	r6, r0
 800b9c0:	d802      	bhi.n	800b9c8 <_realloc_r+0x34>
 800b9c2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b9c6:	d8f4      	bhi.n	800b9b2 <_realloc_r+0x1e>
 800b9c8:	4629      	mov	r1, r5
 800b9ca:	4640      	mov	r0, r8
 800b9cc:	f7ff f95a 	bl	800ac84 <_malloc_r>
 800b9d0:	4607      	mov	r7, r0
 800b9d2:	2800      	cmp	r0, #0
 800b9d4:	d0ec      	beq.n	800b9b0 <_realloc_r+0x1c>
 800b9d6:	42b5      	cmp	r5, r6
 800b9d8:	462a      	mov	r2, r5
 800b9da:	4621      	mov	r1, r4
 800b9dc:	bf28      	it	cs
 800b9de:	4632      	movcs	r2, r6
 800b9e0:	f7ff ff86 	bl	800b8f0 <memcpy>
 800b9e4:	4621      	mov	r1, r4
 800b9e6:	4640      	mov	r0, r8
 800b9e8:	f7ff f8da 	bl	800aba0 <_free_r>
 800b9ec:	463c      	mov	r4, r7
 800b9ee:	e7e0      	b.n	800b9b2 <_realloc_r+0x1e>

0800b9f0 <__ascii_wctomb>:
 800b9f0:	4603      	mov	r3, r0
 800b9f2:	4608      	mov	r0, r1
 800b9f4:	b141      	cbz	r1, 800ba08 <__ascii_wctomb+0x18>
 800b9f6:	2aff      	cmp	r2, #255	@ 0xff
 800b9f8:	d904      	bls.n	800ba04 <__ascii_wctomb+0x14>
 800b9fa:	228a      	movs	r2, #138	@ 0x8a
 800b9fc:	f04f 30ff 	mov.w	r0, #4294967295
 800ba00:	601a      	str	r2, [r3, #0]
 800ba02:	4770      	bx	lr
 800ba04:	2001      	movs	r0, #1
 800ba06:	700a      	strb	r2, [r1, #0]
 800ba08:	4770      	bx	lr
	...

0800ba0c <fiprintf>:
 800ba0c:	b40e      	push	{r1, r2, r3}
 800ba0e:	b503      	push	{r0, r1, lr}
 800ba10:	4601      	mov	r1, r0
 800ba12:	ab03      	add	r3, sp, #12
 800ba14:	4805      	ldr	r0, [pc, #20]	@ (800ba2c <fiprintf+0x20>)
 800ba16:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba1a:	6800      	ldr	r0, [r0, #0]
 800ba1c:	9301      	str	r3, [sp, #4]
 800ba1e:	f000 f83d 	bl	800ba9c <_vfiprintf_r>
 800ba22:	b002      	add	sp, #8
 800ba24:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba28:	b003      	add	sp, #12
 800ba2a:	4770      	bx	lr
 800ba2c:	2000006c 	.word	0x2000006c

0800ba30 <abort>:
 800ba30:	2006      	movs	r0, #6
 800ba32:	b508      	push	{r3, lr}
 800ba34:	f000 fa06 	bl	800be44 <raise>
 800ba38:	2001      	movs	r0, #1
 800ba3a:	f7fa fb10 	bl	800605e <_exit>

0800ba3e <_malloc_usable_size_r>:
 800ba3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba42:	1f18      	subs	r0, r3, #4
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	bfbc      	itt	lt
 800ba48:	580b      	ldrlt	r3, [r1, r0]
 800ba4a:	18c0      	addlt	r0, r0, r3
 800ba4c:	4770      	bx	lr

0800ba4e <__sfputc_r>:
 800ba4e:	6893      	ldr	r3, [r2, #8]
 800ba50:	b410      	push	{r4}
 800ba52:	3b01      	subs	r3, #1
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	6093      	str	r3, [r2, #8]
 800ba58:	da07      	bge.n	800ba6a <__sfputc_r+0x1c>
 800ba5a:	6994      	ldr	r4, [r2, #24]
 800ba5c:	42a3      	cmp	r3, r4
 800ba5e:	db01      	blt.n	800ba64 <__sfputc_r+0x16>
 800ba60:	290a      	cmp	r1, #10
 800ba62:	d102      	bne.n	800ba6a <__sfputc_r+0x1c>
 800ba64:	bc10      	pop	{r4}
 800ba66:	f000 b931 	b.w	800bccc <__swbuf_r>
 800ba6a:	6813      	ldr	r3, [r2, #0]
 800ba6c:	1c58      	adds	r0, r3, #1
 800ba6e:	6010      	str	r0, [r2, #0]
 800ba70:	7019      	strb	r1, [r3, #0]
 800ba72:	4608      	mov	r0, r1
 800ba74:	bc10      	pop	{r4}
 800ba76:	4770      	bx	lr

0800ba78 <__sfputs_r>:
 800ba78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba7a:	4606      	mov	r6, r0
 800ba7c:	460f      	mov	r7, r1
 800ba7e:	4614      	mov	r4, r2
 800ba80:	18d5      	adds	r5, r2, r3
 800ba82:	42ac      	cmp	r4, r5
 800ba84:	d101      	bne.n	800ba8a <__sfputs_r+0x12>
 800ba86:	2000      	movs	r0, #0
 800ba88:	e007      	b.n	800ba9a <__sfputs_r+0x22>
 800ba8a:	463a      	mov	r2, r7
 800ba8c:	4630      	mov	r0, r6
 800ba8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba92:	f7ff ffdc 	bl	800ba4e <__sfputc_r>
 800ba96:	1c43      	adds	r3, r0, #1
 800ba98:	d1f3      	bne.n	800ba82 <__sfputs_r+0xa>
 800ba9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ba9c <_vfiprintf_r>:
 800ba9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baa0:	460d      	mov	r5, r1
 800baa2:	4614      	mov	r4, r2
 800baa4:	4698      	mov	r8, r3
 800baa6:	4606      	mov	r6, r0
 800baa8:	b09d      	sub	sp, #116	@ 0x74
 800baaa:	b118      	cbz	r0, 800bab4 <_vfiprintf_r+0x18>
 800baac:	6a03      	ldr	r3, [r0, #32]
 800baae:	b90b      	cbnz	r3, 800bab4 <_vfiprintf_r+0x18>
 800bab0:	f7fe f8ee 	bl	8009c90 <__sinit>
 800bab4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bab6:	07d9      	lsls	r1, r3, #31
 800bab8:	d405      	bmi.n	800bac6 <_vfiprintf_r+0x2a>
 800baba:	89ab      	ldrh	r3, [r5, #12]
 800babc:	059a      	lsls	r2, r3, #22
 800babe:	d402      	bmi.n	800bac6 <_vfiprintf_r+0x2a>
 800bac0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bac2:	f7fe fa0c 	bl	8009ede <__retarget_lock_acquire_recursive>
 800bac6:	89ab      	ldrh	r3, [r5, #12]
 800bac8:	071b      	lsls	r3, r3, #28
 800baca:	d501      	bpl.n	800bad0 <_vfiprintf_r+0x34>
 800bacc:	692b      	ldr	r3, [r5, #16]
 800bace:	b99b      	cbnz	r3, 800baf8 <_vfiprintf_r+0x5c>
 800bad0:	4629      	mov	r1, r5
 800bad2:	4630      	mov	r0, r6
 800bad4:	f000 f938 	bl	800bd48 <__swsetup_r>
 800bad8:	b170      	cbz	r0, 800baf8 <_vfiprintf_r+0x5c>
 800bada:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800badc:	07dc      	lsls	r4, r3, #31
 800bade:	d504      	bpl.n	800baea <_vfiprintf_r+0x4e>
 800bae0:	f04f 30ff 	mov.w	r0, #4294967295
 800bae4:	b01d      	add	sp, #116	@ 0x74
 800bae6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baea:	89ab      	ldrh	r3, [r5, #12]
 800baec:	0598      	lsls	r0, r3, #22
 800baee:	d4f7      	bmi.n	800bae0 <_vfiprintf_r+0x44>
 800baf0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800baf2:	f7fe f9f5 	bl	8009ee0 <__retarget_lock_release_recursive>
 800baf6:	e7f3      	b.n	800bae0 <_vfiprintf_r+0x44>
 800baf8:	2300      	movs	r3, #0
 800bafa:	9309      	str	r3, [sp, #36]	@ 0x24
 800bafc:	2320      	movs	r3, #32
 800bafe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bb02:	2330      	movs	r3, #48	@ 0x30
 800bb04:	f04f 0901 	mov.w	r9, #1
 800bb08:	f8cd 800c 	str.w	r8, [sp, #12]
 800bb0c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800bcb8 <_vfiprintf_r+0x21c>
 800bb10:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bb14:	4623      	mov	r3, r4
 800bb16:	469a      	mov	sl, r3
 800bb18:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb1c:	b10a      	cbz	r2, 800bb22 <_vfiprintf_r+0x86>
 800bb1e:	2a25      	cmp	r2, #37	@ 0x25
 800bb20:	d1f9      	bne.n	800bb16 <_vfiprintf_r+0x7a>
 800bb22:	ebba 0b04 	subs.w	fp, sl, r4
 800bb26:	d00b      	beq.n	800bb40 <_vfiprintf_r+0xa4>
 800bb28:	465b      	mov	r3, fp
 800bb2a:	4622      	mov	r2, r4
 800bb2c:	4629      	mov	r1, r5
 800bb2e:	4630      	mov	r0, r6
 800bb30:	f7ff ffa2 	bl	800ba78 <__sfputs_r>
 800bb34:	3001      	adds	r0, #1
 800bb36:	f000 80a7 	beq.w	800bc88 <_vfiprintf_r+0x1ec>
 800bb3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb3c:	445a      	add	r2, fp
 800bb3e:	9209      	str	r2, [sp, #36]	@ 0x24
 800bb40:	f89a 3000 	ldrb.w	r3, [sl]
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	f000 809f 	beq.w	800bc88 <_vfiprintf_r+0x1ec>
 800bb4a:	2300      	movs	r3, #0
 800bb4c:	f04f 32ff 	mov.w	r2, #4294967295
 800bb50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb54:	f10a 0a01 	add.w	sl, sl, #1
 800bb58:	9304      	str	r3, [sp, #16]
 800bb5a:	9307      	str	r3, [sp, #28]
 800bb5c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bb60:	931a      	str	r3, [sp, #104]	@ 0x68
 800bb62:	4654      	mov	r4, sl
 800bb64:	2205      	movs	r2, #5
 800bb66:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb6a:	4853      	ldr	r0, [pc, #332]	@ (800bcb8 <_vfiprintf_r+0x21c>)
 800bb6c:	f7fe f9b9 	bl	8009ee2 <memchr>
 800bb70:	9a04      	ldr	r2, [sp, #16]
 800bb72:	b9d8      	cbnz	r0, 800bbac <_vfiprintf_r+0x110>
 800bb74:	06d1      	lsls	r1, r2, #27
 800bb76:	bf44      	itt	mi
 800bb78:	2320      	movmi	r3, #32
 800bb7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb7e:	0713      	lsls	r3, r2, #28
 800bb80:	bf44      	itt	mi
 800bb82:	232b      	movmi	r3, #43	@ 0x2b
 800bb84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb88:	f89a 3000 	ldrb.w	r3, [sl]
 800bb8c:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb8e:	d015      	beq.n	800bbbc <_vfiprintf_r+0x120>
 800bb90:	4654      	mov	r4, sl
 800bb92:	2000      	movs	r0, #0
 800bb94:	f04f 0c0a 	mov.w	ip, #10
 800bb98:	9a07      	ldr	r2, [sp, #28]
 800bb9a:	4621      	mov	r1, r4
 800bb9c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bba0:	3b30      	subs	r3, #48	@ 0x30
 800bba2:	2b09      	cmp	r3, #9
 800bba4:	d94b      	bls.n	800bc3e <_vfiprintf_r+0x1a2>
 800bba6:	b1b0      	cbz	r0, 800bbd6 <_vfiprintf_r+0x13a>
 800bba8:	9207      	str	r2, [sp, #28]
 800bbaa:	e014      	b.n	800bbd6 <_vfiprintf_r+0x13a>
 800bbac:	eba0 0308 	sub.w	r3, r0, r8
 800bbb0:	fa09 f303 	lsl.w	r3, r9, r3
 800bbb4:	4313      	orrs	r3, r2
 800bbb6:	46a2      	mov	sl, r4
 800bbb8:	9304      	str	r3, [sp, #16]
 800bbba:	e7d2      	b.n	800bb62 <_vfiprintf_r+0xc6>
 800bbbc:	9b03      	ldr	r3, [sp, #12]
 800bbbe:	1d19      	adds	r1, r3, #4
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	9103      	str	r1, [sp, #12]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	bfbb      	ittet	lt
 800bbc8:	425b      	neglt	r3, r3
 800bbca:	f042 0202 	orrlt.w	r2, r2, #2
 800bbce:	9307      	strge	r3, [sp, #28]
 800bbd0:	9307      	strlt	r3, [sp, #28]
 800bbd2:	bfb8      	it	lt
 800bbd4:	9204      	strlt	r2, [sp, #16]
 800bbd6:	7823      	ldrb	r3, [r4, #0]
 800bbd8:	2b2e      	cmp	r3, #46	@ 0x2e
 800bbda:	d10a      	bne.n	800bbf2 <_vfiprintf_r+0x156>
 800bbdc:	7863      	ldrb	r3, [r4, #1]
 800bbde:	2b2a      	cmp	r3, #42	@ 0x2a
 800bbe0:	d132      	bne.n	800bc48 <_vfiprintf_r+0x1ac>
 800bbe2:	9b03      	ldr	r3, [sp, #12]
 800bbe4:	3402      	adds	r4, #2
 800bbe6:	1d1a      	adds	r2, r3, #4
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	9203      	str	r2, [sp, #12]
 800bbec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bbf0:	9305      	str	r3, [sp, #20]
 800bbf2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800bcbc <_vfiprintf_r+0x220>
 800bbf6:	2203      	movs	r2, #3
 800bbf8:	4650      	mov	r0, sl
 800bbfa:	7821      	ldrb	r1, [r4, #0]
 800bbfc:	f7fe f971 	bl	8009ee2 <memchr>
 800bc00:	b138      	cbz	r0, 800bc12 <_vfiprintf_r+0x176>
 800bc02:	2240      	movs	r2, #64	@ 0x40
 800bc04:	9b04      	ldr	r3, [sp, #16]
 800bc06:	eba0 000a 	sub.w	r0, r0, sl
 800bc0a:	4082      	lsls	r2, r0
 800bc0c:	4313      	orrs	r3, r2
 800bc0e:	3401      	adds	r4, #1
 800bc10:	9304      	str	r3, [sp, #16]
 800bc12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc16:	2206      	movs	r2, #6
 800bc18:	4829      	ldr	r0, [pc, #164]	@ (800bcc0 <_vfiprintf_r+0x224>)
 800bc1a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bc1e:	f7fe f960 	bl	8009ee2 <memchr>
 800bc22:	2800      	cmp	r0, #0
 800bc24:	d03f      	beq.n	800bca6 <_vfiprintf_r+0x20a>
 800bc26:	4b27      	ldr	r3, [pc, #156]	@ (800bcc4 <_vfiprintf_r+0x228>)
 800bc28:	bb1b      	cbnz	r3, 800bc72 <_vfiprintf_r+0x1d6>
 800bc2a:	9b03      	ldr	r3, [sp, #12]
 800bc2c:	3307      	adds	r3, #7
 800bc2e:	f023 0307 	bic.w	r3, r3, #7
 800bc32:	3308      	adds	r3, #8
 800bc34:	9303      	str	r3, [sp, #12]
 800bc36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc38:	443b      	add	r3, r7
 800bc3a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc3c:	e76a      	b.n	800bb14 <_vfiprintf_r+0x78>
 800bc3e:	460c      	mov	r4, r1
 800bc40:	2001      	movs	r0, #1
 800bc42:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc46:	e7a8      	b.n	800bb9a <_vfiprintf_r+0xfe>
 800bc48:	2300      	movs	r3, #0
 800bc4a:	f04f 0c0a 	mov.w	ip, #10
 800bc4e:	4619      	mov	r1, r3
 800bc50:	3401      	adds	r4, #1
 800bc52:	9305      	str	r3, [sp, #20]
 800bc54:	4620      	mov	r0, r4
 800bc56:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc5a:	3a30      	subs	r2, #48	@ 0x30
 800bc5c:	2a09      	cmp	r2, #9
 800bc5e:	d903      	bls.n	800bc68 <_vfiprintf_r+0x1cc>
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d0c6      	beq.n	800bbf2 <_vfiprintf_r+0x156>
 800bc64:	9105      	str	r1, [sp, #20]
 800bc66:	e7c4      	b.n	800bbf2 <_vfiprintf_r+0x156>
 800bc68:	4604      	mov	r4, r0
 800bc6a:	2301      	movs	r3, #1
 800bc6c:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc70:	e7f0      	b.n	800bc54 <_vfiprintf_r+0x1b8>
 800bc72:	ab03      	add	r3, sp, #12
 800bc74:	9300      	str	r3, [sp, #0]
 800bc76:	462a      	mov	r2, r5
 800bc78:	4630      	mov	r0, r6
 800bc7a:	4b13      	ldr	r3, [pc, #76]	@ (800bcc8 <_vfiprintf_r+0x22c>)
 800bc7c:	a904      	add	r1, sp, #16
 800bc7e:	f7fd fbbd 	bl	80093fc <_printf_float>
 800bc82:	4607      	mov	r7, r0
 800bc84:	1c78      	adds	r0, r7, #1
 800bc86:	d1d6      	bne.n	800bc36 <_vfiprintf_r+0x19a>
 800bc88:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bc8a:	07d9      	lsls	r1, r3, #31
 800bc8c:	d405      	bmi.n	800bc9a <_vfiprintf_r+0x1fe>
 800bc8e:	89ab      	ldrh	r3, [r5, #12]
 800bc90:	059a      	lsls	r2, r3, #22
 800bc92:	d402      	bmi.n	800bc9a <_vfiprintf_r+0x1fe>
 800bc94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bc96:	f7fe f923 	bl	8009ee0 <__retarget_lock_release_recursive>
 800bc9a:	89ab      	ldrh	r3, [r5, #12]
 800bc9c:	065b      	lsls	r3, r3, #25
 800bc9e:	f53f af1f 	bmi.w	800bae0 <_vfiprintf_r+0x44>
 800bca2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bca4:	e71e      	b.n	800bae4 <_vfiprintf_r+0x48>
 800bca6:	ab03      	add	r3, sp, #12
 800bca8:	9300      	str	r3, [sp, #0]
 800bcaa:	462a      	mov	r2, r5
 800bcac:	4630      	mov	r0, r6
 800bcae:	4b06      	ldr	r3, [pc, #24]	@ (800bcc8 <_vfiprintf_r+0x22c>)
 800bcb0:	a904      	add	r1, sp, #16
 800bcb2:	f7fd fe41 	bl	8009938 <_printf_i>
 800bcb6:	e7e4      	b.n	800bc82 <_vfiprintf_r+0x1e6>
 800bcb8:	0800e198 	.word	0x0800e198
 800bcbc:	0800e19e 	.word	0x0800e19e
 800bcc0:	0800e1a2 	.word	0x0800e1a2
 800bcc4:	080093fd 	.word	0x080093fd
 800bcc8:	0800ba79 	.word	0x0800ba79

0800bccc <__swbuf_r>:
 800bccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcce:	460e      	mov	r6, r1
 800bcd0:	4614      	mov	r4, r2
 800bcd2:	4605      	mov	r5, r0
 800bcd4:	b118      	cbz	r0, 800bcde <__swbuf_r+0x12>
 800bcd6:	6a03      	ldr	r3, [r0, #32]
 800bcd8:	b90b      	cbnz	r3, 800bcde <__swbuf_r+0x12>
 800bcda:	f7fd ffd9 	bl	8009c90 <__sinit>
 800bcde:	69a3      	ldr	r3, [r4, #24]
 800bce0:	60a3      	str	r3, [r4, #8]
 800bce2:	89a3      	ldrh	r3, [r4, #12]
 800bce4:	071a      	lsls	r2, r3, #28
 800bce6:	d501      	bpl.n	800bcec <__swbuf_r+0x20>
 800bce8:	6923      	ldr	r3, [r4, #16]
 800bcea:	b943      	cbnz	r3, 800bcfe <__swbuf_r+0x32>
 800bcec:	4621      	mov	r1, r4
 800bcee:	4628      	mov	r0, r5
 800bcf0:	f000 f82a 	bl	800bd48 <__swsetup_r>
 800bcf4:	b118      	cbz	r0, 800bcfe <__swbuf_r+0x32>
 800bcf6:	f04f 37ff 	mov.w	r7, #4294967295
 800bcfa:	4638      	mov	r0, r7
 800bcfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bcfe:	6823      	ldr	r3, [r4, #0]
 800bd00:	6922      	ldr	r2, [r4, #16]
 800bd02:	b2f6      	uxtb	r6, r6
 800bd04:	1a98      	subs	r0, r3, r2
 800bd06:	6963      	ldr	r3, [r4, #20]
 800bd08:	4637      	mov	r7, r6
 800bd0a:	4283      	cmp	r3, r0
 800bd0c:	dc05      	bgt.n	800bd1a <__swbuf_r+0x4e>
 800bd0e:	4621      	mov	r1, r4
 800bd10:	4628      	mov	r0, r5
 800bd12:	f7ff fd9b 	bl	800b84c <_fflush_r>
 800bd16:	2800      	cmp	r0, #0
 800bd18:	d1ed      	bne.n	800bcf6 <__swbuf_r+0x2a>
 800bd1a:	68a3      	ldr	r3, [r4, #8]
 800bd1c:	3b01      	subs	r3, #1
 800bd1e:	60a3      	str	r3, [r4, #8]
 800bd20:	6823      	ldr	r3, [r4, #0]
 800bd22:	1c5a      	adds	r2, r3, #1
 800bd24:	6022      	str	r2, [r4, #0]
 800bd26:	701e      	strb	r6, [r3, #0]
 800bd28:	6962      	ldr	r2, [r4, #20]
 800bd2a:	1c43      	adds	r3, r0, #1
 800bd2c:	429a      	cmp	r2, r3
 800bd2e:	d004      	beq.n	800bd3a <__swbuf_r+0x6e>
 800bd30:	89a3      	ldrh	r3, [r4, #12]
 800bd32:	07db      	lsls	r3, r3, #31
 800bd34:	d5e1      	bpl.n	800bcfa <__swbuf_r+0x2e>
 800bd36:	2e0a      	cmp	r6, #10
 800bd38:	d1df      	bne.n	800bcfa <__swbuf_r+0x2e>
 800bd3a:	4621      	mov	r1, r4
 800bd3c:	4628      	mov	r0, r5
 800bd3e:	f7ff fd85 	bl	800b84c <_fflush_r>
 800bd42:	2800      	cmp	r0, #0
 800bd44:	d0d9      	beq.n	800bcfa <__swbuf_r+0x2e>
 800bd46:	e7d6      	b.n	800bcf6 <__swbuf_r+0x2a>

0800bd48 <__swsetup_r>:
 800bd48:	b538      	push	{r3, r4, r5, lr}
 800bd4a:	4b29      	ldr	r3, [pc, #164]	@ (800bdf0 <__swsetup_r+0xa8>)
 800bd4c:	4605      	mov	r5, r0
 800bd4e:	6818      	ldr	r0, [r3, #0]
 800bd50:	460c      	mov	r4, r1
 800bd52:	b118      	cbz	r0, 800bd5c <__swsetup_r+0x14>
 800bd54:	6a03      	ldr	r3, [r0, #32]
 800bd56:	b90b      	cbnz	r3, 800bd5c <__swsetup_r+0x14>
 800bd58:	f7fd ff9a 	bl	8009c90 <__sinit>
 800bd5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd60:	0719      	lsls	r1, r3, #28
 800bd62:	d422      	bmi.n	800bdaa <__swsetup_r+0x62>
 800bd64:	06da      	lsls	r2, r3, #27
 800bd66:	d407      	bmi.n	800bd78 <__swsetup_r+0x30>
 800bd68:	2209      	movs	r2, #9
 800bd6a:	602a      	str	r2, [r5, #0]
 800bd6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd70:	f04f 30ff 	mov.w	r0, #4294967295
 800bd74:	81a3      	strh	r3, [r4, #12]
 800bd76:	e033      	b.n	800bde0 <__swsetup_r+0x98>
 800bd78:	0758      	lsls	r0, r3, #29
 800bd7a:	d512      	bpl.n	800bda2 <__swsetup_r+0x5a>
 800bd7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bd7e:	b141      	cbz	r1, 800bd92 <__swsetup_r+0x4a>
 800bd80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bd84:	4299      	cmp	r1, r3
 800bd86:	d002      	beq.n	800bd8e <__swsetup_r+0x46>
 800bd88:	4628      	mov	r0, r5
 800bd8a:	f7fe ff09 	bl	800aba0 <_free_r>
 800bd8e:	2300      	movs	r3, #0
 800bd90:	6363      	str	r3, [r4, #52]	@ 0x34
 800bd92:	89a3      	ldrh	r3, [r4, #12]
 800bd94:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bd98:	81a3      	strh	r3, [r4, #12]
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	6063      	str	r3, [r4, #4]
 800bd9e:	6923      	ldr	r3, [r4, #16]
 800bda0:	6023      	str	r3, [r4, #0]
 800bda2:	89a3      	ldrh	r3, [r4, #12]
 800bda4:	f043 0308 	orr.w	r3, r3, #8
 800bda8:	81a3      	strh	r3, [r4, #12]
 800bdaa:	6923      	ldr	r3, [r4, #16]
 800bdac:	b94b      	cbnz	r3, 800bdc2 <__swsetup_r+0x7a>
 800bdae:	89a3      	ldrh	r3, [r4, #12]
 800bdb0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bdb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bdb8:	d003      	beq.n	800bdc2 <__swsetup_r+0x7a>
 800bdba:	4621      	mov	r1, r4
 800bdbc:	4628      	mov	r0, r5
 800bdbe:	f000 f882 	bl	800bec6 <__smakebuf_r>
 800bdc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdc6:	f013 0201 	ands.w	r2, r3, #1
 800bdca:	d00a      	beq.n	800bde2 <__swsetup_r+0x9a>
 800bdcc:	2200      	movs	r2, #0
 800bdce:	60a2      	str	r2, [r4, #8]
 800bdd0:	6962      	ldr	r2, [r4, #20]
 800bdd2:	4252      	negs	r2, r2
 800bdd4:	61a2      	str	r2, [r4, #24]
 800bdd6:	6922      	ldr	r2, [r4, #16]
 800bdd8:	b942      	cbnz	r2, 800bdec <__swsetup_r+0xa4>
 800bdda:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bdde:	d1c5      	bne.n	800bd6c <__swsetup_r+0x24>
 800bde0:	bd38      	pop	{r3, r4, r5, pc}
 800bde2:	0799      	lsls	r1, r3, #30
 800bde4:	bf58      	it	pl
 800bde6:	6962      	ldrpl	r2, [r4, #20]
 800bde8:	60a2      	str	r2, [r4, #8]
 800bdea:	e7f4      	b.n	800bdd6 <__swsetup_r+0x8e>
 800bdec:	2000      	movs	r0, #0
 800bdee:	e7f7      	b.n	800bde0 <__swsetup_r+0x98>
 800bdf0:	2000006c 	.word	0x2000006c

0800bdf4 <_raise_r>:
 800bdf4:	291f      	cmp	r1, #31
 800bdf6:	b538      	push	{r3, r4, r5, lr}
 800bdf8:	4605      	mov	r5, r0
 800bdfa:	460c      	mov	r4, r1
 800bdfc:	d904      	bls.n	800be08 <_raise_r+0x14>
 800bdfe:	2316      	movs	r3, #22
 800be00:	6003      	str	r3, [r0, #0]
 800be02:	f04f 30ff 	mov.w	r0, #4294967295
 800be06:	bd38      	pop	{r3, r4, r5, pc}
 800be08:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800be0a:	b112      	cbz	r2, 800be12 <_raise_r+0x1e>
 800be0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800be10:	b94b      	cbnz	r3, 800be26 <_raise_r+0x32>
 800be12:	4628      	mov	r0, r5
 800be14:	f000 f830 	bl	800be78 <_getpid_r>
 800be18:	4622      	mov	r2, r4
 800be1a:	4601      	mov	r1, r0
 800be1c:	4628      	mov	r0, r5
 800be1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be22:	f000 b817 	b.w	800be54 <_kill_r>
 800be26:	2b01      	cmp	r3, #1
 800be28:	d00a      	beq.n	800be40 <_raise_r+0x4c>
 800be2a:	1c59      	adds	r1, r3, #1
 800be2c:	d103      	bne.n	800be36 <_raise_r+0x42>
 800be2e:	2316      	movs	r3, #22
 800be30:	6003      	str	r3, [r0, #0]
 800be32:	2001      	movs	r0, #1
 800be34:	e7e7      	b.n	800be06 <_raise_r+0x12>
 800be36:	2100      	movs	r1, #0
 800be38:	4620      	mov	r0, r4
 800be3a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800be3e:	4798      	blx	r3
 800be40:	2000      	movs	r0, #0
 800be42:	e7e0      	b.n	800be06 <_raise_r+0x12>

0800be44 <raise>:
 800be44:	4b02      	ldr	r3, [pc, #8]	@ (800be50 <raise+0xc>)
 800be46:	4601      	mov	r1, r0
 800be48:	6818      	ldr	r0, [r3, #0]
 800be4a:	f7ff bfd3 	b.w	800bdf4 <_raise_r>
 800be4e:	bf00      	nop
 800be50:	2000006c 	.word	0x2000006c

0800be54 <_kill_r>:
 800be54:	b538      	push	{r3, r4, r5, lr}
 800be56:	2300      	movs	r3, #0
 800be58:	4d06      	ldr	r5, [pc, #24]	@ (800be74 <_kill_r+0x20>)
 800be5a:	4604      	mov	r4, r0
 800be5c:	4608      	mov	r0, r1
 800be5e:	4611      	mov	r1, r2
 800be60:	602b      	str	r3, [r5, #0]
 800be62:	f7fa f8ec 	bl	800603e <_kill>
 800be66:	1c43      	adds	r3, r0, #1
 800be68:	d102      	bne.n	800be70 <_kill_r+0x1c>
 800be6a:	682b      	ldr	r3, [r5, #0]
 800be6c:	b103      	cbz	r3, 800be70 <_kill_r+0x1c>
 800be6e:	6023      	str	r3, [r4, #0]
 800be70:	bd38      	pop	{r3, r4, r5, pc}
 800be72:	bf00      	nop
 800be74:	200005d4 	.word	0x200005d4

0800be78 <_getpid_r>:
 800be78:	f7fa b8da 	b.w	8006030 <_getpid>

0800be7c <__swhatbuf_r>:
 800be7c:	b570      	push	{r4, r5, r6, lr}
 800be7e:	460c      	mov	r4, r1
 800be80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be84:	4615      	mov	r5, r2
 800be86:	2900      	cmp	r1, #0
 800be88:	461e      	mov	r6, r3
 800be8a:	b096      	sub	sp, #88	@ 0x58
 800be8c:	da0c      	bge.n	800bea8 <__swhatbuf_r+0x2c>
 800be8e:	89a3      	ldrh	r3, [r4, #12]
 800be90:	2100      	movs	r1, #0
 800be92:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800be96:	bf14      	ite	ne
 800be98:	2340      	movne	r3, #64	@ 0x40
 800be9a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800be9e:	2000      	movs	r0, #0
 800bea0:	6031      	str	r1, [r6, #0]
 800bea2:	602b      	str	r3, [r5, #0]
 800bea4:	b016      	add	sp, #88	@ 0x58
 800bea6:	bd70      	pop	{r4, r5, r6, pc}
 800bea8:	466a      	mov	r2, sp
 800beaa:	f000 f849 	bl	800bf40 <_fstat_r>
 800beae:	2800      	cmp	r0, #0
 800beb0:	dbed      	blt.n	800be8e <__swhatbuf_r+0x12>
 800beb2:	9901      	ldr	r1, [sp, #4]
 800beb4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800beb8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bebc:	4259      	negs	r1, r3
 800bebe:	4159      	adcs	r1, r3
 800bec0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bec4:	e7eb      	b.n	800be9e <__swhatbuf_r+0x22>

0800bec6 <__smakebuf_r>:
 800bec6:	898b      	ldrh	r3, [r1, #12]
 800bec8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800beca:	079d      	lsls	r5, r3, #30
 800becc:	4606      	mov	r6, r0
 800bece:	460c      	mov	r4, r1
 800bed0:	d507      	bpl.n	800bee2 <__smakebuf_r+0x1c>
 800bed2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bed6:	6023      	str	r3, [r4, #0]
 800bed8:	6123      	str	r3, [r4, #16]
 800beda:	2301      	movs	r3, #1
 800bedc:	6163      	str	r3, [r4, #20]
 800bede:	b003      	add	sp, #12
 800bee0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bee2:	466a      	mov	r2, sp
 800bee4:	ab01      	add	r3, sp, #4
 800bee6:	f7ff ffc9 	bl	800be7c <__swhatbuf_r>
 800beea:	9f00      	ldr	r7, [sp, #0]
 800beec:	4605      	mov	r5, r0
 800beee:	4639      	mov	r1, r7
 800bef0:	4630      	mov	r0, r6
 800bef2:	f7fe fec7 	bl	800ac84 <_malloc_r>
 800bef6:	b948      	cbnz	r0, 800bf0c <__smakebuf_r+0x46>
 800bef8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800befc:	059a      	lsls	r2, r3, #22
 800befe:	d4ee      	bmi.n	800bede <__smakebuf_r+0x18>
 800bf00:	f023 0303 	bic.w	r3, r3, #3
 800bf04:	f043 0302 	orr.w	r3, r3, #2
 800bf08:	81a3      	strh	r3, [r4, #12]
 800bf0a:	e7e2      	b.n	800bed2 <__smakebuf_r+0xc>
 800bf0c:	89a3      	ldrh	r3, [r4, #12]
 800bf0e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bf12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf16:	81a3      	strh	r3, [r4, #12]
 800bf18:	9b01      	ldr	r3, [sp, #4]
 800bf1a:	6020      	str	r0, [r4, #0]
 800bf1c:	b15b      	cbz	r3, 800bf36 <__smakebuf_r+0x70>
 800bf1e:	4630      	mov	r0, r6
 800bf20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf24:	f000 f81e 	bl	800bf64 <_isatty_r>
 800bf28:	b128      	cbz	r0, 800bf36 <__smakebuf_r+0x70>
 800bf2a:	89a3      	ldrh	r3, [r4, #12]
 800bf2c:	f023 0303 	bic.w	r3, r3, #3
 800bf30:	f043 0301 	orr.w	r3, r3, #1
 800bf34:	81a3      	strh	r3, [r4, #12]
 800bf36:	89a3      	ldrh	r3, [r4, #12]
 800bf38:	431d      	orrs	r5, r3
 800bf3a:	81a5      	strh	r5, [r4, #12]
 800bf3c:	e7cf      	b.n	800bede <__smakebuf_r+0x18>
	...

0800bf40 <_fstat_r>:
 800bf40:	b538      	push	{r3, r4, r5, lr}
 800bf42:	2300      	movs	r3, #0
 800bf44:	4d06      	ldr	r5, [pc, #24]	@ (800bf60 <_fstat_r+0x20>)
 800bf46:	4604      	mov	r4, r0
 800bf48:	4608      	mov	r0, r1
 800bf4a:	4611      	mov	r1, r2
 800bf4c:	602b      	str	r3, [r5, #0]
 800bf4e:	f7fa f8d5 	bl	80060fc <_fstat>
 800bf52:	1c43      	adds	r3, r0, #1
 800bf54:	d102      	bne.n	800bf5c <_fstat_r+0x1c>
 800bf56:	682b      	ldr	r3, [r5, #0]
 800bf58:	b103      	cbz	r3, 800bf5c <_fstat_r+0x1c>
 800bf5a:	6023      	str	r3, [r4, #0]
 800bf5c:	bd38      	pop	{r3, r4, r5, pc}
 800bf5e:	bf00      	nop
 800bf60:	200005d4 	.word	0x200005d4

0800bf64 <_isatty_r>:
 800bf64:	b538      	push	{r3, r4, r5, lr}
 800bf66:	2300      	movs	r3, #0
 800bf68:	4d05      	ldr	r5, [pc, #20]	@ (800bf80 <_isatty_r+0x1c>)
 800bf6a:	4604      	mov	r4, r0
 800bf6c:	4608      	mov	r0, r1
 800bf6e:	602b      	str	r3, [r5, #0]
 800bf70:	f7fa f8d3 	bl	800611a <_isatty>
 800bf74:	1c43      	adds	r3, r0, #1
 800bf76:	d102      	bne.n	800bf7e <_isatty_r+0x1a>
 800bf78:	682b      	ldr	r3, [r5, #0]
 800bf7a:	b103      	cbz	r3, 800bf7e <_isatty_r+0x1a>
 800bf7c:	6023      	str	r3, [r4, #0]
 800bf7e:	bd38      	pop	{r3, r4, r5, pc}
 800bf80:	200005d4 	.word	0x200005d4

0800bf84 <asin>:
 800bf84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf86:	4604      	mov	r4, r0
 800bf88:	460d      	mov	r5, r1
 800bf8a:	f000 f831 	bl	800bff0 <__ieee754_asin>
 800bf8e:	4622      	mov	r2, r4
 800bf90:	4606      	mov	r6, r0
 800bf92:	460f      	mov	r7, r1
 800bf94:	462b      	mov	r3, r5
 800bf96:	4620      	mov	r0, r4
 800bf98:	4629      	mov	r1, r5
 800bf9a:	f7f4 fd37 	bl	8000a0c <__aeabi_dcmpun>
 800bf9e:	b988      	cbnz	r0, 800bfc4 <asin+0x40>
 800bfa0:	4620      	mov	r0, r4
 800bfa2:	4629      	mov	r1, r5
 800bfa4:	f000 f818 	bl	800bfd8 <fabs>
 800bfa8:	2200      	movs	r2, #0
 800bfaa:	4b08      	ldr	r3, [pc, #32]	@ (800bfcc <asin+0x48>)
 800bfac:	f7f4 fd24 	bl	80009f8 <__aeabi_dcmpgt>
 800bfb0:	b140      	cbz	r0, 800bfc4 <asin+0x40>
 800bfb2:	f7fd ff69 	bl	8009e88 <__errno>
 800bfb6:	2321      	movs	r3, #33	@ 0x21
 800bfb8:	6003      	str	r3, [r0, #0]
 800bfba:	4805      	ldr	r0, [pc, #20]	@ (800bfd0 <asin+0x4c>)
 800bfbc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bfc0:	f000 b80e 	b.w	800bfe0 <nan>
 800bfc4:	4630      	mov	r0, r6
 800bfc6:	4639      	mov	r1, r7
 800bfc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bfca:	bf00      	nop
 800bfcc:	3ff00000 	.word	0x3ff00000
 800bfd0:	0800e1ee 	.word	0x0800e1ee

0800bfd4 <atan2>:
 800bfd4:	f000 ba08 	b.w	800c3e8 <__ieee754_atan2>

0800bfd8 <fabs>:
 800bfd8:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800bfdc:	4619      	mov	r1, r3
 800bfde:	4770      	bx	lr

0800bfe0 <nan>:
 800bfe0:	2000      	movs	r0, #0
 800bfe2:	4901      	ldr	r1, [pc, #4]	@ (800bfe8 <nan+0x8>)
 800bfe4:	4770      	bx	lr
 800bfe6:	bf00      	nop
 800bfe8:	7ff80000 	.word	0x7ff80000
 800bfec:	00000000 	.word	0x00000000

0800bff0 <__ieee754_asin>:
 800bff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bff4:	4bc4      	ldr	r3, [pc, #784]	@ (800c308 <__ieee754_asin+0x318>)
 800bff6:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800bffa:	b087      	sub	sp, #28
 800bffc:	429e      	cmp	r6, r3
 800bffe:	4604      	mov	r4, r0
 800c000:	460d      	mov	r5, r1
 800c002:	9101      	str	r1, [sp, #4]
 800c004:	d929      	bls.n	800c05a <__ieee754_asin+0x6a>
 800c006:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 800c00a:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800c00e:	4306      	orrs	r6, r0
 800c010:	d114      	bne.n	800c03c <__ieee754_asin+0x4c>
 800c012:	a3a3      	add	r3, pc, #652	@ (adr r3, 800c2a0 <__ieee754_asin+0x2b0>)
 800c014:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c018:	f7f4 fa5e 	bl	80004d8 <__aeabi_dmul>
 800c01c:	a3a2      	add	r3, pc, #648	@ (adr r3, 800c2a8 <__ieee754_asin+0x2b8>)
 800c01e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c022:	4606      	mov	r6, r0
 800c024:	460f      	mov	r7, r1
 800c026:	4620      	mov	r0, r4
 800c028:	4629      	mov	r1, r5
 800c02a:	f7f4 fa55 	bl	80004d8 <__aeabi_dmul>
 800c02e:	4602      	mov	r2, r0
 800c030:	460b      	mov	r3, r1
 800c032:	4630      	mov	r0, r6
 800c034:	4639      	mov	r1, r7
 800c036:	f7f4 f899 	bl	800016c <__adddf3>
 800c03a:	e007      	b.n	800c04c <__ieee754_asin+0x5c>
 800c03c:	4602      	mov	r2, r0
 800c03e:	460b      	mov	r3, r1
 800c040:	f7f4 f892 	bl	8000168 <__aeabi_dsub>
 800c044:	4602      	mov	r2, r0
 800c046:	460b      	mov	r3, r1
 800c048:	f7f4 fb70 	bl	800072c <__aeabi_ddiv>
 800c04c:	4604      	mov	r4, r0
 800c04e:	460d      	mov	r5, r1
 800c050:	4620      	mov	r0, r4
 800c052:	4629      	mov	r1, r5
 800c054:	b007      	add	sp, #28
 800c056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c05a:	4bac      	ldr	r3, [pc, #688]	@ (800c30c <__ieee754_asin+0x31c>)
 800c05c:	429e      	cmp	r6, r3
 800c05e:	d80e      	bhi.n	800c07e <__ieee754_asin+0x8e>
 800c060:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 800c064:	f080 80ab 	bcs.w	800c1be <__ieee754_asin+0x1ce>
 800c068:	a391      	add	r3, pc, #580	@ (adr r3, 800c2b0 <__ieee754_asin+0x2c0>)
 800c06a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c06e:	f7f4 f87d 	bl	800016c <__adddf3>
 800c072:	2200      	movs	r2, #0
 800c074:	4ba6      	ldr	r3, [pc, #664]	@ (800c310 <__ieee754_asin+0x320>)
 800c076:	f7f4 fcbf 	bl	80009f8 <__aeabi_dcmpgt>
 800c07a:	2800      	cmp	r0, #0
 800c07c:	d1e8      	bne.n	800c050 <__ieee754_asin+0x60>
 800c07e:	4620      	mov	r0, r4
 800c080:	4629      	mov	r1, r5
 800c082:	f7ff ffa9 	bl	800bfd8 <fabs>
 800c086:	4602      	mov	r2, r0
 800c088:	460b      	mov	r3, r1
 800c08a:	2000      	movs	r0, #0
 800c08c:	49a0      	ldr	r1, [pc, #640]	@ (800c310 <__ieee754_asin+0x320>)
 800c08e:	f7f4 f86b 	bl	8000168 <__aeabi_dsub>
 800c092:	2200      	movs	r2, #0
 800c094:	4b9f      	ldr	r3, [pc, #636]	@ (800c314 <__ieee754_asin+0x324>)
 800c096:	f7f4 fa1f 	bl	80004d8 <__aeabi_dmul>
 800c09a:	a387      	add	r3, pc, #540	@ (adr r3, 800c2b8 <__ieee754_asin+0x2c8>)
 800c09c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0a0:	4604      	mov	r4, r0
 800c0a2:	460d      	mov	r5, r1
 800c0a4:	f7f4 fa18 	bl	80004d8 <__aeabi_dmul>
 800c0a8:	a385      	add	r3, pc, #532	@ (adr r3, 800c2c0 <__ieee754_asin+0x2d0>)
 800c0aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0ae:	f7f4 f85d 	bl	800016c <__adddf3>
 800c0b2:	4622      	mov	r2, r4
 800c0b4:	462b      	mov	r3, r5
 800c0b6:	f7f4 fa0f 	bl	80004d8 <__aeabi_dmul>
 800c0ba:	a383      	add	r3, pc, #524	@ (adr r3, 800c2c8 <__ieee754_asin+0x2d8>)
 800c0bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0c0:	f7f4 f852 	bl	8000168 <__aeabi_dsub>
 800c0c4:	4622      	mov	r2, r4
 800c0c6:	462b      	mov	r3, r5
 800c0c8:	f7f4 fa06 	bl	80004d8 <__aeabi_dmul>
 800c0cc:	a380      	add	r3, pc, #512	@ (adr r3, 800c2d0 <__ieee754_asin+0x2e0>)
 800c0ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0d2:	f7f4 f84b 	bl	800016c <__adddf3>
 800c0d6:	4622      	mov	r2, r4
 800c0d8:	462b      	mov	r3, r5
 800c0da:	f7f4 f9fd 	bl	80004d8 <__aeabi_dmul>
 800c0de:	a37e      	add	r3, pc, #504	@ (adr r3, 800c2d8 <__ieee754_asin+0x2e8>)
 800c0e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0e4:	f7f4 f840 	bl	8000168 <__aeabi_dsub>
 800c0e8:	4622      	mov	r2, r4
 800c0ea:	462b      	mov	r3, r5
 800c0ec:	f7f4 f9f4 	bl	80004d8 <__aeabi_dmul>
 800c0f0:	a37b      	add	r3, pc, #492	@ (adr r3, 800c2e0 <__ieee754_asin+0x2f0>)
 800c0f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0f6:	f7f4 f839 	bl	800016c <__adddf3>
 800c0fa:	4622      	mov	r2, r4
 800c0fc:	462b      	mov	r3, r5
 800c0fe:	f7f4 f9eb 	bl	80004d8 <__aeabi_dmul>
 800c102:	a379      	add	r3, pc, #484	@ (adr r3, 800c2e8 <__ieee754_asin+0x2f8>)
 800c104:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c108:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c10c:	4620      	mov	r0, r4
 800c10e:	4629      	mov	r1, r5
 800c110:	f7f4 f9e2 	bl	80004d8 <__aeabi_dmul>
 800c114:	a376      	add	r3, pc, #472	@ (adr r3, 800c2f0 <__ieee754_asin+0x300>)
 800c116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c11a:	f7f4 f825 	bl	8000168 <__aeabi_dsub>
 800c11e:	4622      	mov	r2, r4
 800c120:	462b      	mov	r3, r5
 800c122:	f7f4 f9d9 	bl	80004d8 <__aeabi_dmul>
 800c126:	a374      	add	r3, pc, #464	@ (adr r3, 800c2f8 <__ieee754_asin+0x308>)
 800c128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c12c:	f7f4 f81e 	bl	800016c <__adddf3>
 800c130:	4622      	mov	r2, r4
 800c132:	462b      	mov	r3, r5
 800c134:	f7f4 f9d0 	bl	80004d8 <__aeabi_dmul>
 800c138:	a371      	add	r3, pc, #452	@ (adr r3, 800c300 <__ieee754_asin+0x310>)
 800c13a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c13e:	f7f4 f813 	bl	8000168 <__aeabi_dsub>
 800c142:	4622      	mov	r2, r4
 800c144:	462b      	mov	r3, r5
 800c146:	f7f4 f9c7 	bl	80004d8 <__aeabi_dmul>
 800c14a:	4b71      	ldr	r3, [pc, #452]	@ (800c310 <__ieee754_asin+0x320>)
 800c14c:	2200      	movs	r2, #0
 800c14e:	f7f4 f80d 	bl	800016c <__adddf3>
 800c152:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c156:	4620      	mov	r0, r4
 800c158:	4629      	mov	r1, r5
 800c15a:	f000 fba9 	bl	800c8b0 <__ieee754_sqrt>
 800c15e:	4b6e      	ldr	r3, [pc, #440]	@ (800c318 <__ieee754_asin+0x328>)
 800c160:	4682      	mov	sl, r0
 800c162:	429e      	cmp	r6, r3
 800c164:	468b      	mov	fp, r1
 800c166:	f240 80d9 	bls.w	800c31c <__ieee754_asin+0x32c>
 800c16a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c16e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c172:	f7f4 fadb 	bl	800072c <__aeabi_ddiv>
 800c176:	4652      	mov	r2, sl
 800c178:	465b      	mov	r3, fp
 800c17a:	f7f4 f9ad 	bl	80004d8 <__aeabi_dmul>
 800c17e:	4652      	mov	r2, sl
 800c180:	465b      	mov	r3, fp
 800c182:	f7f3 fff3 	bl	800016c <__adddf3>
 800c186:	4602      	mov	r2, r0
 800c188:	460b      	mov	r3, r1
 800c18a:	f7f3 ffef 	bl	800016c <__adddf3>
 800c18e:	a346      	add	r3, pc, #280	@ (adr r3, 800c2a8 <__ieee754_asin+0x2b8>)
 800c190:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c194:	f7f3 ffe8 	bl	8000168 <__aeabi_dsub>
 800c198:	4602      	mov	r2, r0
 800c19a:	460b      	mov	r3, r1
 800c19c:	a140      	add	r1, pc, #256	@ (adr r1, 800c2a0 <__ieee754_asin+0x2b0>)
 800c19e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c1a2:	f7f3 ffe1 	bl	8000168 <__aeabi_dsub>
 800c1a6:	9b01      	ldr	r3, [sp, #4]
 800c1a8:	4604      	mov	r4, r0
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	bfdc      	itt	le
 800c1ae:	4602      	movle	r2, r0
 800c1b0:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 800c1b4:	460d      	mov	r5, r1
 800c1b6:	bfdc      	itt	le
 800c1b8:	4614      	movle	r4, r2
 800c1ba:	461d      	movle	r5, r3
 800c1bc:	e748      	b.n	800c050 <__ieee754_asin+0x60>
 800c1be:	4602      	mov	r2, r0
 800c1c0:	460b      	mov	r3, r1
 800c1c2:	f7f4 f989 	bl	80004d8 <__aeabi_dmul>
 800c1c6:	a33c      	add	r3, pc, #240	@ (adr r3, 800c2b8 <__ieee754_asin+0x2c8>)
 800c1c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1cc:	4606      	mov	r6, r0
 800c1ce:	460f      	mov	r7, r1
 800c1d0:	f7f4 f982 	bl	80004d8 <__aeabi_dmul>
 800c1d4:	a33a      	add	r3, pc, #232	@ (adr r3, 800c2c0 <__ieee754_asin+0x2d0>)
 800c1d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1da:	f7f3 ffc7 	bl	800016c <__adddf3>
 800c1de:	4632      	mov	r2, r6
 800c1e0:	463b      	mov	r3, r7
 800c1e2:	f7f4 f979 	bl	80004d8 <__aeabi_dmul>
 800c1e6:	a338      	add	r3, pc, #224	@ (adr r3, 800c2c8 <__ieee754_asin+0x2d8>)
 800c1e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ec:	f7f3 ffbc 	bl	8000168 <__aeabi_dsub>
 800c1f0:	4632      	mov	r2, r6
 800c1f2:	463b      	mov	r3, r7
 800c1f4:	f7f4 f970 	bl	80004d8 <__aeabi_dmul>
 800c1f8:	a335      	add	r3, pc, #212	@ (adr r3, 800c2d0 <__ieee754_asin+0x2e0>)
 800c1fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1fe:	f7f3 ffb5 	bl	800016c <__adddf3>
 800c202:	4632      	mov	r2, r6
 800c204:	463b      	mov	r3, r7
 800c206:	f7f4 f967 	bl	80004d8 <__aeabi_dmul>
 800c20a:	a333      	add	r3, pc, #204	@ (adr r3, 800c2d8 <__ieee754_asin+0x2e8>)
 800c20c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c210:	f7f3 ffaa 	bl	8000168 <__aeabi_dsub>
 800c214:	4632      	mov	r2, r6
 800c216:	463b      	mov	r3, r7
 800c218:	f7f4 f95e 	bl	80004d8 <__aeabi_dmul>
 800c21c:	a330      	add	r3, pc, #192	@ (adr r3, 800c2e0 <__ieee754_asin+0x2f0>)
 800c21e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c222:	f7f3 ffa3 	bl	800016c <__adddf3>
 800c226:	4632      	mov	r2, r6
 800c228:	463b      	mov	r3, r7
 800c22a:	f7f4 f955 	bl	80004d8 <__aeabi_dmul>
 800c22e:	a32e      	add	r3, pc, #184	@ (adr r3, 800c2e8 <__ieee754_asin+0x2f8>)
 800c230:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c234:	4680      	mov	r8, r0
 800c236:	4689      	mov	r9, r1
 800c238:	4630      	mov	r0, r6
 800c23a:	4639      	mov	r1, r7
 800c23c:	f7f4 f94c 	bl	80004d8 <__aeabi_dmul>
 800c240:	a32b      	add	r3, pc, #172	@ (adr r3, 800c2f0 <__ieee754_asin+0x300>)
 800c242:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c246:	f7f3 ff8f 	bl	8000168 <__aeabi_dsub>
 800c24a:	4632      	mov	r2, r6
 800c24c:	463b      	mov	r3, r7
 800c24e:	f7f4 f943 	bl	80004d8 <__aeabi_dmul>
 800c252:	a329      	add	r3, pc, #164	@ (adr r3, 800c2f8 <__ieee754_asin+0x308>)
 800c254:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c258:	f7f3 ff88 	bl	800016c <__adddf3>
 800c25c:	4632      	mov	r2, r6
 800c25e:	463b      	mov	r3, r7
 800c260:	f7f4 f93a 	bl	80004d8 <__aeabi_dmul>
 800c264:	a326      	add	r3, pc, #152	@ (adr r3, 800c300 <__ieee754_asin+0x310>)
 800c266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c26a:	f7f3 ff7d 	bl	8000168 <__aeabi_dsub>
 800c26e:	4632      	mov	r2, r6
 800c270:	463b      	mov	r3, r7
 800c272:	f7f4 f931 	bl	80004d8 <__aeabi_dmul>
 800c276:	2200      	movs	r2, #0
 800c278:	4b25      	ldr	r3, [pc, #148]	@ (800c310 <__ieee754_asin+0x320>)
 800c27a:	f7f3 ff77 	bl	800016c <__adddf3>
 800c27e:	4602      	mov	r2, r0
 800c280:	460b      	mov	r3, r1
 800c282:	4640      	mov	r0, r8
 800c284:	4649      	mov	r1, r9
 800c286:	f7f4 fa51 	bl	800072c <__aeabi_ddiv>
 800c28a:	4622      	mov	r2, r4
 800c28c:	462b      	mov	r3, r5
 800c28e:	f7f4 f923 	bl	80004d8 <__aeabi_dmul>
 800c292:	4602      	mov	r2, r0
 800c294:	460b      	mov	r3, r1
 800c296:	4620      	mov	r0, r4
 800c298:	4629      	mov	r1, r5
 800c29a:	e6cc      	b.n	800c036 <__ieee754_asin+0x46>
 800c29c:	f3af 8000 	nop.w
 800c2a0:	54442d18 	.word	0x54442d18
 800c2a4:	3ff921fb 	.word	0x3ff921fb
 800c2a8:	33145c07 	.word	0x33145c07
 800c2ac:	3c91a626 	.word	0x3c91a626
 800c2b0:	8800759c 	.word	0x8800759c
 800c2b4:	7e37e43c 	.word	0x7e37e43c
 800c2b8:	0dfdf709 	.word	0x0dfdf709
 800c2bc:	3f023de1 	.word	0x3f023de1
 800c2c0:	7501b288 	.word	0x7501b288
 800c2c4:	3f49efe0 	.word	0x3f49efe0
 800c2c8:	b5688f3b 	.word	0xb5688f3b
 800c2cc:	3fa48228 	.word	0x3fa48228
 800c2d0:	0e884455 	.word	0x0e884455
 800c2d4:	3fc9c155 	.word	0x3fc9c155
 800c2d8:	03eb6f7d 	.word	0x03eb6f7d
 800c2dc:	3fd4d612 	.word	0x3fd4d612
 800c2e0:	55555555 	.word	0x55555555
 800c2e4:	3fc55555 	.word	0x3fc55555
 800c2e8:	b12e9282 	.word	0xb12e9282
 800c2ec:	3fb3b8c5 	.word	0x3fb3b8c5
 800c2f0:	1b8d0159 	.word	0x1b8d0159
 800c2f4:	3fe6066c 	.word	0x3fe6066c
 800c2f8:	9c598ac8 	.word	0x9c598ac8
 800c2fc:	40002ae5 	.word	0x40002ae5
 800c300:	1c8a2d4b 	.word	0x1c8a2d4b
 800c304:	40033a27 	.word	0x40033a27
 800c308:	3fefffff 	.word	0x3fefffff
 800c30c:	3fdfffff 	.word	0x3fdfffff
 800c310:	3ff00000 	.word	0x3ff00000
 800c314:	3fe00000 	.word	0x3fe00000
 800c318:	3fef3332 	.word	0x3fef3332
 800c31c:	4602      	mov	r2, r0
 800c31e:	460b      	mov	r3, r1
 800c320:	f7f3 ff24 	bl	800016c <__adddf3>
 800c324:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c328:	4606      	mov	r6, r0
 800c32a:	460f      	mov	r7, r1
 800c32c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c330:	f7f4 f9fc 	bl	800072c <__aeabi_ddiv>
 800c334:	4602      	mov	r2, r0
 800c336:	460b      	mov	r3, r1
 800c338:	4630      	mov	r0, r6
 800c33a:	4639      	mov	r1, r7
 800c33c:	f7f4 f8cc 	bl	80004d8 <__aeabi_dmul>
 800c340:	f04f 0800 	mov.w	r8, #0
 800c344:	4606      	mov	r6, r0
 800c346:	460f      	mov	r7, r1
 800c348:	4642      	mov	r2, r8
 800c34a:	465b      	mov	r3, fp
 800c34c:	4640      	mov	r0, r8
 800c34e:	4659      	mov	r1, fp
 800c350:	f7f4 f8c2 	bl	80004d8 <__aeabi_dmul>
 800c354:	4602      	mov	r2, r0
 800c356:	460b      	mov	r3, r1
 800c358:	4620      	mov	r0, r4
 800c35a:	4629      	mov	r1, r5
 800c35c:	f7f3 ff04 	bl	8000168 <__aeabi_dsub>
 800c360:	4642      	mov	r2, r8
 800c362:	4604      	mov	r4, r0
 800c364:	460d      	mov	r5, r1
 800c366:	465b      	mov	r3, fp
 800c368:	4650      	mov	r0, sl
 800c36a:	4659      	mov	r1, fp
 800c36c:	f7f3 fefe 	bl	800016c <__adddf3>
 800c370:	4602      	mov	r2, r0
 800c372:	460b      	mov	r3, r1
 800c374:	4620      	mov	r0, r4
 800c376:	4629      	mov	r1, r5
 800c378:	f7f4 f9d8 	bl	800072c <__aeabi_ddiv>
 800c37c:	4602      	mov	r2, r0
 800c37e:	460b      	mov	r3, r1
 800c380:	f7f3 fef4 	bl	800016c <__adddf3>
 800c384:	4602      	mov	r2, r0
 800c386:	460b      	mov	r3, r1
 800c388:	a113      	add	r1, pc, #76	@ (adr r1, 800c3d8 <__ieee754_asin+0x3e8>)
 800c38a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c38e:	f7f3 feeb 	bl	8000168 <__aeabi_dsub>
 800c392:	4602      	mov	r2, r0
 800c394:	460b      	mov	r3, r1
 800c396:	4630      	mov	r0, r6
 800c398:	4639      	mov	r1, r7
 800c39a:	f7f3 fee5 	bl	8000168 <__aeabi_dsub>
 800c39e:	4642      	mov	r2, r8
 800c3a0:	4604      	mov	r4, r0
 800c3a2:	460d      	mov	r5, r1
 800c3a4:	465b      	mov	r3, fp
 800c3a6:	4640      	mov	r0, r8
 800c3a8:	4659      	mov	r1, fp
 800c3aa:	f7f3 fedf 	bl	800016c <__adddf3>
 800c3ae:	4602      	mov	r2, r0
 800c3b0:	460b      	mov	r3, r1
 800c3b2:	a10b      	add	r1, pc, #44	@ (adr r1, 800c3e0 <__ieee754_asin+0x3f0>)
 800c3b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c3b8:	f7f3 fed6 	bl	8000168 <__aeabi_dsub>
 800c3bc:	4602      	mov	r2, r0
 800c3be:	460b      	mov	r3, r1
 800c3c0:	4620      	mov	r0, r4
 800c3c2:	4629      	mov	r1, r5
 800c3c4:	f7f3 fed0 	bl	8000168 <__aeabi_dsub>
 800c3c8:	4602      	mov	r2, r0
 800c3ca:	460b      	mov	r3, r1
 800c3cc:	a104      	add	r1, pc, #16	@ (adr r1, 800c3e0 <__ieee754_asin+0x3f0>)
 800c3ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c3d2:	e6e6      	b.n	800c1a2 <__ieee754_asin+0x1b2>
 800c3d4:	f3af 8000 	nop.w
 800c3d8:	33145c07 	.word	0x33145c07
 800c3dc:	3c91a626 	.word	0x3c91a626
 800c3e0:	54442d18 	.word	0x54442d18
 800c3e4:	3fe921fb 	.word	0x3fe921fb

0800c3e8 <__ieee754_atan2>:
 800c3e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3ec:	4617      	mov	r7, r2
 800c3ee:	4690      	mov	r8, r2
 800c3f0:	4699      	mov	r9, r3
 800c3f2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800c3f6:	427b      	negs	r3, r7
 800c3f8:	f8df a184 	ldr.w	sl, [pc, #388]	@ 800c580 <__ieee754_atan2+0x198>
 800c3fc:	433b      	orrs	r3, r7
 800c3fe:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800c402:	4553      	cmp	r3, sl
 800c404:	4604      	mov	r4, r0
 800c406:	460d      	mov	r5, r1
 800c408:	d809      	bhi.n	800c41e <__ieee754_atan2+0x36>
 800c40a:	4246      	negs	r6, r0
 800c40c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c410:	4306      	orrs	r6, r0
 800c412:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 800c416:	4556      	cmp	r6, sl
 800c418:	468e      	mov	lr, r1
 800c41a:	4683      	mov	fp, r0
 800c41c:	d908      	bls.n	800c430 <__ieee754_atan2+0x48>
 800c41e:	4642      	mov	r2, r8
 800c420:	464b      	mov	r3, r9
 800c422:	4620      	mov	r0, r4
 800c424:	4629      	mov	r1, r5
 800c426:	f7f3 fea1 	bl	800016c <__adddf3>
 800c42a:	4604      	mov	r4, r0
 800c42c:	460d      	mov	r5, r1
 800c42e:	e016      	b.n	800c45e <__ieee754_atan2+0x76>
 800c430:	f109 4640 	add.w	r6, r9, #3221225472	@ 0xc0000000
 800c434:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800c438:	433e      	orrs	r6, r7
 800c43a:	d103      	bne.n	800c444 <__ieee754_atan2+0x5c>
 800c43c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c440:	f000 b8a6 	b.w	800c590 <atan>
 800c444:	ea4f 76a9 	mov.w	r6, r9, asr #30
 800c448:	f006 0602 	and.w	r6, r6, #2
 800c44c:	ea53 0b0b 	orrs.w	fp, r3, fp
 800c450:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 800c454:	d107      	bne.n	800c466 <__ieee754_atan2+0x7e>
 800c456:	2e02      	cmp	r6, #2
 800c458:	d064      	beq.n	800c524 <__ieee754_atan2+0x13c>
 800c45a:	2e03      	cmp	r6, #3
 800c45c:	d066      	beq.n	800c52c <__ieee754_atan2+0x144>
 800c45e:	4620      	mov	r0, r4
 800c460:	4629      	mov	r1, r5
 800c462:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c466:	4317      	orrs	r7, r2
 800c468:	d106      	bne.n	800c478 <__ieee754_atan2+0x90>
 800c46a:	f1be 0f00 	cmp.w	lr, #0
 800c46e:	da68      	bge.n	800c542 <__ieee754_atan2+0x15a>
 800c470:	a537      	add	r5, pc, #220	@ (adr r5, 800c550 <__ieee754_atan2+0x168>)
 800c472:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c476:	e7f2      	b.n	800c45e <__ieee754_atan2+0x76>
 800c478:	4552      	cmp	r2, sl
 800c47a:	d10f      	bne.n	800c49c <__ieee754_atan2+0xb4>
 800c47c:	4293      	cmp	r3, r2
 800c47e:	f106 36ff 	add.w	r6, r6, #4294967295
 800c482:	d107      	bne.n	800c494 <__ieee754_atan2+0xac>
 800c484:	2e02      	cmp	r6, #2
 800c486:	d855      	bhi.n	800c534 <__ieee754_atan2+0x14c>
 800c488:	4b3e      	ldr	r3, [pc, #248]	@ (800c584 <__ieee754_atan2+0x19c>)
 800c48a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c48e:	e9d3 4500 	ldrd	r4, r5, [r3]
 800c492:	e7e4      	b.n	800c45e <__ieee754_atan2+0x76>
 800c494:	2e02      	cmp	r6, #2
 800c496:	d851      	bhi.n	800c53c <__ieee754_atan2+0x154>
 800c498:	4b3b      	ldr	r3, [pc, #236]	@ (800c588 <__ieee754_atan2+0x1a0>)
 800c49a:	e7f6      	b.n	800c48a <__ieee754_atan2+0xa2>
 800c49c:	4553      	cmp	r3, sl
 800c49e:	d0e4      	beq.n	800c46a <__ieee754_atan2+0x82>
 800c4a0:	1a9b      	subs	r3, r3, r2
 800c4a2:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800c4a6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c4aa:	da21      	bge.n	800c4f0 <__ieee754_atan2+0x108>
 800c4ac:	f1b9 0f00 	cmp.w	r9, #0
 800c4b0:	da01      	bge.n	800c4b6 <__ieee754_atan2+0xce>
 800c4b2:	323c      	adds	r2, #60	@ 0x3c
 800c4b4:	db20      	blt.n	800c4f8 <__ieee754_atan2+0x110>
 800c4b6:	4642      	mov	r2, r8
 800c4b8:	464b      	mov	r3, r9
 800c4ba:	4620      	mov	r0, r4
 800c4bc:	4629      	mov	r1, r5
 800c4be:	f7f4 f935 	bl	800072c <__aeabi_ddiv>
 800c4c2:	f7ff fd89 	bl	800bfd8 <fabs>
 800c4c6:	f000 f863 	bl	800c590 <atan>
 800c4ca:	4604      	mov	r4, r0
 800c4cc:	460d      	mov	r5, r1
 800c4ce:	2e01      	cmp	r6, #1
 800c4d0:	d015      	beq.n	800c4fe <__ieee754_atan2+0x116>
 800c4d2:	2e02      	cmp	r6, #2
 800c4d4:	d017      	beq.n	800c506 <__ieee754_atan2+0x11e>
 800c4d6:	2e00      	cmp	r6, #0
 800c4d8:	d0c1      	beq.n	800c45e <__ieee754_atan2+0x76>
 800c4da:	a31f      	add	r3, pc, #124	@ (adr r3, 800c558 <__ieee754_atan2+0x170>)
 800c4dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4e0:	4620      	mov	r0, r4
 800c4e2:	4629      	mov	r1, r5
 800c4e4:	f7f3 fe40 	bl	8000168 <__aeabi_dsub>
 800c4e8:	a31d      	add	r3, pc, #116	@ (adr r3, 800c560 <__ieee754_atan2+0x178>)
 800c4ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ee:	e016      	b.n	800c51e <__ieee754_atan2+0x136>
 800c4f0:	a51d      	add	r5, pc, #116	@ (adr r5, 800c568 <__ieee754_atan2+0x180>)
 800c4f2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c4f6:	e7ea      	b.n	800c4ce <__ieee754_atan2+0xe6>
 800c4f8:	2400      	movs	r4, #0
 800c4fa:	2500      	movs	r5, #0
 800c4fc:	e7e7      	b.n	800c4ce <__ieee754_atan2+0xe6>
 800c4fe:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 800c502:	461d      	mov	r5, r3
 800c504:	e7ab      	b.n	800c45e <__ieee754_atan2+0x76>
 800c506:	a314      	add	r3, pc, #80	@ (adr r3, 800c558 <__ieee754_atan2+0x170>)
 800c508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c50c:	4620      	mov	r0, r4
 800c50e:	4629      	mov	r1, r5
 800c510:	f7f3 fe2a 	bl	8000168 <__aeabi_dsub>
 800c514:	4602      	mov	r2, r0
 800c516:	460b      	mov	r3, r1
 800c518:	a111      	add	r1, pc, #68	@ (adr r1, 800c560 <__ieee754_atan2+0x178>)
 800c51a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c51e:	f7f3 fe23 	bl	8000168 <__aeabi_dsub>
 800c522:	e782      	b.n	800c42a <__ieee754_atan2+0x42>
 800c524:	a50e      	add	r5, pc, #56	@ (adr r5, 800c560 <__ieee754_atan2+0x178>)
 800c526:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c52a:	e798      	b.n	800c45e <__ieee754_atan2+0x76>
 800c52c:	a510      	add	r5, pc, #64	@ (adr r5, 800c570 <__ieee754_atan2+0x188>)
 800c52e:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c532:	e794      	b.n	800c45e <__ieee754_atan2+0x76>
 800c534:	a510      	add	r5, pc, #64	@ (adr r5, 800c578 <__ieee754_atan2+0x190>)
 800c536:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c53a:	e790      	b.n	800c45e <__ieee754_atan2+0x76>
 800c53c:	2400      	movs	r4, #0
 800c53e:	2500      	movs	r5, #0
 800c540:	e78d      	b.n	800c45e <__ieee754_atan2+0x76>
 800c542:	a509      	add	r5, pc, #36	@ (adr r5, 800c568 <__ieee754_atan2+0x180>)
 800c544:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c548:	e789      	b.n	800c45e <__ieee754_atan2+0x76>
 800c54a:	bf00      	nop
 800c54c:	f3af 8000 	nop.w
 800c550:	54442d18 	.word	0x54442d18
 800c554:	bff921fb 	.word	0xbff921fb
 800c558:	33145c07 	.word	0x33145c07
 800c55c:	3ca1a626 	.word	0x3ca1a626
 800c560:	54442d18 	.word	0x54442d18
 800c564:	400921fb 	.word	0x400921fb
 800c568:	54442d18 	.word	0x54442d18
 800c56c:	3ff921fb 	.word	0x3ff921fb
 800c570:	54442d18 	.word	0x54442d18
 800c574:	c00921fb 	.word	0xc00921fb
 800c578:	54442d18 	.word	0x54442d18
 800c57c:	3fe921fb 	.word	0x3fe921fb
 800c580:	7ff00000 	.word	0x7ff00000
 800c584:	0800e308 	.word	0x0800e308
 800c588:	0800e2f0 	.word	0x0800e2f0
 800c58c:	00000000 	.word	0x00000000

0800c590 <atan>:
 800c590:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c594:	4bbc      	ldr	r3, [pc, #752]	@ (800c888 <atan+0x2f8>)
 800c596:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800c59a:	429e      	cmp	r6, r3
 800c59c:	4604      	mov	r4, r0
 800c59e:	460d      	mov	r5, r1
 800c5a0:	468b      	mov	fp, r1
 800c5a2:	d918      	bls.n	800c5d6 <atan+0x46>
 800c5a4:	4bb9      	ldr	r3, [pc, #740]	@ (800c88c <atan+0x2fc>)
 800c5a6:	429e      	cmp	r6, r3
 800c5a8:	d801      	bhi.n	800c5ae <atan+0x1e>
 800c5aa:	d109      	bne.n	800c5c0 <atan+0x30>
 800c5ac:	b140      	cbz	r0, 800c5c0 <atan+0x30>
 800c5ae:	4622      	mov	r2, r4
 800c5b0:	462b      	mov	r3, r5
 800c5b2:	4620      	mov	r0, r4
 800c5b4:	4629      	mov	r1, r5
 800c5b6:	f7f3 fdd9 	bl	800016c <__adddf3>
 800c5ba:	4604      	mov	r4, r0
 800c5bc:	460d      	mov	r5, r1
 800c5be:	e006      	b.n	800c5ce <atan+0x3e>
 800c5c0:	f1bb 0f00 	cmp.w	fp, #0
 800c5c4:	f340 8123 	ble.w	800c80e <atan+0x27e>
 800c5c8:	a593      	add	r5, pc, #588	@ (adr r5, 800c818 <atan+0x288>)
 800c5ca:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c5ce:	4620      	mov	r0, r4
 800c5d0:	4629      	mov	r1, r5
 800c5d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5d6:	4bae      	ldr	r3, [pc, #696]	@ (800c890 <atan+0x300>)
 800c5d8:	429e      	cmp	r6, r3
 800c5da:	d811      	bhi.n	800c600 <atan+0x70>
 800c5dc:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800c5e0:	429e      	cmp	r6, r3
 800c5e2:	d80a      	bhi.n	800c5fa <atan+0x6a>
 800c5e4:	a38e      	add	r3, pc, #568	@ (adr r3, 800c820 <atan+0x290>)
 800c5e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5ea:	f7f3 fdbf 	bl	800016c <__adddf3>
 800c5ee:	2200      	movs	r2, #0
 800c5f0:	4ba8      	ldr	r3, [pc, #672]	@ (800c894 <atan+0x304>)
 800c5f2:	f7f4 fa01 	bl	80009f8 <__aeabi_dcmpgt>
 800c5f6:	2800      	cmp	r0, #0
 800c5f8:	d1e9      	bne.n	800c5ce <atan+0x3e>
 800c5fa:	f04f 3aff 	mov.w	sl, #4294967295
 800c5fe:	e027      	b.n	800c650 <atan+0xc0>
 800c600:	f7ff fcea 	bl	800bfd8 <fabs>
 800c604:	4ba4      	ldr	r3, [pc, #656]	@ (800c898 <atan+0x308>)
 800c606:	4604      	mov	r4, r0
 800c608:	429e      	cmp	r6, r3
 800c60a:	460d      	mov	r5, r1
 800c60c:	f200 80b8 	bhi.w	800c780 <atan+0x1f0>
 800c610:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800c614:	429e      	cmp	r6, r3
 800c616:	f200 809c 	bhi.w	800c752 <atan+0x1c2>
 800c61a:	4602      	mov	r2, r0
 800c61c:	460b      	mov	r3, r1
 800c61e:	f7f3 fda5 	bl	800016c <__adddf3>
 800c622:	2200      	movs	r2, #0
 800c624:	4b9b      	ldr	r3, [pc, #620]	@ (800c894 <atan+0x304>)
 800c626:	f7f3 fd9f 	bl	8000168 <__aeabi_dsub>
 800c62a:	2200      	movs	r2, #0
 800c62c:	4606      	mov	r6, r0
 800c62e:	460f      	mov	r7, r1
 800c630:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c634:	4620      	mov	r0, r4
 800c636:	4629      	mov	r1, r5
 800c638:	f7f3 fd98 	bl	800016c <__adddf3>
 800c63c:	4602      	mov	r2, r0
 800c63e:	460b      	mov	r3, r1
 800c640:	4630      	mov	r0, r6
 800c642:	4639      	mov	r1, r7
 800c644:	f7f4 f872 	bl	800072c <__aeabi_ddiv>
 800c648:	f04f 0a00 	mov.w	sl, #0
 800c64c:	4604      	mov	r4, r0
 800c64e:	460d      	mov	r5, r1
 800c650:	4622      	mov	r2, r4
 800c652:	462b      	mov	r3, r5
 800c654:	4620      	mov	r0, r4
 800c656:	4629      	mov	r1, r5
 800c658:	f7f3 ff3e 	bl	80004d8 <__aeabi_dmul>
 800c65c:	4602      	mov	r2, r0
 800c65e:	460b      	mov	r3, r1
 800c660:	4680      	mov	r8, r0
 800c662:	4689      	mov	r9, r1
 800c664:	f7f3 ff38 	bl	80004d8 <__aeabi_dmul>
 800c668:	a36f      	add	r3, pc, #444	@ (adr r3, 800c828 <atan+0x298>)
 800c66a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c66e:	4606      	mov	r6, r0
 800c670:	460f      	mov	r7, r1
 800c672:	f7f3 ff31 	bl	80004d8 <__aeabi_dmul>
 800c676:	a36e      	add	r3, pc, #440	@ (adr r3, 800c830 <atan+0x2a0>)
 800c678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c67c:	f7f3 fd76 	bl	800016c <__adddf3>
 800c680:	4632      	mov	r2, r6
 800c682:	463b      	mov	r3, r7
 800c684:	f7f3 ff28 	bl	80004d8 <__aeabi_dmul>
 800c688:	a36b      	add	r3, pc, #428	@ (adr r3, 800c838 <atan+0x2a8>)
 800c68a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c68e:	f7f3 fd6d 	bl	800016c <__adddf3>
 800c692:	4632      	mov	r2, r6
 800c694:	463b      	mov	r3, r7
 800c696:	f7f3 ff1f 	bl	80004d8 <__aeabi_dmul>
 800c69a:	a369      	add	r3, pc, #420	@ (adr r3, 800c840 <atan+0x2b0>)
 800c69c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6a0:	f7f3 fd64 	bl	800016c <__adddf3>
 800c6a4:	4632      	mov	r2, r6
 800c6a6:	463b      	mov	r3, r7
 800c6a8:	f7f3 ff16 	bl	80004d8 <__aeabi_dmul>
 800c6ac:	a366      	add	r3, pc, #408	@ (adr r3, 800c848 <atan+0x2b8>)
 800c6ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6b2:	f7f3 fd5b 	bl	800016c <__adddf3>
 800c6b6:	4632      	mov	r2, r6
 800c6b8:	463b      	mov	r3, r7
 800c6ba:	f7f3 ff0d 	bl	80004d8 <__aeabi_dmul>
 800c6be:	a364      	add	r3, pc, #400	@ (adr r3, 800c850 <atan+0x2c0>)
 800c6c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6c4:	f7f3 fd52 	bl	800016c <__adddf3>
 800c6c8:	4642      	mov	r2, r8
 800c6ca:	464b      	mov	r3, r9
 800c6cc:	f7f3 ff04 	bl	80004d8 <__aeabi_dmul>
 800c6d0:	a361      	add	r3, pc, #388	@ (adr r3, 800c858 <atan+0x2c8>)
 800c6d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6d6:	4680      	mov	r8, r0
 800c6d8:	4689      	mov	r9, r1
 800c6da:	4630      	mov	r0, r6
 800c6dc:	4639      	mov	r1, r7
 800c6de:	f7f3 fefb 	bl	80004d8 <__aeabi_dmul>
 800c6e2:	a35f      	add	r3, pc, #380	@ (adr r3, 800c860 <atan+0x2d0>)
 800c6e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6e8:	f7f3 fd3e 	bl	8000168 <__aeabi_dsub>
 800c6ec:	4632      	mov	r2, r6
 800c6ee:	463b      	mov	r3, r7
 800c6f0:	f7f3 fef2 	bl	80004d8 <__aeabi_dmul>
 800c6f4:	a35c      	add	r3, pc, #368	@ (adr r3, 800c868 <atan+0x2d8>)
 800c6f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6fa:	f7f3 fd35 	bl	8000168 <__aeabi_dsub>
 800c6fe:	4632      	mov	r2, r6
 800c700:	463b      	mov	r3, r7
 800c702:	f7f3 fee9 	bl	80004d8 <__aeabi_dmul>
 800c706:	a35a      	add	r3, pc, #360	@ (adr r3, 800c870 <atan+0x2e0>)
 800c708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c70c:	f7f3 fd2c 	bl	8000168 <__aeabi_dsub>
 800c710:	4632      	mov	r2, r6
 800c712:	463b      	mov	r3, r7
 800c714:	f7f3 fee0 	bl	80004d8 <__aeabi_dmul>
 800c718:	a357      	add	r3, pc, #348	@ (adr r3, 800c878 <atan+0x2e8>)
 800c71a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c71e:	f7f3 fd23 	bl	8000168 <__aeabi_dsub>
 800c722:	4632      	mov	r2, r6
 800c724:	463b      	mov	r3, r7
 800c726:	f7f3 fed7 	bl	80004d8 <__aeabi_dmul>
 800c72a:	4602      	mov	r2, r0
 800c72c:	460b      	mov	r3, r1
 800c72e:	4640      	mov	r0, r8
 800c730:	4649      	mov	r1, r9
 800c732:	f7f3 fd1b 	bl	800016c <__adddf3>
 800c736:	4622      	mov	r2, r4
 800c738:	462b      	mov	r3, r5
 800c73a:	f7f3 fecd 	bl	80004d8 <__aeabi_dmul>
 800c73e:	f1ba 3fff 	cmp.w	sl, #4294967295
 800c742:	4602      	mov	r2, r0
 800c744:	460b      	mov	r3, r1
 800c746:	d144      	bne.n	800c7d2 <atan+0x242>
 800c748:	4620      	mov	r0, r4
 800c74a:	4629      	mov	r1, r5
 800c74c:	f7f3 fd0c 	bl	8000168 <__aeabi_dsub>
 800c750:	e733      	b.n	800c5ba <atan+0x2a>
 800c752:	2200      	movs	r2, #0
 800c754:	4b4f      	ldr	r3, [pc, #316]	@ (800c894 <atan+0x304>)
 800c756:	f7f3 fd07 	bl	8000168 <__aeabi_dsub>
 800c75a:	2200      	movs	r2, #0
 800c75c:	4606      	mov	r6, r0
 800c75e:	460f      	mov	r7, r1
 800c760:	4620      	mov	r0, r4
 800c762:	4629      	mov	r1, r5
 800c764:	4b4b      	ldr	r3, [pc, #300]	@ (800c894 <atan+0x304>)
 800c766:	f7f3 fd01 	bl	800016c <__adddf3>
 800c76a:	4602      	mov	r2, r0
 800c76c:	460b      	mov	r3, r1
 800c76e:	4630      	mov	r0, r6
 800c770:	4639      	mov	r1, r7
 800c772:	f7f3 ffdb 	bl	800072c <__aeabi_ddiv>
 800c776:	f04f 0a01 	mov.w	sl, #1
 800c77a:	4604      	mov	r4, r0
 800c77c:	460d      	mov	r5, r1
 800c77e:	e767      	b.n	800c650 <atan+0xc0>
 800c780:	4b46      	ldr	r3, [pc, #280]	@ (800c89c <atan+0x30c>)
 800c782:	429e      	cmp	r6, r3
 800c784:	d21a      	bcs.n	800c7bc <atan+0x22c>
 800c786:	2200      	movs	r2, #0
 800c788:	4b45      	ldr	r3, [pc, #276]	@ (800c8a0 <atan+0x310>)
 800c78a:	f7f3 fced 	bl	8000168 <__aeabi_dsub>
 800c78e:	2200      	movs	r2, #0
 800c790:	4606      	mov	r6, r0
 800c792:	460f      	mov	r7, r1
 800c794:	4620      	mov	r0, r4
 800c796:	4629      	mov	r1, r5
 800c798:	4b41      	ldr	r3, [pc, #260]	@ (800c8a0 <atan+0x310>)
 800c79a:	f7f3 fe9d 	bl	80004d8 <__aeabi_dmul>
 800c79e:	2200      	movs	r2, #0
 800c7a0:	4b3c      	ldr	r3, [pc, #240]	@ (800c894 <atan+0x304>)
 800c7a2:	f7f3 fce3 	bl	800016c <__adddf3>
 800c7a6:	4602      	mov	r2, r0
 800c7a8:	460b      	mov	r3, r1
 800c7aa:	4630      	mov	r0, r6
 800c7ac:	4639      	mov	r1, r7
 800c7ae:	f7f3 ffbd 	bl	800072c <__aeabi_ddiv>
 800c7b2:	f04f 0a02 	mov.w	sl, #2
 800c7b6:	4604      	mov	r4, r0
 800c7b8:	460d      	mov	r5, r1
 800c7ba:	e749      	b.n	800c650 <atan+0xc0>
 800c7bc:	4602      	mov	r2, r0
 800c7be:	460b      	mov	r3, r1
 800c7c0:	2000      	movs	r0, #0
 800c7c2:	4938      	ldr	r1, [pc, #224]	@ (800c8a4 <atan+0x314>)
 800c7c4:	f7f3 ffb2 	bl	800072c <__aeabi_ddiv>
 800c7c8:	f04f 0a03 	mov.w	sl, #3
 800c7cc:	4604      	mov	r4, r0
 800c7ce:	460d      	mov	r5, r1
 800c7d0:	e73e      	b.n	800c650 <atan+0xc0>
 800c7d2:	4b35      	ldr	r3, [pc, #212]	@ (800c8a8 <atan+0x318>)
 800c7d4:	4e35      	ldr	r6, [pc, #212]	@ (800c8ac <atan+0x31c>)
 800c7d6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c7da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7de:	f7f3 fcc3 	bl	8000168 <__aeabi_dsub>
 800c7e2:	4622      	mov	r2, r4
 800c7e4:	462b      	mov	r3, r5
 800c7e6:	f7f3 fcbf 	bl	8000168 <__aeabi_dsub>
 800c7ea:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800c7ee:	4602      	mov	r2, r0
 800c7f0:	460b      	mov	r3, r1
 800c7f2:	e9d6 0100 	ldrd	r0, r1, [r6]
 800c7f6:	f7f3 fcb7 	bl	8000168 <__aeabi_dsub>
 800c7fa:	f1bb 0f00 	cmp.w	fp, #0
 800c7fe:	4604      	mov	r4, r0
 800c800:	460d      	mov	r5, r1
 800c802:	f6bf aee4 	bge.w	800c5ce <atan+0x3e>
 800c806:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c80a:	461d      	mov	r5, r3
 800c80c:	e6df      	b.n	800c5ce <atan+0x3e>
 800c80e:	a51c      	add	r5, pc, #112	@ (adr r5, 800c880 <atan+0x2f0>)
 800c810:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c814:	e6db      	b.n	800c5ce <atan+0x3e>
 800c816:	bf00      	nop
 800c818:	54442d18 	.word	0x54442d18
 800c81c:	3ff921fb 	.word	0x3ff921fb
 800c820:	8800759c 	.word	0x8800759c
 800c824:	7e37e43c 	.word	0x7e37e43c
 800c828:	e322da11 	.word	0xe322da11
 800c82c:	3f90ad3a 	.word	0x3f90ad3a
 800c830:	24760deb 	.word	0x24760deb
 800c834:	3fa97b4b 	.word	0x3fa97b4b
 800c838:	a0d03d51 	.word	0xa0d03d51
 800c83c:	3fb10d66 	.word	0x3fb10d66
 800c840:	c54c206e 	.word	0xc54c206e
 800c844:	3fb745cd 	.word	0x3fb745cd
 800c848:	920083ff 	.word	0x920083ff
 800c84c:	3fc24924 	.word	0x3fc24924
 800c850:	5555550d 	.word	0x5555550d
 800c854:	3fd55555 	.word	0x3fd55555
 800c858:	2c6a6c2f 	.word	0x2c6a6c2f
 800c85c:	bfa2b444 	.word	0xbfa2b444
 800c860:	52defd9a 	.word	0x52defd9a
 800c864:	3fadde2d 	.word	0x3fadde2d
 800c868:	af749a6d 	.word	0xaf749a6d
 800c86c:	3fb3b0f2 	.word	0x3fb3b0f2
 800c870:	fe231671 	.word	0xfe231671
 800c874:	3fbc71c6 	.word	0x3fbc71c6
 800c878:	9998ebc4 	.word	0x9998ebc4
 800c87c:	3fc99999 	.word	0x3fc99999
 800c880:	54442d18 	.word	0x54442d18
 800c884:	bff921fb 	.word	0xbff921fb
 800c888:	440fffff 	.word	0x440fffff
 800c88c:	7ff00000 	.word	0x7ff00000
 800c890:	3fdbffff 	.word	0x3fdbffff
 800c894:	3ff00000 	.word	0x3ff00000
 800c898:	3ff2ffff 	.word	0x3ff2ffff
 800c89c:	40038000 	.word	0x40038000
 800c8a0:	3ff80000 	.word	0x3ff80000
 800c8a4:	bff00000 	.word	0xbff00000
 800c8a8:	0800e320 	.word	0x0800e320
 800c8ac:	0800e340 	.word	0x0800e340

0800c8b0 <__ieee754_sqrt>:
 800c8b0:	4a67      	ldr	r2, [pc, #412]	@ (800ca50 <__ieee754_sqrt+0x1a0>)
 800c8b2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8b6:	438a      	bics	r2, r1
 800c8b8:	4606      	mov	r6, r0
 800c8ba:	460f      	mov	r7, r1
 800c8bc:	460b      	mov	r3, r1
 800c8be:	4604      	mov	r4, r0
 800c8c0:	d10e      	bne.n	800c8e0 <__ieee754_sqrt+0x30>
 800c8c2:	4602      	mov	r2, r0
 800c8c4:	f7f3 fe08 	bl	80004d8 <__aeabi_dmul>
 800c8c8:	4602      	mov	r2, r0
 800c8ca:	460b      	mov	r3, r1
 800c8cc:	4630      	mov	r0, r6
 800c8ce:	4639      	mov	r1, r7
 800c8d0:	f7f3 fc4c 	bl	800016c <__adddf3>
 800c8d4:	4606      	mov	r6, r0
 800c8d6:	460f      	mov	r7, r1
 800c8d8:	4630      	mov	r0, r6
 800c8da:	4639      	mov	r1, r7
 800c8dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8e0:	2900      	cmp	r1, #0
 800c8e2:	dc0c      	bgt.n	800c8fe <__ieee754_sqrt+0x4e>
 800c8e4:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800c8e8:	4302      	orrs	r2, r0
 800c8ea:	d0f5      	beq.n	800c8d8 <__ieee754_sqrt+0x28>
 800c8ec:	b189      	cbz	r1, 800c912 <__ieee754_sqrt+0x62>
 800c8ee:	4602      	mov	r2, r0
 800c8f0:	f7f3 fc3a 	bl	8000168 <__aeabi_dsub>
 800c8f4:	4602      	mov	r2, r0
 800c8f6:	460b      	mov	r3, r1
 800c8f8:	f7f3 ff18 	bl	800072c <__aeabi_ddiv>
 800c8fc:	e7ea      	b.n	800c8d4 <__ieee754_sqrt+0x24>
 800c8fe:	150a      	asrs	r2, r1, #20
 800c900:	d115      	bne.n	800c92e <__ieee754_sqrt+0x7e>
 800c902:	2100      	movs	r1, #0
 800c904:	e009      	b.n	800c91a <__ieee754_sqrt+0x6a>
 800c906:	0ae3      	lsrs	r3, r4, #11
 800c908:	3a15      	subs	r2, #21
 800c90a:	0564      	lsls	r4, r4, #21
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d0fa      	beq.n	800c906 <__ieee754_sqrt+0x56>
 800c910:	e7f7      	b.n	800c902 <__ieee754_sqrt+0x52>
 800c912:	460a      	mov	r2, r1
 800c914:	e7fa      	b.n	800c90c <__ieee754_sqrt+0x5c>
 800c916:	005b      	lsls	r3, r3, #1
 800c918:	3101      	adds	r1, #1
 800c91a:	02d8      	lsls	r0, r3, #11
 800c91c:	d5fb      	bpl.n	800c916 <__ieee754_sqrt+0x66>
 800c91e:	1e48      	subs	r0, r1, #1
 800c920:	1a12      	subs	r2, r2, r0
 800c922:	f1c1 0020 	rsb	r0, r1, #32
 800c926:	fa24 f000 	lsr.w	r0, r4, r0
 800c92a:	4303      	orrs	r3, r0
 800c92c:	408c      	lsls	r4, r1
 800c92e:	2600      	movs	r6, #0
 800c930:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800c934:	2116      	movs	r1, #22
 800c936:	07d2      	lsls	r2, r2, #31
 800c938:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800c93c:	4632      	mov	r2, r6
 800c93e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c942:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c946:	bf5c      	itt	pl
 800c948:	005b      	lslpl	r3, r3, #1
 800c94a:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800c94e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c952:	bf58      	it	pl
 800c954:	0064      	lslpl	r4, r4, #1
 800c956:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800c95a:	107f      	asrs	r7, r7, #1
 800c95c:	0064      	lsls	r4, r4, #1
 800c95e:	1815      	adds	r5, r2, r0
 800c960:	429d      	cmp	r5, r3
 800c962:	bfde      	ittt	le
 800c964:	182a      	addle	r2, r5, r0
 800c966:	1b5b      	suble	r3, r3, r5
 800c968:	1836      	addle	r6, r6, r0
 800c96a:	0fe5      	lsrs	r5, r4, #31
 800c96c:	3901      	subs	r1, #1
 800c96e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800c972:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800c976:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800c97a:	d1f0      	bne.n	800c95e <__ieee754_sqrt+0xae>
 800c97c:	460d      	mov	r5, r1
 800c97e:	f04f 0a20 	mov.w	sl, #32
 800c982:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800c986:	429a      	cmp	r2, r3
 800c988:	eb01 0c00 	add.w	ip, r1, r0
 800c98c:	db02      	blt.n	800c994 <__ieee754_sqrt+0xe4>
 800c98e:	d113      	bne.n	800c9b8 <__ieee754_sqrt+0x108>
 800c990:	45a4      	cmp	ip, r4
 800c992:	d811      	bhi.n	800c9b8 <__ieee754_sqrt+0x108>
 800c994:	f1bc 0f00 	cmp.w	ip, #0
 800c998:	eb0c 0100 	add.w	r1, ip, r0
 800c99c:	da42      	bge.n	800ca24 <__ieee754_sqrt+0x174>
 800c99e:	2900      	cmp	r1, #0
 800c9a0:	db40      	blt.n	800ca24 <__ieee754_sqrt+0x174>
 800c9a2:	f102 0e01 	add.w	lr, r2, #1
 800c9a6:	1a9b      	subs	r3, r3, r2
 800c9a8:	4672      	mov	r2, lr
 800c9aa:	45a4      	cmp	ip, r4
 800c9ac:	bf88      	it	hi
 800c9ae:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800c9b2:	eba4 040c 	sub.w	r4, r4, ip
 800c9b6:	4405      	add	r5, r0
 800c9b8:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 800c9bc:	f1ba 0a01 	subs.w	sl, sl, #1
 800c9c0:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 800c9c4:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800c9c8:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800c9cc:	d1db      	bne.n	800c986 <__ieee754_sqrt+0xd6>
 800c9ce:	431c      	orrs	r4, r3
 800c9d0:	d01a      	beq.n	800ca08 <__ieee754_sqrt+0x158>
 800c9d2:	4c20      	ldr	r4, [pc, #128]	@ (800ca54 <__ieee754_sqrt+0x1a4>)
 800c9d4:	f8df b080 	ldr.w	fp, [pc, #128]	@ 800ca58 <__ieee754_sqrt+0x1a8>
 800c9d8:	e9d4 0100 	ldrd	r0, r1, [r4]
 800c9dc:	e9db 2300 	ldrd	r2, r3, [fp]
 800c9e0:	f7f3 fbc2 	bl	8000168 <__aeabi_dsub>
 800c9e4:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c9e8:	4602      	mov	r2, r0
 800c9ea:	460b      	mov	r3, r1
 800c9ec:	4640      	mov	r0, r8
 800c9ee:	4649      	mov	r1, r9
 800c9f0:	f7f3 ffee 	bl	80009d0 <__aeabi_dcmple>
 800c9f4:	b140      	cbz	r0, 800ca08 <__ieee754_sqrt+0x158>
 800c9f6:	e9d4 0100 	ldrd	r0, r1, [r4]
 800c9fa:	e9db 2300 	ldrd	r2, r3, [fp]
 800c9fe:	f1b5 3fff 	cmp.w	r5, #4294967295
 800ca02:	d111      	bne.n	800ca28 <__ieee754_sqrt+0x178>
 800ca04:	4655      	mov	r5, sl
 800ca06:	3601      	adds	r6, #1
 800ca08:	1072      	asrs	r2, r6, #1
 800ca0a:	086b      	lsrs	r3, r5, #1
 800ca0c:	07f1      	lsls	r1, r6, #31
 800ca0e:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800ca12:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800ca16:	bf48      	it	mi
 800ca18:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 800ca22:	e757      	b.n	800c8d4 <__ieee754_sqrt+0x24>
 800ca24:	4696      	mov	lr, r2
 800ca26:	e7be      	b.n	800c9a6 <__ieee754_sqrt+0xf6>
 800ca28:	f7f3 fba0 	bl	800016c <__adddf3>
 800ca2c:	e9d4 8900 	ldrd	r8, r9, [r4]
 800ca30:	4602      	mov	r2, r0
 800ca32:	460b      	mov	r3, r1
 800ca34:	4640      	mov	r0, r8
 800ca36:	4649      	mov	r1, r9
 800ca38:	f7f3 ffc0 	bl	80009bc <__aeabi_dcmplt>
 800ca3c:	b120      	cbz	r0, 800ca48 <__ieee754_sqrt+0x198>
 800ca3e:	1ca8      	adds	r0, r5, #2
 800ca40:	bf08      	it	eq
 800ca42:	3601      	addeq	r6, #1
 800ca44:	3502      	adds	r5, #2
 800ca46:	e7df      	b.n	800ca08 <__ieee754_sqrt+0x158>
 800ca48:	1c6b      	adds	r3, r5, #1
 800ca4a:	f023 0501 	bic.w	r5, r3, #1
 800ca4e:	e7db      	b.n	800ca08 <__ieee754_sqrt+0x158>
 800ca50:	7ff00000 	.word	0x7ff00000
 800ca54:	20000230 	.word	0x20000230
 800ca58:	20000228 	.word	0x20000228

0800ca5c <_init>:
 800ca5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca5e:	bf00      	nop
 800ca60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca62:	bc08      	pop	{r3}
 800ca64:	469e      	mov	lr, r3
 800ca66:	4770      	bx	lr

0800ca68 <_fini>:
 800ca68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca6a:	bf00      	nop
 800ca6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca6e:	bc08      	pop	{r3}
 800ca70:	469e      	mov	lr, r3
 800ca72:	4770      	bx	lr
