# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../TP_UART.srcs/sources_1/imports/UART/ALU.v" \
"../../../../TP_UART.srcs/sources_1/imports/UART/Main.v" \
"../../../../TP_UART.srcs/sources_1/imports/UART/br_generator.v" \
"../../../../TP_UART.srcs/sources_1/imports/UART/rx_interface.v" \
"../../../../TP_UART.srcs/sources_1/imports/UART/rx_module.v" \
"../../../../TP_UART.srcs/sources_1/imports/UART/tx_interface.v" \
"../../../../TP_UART.srcs/sources_1/imports/UART/tx_module.v" \
"../../../../TP_UART.srcs/sim_1/new/Test_Top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
