
---------- Begin Simulation Statistics ----------
simSeconds                                   0.105039                       # Number of seconds simulated (Second)
simTicks                                 105039447250                       # Number of ticks simulated (Tick)
finalTick                                105039447250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    389.74                       # Real time elapsed on the host (Second)
hostTickRate                                269512381                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8593900                       # Number of bytes of host memory used (Byte)
simInsts                                    150021074                       # Number of instructions simulated (Count)
simOps                                      150021148                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   384927                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     384927                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.dptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.demandHits::processor.cores0.core.data     52567066                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.demandHits::total     52567066                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::processor.cores0.core.data     52567066                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::total     52567066                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::processor.cores0.core.data      9263073                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::total      9263073                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::processor.cores0.core.data      9263073                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::total      9263073                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.demandMissLatency::processor.cores0.core.data 177751148925                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMissLatency::total 177751148925                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::processor.cores0.core.data 177751148925                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::total 177751148925                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandAccesses::processor.cores0.core.data     61830139                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandAccesses::total     61830139                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::processor.cores0.core.data     61830139                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::total     61830139                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandMissRate::processor.cores0.core.data     0.149815                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMissRate::total     0.149815                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::processor.cores0.core.data     0.149815                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::total     0.149815                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::processor.cores0.core.data 19189.220351                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::total 19189.220351                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::processor.cores0.core.data 19189.220351                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::total 19189.220351                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.blockedCycles::no_mshrs           12                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCycles::no_targets          442                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_mshrs            6                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_targets           10                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.avgBlocked::no_mshrs            2                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.avgBlocked::no_targets    44.200000                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.writebacks::writebacks      3627187                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.writebacks::total      3627187                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.demandMshrHits::processor.cores0.core.data      6531078                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrHits::total      6531078                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::processor.cores0.core.data      6531078                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::total      6531078                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::processor.cores0.core.data      2731995                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::total      2731995                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher      1158948                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::processor.cores0.core.data      2731995                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::total      3890943                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::processor.cores0.core.data  61050859995                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::total  61050859995                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  15698884753                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::processor.cores0.core.data  61050859995                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::total  76749744748                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::processor.cores0.core.data     0.044185                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::total     0.044185                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::processor.cores0.core.data     0.044185                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::total     0.062930                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::processor.cores0.core.data 22346.622155                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::total 22346.622155                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 13545.805984                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::processor.cores0.core.data 22346.622155                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::total 19725.229783                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.replacements      3821145                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher      1158948                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::total      1158948                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  15698884753                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::total  15698884753                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 13545.805984                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::total 13545.805984                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LoadLockedReq.hits::processor.cores0.core.data           68                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.hits::total           68                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.misses::processor.cores0.core.data            8                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.misses::total            8                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.missLatency::processor.cores0.core.data       299250                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.missLatency::total       299250                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.accesses::processor.cores0.core.data           76                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.accesses::total           76                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.missRate::processor.cores0.core.data     0.105263                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.missRate::total     0.105263                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.avgMissLatency::processor.cores0.core.data 37406.250000                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LoadLockedReq.avgMissLatency::total 37406.250000                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrHits::processor.cores0.core.data            6                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrHits::total            6                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMisses::processor.cores0.core.data            2                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMissLatency::processor.cores0.core.data       128000                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMissLatency::total       128000                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMissRate::processor.cores0.core.data     0.026316                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMissRate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.avgMshrMissLatency::processor.cores0.core.data        64000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LoadLockedReq.avgMshrMissLatency::total        64000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.hits::processor.cores0.core.data     33775908                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.hits::total     33775908                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::processor.cores0.core.data      5915133                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::total      5915133                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::processor.cores0.core.data 111936435250                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::total 111936435250                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::processor.cores0.core.data     39691041                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::total     39691041                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::processor.cores0.core.data     0.149029                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::total     0.149029                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::processor.cores0.core.data 18923.739373                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::total 18923.739373                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::processor.cores0.core.data      4144591                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::total      4144591                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::processor.cores0.core.data      1770542                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::total      1770542                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::processor.cores0.core.data  39542536250                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::total  39542536250                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::processor.cores0.core.data     0.044608                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::total     0.044608                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.data 22333.577091                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::total 22333.577091                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondReq.hits::processor.cores0.core.data           58                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.hits::total           58                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.misses::processor.cores0.core.data            6                       # number of StoreCondReq misses (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.misses::total            6                       # number of StoreCondReq misses (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.missLatency::processor.cores0.core.data       142000                       # number of StoreCondReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondReq.missLatency::total       142000                       # number of StoreCondReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondReq.accesses::processor.cores0.core.data           64                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.accesses::total           64                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.missRate::processor.cores0.core.data     0.093750                       # miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.StoreCondReq.missRate::total     0.093750                       # miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.StoreCondReq.avgMissLatency::processor.cores0.core.data 23666.666667                       # average StoreCondReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondReq.avgMissLatency::total 23666.666667                       # average StoreCondReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMisses::processor.cores0.core.data            6                       # number of StoreCondReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMisses::total            6                       # number of StoreCondReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMissLatency::processor.cores0.core.data       131500                       # number of StoreCondReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMissLatency::total       131500                       # number of StoreCondReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMissRate::processor.cores0.core.data     0.093750                       # mshr miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMissRate::total     0.093750                       # mshr miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.StoreCondReq.avgMshrMissLatency::processor.cores0.core.data 21916.666667                       # average StoreCondReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondReq.avgMshrMissLatency::total 21916.666667                       # average StoreCondReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.hits::processor.cores0.core.data          106                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.hits::total          106                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.misses::processor.cores0.core.data            2                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.misses::total            2                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.missLatency::processor.cores0.core.data        95000                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.missLatency::total        95000                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.accesses::processor.cores0.core.data          108                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.accesses::total          108                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.missRate::processor.cores0.core.data     0.018519                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.missRate::total     0.018519                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.avgMissLatency::processor.cores0.core.data        47500                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.avgMissLatency::total        47500                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMisses::processor.cores0.core.data            2                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissLatency::processor.cores0.core.data        91500                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissLatency::total        91500                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissRate::processor.cores0.core.data     0.018519                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissRate::total     0.018519                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.avgMshrMissLatency::processor.cores0.core.data        45750                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.avgMshrMissLatency::total        45750                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.hits::processor.cores0.core.data     18791158                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.hits::total     18791158                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::processor.cores0.core.data      3347940                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::total      3347940                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::processor.cores0.core.data  65814713675                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::total  65814713675                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::processor.cores0.core.data     22139098                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::total     22139098                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::processor.cores0.core.data     0.151223                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::total     0.151223                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::processor.cores0.core.data 19658.271557                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::total 19658.271557                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::processor.cores0.core.data      2386487                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::total      2386487                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::processor.cores0.core.data       961453                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::total       961453                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::processor.cores0.core.data  21508323745                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::total  21508323745                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::processor.cores0.core.data     0.043428                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::total     0.043428                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::processor.cores0.core.data 22370.644998                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::total 22370.644998                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.prefetcher.demandMshrMisses      2731995                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIssued      1834259                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUnused       213011                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUseful      1180100                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulButMiss       236692                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.accuracy     0.643366                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.coverage     0.301654                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInCache       432829                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInMSHR       242436                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInWB           46                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfLate       675311                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIdentified      2156027                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfBufferHit       289063                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedDemand         1913                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfSpanPage       413989                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulSpanPage        54360                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.tags.tagsInUse   511.809767                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches0.tags.totalRefs     56697187                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.sampledRefs      3821657                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.avgRefs    14.835760                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches0.tags.warmupTick       253250                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches0.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher   132.971183                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupancies::processor.cores0.core.data   378.838584                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.259709                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::processor.cores0.core.data     0.739919                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::total     0.999628                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1022          262                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1024          250                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::0           98                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::1          134                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::2           30                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::0           95                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::1           97                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::2           58                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1022     0.511719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1024     0.488281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.tagAccesses    498464753                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.dataAccesses    498464753                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches1.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.demandHits::processor.cores0.core.inst      9575470                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.demandHits::total      9575470                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::processor.cores0.core.inst      9575470                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::total      9575470                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.demandMisses::processor.cores0.core.inst         7751                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.demandMisses::total         7751                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::processor.cores0.core.inst         7751                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::total         7751                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.demandMissLatency::processor.cores0.core.inst    310748750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMissLatency::total    310748750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::processor.cores0.core.inst    310748750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::total    310748750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandAccesses::processor.cores0.core.inst      9583221                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandAccesses::total      9583221                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::processor.cores0.core.inst      9583221                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::total      9583221                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandMissRate::processor.cores0.core.inst     0.000809                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMissRate::total     0.000809                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::processor.cores0.core.inst     0.000809                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::total     0.000809                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::processor.cores0.core.inst 40091.439814                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::total 40091.439814                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::processor.cores0.core.inst 40091.439814                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::total 40091.439814                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.demandMshrHits::processor.cores0.core.inst          728                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrHits::total          728                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::processor.cores0.core.inst          728                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::total          728                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::processor.cores0.core.inst         7023                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::total         7023                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::processor.cores0.core.inst         7023                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::total         7023                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::processor.cores0.core.inst    276908750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::total    276908750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::processor.cores0.core.inst    276908750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::total    276908750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::processor.cores0.core.inst     0.000733                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::total     0.000733                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::processor.cores0.core.inst     0.000733                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::total     0.000733                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::processor.cores0.core.inst 39428.840951                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::total 39428.840951                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::processor.cores0.core.inst 39428.840951                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::total 39428.840951                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.replacements         6510                       # number of replacements (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::processor.cores0.core.inst      9575470                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::total      9575470                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::processor.cores0.core.inst         7751                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::total         7751                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::processor.cores0.core.inst    310748750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::total    310748750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::processor.cores0.core.inst      9583221                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::total      9583221                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::processor.cores0.core.inst     0.000809                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::total     0.000809                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::processor.cores0.core.inst 40091.439814                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::total 40091.439814                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::processor.cores0.core.inst          728                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::total          728                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::processor.cores0.core.inst         7023                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::total         7023                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::processor.cores0.core.inst    276908750                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::total    276908750                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::processor.cores0.core.inst     0.000733                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::total     0.000733                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.inst 39428.840951                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::total 39428.840951                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.clk_domain.clock         1000                       # Clock period in ticks (Tick)
board.cache_hierarchy.l1icaches0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
board.cache_hierarchy.l1icaches0.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.prefetcher.demandMshrMisses         7023                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches0.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.tags.tagsInUse   511.802148                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches0.tags.totalRefs      9582492                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.sampledRefs         7022                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.avgRefs  1364.638565                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches0.tags.warmupTick        83250                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches0.tags.occupancies::processor.cores0.core.inst   511.802148                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::processor.cores0.core.inst     0.999614                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::total     0.999614                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::0           36                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::1           52                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::2          424                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches0.tags.tagAccesses     76672790                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches0.tags.dataAccesses     76672790                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches1.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses0.transDist::ReadResp      2936510                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::WritebackDirty      3911329                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::CleanEvict       215876                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::HardPFReq        60268                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::UpgradeReq        67704                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::SCUpgradeReq            6                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::UpgradeResp        67710                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::ReadExReq       874589                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::ReadExResp       874589                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::ReadSharedReq      2936510                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::InvalidateReq        19262                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::InvalidateResp        19262                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.pktCount_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port        20554                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses0.pktCount_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port     11603243                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses0.pktCount::total     11623797                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses0.pktSize_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port       449408                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses0.pktSize_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port    475600896                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses0.pktSize::total    476050304                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses0.snoops          359818                       # Total snoops (Count)
board.cache_hierarchy.l2buses0.snoopTraffic     18185088                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses0.snoopFanout::samples      4258145                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::mean     0.000742                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::stdev     0.027232                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::0      4254985     99.93%     99.93% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::1         3160      0.07%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::total      4258145                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses0.reqLayer0.occupancy   3765807234                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.respLayer0.occupancy      5271231                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.respLayer1.occupancy   2874806726                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.snoop_filter.totRequests      7726886                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitSingleRequests      3897964                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.totSnoops         3160                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitSingleSnoops         3160                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses1.snoops               0                       # Total snoops (Count)
board.cache_hierarchy.l2buses1.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses1.snoopFanout::samples            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::mean          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::stdev          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::underflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::0            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::1            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::2            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::3            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::4            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::overflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::total            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses1.snoop_filter.totRequests            0                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches0.demandHits::cache_hierarchy.l1dcaches0.prefetcher      1066555                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.demandHits::processor.cores0.core.inst         2576                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.demandHits::processor.cores0.core.data      2474936                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.demandHits::total      3544067                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.overallHits::cache_hierarchy.l1dcaches0.prefetcher      1066555                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.overallHits::processor.cores0.core.inst         2576                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.overallHits::processor.cores0.core.data      2474936                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.overallHits::total      3544067                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.demandMisses::cache_hierarchy.l1dcaches0.prefetcher        92393                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.demandMisses::processor.cores0.core.inst         4446                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.demandMisses::processor.cores0.core.data       170193                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.demandMisses::total       267032                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::cache_hierarchy.l1dcaches0.prefetcher        92393                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::processor.cores0.core.inst         4446                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::processor.cores0.core.data       170193                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::total       267032                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.demandMissLatency::cache_hierarchy.l1dcaches0.prefetcher   1971585717                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMissLatency::processor.cores0.core.inst    174331500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMissLatency::processor.cores0.core.data   3231772672                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMissLatency::total   5377689889                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::cache_hierarchy.l1dcaches0.prefetcher   1971585717                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::processor.cores0.core.inst    174331500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::processor.cores0.core.data   3231772672                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::total   5377689889                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandAccesses::cache_hierarchy.l1dcaches0.prefetcher      1158948                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandAccesses::processor.cores0.core.inst         7022                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandAccesses::processor.cores0.core.data      2645129                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandAccesses::total      3811099                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::cache_hierarchy.l1dcaches0.prefetcher      1158948                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::processor.cores0.core.inst         7022                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::processor.cores0.core.data      2645129                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::total      3811099                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.079721                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMissRate::processor.cores0.core.inst     0.633153                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMissRate::processor.cores0.core.data     0.064342                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMissRate::total     0.070067                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.079721                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::processor.cores0.core.inst     0.633153                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::processor.cores0.core.data     0.064342                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::total     0.070067                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.demandAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 21339.124360                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMissLatency::processor.cores0.core.inst 39210.863698                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMissLatency::processor.cores0.core.data 18988.869530                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMissLatency::total 20138.747000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 21339.124360                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::processor.cores0.core.inst 39210.863698                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::processor.cores0.core.data 18988.869530                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::total 20138.747000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.blockedCycles::no_mshrs          129                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches0.blockedCauses::no_mshrs           24                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches0.avgBlocked::no_mshrs     5.375000                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches0.writebacks::writebacks       284142                       # number of writebacks (Count)
board.cache_hierarchy.l2caches0.writebacks::total       284142                       # number of writebacks (Count)
board.cache_hierarchy.l2caches0.demandMshrHits::cache_hierarchy.l1dcaches0.prefetcher          303                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches0.demandMshrHits::total          303                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches0.overallMshrHits::cache_hierarchy.l1dcaches0.prefetcher          303                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches0.overallMshrHits::total          303                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::cache_hierarchy.l1dcaches0.prefetcher        92090                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::processor.cores0.core.inst         4446                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::processor.cores0.core.data       170193                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::total       266729                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher        92090                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::cache_hierarchy.l2caches0.prefetcher        35592                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::processor.cores0.core.inst         4446                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::processor.cores0.core.data       170193                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::total       302321                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher   1828923194                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::processor.cores0.core.inst    167471250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::processor.cores0.core.data   2937761922                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::total   4934156366                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher   1828923194                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::cache_hierarchy.l2caches0.prefetcher    293700829                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::processor.cores0.core.inst    167471250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::processor.cores0.core.data   2937761922                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::total   5227857195                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.079460                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMshrMissRate::processor.cores0.core.inst     0.633153                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMshrMissRate::processor.cores0.core.data     0.064342                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMshrMissRate::total     0.069987                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.079460                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::cache_hierarchy.l2caches0.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::processor.cores0.core.inst     0.633153                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::processor.cores0.core.data     0.064342                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::total     0.079326                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 19860.171506                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::processor.cores0.core.inst 37667.847503                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::processor.cores0.core.data 17261.355767                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::total 18498.762287                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 19860.171506                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher  8251.877641                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::processor.cores0.core.inst 37667.847503                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::processor.cores0.core.data 17261.355767                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::total 17292.405076                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.replacements       299550                       # number of replacements (Count)
board.cache_hierarchy.l2caches0.CleanEvict.mshrMisses::writebacks         3098                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches0.CleanEvict.mshrMisses::total         3098                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches0.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches0.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMisses::cache_hierarchy.l2caches0.prefetcher        35592                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMisses::total        35592                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissLatency::cache_hierarchy.l2caches0.prefetcher    293700829                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissLatency::total    293700829                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissRate::cache_hierarchy.l2caches0.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2caches0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher  8251.877641                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.HardPFReq.avgMshrMissLatency::total  8251.877641                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.InvalidateReq.hits::processor.cores0.core.data        17962                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.hits::total        17962                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.misses::processor.cores0.core.data         1300                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.misses::total         1300                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.accesses::processor.cores0.core.data        19262                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.accesses::total        19262                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.missRate::processor.cores0.core.data     0.067490                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches0.InvalidateReq.missRate::total     0.067490                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMisses::processor.cores0.core.data         1300                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMisses::total         1300                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMissLatency::processor.cores0.core.data     22114500                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMissLatency::total     22114500                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMissRate::processor.cores0.core.data     0.067490                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMissRate::total     0.067490                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches0.InvalidateReq.avgMshrMissLatency::processor.cores0.core.data 17011.153846                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.InvalidateReq.avgMshrMissLatency::total 17011.153846                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.hits::processor.cores0.core.data       826419                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches0.ReadExReq.hits::total       826419                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches0.ReadExReq.misses::processor.cores0.core.data        48170                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.misses::total        48170                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.missLatency::processor.cores0.core.data   1017053937                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.missLatency::total   1017053937                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.accesses::processor.cores0.core.data       874589                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadExReq.accesses::total       874589                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadExReq.missRate::processor.cores0.core.data     0.055077                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.missRate::total     0.055077                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.avgMissLatency::processor.cores0.core.data 21113.845485                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.avgMissLatency::total 21113.845485                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.mshrMisses::processor.cores0.core.data        48170                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMisses::total        48170                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissLatency::processor.cores0.core.data    935357187                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissLatency::total    935357187                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissRate::processor.cores0.core.data     0.055077                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissRate::total     0.055077                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 19417.836558                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.avgMshrMissLatency::total 19417.836558                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::cache_hierarchy.l1dcaches0.prefetcher      1066555                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::processor.cores0.core.inst         2576                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::processor.cores0.core.data      1648517                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::total      2717648                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::cache_hierarchy.l1dcaches0.prefetcher        92393                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::processor.cores0.core.inst         4446                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::processor.cores0.core.data       122023                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::total       218862                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher   1971585717                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::processor.cores0.core.inst    174331500                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::processor.cores0.core.data   2214718735                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::total   4360635952                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::cache_hierarchy.l1dcaches0.prefetcher      1158948                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::processor.cores0.core.inst         7022                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::processor.cores0.core.data      1770540                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::total      2936510                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.079721                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::processor.cores0.core.inst     0.633153                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::processor.cores0.core.data     0.068919                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::total     0.074531                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 21339.124360                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 39210.863698                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::processor.cores0.core.data 18150.010531                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::total 19924.134624                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches0.prefetcher          303                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrHits::total          303                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher        92090                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::processor.cores0.core.inst         4446                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::processor.cores0.core.data       122023                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::total       218559                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher   1828923194                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst    167471250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::processor.cores0.core.data   2002404735                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::total   3998799179                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.079460                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.633153                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.068919                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::total     0.074428                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 19860.171506                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 37667.847503                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 16410.059866                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::total 18296.200015                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.SCUpgradeReq.hits::processor.cores0.core.data            6                       # number of SCUpgradeReq hits (Count)
board.cache_hierarchy.l2caches0.SCUpgradeReq.hits::total            6                       # number of SCUpgradeReq hits (Count)
board.cache_hierarchy.l2caches0.SCUpgradeReq.accesses::processor.cores0.core.data            6                       # number of SCUpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.SCUpgradeReq.accesses::total            6                       # number of SCUpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.hits::processor.cores0.core.data        67704                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.hits::total        67704                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.accesses::processor.cores0.core.data        67704                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.accesses::total        67704                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.hits::writebacks      3627187                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.hits::total      3627187                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.accesses::writebacks      3627187                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.accesses::total      3627187                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches0.prefetcher.demandMshrMisses       266729                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfIssued        39823                       # number of hwpf issued (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUnused         2494                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUseful        32759                       # number of useful prefetch (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2caches0.prefetcher.accuracy     0.822615                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2caches0.prefetcher.coverage     0.109383                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfHitInCache         3678                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfHitInMSHR          552                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfHitInWB            1                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfLate         4231                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfIdentified        43737                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfBufferHit         1900                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfRemovedDemand         1125                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfSpanPage        14931                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2caches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches0.tags.tagsInUse  4073.086531                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches0.tags.totalRefs      7756613                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches0.tags.sampledRefs       321599                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches0.tags.avgRefs    24.118897                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches0.tags.warmupTick        81750                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches0.tags.occupancies::writebacks    97.904300                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher  1131.609154                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::cache_hierarchy.l2caches0.prefetcher   370.462824                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::processor.cores0.core.inst    30.868497                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::processor.cores0.core.data  2442.241755                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::writebacks     0.023902                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.276272                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::cache_hierarchy.l2caches0.prefetcher     0.090445                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::processor.cores0.core.inst     0.007536                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::processor.cores0.core.data     0.596250                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::total     0.994406                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.occupanciesTaskId::1022         1158                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches0.tags.occupanciesTaskId::1024         2929                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::0           38                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::1          110                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::2          617                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::3          303                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::4           90                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::0          106                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::1          132                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::2         1240                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::3          992                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::4          459                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ratioOccsTaskId::1022     0.282715                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches0.tags.ratioOccsTaskId::1024     0.715088                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches0.tags.tagAccesses     62127407                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches0.tags.dataAccesses     62127407                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l2caches1.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches1.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2caches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2caches1.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2caches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3bus.transDist::ReadResp       254147                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::WritebackDirty       284142                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::CleanEvict        15359                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::HardPFReq          649                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadExReq        48170                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadExResp        48170                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadSharedReq       254147                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::InvalidateReq         1300                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::InvalidateResp         1300                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.pktCount_board.cache_hierarchy.l2caches0.mem_side_port::board.cache_hierarchy.l3cache.cpu_side_port       906735                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3bus.pktCount::total       906735                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3bus.pktSize_board.cache_hierarchy.l2caches0.mem_side_port::board.cache_hierarchy.l3cache.cpu_side_port     37533376                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3bus.pktSize::total     37533376                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3bus.snoops                649                       # Total snoops (Count)
board.cache_hierarchy.l3bus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.l3bus.snoopFanout::samples       304300                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::mean     0.000007                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::stdev     0.002564                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::0       304298    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::1            2      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::total       304300                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3bus.reqLayer0.occupancy    293264384                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3bus.respLayer0.occupancy    227062750                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3bus.snoop_filter.totRequests       603157                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitSingleRequests       299506                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.totSnoops            2                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitSingleSnoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3cache.demandHits::cache_hierarchy.l1dcaches0.prefetcher        88392                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::cache_hierarchy.l2caches0.prefetcher        34737                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::processor.cores0.core.inst         2495                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::processor.cores0.core.data       167312                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::total       292936                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.overallHits::cache_hierarchy.l1dcaches0.prefetcher        88392                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::cache_hierarchy.l2caches0.prefetcher        34737                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::processor.cores0.core.inst         2495                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::processor.cores0.core.data       167312                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::total       292936                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.demandMisses::cache_hierarchy.l1dcaches0.prefetcher         3704                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::cache_hierarchy.l2caches0.prefetcher          845                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::processor.cores0.core.inst         1951                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::processor.cores0.core.data         2881                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::total         9381                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.overallMisses::cache_hierarchy.l1dcaches0.prefetcher         3704                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::cache_hierarchy.l2caches0.prefetcher          845                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::processor.cores0.core.inst         1951                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::processor.cores0.core.data         2881                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::total         9381                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.demandMissLatency::cache_hierarchy.l1dcaches0.prefetcher    260840094                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::cache_hierarchy.l2caches0.prefetcher     60959266                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::processor.cores0.core.inst    106309000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::processor.cores0.core.data    177033493                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::total    605141853                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::cache_hierarchy.l1dcaches0.prefetcher    260840094                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::cache_hierarchy.l2caches0.prefetcher     60959266                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::processor.cores0.core.inst    106309000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::processor.cores0.core.data    177033493                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::total    605141853                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.demandAccesses::cache_hierarchy.l1dcaches0.prefetcher        92096                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::cache_hierarchy.l2caches0.prefetcher        35582                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::processor.cores0.core.inst         4446                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::processor.cores0.core.data       170193                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::total       302317                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::cache_hierarchy.l1dcaches0.prefetcher        92096                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::cache_hierarchy.l2caches0.prefetcher        35582                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::processor.cores0.core.inst         4446                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::processor.cores0.core.data       170193                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::total       302317                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.040219                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::cache_hierarchy.l2caches0.prefetcher     0.023748                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::processor.cores0.core.inst     0.438821                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::processor.cores0.core.data     0.016928                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::total     0.031030                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.040219                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::cache_hierarchy.l2caches0.prefetcher     0.023748                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::processor.cores0.core.inst     0.438821                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::processor.cores0.core.data     0.016928                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::total     0.031030                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.demandAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 70421.191685                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::cache_hierarchy.l2caches0.prefetcher 72141.143195                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::processor.cores0.core.inst 54489.492568                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::processor.cores0.core.data 61448.626519                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::total 64507.179725                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 70421.191685                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::cache_hierarchy.l2caches0.prefetcher 72141.143195                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::processor.cores0.core.inst 54489.492568                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::processor.cores0.core.data 61448.626519                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::total 64507.179725                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.blockedCycles::no_mshrs          916                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3cache.blockedCauses::no_mshrs           48                       # number of times access was blocked (Count)
board.cache_hierarchy.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l3cache.avgBlocked::no_mshrs    19.083333                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3cache.demandMshrHits::cache_hierarchy.l1dcaches0.prefetcher           15                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrHits::cache_hierarchy.l2caches0.prefetcher           22                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrHits::total           37                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::cache_hierarchy.l1dcaches0.prefetcher           15                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::cache_hierarchy.l2caches0.prefetcher           22                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::total           37                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::cache_hierarchy.l1dcaches0.prefetcher         3689                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::cache_hierarchy.l2caches0.prefetcher          823                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::processor.cores0.core.inst         1951                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::processor.cores0.core.data         2881                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::total         9344                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher         3689                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::cache_hierarchy.l2caches0.prefetcher          823                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::cache_hierarchy.l3cache.prefetcher          393                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::processor.cores0.core.inst         1951                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::processor.cores0.core.data         2881                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::total         9737                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    257691591                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::cache_hierarchy.l2caches0.prefetcher     59974873                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::processor.cores0.core.inst    105254500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::processor.cores0.core.data    175454743                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::total    598375707                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    257691591                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::cache_hierarchy.l2caches0.prefetcher     59974873                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::cache_hierarchy.l3cache.prefetcher     26484636                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::processor.cores0.core.inst    105254500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::processor.cores0.core.data    175454743                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::total    624860343                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.040056                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::cache_hierarchy.l2caches0.prefetcher     0.023130                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::processor.cores0.core.inst     0.438821                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::processor.cores0.core.data     0.016928                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::total     0.030908                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.040056                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::cache_hierarchy.l2caches0.prefetcher     0.023130                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::cache_hierarchy.l3cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::processor.cores0.core.inst     0.438821                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::processor.cores0.core.data     0.016928                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::total     0.032208                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 69854.050149                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 72873.478736                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::processor.cores0.core.inst 53949.000513                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::processor.cores0.core.data 60900.639708                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::total 64038.496040                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 69854.050149                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 72873.478736                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::cache_hierarchy.l3cache.prefetcher 67390.931298                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::processor.cores0.core.inst 53949.000513                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::processor.cores0.core.data 60900.639708                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::total 64173.805382                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l3cache.HardPFReq.mshrMisses::cache_hierarchy.l3cache.prefetcher          393                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l3cache.HardPFReq.mshrMisses::total          393                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l3cache.HardPFReq.mshrMissLatency::cache_hierarchy.l3cache.prefetcher     26484636                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.HardPFReq.mshrMissLatency::total     26484636                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.HardPFReq.mshrMissRate::cache_hierarchy.l3cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l3cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l3cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l3cache.prefetcher 67390.931298                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.HardPFReq.avgMshrMissLatency::total 67390.931298                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.InvalidateReq.hits::processor.cores0.core.data         1145                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l3cache.InvalidateReq.hits::total         1145                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l3cache.InvalidateReq.misses::processor.cores0.core.data          155                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.misses::total          155                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.accesses::processor.cores0.core.data         1300                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.InvalidateReq.accesses::total         1300                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.InvalidateReq.missRate::processor.cores0.core.data     0.119231                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.missRate::total     0.119231                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMisses::processor.cores0.core.data          155                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMisses::total          155                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissLatency::processor.cores0.core.data      1163000                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissLatency::total      1163000                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissRate::processor.cores0.core.data     0.119231                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissRate::total     0.119231                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.avgMshrMissLatency::processor.cores0.core.data  7503.225806                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.InvalidateReq.avgMshrMissLatency::total  7503.225806                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.hits::processor.cores0.core.data        45541                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l3cache.ReadExReq.hits::total        45541                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l3cache.ReadExReq.misses::processor.cores0.core.data         2629                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.misses::total         2629                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.missLatency::processor.cores0.core.data    161379993                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.missLatency::total    161379993                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.accesses::processor.cores0.core.data        48170                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadExReq.accesses::total        48170                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadExReq.missRate::processor.cores0.core.data     0.054578                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.missRate::total     0.054578                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.avgMissLatency::processor.cores0.core.data 61384.554203                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.avgMissLatency::total 61384.554203                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.mshrMisses::processor.cores0.core.data         2629                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.mshrMisses::total         2629                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissLatency::processor.cores0.core.data    159947493                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissLatency::total    159947493                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.054578                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissRate::total     0.054578                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 60839.670217                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.avgMshrMissLatency::total 60839.670217                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches0.prefetcher        88392                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::cache_hierarchy.l2caches0.prefetcher        34737                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::processor.cores0.core.inst         2495                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::processor.cores0.core.data       121771                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::total       247395                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches0.prefetcher         3704                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::cache_hierarchy.l2caches0.prefetcher          845                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::processor.cores0.core.inst         1951                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::processor.cores0.core.data          252                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::total         6752                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher    260840094                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::cache_hierarchy.l2caches0.prefetcher     60959266                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::processor.cores0.core.inst    106309000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::processor.cores0.core.data     15653500                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::total    443761860                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches0.prefetcher        92096                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::cache_hierarchy.l2caches0.prefetcher        35582                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::processor.cores0.core.inst         4446                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::processor.cores0.core.data       122023                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::total       254147                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.040219                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::cache_hierarchy.l2caches0.prefetcher     0.023748                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::processor.cores0.core.inst     0.438821                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::processor.cores0.core.data     0.002065                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::total     0.026567                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 70421.191685                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l2caches0.prefetcher 72141.143195                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 54489.492568                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data 62117.063492                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::total 65723.024289                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches0.prefetcher           15                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l2caches0.prefetcher           22                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrHits::total           37                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher         3689                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l2caches0.prefetcher          823                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst         1951                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::processor.cores0.core.data          252                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::total         6715                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    257691591                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l2caches0.prefetcher     59974873                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst    105254500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data     15507250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::total    438428214                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.040056                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l2caches0.prefetcher     0.023130                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.438821                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.002065                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::total     0.026422                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 69854.050149                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 72873.478736                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 53949.000513                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 61536.706349                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::total 65290.873269                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.WritebackDirty.hits::writebacks       284142                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3cache.WritebackDirty.hits::total       284142                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3cache.WritebackDirty.accesses::writebacks       284142                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.WritebackDirty.accesses::total       284142                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.clk_domain.clock          500                       # Clock period in ticks (Tick)
board.cache_hierarchy.l3cache.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
board.cache_hierarchy.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3cache.prefetcher.demandMshrMisses         9344                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l3cache.prefetcher.pfIssued          678                       # number of hwpf issued (Count)
board.cache_hierarchy.l3cache.prefetcher.pfUnused            7                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l3cache.prefetcher.pfUseful          319                       # number of useful prefetch (Count)
board.cache_hierarchy.l3cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l3cache.prefetcher.accuracy     0.470501                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l3cache.prefetcher.coverage     0.033013                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l3cache.prefetcher.pfHitInCache           70                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l3cache.prefetcher.pfHitInMSHR          215                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l3cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l3cache.prefetcher.pfLate          285                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l3cache.prefetcher.pfIdentified         1048                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l3cache.prefetcher.pfBufferHit          185                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l3cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l3cache.prefetcher.pfRemovedDemand           99                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l3cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l3cache.prefetcher.pfSpanPage          544                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l3cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l3cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3cache.tags.tagsInUse  8390.694806                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l3cache.tags.totalRefs       603319                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l3cache.tags.sampledRefs        10902                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l3cache.tags.avgRefs    55.340213                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l3cache.tags.warmupTick        80750                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l3cache.tags.occupancies::writebacks    72.029864                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher  3173.201072                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::cache_hierarchy.l2caches0.prefetcher   676.370656                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::cache_hierarchy.l3cache.prefetcher   311.905464                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::processor.cores0.core.inst  1416.502466                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::processor.cores0.core.data  2740.685284                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::writebacks     0.000550                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.024210                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::cache_hierarchy.l2caches0.prefetcher     0.005160                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::cache_hierarchy.l3cache.prefetcher     0.002380                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::processor.cores0.core.inst     0.010807                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::processor.cores0.core.data     0.020910                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::total     0.064016                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.occupanciesTaskId::1022         4862                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3cache.tags.occupanciesTaskId::1024         4895                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1022::1           78                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1022::2          580                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1022::4         4204                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1024::0           40                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1024::1           25                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1024::2          550                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1024::3           38                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1024::4         4242                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ratioOccsTaskId::1022     0.037094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3cache.tags.ratioOccsTaskId::1024     0.037346                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3cache.tags.tagAccesses      9660790                       # Number of tag accesses (Count)
board.cache_hierarchy.l3cache.tags.dataAccesses      9660790                       # Number of data accesses (Count)
board.cache_hierarchy.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadResp         7108                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq         2629                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp         2629                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq         7108                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::InvalidateReq          155                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l3cache.mem_side_port::board.memory.mem_ctrl.port        19629                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l3cache.mem_side_port::total        19629                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total        19629                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l3cache.mem_side_port::board.memory.mem_ctrl.port       623168                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l3cache.mem_side_port::total       623168                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total       623168                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples         9892                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0         9892    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total         9892                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy      2570703                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer1.occupancy      4920061                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests         9892                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            250                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches0.prefetcher::samples      3690.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2caches0.prefetcher::samples       824.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l3cache.prefetcher::samples       391.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.inst::samples      1951.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.data::samples      2881.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000674004                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState          45010                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                   9737                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                 9737                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.03                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6             9737                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0               4252                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1               1482                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                974                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                722                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                549                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                347                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                283                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                234                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                186                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                147                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10               124                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                94                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                82                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                80                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                74                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                42                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                29                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                22                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                11                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 3                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys             623168                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         5932704.48688504                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap             105039352000                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap              10787650.41                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches0.prefetcher       236160                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2caches0.prefetcher        52736                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l3cache.prefetcher        25024                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.inst       124864                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.data       184384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches0.prefetcher 2248298.198275219649                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2caches0.prefetcher 502059.001457664301                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l3cache.prefetcher 238234.307730517874                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.inst 1188734.359033862827                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.data 1755378.620387780014                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches0.prefetcher         3690                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2caches0.prefetcher          824                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l3cache.prefetcher          391                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.inst         1951                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.data         2881                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches0.prefetcher    154349547                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2caches0.prefetcher     36922870                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l3cache.prefetcher     17610739                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.inst     50626500                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.data     94776533                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches0.prefetcher     41829.15                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2caches0.prefetcher     44809.31                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l3cache.prefetcher     45040.25                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.inst     25949.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.data     32897.10                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches0.prefetcher       236160                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2caches0.prefetcher        52736                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l3cache.prefetcher        25024                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.inst       124864                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.data       184384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total       623168                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores0.core.inst       124864                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total       124864                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches0.prefetcher         3690                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2caches0.prefetcher          824                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l3cache.prefetcher          391                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.inst         1951                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.data         2881                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total         9737                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches0.prefetcher      2248298                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2caches0.prefetcher       502059                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l3cache.prefetcher       238234                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.inst      1188734                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.data      1755379                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total      5932704                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores0.core.inst      1188734                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total      1188734                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches0.prefetcher      2248298                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2caches0.prefetcher       502059                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l3cache.prefetcher       238234                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.inst      1188734                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.data      1755379                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total      5932704                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts            9737                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0          643                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1          649                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2          742                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3          614                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4          625                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5          559                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6          639                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7          559                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8          624                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9          561                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10          646                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11          531                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12          604                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13          569                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14          536                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15          636                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat          171717439                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat         48685000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat     354286189                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           17635.56                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      36385.56                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits           8441                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        86.69                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples         1289                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   482.805275                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   290.914910                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   402.675370                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127          333     25.83%     25.83% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255          181     14.04%     39.88% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383          189     14.66%     54.54% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511           66      5.12%     59.66% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639           36      2.79%     62.45% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767           40      3.10%     65.55% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895           35      2.72%     68.27% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023           23      1.78%     70.05% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151          386     29.95%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total         1289                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead       623168                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW           5.932704                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.05                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.05                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          86.69                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy      4726680                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy      2493315                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy     35914200                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 8291493600.000001                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy   2000534130                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy  38650487520                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy  48985649445                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   466.354791                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE 100462771250                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF   3507400000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT   1069276000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy      4526760                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy      2398440                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy     33607980                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 8291493600.000001                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy   2132400210                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy  38539442400                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy  49003869390                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   466.528249                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE 100173824512                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF   3507400000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT   1358222738                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles       420158751                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              2.800665                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.357058                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.instsAdded      150451573                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores0.core.nonSpecInstsAdded          848                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores0.core.instsIssued     180894863                       # Number of instructions issued (Count)
board.processor.cores0.core.squashedInstsIssued        14924                       # Number of squashed instructions issued (Count)
board.processor.cores0.core.squashedInstsExamined       431272                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores0.core.squashedOperandsExamined       262960                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores0.core.squashedNonSpecRemoved          282                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores0.core.numIssuedDist::samples    323579868                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::mean     0.559042                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::stdev     1.101299                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::0    239229645     73.93%     73.93% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::1     33198676     10.26%     84.19% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::2     20165822      6.23%     90.42% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::3     16578357      5.12%     95.55% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::4     14407368      4.45%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::max_value            4                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::total    323579868                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntMult          829      0.01%      0.01% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntDiv            0      0.00%      0.01% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatAdd            0      0.00%      0.01% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCmp            0      0.00%      0.01% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCvt            0      0.00%      0.01% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMult      2719624     41.78%     41.79% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMultAcc      2569026     39.46%     81.25% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatDiv        93455      1.44%     82.69% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMisc      1126952     17.31%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatSqrt          280      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAddAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAlu            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCvt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMult            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShift            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShiftAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdDiv            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSqrt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAlu            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCvt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatDiv            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMult            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAes            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::Matrix            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixMov            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixOP            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statIssuedInstType_0::No_OpClass          394      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntAlu     11625756      6.43%      6.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntMult        23680      0.01%      6.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntDiv          420      0.00%      6.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatAdd      5896473      3.26%      9.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCmp          410      0.00%      9.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCvt     11662414      6.45%     16.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMult     25160639     13.91%     30.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMultAcc     27517827     15.21%     45.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatDiv      1070749      0.59%     45.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMisc      4876464      2.70%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatSqrt           25      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAdd            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAlu            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCmp            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCvt            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMisc            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMult            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShift            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdDiv            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSqrt            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAes            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAesMix            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::Matrix            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixMov            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixOP            0      0.00%     48.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemRead      4018794      2.22%     50.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemWrite      4461118      2.47%     53.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemRead     66882772     36.97%     90.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemWrite     17696928      9.78%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::total    180894863                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.issueRate        0.430539                       # Inst issue rate ((Count/Cycle))
board.processor.cores0.core.fuBusy            6510166                       # FU busy when requested (Count)
board.processor.cores0.core.fuBusyRate       0.035989                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores0.core.intInstQueueReads    363854230                       # Number of integer instruction queue reads (Count)
board.processor.cores0.core.intInstQueueWrites     19032256                       # Number of integer instruction queue writes (Count)
board.processor.cores0.core.intInstQueueWakeupAccesses     18463396                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores0.core.fpInstQueueReads    328040454                       # Number of floating instruction queue reads (Count)
board.processor.cores0.core.fpInstQueueWrites    131857155                       # Number of floating instruction queue writes (Count)
board.processor.cores0.core.fpInstQueueWakeupAccesses    131764900                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores0.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores0.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores0.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores0.core.intAluAccesses     20130597                       # Number of integer alu accesses (Count)
board.processor.cores0.core.fpAluAccesses    167274038                       # Number of floating point alu accesses (Count)
board.processor.cores0.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.numSquashedInsts        52913                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores0.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores0.core.timesIdled        8688289                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores0.core.idleCycles       96578883                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores0.core.MemDepUnit__0.insertedLoads     40373563                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.insertedStores     22173600                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingLoads      1397629                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingStores       216969                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return        30033      1.86%      1.86% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect        32443      2.01%      3.86% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect         1157      0.07%      3.93% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond      1520053     93.94%     97.87% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond        32424      2.00%     99.88% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0      0.00%     99.88% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond         1987      0.12%    100.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total      1618097                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return         5971      6.44%      6.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect         8712      9.40%     15.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect          821      0.89%     16.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond        59777     64.50%     81.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond        16712     18.03%     99.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0      0.00%     99.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond          688      0.74%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total        92681                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return           44      0.06%      0.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect         8889     12.01%     12.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect          187      0.25%     12.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond        55475     74.96%     87.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond         8676     11.72%     99.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0      0.00%     99.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond          733      0.99%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total        74004                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return        24062      1.58%      1.58% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect        23731      1.56%      3.13% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect          336      0.02%      3.16% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond      1460275     95.73%     98.88% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond        15712      1.03%     99.91% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0      0.00%     99.91% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond         1299      0.09%    100.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total      1525415                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            9      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect         5164      8.14%      8.16% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect          186      0.29%      8.45% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond        53208     83.92%     92.37% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond         4216      6.65%     99.02% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.02% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond          622      0.98%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total        63405                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget       479339     29.62%     29.62% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB      1107542     68.45%     98.07% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS        30033      1.86%     99.93% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect         1183      0.07%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total      1618097                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch        70512     95.28%     95.28% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return         3243      4.38%     99.66% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect           44      0.06%     99.72% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect          205      0.28%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total        74004                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted      1520053                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken      1125183                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect        74004                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss        61436                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted        71992                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted         2012                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups      1618097                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates        71028                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits      1250956                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio     0.773103                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted        65525                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups         3144                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits         1183                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses         1961                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return        30033      1.86%      1.86% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect        32443      2.01%      3.86% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect         1157      0.07%      3.93% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond      1520053     93.94%     97.87% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond        32424      2.00%     99.88% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0      0.00%     99.88% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond         1987      0.12%    100.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total      1618097                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return        29993      8.17%      8.17% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect        11989      3.27%     11.43% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect         1156      0.31%     11.75% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond       309218     84.22%     95.97% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond        12798      3.49%     99.46% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0      0.00%     99.46% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond         1987      0.54%    100.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total       367141                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect         8889     12.51%     12.51% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0      0.00%     12.51% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond        53463     75.27%     87.79% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond         8676     12.21%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total        71028                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect         8889     12.51%     12.51% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     12.51% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond        53463     75.27%     87.79% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond         8676     12.21%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total        71028                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups         3144                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits         1183                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses         1961                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords          920                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords         4064                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes        39571                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops        39566                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes        15504                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used        24062                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct        24053                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            9                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.commit.commitSquashedInsts       432505                       # The number of squashed insts skipped by commit (Count)
board.processor.cores0.core.commit.commitNonSpecStalls          566                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores0.core.commit.branchMispredicts        55838                       # The number of times a branch was mispredicted (Count)
board.processor.cores0.core.commit.numCommittedDist::samples    323436426                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::mean     0.463835                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::stdev     1.139608                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::0    267061282     82.57%     82.57% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::1     16281355      5.03%     87.60% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::2      9149707      2.83%     90.43% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::3      8335949      2.58%     93.01% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::4     22608133      6.99%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::total    323436426                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores0.core.commit.membars          125                       # Number of memory barriers committed (Count)
board.processor.cores0.core.commit.functionCalls        24067                       # Number of function calls committed. (Count)
board.processor.cores0.core.commit.committedInstType_0::No_OpClass          305      0.00%      0.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntAlu     11436715      7.62%      7.62% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntMult        22973      0.02%      7.64% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntDiv          352      0.00%      7.64% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatAdd      5896120      3.93%     11.57% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCmp          207      0.00%     11.57% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCvt     11657135      7.77%     19.34% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMult     25157236     16.77%     36.11% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMultAcc     27514528     18.34%     54.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatDiv      1070747      0.71%     55.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMisc      4875993      3.25%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatSqrt           25      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAdd            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAlu            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCmp            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCvt            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMisc            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMult            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShift            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdDiv            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSqrt            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAes            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAesMix            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::Matrix            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixMov            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixOP            0      0.00%     58.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemRead      2367743      1.58%     59.99% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemWrite      4443217      2.96%     62.95% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemRead     37881907     25.25%     88.20% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemWrite     17695945     11.80%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::total    150021148                       # Class of committed instruction (Count)
board.processor.cores0.core.commit.commitEligibleSamples     22608133                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores0.core.commitStats0.numInsts    150021074                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps    150021148                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP    150021074                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP    150021148                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     2.800665                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.357058                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs     62388812                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts    131749843                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts     85491574                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts     40249542                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts     22139162                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass          305      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu     11436715      7.62%      7.62% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult        22973      0.02%      7.64% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv          352      0.00%      7.64% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd      5896120      3.93%     11.57% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp          207      0.00%     11.57% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt     11657135      7.77%     19.34% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult     25157236     16.77%     36.11% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc     27514528     18.34%     54.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv      1070747      0.71%     55.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc      4875993      3.25%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt           25      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     58.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead      2367743      1.58%     59.99% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite      4443217      2.96%     62.95% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead     37881907     25.25%     88.20% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite     17695945     11.80%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total    150021148                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedControl::IsControl      1525415                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsDirectControl      1499718                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsIndirectControl        25697                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCondControl      1460275                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsUncondControl        65140                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCall        24067                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsReturn        24062                       # Class of control type instructions committed (Count)
board.processor.cores0.core.decode.idleCycles    269242533                       # Number of cycles decode is idle (Cycle)
board.processor.cores0.core.decode.blockedCycles     13588003                       # Number of cycles decode is blocked (Cycle)
board.processor.cores0.core.decode.runCycles     40223253                       # Number of cycles decode is running (Cycle)
board.processor.cores0.core.decode.unblockCycles       464682                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores0.core.decode.squashCycles        61397                       # Number of cycles decode is squashing (Cycle)
board.processor.cores0.core.decode.branchResolved      1123028                       # Number of times decode resolved a branch (Count)
board.processor.cores0.core.decode.branchMispred        18414                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores0.core.decode.decodedInsts    150583886                       # Number of instructions handled by decode (Count)
board.processor.cores0.core.decode.squashedInsts        54968                       # Number of squashed instructions handled by decode (Count)
board.processor.cores0.core.executeStats0.numInsts    180841950                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches      1560147                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts     70880472                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts     22154813                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate     0.430413                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numFpRegReads    176807340                       # Number of times the floating registers were read (Count)
board.processor.cores0.core.executeStats0.numFpRegWrites    111517290                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numIntRegReads    117651055                       # Number of times the integer registers were read (Count)
board.processor.cores0.core.executeStats0.numIntRegWrites     15026943                       # Number of times the integer registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs     93035285                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numMiscRegReads    267687626                       # Number of times the Misc registers were read (Count)
board.processor.cores0.core.executeStats0.numMiscRegWrites    190225889                       # Number of times the Misc registers were written (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch.predictedBranches      1138758                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores0.core.fetch.cycles     42960974                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores0.core.fetch.squashCycles       159126                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores0.core.fetch.cacheLines      9583221                       # Number of cache lines fetched (Count)
board.processor.cores0.core.fetch.icacheSquashes        65103                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores0.core.fetch.nisnDist::samples    323579868                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::mean     0.465695                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::stdev     1.259521                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::0    282873181     87.42%     87.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::1      2270168      0.70%     88.12% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::2      1766855      0.55%     88.67% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::3      1793168      0.55%     89.22% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::4     34876496     10.78%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::max_value            4                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::total    323579868                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetchStats0.numInsts    150689183                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate     0.358648                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.numBranches      1618097                       # Number of branches fetched (Count)
board.processor.cores0.core.fetchStats0.branchRate     0.003851                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.icacheStallCycles    280539331                       # ICache total stall cycles (Cycle)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores0.core.iew.squashCycles        61397                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores0.core.iew.blockCycles        83341                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores0.core.iew.unblockCycles      6632910                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores0.core.iew.dispatchedInsts    150452421                       # Number of instructions dispatched to IQ (Count)
board.processor.cores0.core.iew.dispSquashedInsts         1235                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores0.core.iew.dispLoadInsts     40373563                       # Number of dispatched load instructions (Count)
board.processor.cores0.core.iew.dispStoreInsts     22173600                       # Number of dispatched store instructions (Count)
board.processor.cores0.core.iew.dispNonSpecInsts          691                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores0.core.iew.iqFullEvents           52                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.lsqFullEvents      6515120                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.memOrderViolationEvents         5718                       # Number of memory order violations (Count)
board.processor.cores0.core.iew.predictedTakenIncorrect         2748                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores0.core.iew.predictedNotTakenIncorrect        56511                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores0.core.iew.branchMispredicts        59259                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores0.core.iew.instsToCommit    150232683                       # Cumulative count of insts sent to commit (Count)
board.processor.cores0.core.iew.writebackCount    150228296                       # Cumulative count of insts written-back (Count)
board.processor.cores0.core.iew.producerInst     84186345                       # Number of instructions producing a value (Count)
board.processor.cores0.core.iew.consumerInst     97549154                       # Number of instructions consuming a value (Count)
board.processor.cores0.core.iew.wbRate       0.357551                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores0.core.iew.wbFanout     0.863015                       # Average fanout of values written-back ((Count/Count))
board.processor.cores0.core.lsq0.forwLoads       640270                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores0.core.lsq0.squashedLoads       124021                       # Number of loads squashed (Count)
board.processor.cores0.core.lsq0.ignoredResponses          227                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores0.core.lsq0.memOrderViolation         5718                       # Number of memory ordering violations (Count)
board.processor.cores0.core.lsq0.squashedStores        34330                       # Number of stores squashed (Count)
board.processor.cores0.core.lsq0.rescheduledLoads           44                       # Number of loads that were rescheduled (Count)
board.processor.cores0.core.lsq0.blockedByCache        40680                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores0.core.lsq0.loadToUse::samples     40249542                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::mean    49.142770                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::stdev    17.274080                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::0-9       637077      1.58%      1.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::10-19       274850      0.68%      2.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::20-29        91508      0.23%      2.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::30-39       174690      0.43%      2.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::40-49     32939126     81.84%     84.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::50-59      2054829      5.11%     89.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::60-69       282038      0.70%     90.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::70-79       123408      0.31%     90.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::80-89       149795      0.37%     91.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::90-99      2746245      6.82%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::100-109       534179      1.33%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::110-119         9900      0.02%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::120-129       224641      0.56%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::130-139         6024      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::140-149          619      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::150-159          136      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::160-169           81      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::170-179           16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::180-189            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::190-199            4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::200-209            9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::210-219            2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::220-229            4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::230-239            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::240-249           15      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::250-259            8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::260-269            6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::270-279           13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::280-289           58      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::290-299           12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::overflows          247      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::max_value         1388                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::total     40249542                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.mmu.dtb.readHits            0                       # read hits (Count)
board.processor.cores0.core.mmu.dtb.readMisses            0                       # read misses (Count)
board.processor.cores0.core.mmu.dtb.readAccesses            0                       # read accesses (Count)
board.processor.cores0.core.mmu.dtb.writeHits            0                       # write hits (Count)
board.processor.cores0.core.mmu.dtb.writeMisses            0                       # write misses (Count)
board.processor.cores0.core.mmu.dtb.writeAccesses            0                       # write accesses (Count)
board.processor.cores0.core.mmu.dtb.hits            0                       # Total TLB (read and write) hits (Count)
board.processor.cores0.core.mmu.dtb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores0.core.mmu.dtb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.readHits            0                       # read hits (Count)
board.processor.cores0.core.mmu.itb.readMisses            0                       # read misses (Count)
board.processor.cores0.core.mmu.itb.readAccesses            0                       # read accesses (Count)
board.processor.cores0.core.mmu.itb.writeHits            0                       # write hits (Count)
board.processor.cores0.core.mmu.itb.writeMisses            0                       # write misses (Count)
board.processor.cores0.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
board.processor.cores0.core.mmu.itb.hits            0                       # Total TLB (read and write) hits (Count)
board.processor.cores0.core.mmu.itb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores0.core.mmu.itb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.rename.squashCycles        61397                       # Number of cycles rename is squashing (Cycle)
board.processor.cores0.core.rename.idleCycles    269704042                       # Number of cycles rename is idle (Cycle)
board.processor.cores0.core.rename.blockCycles      6734147                       # Number of cycles rename is blocking (Cycle)
board.processor.cores0.core.rename.serializeStallCycles        27600                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores0.core.rename.runCycles     40192114                       # Number of cycles rename is running (Cycle)
board.processor.cores0.core.rename.unblockCycles      6860568                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores0.core.rename.renamedInsts    150547670                       # Number of instructions processed by rename (Count)
board.processor.cores0.core.rename.ROBFullEvents          909                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores0.core.rename.IQFullEvents           95                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores0.core.rename.LQFullEvents      3822804                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores0.core.rename.SQFullEvents      2648519                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores0.core.rename.renamedOperands    126817908                       # Number of destination operands rename has renamed (Count)
board.processor.cores0.core.rename.lookups    267849474                       # Number of register rename lookups that rename has made (Count)
board.processor.cores0.core.rename.intLookups     87415765                       # Number of integer rename lookups (Count)
board.processor.cores0.core.rename.fpLookups    176840302                       # Number of floating rename lookups (Count)
board.processor.cores0.core.rename.committedMaps    126381490                       # Number of HB maps that are committed (Count)
board.processor.cores0.core.rename.undoneMaps       436418                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores0.core.rename.serializing          491                       # count of serializing insts renamed (Count)
board.processor.cores0.core.rename.tempSerializing          487                       # count of temporary serializing insts renamed (Count)
board.processor.cores0.core.rename.skidInsts      3138882                       # count of insts added to the skid buffer (Count)
board.processor.cores0.core.rob.reads       451280542                       # The number of ROB reads (Count)
board.processor.cores0.core.rob.writes      301051141                       # The number of ROB writes (Count)
board.processor.cores0.core.thread_0.numInsts    150021074                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps    150021148                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls           89                       # Number of system calls (Count)
board.processor.cores1.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate             nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate            nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.mmu.dtb.readHits            0                       # read hits (Count)
board.processor.cores1.core.mmu.dtb.readMisses            0                       # read misses (Count)
board.processor.cores1.core.mmu.dtb.readAccesses            0                       # read accesses (Count)
board.processor.cores1.core.mmu.dtb.writeHits            0                       # write hits (Count)
board.processor.cores1.core.mmu.dtb.writeMisses            0                       # write misses (Count)
board.processor.cores1.core.mmu.dtb.writeAccesses            0                       # write accesses (Count)
board.processor.cores1.core.mmu.dtb.hits            0                       # Total TLB (read and write) hits (Count)
board.processor.cores1.core.mmu.dtb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores1.core.mmu.dtb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.readHits            0                       # read hits (Count)
board.processor.cores1.core.mmu.itb.readMisses            0                       # read misses (Count)
board.processor.cores1.core.mmu.itb.readAccesses            0                       # read accesses (Count)
board.processor.cores1.core.mmu.itb.writeHits            0                       # write hits (Count)
board.processor.cores1.core.mmu.itb.writeMisses            0                       # write misses (Count)
board.processor.cores1.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
board.processor.cores1.core.mmu.itb.hits            0                       # Total TLB (read and write) hits (Count)
board.processor.cores1.core.mmu.itb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores1.core.mmu.itb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON 105039447250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads               0                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes              0                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
