#include "ks_oal.h"

SRAM_DATA_RF_SECTION UINT16 rf_cx9261_cfg_reload[11][4] =
{
// //************************************************************
	// // Set FDD
// //************************************************************
{0xF0, 0x0E, 0x00, 0x001}, // Set FDD SPI,fdd,pin  //b0
//{0xF0, 0x9E, 0x30, 0x001},  //TONE_F=DATA_CLK*4/32
//{0xF0, 0x9F, 0x82, 0x001},
//{0xF0, 0xA0, 0x10, 0x001}, // TX_IN
{0xF0, 0x21, 0xD0, 0x001}, // cal
{0xF0, 0x22, 0x00, 0x001},  //1t1r 0x40
//{0xF0, 0xF3, 0x40, 0x001},  //1t1r 0x40
{0xF0, 0x23, 0x00, 0x001},  //fb_clk delay 4 ns
//BBPLL set
{0xF0, 0x21, 0x10, 0x001}, //  03PLL1 OPEN
{0xF0, 0x21, 0x00, 0x001}, // f_ref 1/4=07
{0xF0, 0x10, 0x8A, 0x001}, // BBPLL 1.25V
{0xF0, 0x0F, 0x1F, 0x001}, // BBPLL R1 C7
{0xF0, 0x21, 0xFF, 0x001}, // BBPLL R3
{0xF0, 0x22, 0xFF, 0x001}, // BBPLL I
{0xF0, 0x23, 0xFF, 0x001} 
};
	
SRAM_DATA_RF_SECTION UINT16 rf_cx9261_cfg[95][4] =
{
// //************************************************************
	// // Set FDD
// //************************************************************
{0xF0, 0x0D, 0x30, 0x001}, // Set FDD SPI,fdd,pin  //b0
//{0xF0, 0x9E, 0x30, 0x001},  //TONE_F=DATA_CLK*4/32
//{0xF0, 0x9F, 0x82, 0x001},
//{0xF0, 0xA0, 0x10, 0x001}, // TX_IN
{0xF0, 0x11, 0x1C, 0x001}, // cal
{0xF0, 0xF1, 0x50, 0x001},  //1t1r 0x40
//{0xF0, 0xF3, 0x40, 0x001},  //1t1r 0x40
{0xF0, 0xFC, 0x20, 0x001},  //fb_clk delay 4 ns
//BBPLL set
{0xF0, 0x0F, 0x03, 0x001}, //  03PLL1 OPEN
{0xF0, 0x24, 0x03, 0x001}, // f_ref 1/4=07
{0xF0, 0x25, 0x0D, 0x001}, // BBPLL 1.25V
{0xF0, 0x26, 0xC0, 0x001}, // BBPLL R1 C7
{0xF0, 0x27, 0x01, 0x001}, // BBPLL R3
{0xF0, 0x28, 0x21, 0x001}, // BBPLL I
{0xF0, 0x29, 0xF5, 0x001}, // 
//1368M hz
{0xF0, 0x2B, 0x33, 0x001}, // 0 2F
{0xF0, 0x2C, 0x66, 0x001}, // <24:17> 85
{0xF0, 0x2D, 0x66, 0x001}, // <16:9> e8
{0xF0, 0x2E, 0x66, 0x001}, // <8:1> 5e
{0xF0, 0x2F, 0x1C, 0x001}, // <0>
 // //************************************************************
	// // RX1 ADC
// //************************************************************
{0xF0, 0x66, 0x10, 0x001}, // 27 69
{0xF0, 0x67, 0x04, 0x001}, // 05
{0xF0, 0x69, 0x4b, 0x001}, // 1B
//RX1 PLL2=1368Mhz
{0xF0, 0x0F, 0x03, 0x001}, //
{0xF0, 0x3B, 0x03, 0x001}, // 
{0xF3, 0xC1, 0x30, 0x001}, //
{0xF3, 0xC2, 0xE5, 0x001}, // 
{0xF3, 0xC0, 0x39, 0x001}, // N    1344M // 39
{0xF3, 0xC2, 0x65, 0x001}, // <0>
{0xF3, 0xC3, 0x00, 0x001}, // <8:1>
{0xF3, 0xC4, 0x00, 0x001}, // <16:9>
{0xF3, 0xC5, 0x00, 0x001}, // <24:17>
{0xF0, 0x3C, 0x0D, 0x001}, // 
{0xF0, 0x3D, 0x06, 0x001}, // 
{0xF0, 0x3F, 0x27, 0x001}, // 
{0xF0, 0x42, 0x20, 0x001}, // 
{0xF0, 0x43, 0x7C, 0x001}, // 
{0xF0, 0x44, 0x86, 0x001}, // 
{0xF0, 0x45, 0x40, 0x001}, // 
{0xF0, 0x47, 0x81, 0x001}, // 
//Filter
{0xF0, 0x94, 0xFF, 0x001}, // 
{0xF0, 0x95, 0x0A, 0x001}, //
//RX_CH//GAIN
{0xF0, 0x73, 0x00, 0x001},

{0xF0, 0x6D, 0x0F, 0x001}, // 0 db, 3F, rx gain
{0xF0, 0x6C, 0x00, 0x001}, // 0 db, 2F, rx gain
//{0xF0, 0x6D, 0x3F, 0x001}, // 40 db, 0x3F, rx gain
//{0xF0, 0x6C, 0x27, 0x001}, // 40 db, 0x27, rx gain
//{0xF0, 0x6D, 0x3F, 0x001}, // 65 db, 0x3F, rx gain
//{0xF0, 0x6C, 0x2F, 0x001}, // 65 db, 0x2F, rx gain

{0xF0, 0x6A, 0x28, 0x001}, 

{0xF0, 0x5B, 0x3F, 0x001}, // 0 db, 3C, rx gain
{0xF0, 0x5C, 0x63, 0x001}, // 0 db, 60, rx gain
//{0xF0, 0x5B, 0x3F, 0x001}, // 40 db, 0x3F, rx gain
//{0xF0, 0x5C, 0x60, 0x001}, // 40 db, 0x60, rx gain
//{0xF0, 0x5B, 0xFF, 0x001}, // 65 db, 0xFF, rx gain
//{0xF0, 0x5C, 0x65, 0x001}, // 65 db, 0x65, rx gain

//TX
{0xF0, 0x83, 0x04, 0x001}, //0db tx attenuation
{0xF0, 0x84, 0xC0, 0x001}, // 
{0xF0, 0x85, 0xD8, 0x001}, //0db tx attenuation
{0xF0, 0x86, 0x81, 0x001}, // 
{0xF0, 0x8A, 0xF0, 0x001}, //
//DIG_GAIN
{0xF0, 0x7A, 0x00, 0x001}, // 
{0xF0, 0x82, 0x00, 0x001}, // 
//DC CAL
{0xF0, 0x5D, 0x01, 0x001}, // 
{0xF0, 0x5E, 0x0F, 0x001}, // 
{0xF0, 0x5F, 0x3F, 0x001}, // 07
{0xF0, 0x90, 0x3F, 0x0FF}, //
{0xF0, 0x91, 0x04, 0x0FF}, // 07
{0xF0, 0x92, 0xFF, 0x001}, // 
{0xF0, 0x93, 0xFF, 0x001}, //  00
{0xF0, 0x5B, 0x3F, 0x001}, // 0DB  3C  7+
{0xF0, 0x91, 0x04, 0x001}, // 0DB  3C  7+
{0xF0, 0x5B, 0x00, 0x001}, // 0DB  3C  7+
//RX CHANNEL SET
//{0xF0, 0x99, 0x26, 0x001}, //
{0xF0, 0x9A, 0x28, 0x001}, //41 20 40
//TX CHANNEL SET
{0xF0, 0x9B, 0x17, 0x001}, //2c  28
//DIG INTERFACE SET
{0xF0, 0xED, 0x01, 0x001}, //
{0xF0, 0x10, 0x00, 0x001}, // 
{0xF0, 0x23, 0xFE, 0x001}, // 
{0xF0, 0x23, 0xFF, 0x001}, // 
//{0x70, 0x14, 0x00, 0x001}, //  READ ensm
//RSSI
{0xF0, 0x7B, 0x38, 0x001}, // 
//TX1 PLL1 FREQ SET
{0xF3, 0x01, 0x30, 0x001}, //
{0xF3, 0x00, 0x38, 0x001}, // N
{0xF3, 0x02, 0x65, 0x001}, // <0>
{0xF3, 0x03, 0x00, 0x001}, // <8:1>
{0xF3, 0x04, 0x00, 0x001}, // <16:9>
{0xF3, 0x05, 0x00, 0x001}, // <24:17>
{0xF0, 0x4D, 0x03, 0x001}, //
{0xF0, 0x4E, 0xC3, 0x001}, //
{0xF0, 0x51, 0x27, 0x001}, //
{0xF0, 0x54, 0x20, 0x001}, //
{0xF0, 0x56, 0x4E, 0x001}, //
{0xF0, 0x0E, 0x00, 0x001}, // 
//I/Q CAL
{0xF0, 0xB0, 0x03, 0x001}, // <16:9>
{0xF0, 0xB1, 0x02, 0x001}, // <24:17>
{0xF0, 0xB2, 0x17, 0x001}, //
{0xF0, 0xB3, 0xFF, 0x001}, //
{0xF0, 0xB4, 0x0F, 0x001}, //
//rx_iq
{0xF0, 0x11, 0x10, 0x001}, //
{0xF0, 0x11, 0x11, 0x0FF}, //
//tx_iq
{0xF0, 0x11, 0x10, 0x001}, //
{0xF0, 0x11, 0x12, 0x0FF}, //
//rc
{0xF0, 0x11, 0x10, 0x001}, //
{0xF0, 0x11, 0x14, 0x0FF}, //
//adc
{0xF0, 0x11, 0x10, 0x001}, //
{0xF0, 0x11, 0x18, 0x0FF}, //

//{0xF0, 0x11, 0x1C, 0x001}, //
//{0xF0, 0x11, 0x1D, 0x001}, //
//RX_IQ CAL
//{0xF0, 0x22, 0xCF, 0x001}, //
//{0xF0, 0x22, 0xFF, 0x001}, //
//{0xF0, 0x11, 0x1C, 0x001}, //
//{0xF0, 0x11, 0x1E, 0x0AA}, //
//{0xF0, 0x11, 0x1F, 0x001}, //
{0xF0, 0x0E, 0x00, 0x001},  //
//{0xF0, 0x0E, 0x02, 0x001},  // TX 02  rx 01
{0xF0, 0x0D, 0x30, 0x001},

};
