<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 139 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/dumpvars.v.html" target="file-frame">third_party/tests/ivtest/ivltests/dumpvars.v</a>
defines: 
time_elapsed: 1.724s
ram usage: 38808 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpau4xgqld/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/dumpvars.v.html" target="file-frame">third_party/tests/ivtest/ivltests/dumpvars.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/dumpvars.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/dumpvars.v:30</a>: No timescale set for &#34;dumptest&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/dumpvars.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/dumpvars.v:46</a>: No timescale set for &#34;submod&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/dumpvars.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/dumpvars.v:30</a>: Compile module &#34;work@dumptest&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/dumpvars.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/dumpvars.v:46</a>: Compile module &#34;work@submod&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/dumpvars.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/dumpvars.v:30</a>: Top level module &#34;work@dumptest&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpau4xgqld/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_dumptest
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpau4xgqld/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpau4xgqld/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@dumptest)
 |vpiName:work@dumptest
 |uhdmallPackages:
 \_package: builtin, parent:work@dumptest
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@dumptest, file:<a href="../../../../third_party/tests/ivtest/ivltests/dumpvars.v.html" target="file-frame">third_party/tests/ivtest/ivltests/dumpvars.v</a>, line:30, parent:work@dumptest
   |vpiDefName:work@dumptest
   |vpiFullName:work@dumptest
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:36
       |vpiFullName:work@dumptest
       |vpiStmt:
       \_sys_func_call: ($dumpfile), line:37
         |vpiName:$dumpfile
         |vpiArgument:
         \_constant: , line:37
           |vpiConstType:6
           |vpiDecompile:&#34;work/dumptest.vcd&#34;
           |vpiSize:19
           |STRING:&#34;work/dumptest.vcd&#34;
       |vpiStmt:
       \_sys_func_call: ($dumpvars), line:38
         |vpiName:$dumpvars
         |vpiArgument:
         \_constant: , line:38
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
         |vpiArgument:
         \_ref_obj: (dumptest.u1), line:38
           |vpiName:dumptest.u1
       |vpiStmt:
       \_sys_func_call: ($dumpvars), line:39
         |vpiName:$dumpvars
         |vpiArgument:
         \_constant: , line:39
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
         |vpiArgument:
         \_ref_obj: (u2), line:39
           |vpiName:u2
       |vpiStmt:
       \_sys_func_call: ($display), line:40
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:40
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
       |vpiStmt:
       \_sys_func_call: ($finish), line:41
         |vpiName:$finish
 |uhdmallModules:
 \_module: work@submod, file:<a href="../../../../third_party/tests/ivtest/ivltests/dumpvars.v.html" target="file-frame">third_party/tests/ivtest/ivltests/dumpvars.v</a>, line:46, parent:work@dumptest
   |vpiDefName:work@submod
   |vpiFullName:work@submod
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_assignment: , line:49
       |vpiOpType:82
       |vpiBlocking:1
       |vpiLhs:
       \_ref_obj: (a), line:49
         |vpiName:a
         |vpiFullName:work@submod.a
       |vpiRhs:
       \_ref_obj: (b), line:49
         |vpiName:b
         |vpiFullName:work@submod.b
   |vpiPort:
   \_port: (b), line:46
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:46
         |vpiName:b
         |vpiFullName:work@submod.b
   |vpiNet:
   \_logic_net: (a), line:48
     |vpiName:a
     |vpiFullName:work@submod.a
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (b), line:46
 |uhdmtopModules:
 \_module: work@dumptest (work@dumptest), file:<a href="../../../../third_party/tests/ivtest/ivltests/dumpvars.v.html" target="file-frame">third_party/tests/ivtest/ivltests/dumpvars.v</a>, line:30
   |vpiDefName:work@dumptest
   |vpiName:work@dumptest
   |vpiModule:
   \_module: work@submod (u1), file:<a href="../../../../third_party/tests/ivtest/ivltests/dumpvars.v.html" target="file-frame">third_party/tests/ivtest/ivltests/dumpvars.v</a>, line:32, parent:work@dumptest
     |vpiDefName:work@submod
     |vpiName:u1
     |vpiFullName:work@dumptest.u1
     |vpiPort:
     \_port: (b), line:46, parent:u1
       |vpiName:b
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (0), line:32
         |vpiName:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:46, parent:u1
           |vpiName:b
           |vpiFullName:work@dumptest.u1.b
     |vpiNet:
     \_logic_net: (a), line:48, parent:u1
       |vpiName:a
       |vpiFullName:work@dumptest.u1.a
       |vpiNetType:48
     |vpiNet:
     \_logic_net: (b), line:46, parent:u1
     |vpiInstance:
     \_module: work@dumptest (work@dumptest), file:<a href="../../../../third_party/tests/ivtest/ivltests/dumpvars.v.html" target="file-frame">third_party/tests/ivtest/ivltests/dumpvars.v</a>, line:30
   |vpiModule:
   \_module: work@submod (u2), file:<a href="../../../../third_party/tests/ivtest/ivltests/dumpvars.v.html" target="file-frame">third_party/tests/ivtest/ivltests/dumpvars.v</a>, line:33, parent:work@dumptest
     |vpiDefName:work@submod
     |vpiName:u2
     |vpiFullName:work@dumptest.u2
     |vpiPort:
     \_port: (b), line:46, parent:u2
       |vpiName:b
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (1), line:33
         |vpiName:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:46, parent:u2
           |vpiName:b
           |vpiFullName:work@dumptest.u2.b
     |vpiNet:
     \_logic_net: (a), line:48, parent:u2
       |vpiName:a
       |vpiFullName:work@dumptest.u2.a
       |vpiNetType:48
     |vpiNet:
     \_logic_net: (b), line:46, parent:u2
     |vpiInstance:
     \_module: work@dumptest (work@dumptest), file:<a href="../../../../third_party/tests/ivtest/ivltests/dumpvars.v.html" target="file-frame">third_party/tests/ivtest/ivltests/dumpvars.v</a>, line:30
Object: \work_dumptest of type 3000
Object: \work_dumptest of type 32
Object: \u1 of type 32
Object: \b of type 44
Object: \a of type 36
Object: \b of type 36
Object: \u2 of type 32
Object: \b of type 44
Object: \a of type 36
Object: \b of type 36
Object: \work_dumptest of type 32
Object:  of type 24
Object:  of type 4
Object: \$dumpfile of type 56
Object:  of type 7
Object: \$dumpvars of type 56
Object:  of type 7
Object: \dumptest.u1 of type 608
Object: \$dumpvars of type 56
Object:  of type 7
Object: \u2 of type 608
Object: \$display of type 56
Object:  of type 7
Object: \$finish of type 56
Object: \work_submod of type 32
Object: \b of type 44
Object:  of type 24
Object:  of type 3
Object: \a of type 608
Object: \b of type 608
Object: \a of type 36
Object: \b of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_submod&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1a57990] str=&#39;\work_submod&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/dumpvars.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/dumpvars.v:46</a>.0-46.0&gt; [0x1a57c30] str=&#39;\b&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/dumpvars.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/dumpvars.v:48</a>.0-48.0&gt; [0x1a58520] str=&#39;\a&#39; reg
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1a5a700]
        AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/dumpvars.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/dumpvars.v:49</a>.0-49.0&gt; [0x1a5a8c0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/dumpvars.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/dumpvars.v:49</a>.0-49.0&gt; [0x1a5aa60] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/dumpvars.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/dumpvars.v:49</a>.0-49.0&gt; [0x1a5ac10] str=&#39;\b&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1a57990] str=&#39;\work_submod&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/dumpvars.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/dumpvars.v:46</a>.0-46.0&gt; [0x1a57c30] str=&#39;\b&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/dumpvars.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/dumpvars.v:48</a>.0-48.0&gt; [0x1a58520] str=&#39;\a&#39; reg basic_prep range=[0:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1a5a700] basic_prep
        AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/dumpvars.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/dumpvars.v:49</a>.0-49.0&gt; [0x1a5a8c0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/dumpvars.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/dumpvars.v:49</a>.0-49.0&gt; [0x1a5aa60 -&gt; 0x1a58520] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/dumpvars.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/dumpvars.v:49</a>.0-49.0&gt; [0x1a5ac10 -&gt; 0x1a57c30] str=&#39;\b&#39; basic_prep
Segmentation fault

</pre>
</body>