v 20121031 2
P 100 300 100 300 1 0 0
{
T 150 250 5 10 0 1 0 0 1
pinnumber=PULL
T 150 250 5 10 0 0 0 0 1
pinseq=1
T 150 250 5 10 0 1 0 0 1
pinlabel=n_a
T 150 250 5 10 0 1 0 0 1
pintype=in
}
L 100 50 0 90 3 0 0 0 -1 -1
L 0 90 200 130 3 0 0 0 -1 -1
L 200 130 0 180 3 0 0 0 -1 -1
L 0 180 200 220 3 0 0 0 -1 -1
L 200 220 100 250 3 0 0 0 -1 -1
L 100 50 100 0 3 0 0 0 -1 -1
L 50 0 150 0 3 0 0 0 -1 -1
L 100 300 100 250 3 0 0 0 -1 -1
T 200 100 2 10 0 0 0 0 1
description=VERILOG_PORTS=POSITIONAL
T 200 100 5 10 1 1 0 0 1
refdes=G?
T 600 100 9 10 0 0 0 0 1
numslots=0
T 600 100 9 10 0 0 0 0 1
device=none
T 600 100 9 10 0 0 0 0 1
footprint=unknown
