#pragma once
#include <cstdint>
#define INTEL_X86_EDGE_BIT	18
#define INTEL_X86_ANY_BIT	21
#define INTEL_X86_INV_BIT	23
#define INTEL_X86_CMASK_BIT 24
#define INTEL_X86_MOD_EDGE	(1 << INTEL_X86_EDGE_BIT)
#define INTEL_X86_MOD_ANY	(1 << INTEL_X86_ANY_BIT)
#define INTEL_X86_MOD_INV	(1 << INTEL_X86_INV_BIT)
namespace optkit::intel::icx_unc_m2pcie{
	enum icx_unc_m2pcie : uint64_t {
		UNC_M2P_AG0_AD_CRD_ACQUIRED0 = 0x0080, // CMS Agent0 AD Credits Acquired
		UNC_M2P_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG0_AD_CRD_OCCUPANCY0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M2P_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG0_AD_CRD_OCCUPANCY0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M2P_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG0_AD_CRD_OCCUPANCY0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M2P_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG0_AD_CRD_OCCUPANCY0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M2P_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG0_AD_CRD_OCCUPANCY0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M2P_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG0_AD_CRD_OCCUPANCY0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M2P_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG0_AD_CRD_OCCUPANCY0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M2P_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG0_AD_CRD_OCCUPANCY0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M2P_AG0_AD_CRD_ACQUIRED1 = 0x0081, // CMS Agent0 AD Credits Acquired
		UNC_M2P_AG0_AD_CRD_ACQUIRED1__MASK__ICX_UNC_M2P_AG0_AD_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M2P_AG0_AD_CRD_ACQUIRED1__MASK__ICX_UNC_M2P_AG0_AD_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M2P_AG0_AD_CRD_ACQUIRED1__MASK__ICX_UNC_M2P_AG0_AD_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M2P_AG0_AD_CRD_OCCUPANCY0 = 0x0082, // CMS Agent0 AD Credits Occupancy
		UNC_M2P_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_AG0_AD_CRD_OCCUPANCY0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M2P_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_AG0_AD_CRD_OCCUPANCY0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M2P_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_AG0_AD_CRD_OCCUPANCY0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M2P_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_AG0_AD_CRD_OCCUPANCY0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M2P_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_AG0_AD_CRD_OCCUPANCY0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M2P_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_AG0_AD_CRD_OCCUPANCY0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M2P_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_AG0_AD_CRD_OCCUPANCY0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M2P_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_AG0_AD_CRD_OCCUPANCY0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M2P_AG0_AD_CRD_OCCUPANCY1 = 0x0083, // CMS Agent0 AD Credits Occupancy
		UNC_M2P_AG0_AD_CRD_OCCUPANCY1__MASK__ICX_UNC_M2P_AG0_AD_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M2P_AG0_AD_CRD_OCCUPANCY1__MASK__ICX_UNC_M2P_AG0_AD_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M2P_AG0_AD_CRD_OCCUPANCY1__MASK__ICX_UNC_M2P_AG0_AD_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M2P_AG0_BL_CRD_ACQUIRED0 = 0x0088, // CMS Agent0 BL Credits Acquired
		UNC_M2P_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG0_BL_CRD_OCCUPANCY0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M2P_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG0_BL_CRD_OCCUPANCY0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M2P_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG0_BL_CRD_OCCUPANCY0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M2P_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG0_BL_CRD_OCCUPANCY0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M2P_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG0_BL_CRD_OCCUPANCY0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M2P_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG0_BL_CRD_OCCUPANCY0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M2P_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG0_BL_CRD_OCCUPANCY0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M2P_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG0_BL_CRD_OCCUPANCY0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M2P_AG0_BL_CRD_ACQUIRED1 = 0x0089, // CMS Agent0 BL Credits Acquired
		UNC_M2P_AG0_BL_CRD_ACQUIRED1__MASK__ICX_UNC_M2P_AG0_BL_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M2P_AG0_BL_CRD_ACQUIRED1__MASK__ICX_UNC_M2P_AG0_BL_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M2P_AG0_BL_CRD_ACQUIRED1__MASK__ICX_UNC_M2P_AG0_BL_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M2P_AG0_BL_CRD_OCCUPANCY0 = 0x008a, // CMS Agent0 BL Credits Occupancy
		UNC_M2P_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_AG0_BL_CRD_OCCUPANCY0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M2P_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_AG0_BL_CRD_OCCUPANCY0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M2P_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_AG0_BL_CRD_OCCUPANCY0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M2P_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_AG0_BL_CRD_OCCUPANCY0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M2P_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_AG0_BL_CRD_OCCUPANCY0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M2P_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_AG0_BL_CRD_OCCUPANCY0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M2P_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_AG0_BL_CRD_OCCUPANCY0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M2P_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_AG0_BL_CRD_OCCUPANCY0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M2P_AG0_BL_CRD_OCCUPANCY1 = 0x008b, // CMS Agent0 BL Credits Occupancy
		UNC_M2P_AG0_BL_CRD_OCCUPANCY1__MASK__ICX_UNC_M2P_AG0_BL_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M2P_AG0_BL_CRD_OCCUPANCY1__MASK__ICX_UNC_M2P_AG0_BL_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M2P_AG0_BL_CRD_OCCUPANCY1__MASK__ICX_UNC_M2P_AG0_BL_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M2P_AG1_AD_CRD_ACQUIRED0 = 0x0084, // CMS Agent1 AD Credits Acquired
		UNC_M2P_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG1_AD_CRD_OCCUPANCY0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M2P_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG1_AD_CRD_OCCUPANCY0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M2P_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG1_AD_CRD_OCCUPANCY0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M2P_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG1_AD_CRD_OCCUPANCY0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M2P_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG1_AD_CRD_OCCUPANCY0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M2P_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG1_AD_CRD_OCCUPANCY0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M2P_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG1_AD_CRD_OCCUPANCY0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M2P_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG1_AD_CRD_OCCUPANCY0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M2P_AG1_AD_CRD_ACQUIRED1 = 0x0085, // CMS Agent1 AD Credits Acquired
		UNC_M2P_AG1_AD_CRD_ACQUIRED1__MASK__ICX_UNC_M2P_AG1_AD_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M2P_AG1_AD_CRD_ACQUIRED1__MASK__ICX_UNC_M2P_AG1_AD_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M2P_AG1_AD_CRD_ACQUIRED1__MASK__ICX_UNC_M2P_AG1_AD_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M2P_AG1_AD_CRD_OCCUPANCY0 = 0x0086, // CMS Agent1 AD Credits Occupancy
		UNC_M2P_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_AG1_AD_CRD_OCCUPANCY0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M2P_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_AG1_AD_CRD_OCCUPANCY0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M2P_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_AG1_AD_CRD_OCCUPANCY0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M2P_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_AG1_AD_CRD_OCCUPANCY0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M2P_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_AG1_AD_CRD_OCCUPANCY0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M2P_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_AG1_AD_CRD_OCCUPANCY0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M2P_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_AG1_AD_CRD_OCCUPANCY0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M2P_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_AG1_AD_CRD_OCCUPANCY0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M2P_AG1_AD_CRD_OCCUPANCY1 = 0x0087, // CMS Agent1 AD Credits Occupancy
		UNC_M2P_AG1_AD_CRD_OCCUPANCY1__MASK__ICX_UNC_M2P_AG1_AD_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M2P_AG1_AD_CRD_OCCUPANCY1__MASK__ICX_UNC_M2P_AG1_AD_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M2P_AG1_AD_CRD_OCCUPANCY1__MASK__ICX_UNC_M2P_AG1_AD_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M2P_AG1_BL_CRD_ACQUIRED0 = 0x008c, // CMS Agent1 BL Credits Acquired
		UNC_M2P_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG1_BL_CRD_ACQUIRED0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M2P_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG1_BL_CRD_ACQUIRED0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M2P_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG1_BL_CRD_ACQUIRED0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M2P_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG1_BL_CRD_ACQUIRED0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M2P_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG1_BL_CRD_ACQUIRED0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M2P_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG1_BL_CRD_ACQUIRED0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M2P_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG1_BL_CRD_ACQUIRED0__TGR6 = 0x4000ull, // For Transgress 4 (experimental)
		UNC_M2P_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2P_AG1_BL_CRD_ACQUIRED0__TGR7 = 0x8000ull, // For Transgress 5 (experimental)
		UNC_M2P_AG1_BL_CRD_ACQUIRED1 = 0x008d, // CMS Agent1 BL Credits Acquired
		UNC_M2P_AG1_BL_CRD_ACQUIRED1__MASK__ICX_UNC_M2P_AG1_BL_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M2P_AG1_BL_CRD_ACQUIRED1__MASK__ICX_UNC_M2P_AG1_BL_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M2P_AG1_BL_CRD_ACQUIRED1__MASK__ICX_UNC_M2P_AG1_BL_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M2P_AG1_BL_CRD_OCCUPANCY0 = 0x008e, // CMS Agent1 BL Credits Occupancy
		UNC_M2P_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M2P_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M2P_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M2P_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M2P_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M2P_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M2P_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M2P_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M2P_AG1_BL_CRD_OCCUPANCY1 = 0x008f, // CMS Agent1 BL Credits Occupancy
		UNC_M2P_AG1_BL_CRD_OCCUPANCY1__MASK__ICX_UNC_M2P_AG1_BL_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M2P_AG1_BL_CRD_OCCUPANCY1__MASK__ICX_UNC_M2P_AG1_BL_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M2P_AG1_BL_CRD_OCCUPANCY1__MASK__ICX_UNC_M2P_AG1_BL_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M2P_CLOCKTICKS = 0x0001, // Clockticks of the mesh to PCI (M2P)
		UNC_M2P_CMS_CLOCKTICKS = 0x00c0, // CMS Clockticks
		UNC_M2P_DISTRESS_ASSERTED = 0x00af, // Distress signal asserted
		UNC_M2P_DISTRESS_ASSERTED__MASK__ICX_UNC_M2P_DISTRESS_ASSERTED__DPT_LOCAL = 0x0400ull, // DPT Local (experimental)
		UNC_M2P_DISTRESS_ASSERTED__MASK__ICX_UNC_M2P_DISTRESS_ASSERTED__DPT_NONLOCAL = 0x0800ull, // DPT Remote (experimental)
		UNC_M2P_DISTRESS_ASSERTED__MASK__ICX_UNC_M2P_DISTRESS_ASSERTED__DPT_STALL_IV = 0x4000ull, // DPT Stalled - IV (experimental)
		UNC_M2P_DISTRESS_ASSERTED__MASK__ICX_UNC_M2P_DISTRESS_ASSERTED__DPT_STALL_NOCRD = 0x8000ull, // DPT Stalled -  No Credit (experimental)
		UNC_M2P_DISTRESS_ASSERTED__MASK__ICX_UNC_M2P_DISTRESS_ASSERTED__HORZ = 0x0200ull, // Horizontal (experimental)
		UNC_M2P_DISTRESS_ASSERTED__MASK__ICX_UNC_M2P_DISTRESS_ASSERTED__PMM_LOCAL = 0x1000ull, // PMM Local (experimental)
		UNC_M2P_DISTRESS_ASSERTED__MASK__ICX_UNC_M2P_DISTRESS_ASSERTED__PMM_NONLOCAL = 0x2000ull, // PMM Remote (experimental)
		UNC_M2P_DISTRESS_ASSERTED__MASK__ICX_UNC_M2P_DISTRESS_ASSERTED__VERT = 0x0100ull, // Vertical (experimental)
		UNC_M2P_EGRESS_ORDERING = 0x00ba, // Egress Blocking due to Ordering requirements
		UNC_M2P_EGRESS_ORDERING__MASK__ICX_UNC_M2P_EGRESS_ORDERING__IV_SNOOPGO_DN = 0x0400ull, // Down (experimental)
		UNC_M2P_EGRESS_ORDERING__MASK__ICX_UNC_M2P_EGRESS_ORDERING__IV_SNOOPGO_UP = 0x0100ull, // Up (experimental)
		UNC_M2P_HORZ_RING_AD_IN_USE = 0x00b6, // Horizontal AD Ring In Use
		UNC_M2P_HORZ_RING_AD_IN_USE__MASK__ICX_UNC_M2P_HORZ_RING_AKC_IN_USE__LEFT_EVEN = 0x0100ull, // Left and Even (experimental)
		UNC_M2P_HORZ_RING_AD_IN_USE__MASK__ICX_UNC_M2P_HORZ_RING_AKC_IN_USE__LEFT_ODD = 0x0200ull, // Left and Odd (experimental)
		UNC_M2P_HORZ_RING_AD_IN_USE__MASK__ICX_UNC_M2P_HORZ_RING_AKC_IN_USE__RIGHT_EVEN = 0x0400ull, // Right and Even (experimental)
		UNC_M2P_HORZ_RING_AD_IN_USE__MASK__ICX_UNC_M2P_HORZ_RING_AKC_IN_USE__RIGHT_ODD = 0x0800ull, // Right and Odd (experimental)
		UNC_M2P_HORZ_RING_AKC_IN_USE = 0x00bb, // Horizontal AK Ring In Use
		UNC_M2P_HORZ_RING_AKC_IN_USE__MASK__ICX_UNC_M2P_HORZ_RING_AKC_IN_USE__LEFT_EVEN = 0x0100ull, // Left and Even (experimental)
		UNC_M2P_HORZ_RING_AKC_IN_USE__MASK__ICX_UNC_M2P_HORZ_RING_AKC_IN_USE__LEFT_ODD = 0x0200ull, // Left and Odd (experimental)
		UNC_M2P_HORZ_RING_AKC_IN_USE__MASK__ICX_UNC_M2P_HORZ_RING_AKC_IN_USE__RIGHT_EVEN = 0x0400ull, // Right and Even (experimental)
		UNC_M2P_HORZ_RING_AKC_IN_USE__MASK__ICX_UNC_M2P_HORZ_RING_AKC_IN_USE__RIGHT_ODD = 0x0800ull, // Right and Odd (experimental)
		UNC_M2P_HORZ_RING_AK_IN_USE = 0x00b7, // Horizontal AK Ring In Use
		UNC_M2P_HORZ_RING_AK_IN_USE__MASK__ICX_UNC_M2P_HORZ_RING_BL_IN_USE__LEFT_EVEN = 0x0100ull, // Left and Even (experimental)
		UNC_M2P_HORZ_RING_AK_IN_USE__MASK__ICX_UNC_M2P_HORZ_RING_BL_IN_USE__LEFT_ODD = 0x0200ull, // Left and Odd (experimental)
		UNC_M2P_HORZ_RING_AK_IN_USE__MASK__ICX_UNC_M2P_HORZ_RING_BL_IN_USE__RIGHT_EVEN = 0x0400ull, // Right and Even (experimental)
		UNC_M2P_HORZ_RING_AK_IN_USE__MASK__ICX_UNC_M2P_HORZ_RING_BL_IN_USE__RIGHT_ODD = 0x0800ull, // Right and Odd (experimental)
		UNC_M2P_HORZ_RING_BL_IN_USE = 0x00b8, // Horizontal BL Ring in Use
		UNC_M2P_HORZ_RING_BL_IN_USE__MASK__ICX_UNC_M2P_HORZ_RING_BL_IN_USE__LEFT_EVEN = 0x0100ull, // Left and Even (experimental)
		UNC_M2P_HORZ_RING_BL_IN_USE__MASK__ICX_UNC_M2P_HORZ_RING_BL_IN_USE__LEFT_ODD = 0x0200ull, // Left and Odd (experimental)
		UNC_M2P_HORZ_RING_BL_IN_USE__MASK__ICX_UNC_M2P_HORZ_RING_BL_IN_USE__RIGHT_EVEN = 0x0400ull, // Right and Even (experimental)
		UNC_M2P_HORZ_RING_BL_IN_USE__MASK__ICX_UNC_M2P_HORZ_RING_BL_IN_USE__RIGHT_ODD = 0x0800ull, // Right and Odd (experimental)
		UNC_M2P_HORZ_RING_IV_IN_USE = 0x00b9, // Horizontal IV Ring in Use
		UNC_M2P_HORZ_RING_IV_IN_USE__MASK__ICX_UNC_M2P_HORZ_RING_IV_IN_USE__LEFT = 0x0100ull, // Left (experimental)
		UNC_M2P_HORZ_RING_IV_IN_USE__MASK__ICX_UNC_M2P_HORZ_RING_IV_IN_USE__RIGHT = 0x0400ull, // Right (experimental)
		UNC_M2P_IIO_CREDITS_ACQUIRED = 0x0033, // M2PCIe IIO Credit Acquired
		UNC_M2P_IIO_CREDITS_ACQUIRED__MASK__ICX_UNC_M2P_IIO_CREDITS_ACQUIRED__DRS_0 = 0x0100ull, // DRS (experimental)
		UNC_M2P_IIO_CREDITS_ACQUIRED__MASK__ICX_UNC_M2P_IIO_CREDITS_ACQUIRED__DRS_1 = 0x0200ull, // DRS (experimental)
		UNC_M2P_IIO_CREDITS_ACQUIRED__MASK__ICX_UNC_M2P_IIO_CREDITS_ACQUIRED__NCB_0 = 0x0400ull, // NCB (experimental)
		UNC_M2P_IIO_CREDITS_ACQUIRED__MASK__ICX_UNC_M2P_IIO_CREDITS_ACQUIRED__NCB_1 = 0x0800ull, // NCB (experimental)
		UNC_M2P_IIO_CREDITS_ACQUIRED__MASK__ICX_UNC_M2P_IIO_CREDITS_ACQUIRED__NCS_0 = 0x1000ull, // NCS (experimental)
		UNC_M2P_IIO_CREDITS_ACQUIRED__MASK__ICX_UNC_M2P_IIO_CREDITS_ACQUIRED__NCS_1 = 0x2000ull, // NCS (experimental)
		UNC_M2P_IIO_CREDITS_REJECT = 0x0034, // M2PCIe IIO Failed to Acquire a Credit
		UNC_M2P_IIO_CREDITS_REJECT__MASK__ICX_UNC_M2P_IIO_CREDITS_REJECT__DRS = 0x0800ull, // DRS (experimental)
		UNC_M2P_IIO_CREDITS_REJECT__MASK__ICX_UNC_M2P_IIO_CREDITS_REJECT__NCB = 0x1000ull, // NCB (experimental)
		UNC_M2P_IIO_CREDITS_REJECT__MASK__ICX_UNC_M2P_IIO_CREDITS_REJECT__NCS = 0x2000ull, // NCS (experimental)
		UNC_M2P_IIO_CREDITS_USED = 0x0032, // M2PCIe IIO Credits in Use
		UNC_M2P_IIO_CREDITS_USED__MASK__ICX_UNC_M2P_IIO_CREDITS_USED__DRS_0 = 0x0100ull, // DRS to CMS Port 0 (experimental)
		UNC_M2P_IIO_CREDITS_USED__MASK__ICX_UNC_M2P_IIO_CREDITS_USED__DRS_1 = 0x0200ull, // DRS to CMS Port 1 (experimental)
		UNC_M2P_IIO_CREDITS_USED__MASK__ICX_UNC_M2P_IIO_CREDITS_USED__NCB_0 = 0x0400ull, // NCB to CMS Port 0 (experimental)
		UNC_M2P_IIO_CREDITS_USED__MASK__ICX_UNC_M2P_IIO_CREDITS_USED__NCB_1 = 0x0800ull, // NCB to CMS Port 1 (experimental)
		UNC_M2P_IIO_CREDITS_USED__MASK__ICX_UNC_M2P_IIO_CREDITS_USED__NCS_0 = 0x1000ull, // NCS to CMS Port 0 (experimental)
		UNC_M2P_IIO_CREDITS_USED__MASK__ICX_UNC_M2P_IIO_CREDITS_USED__NCS_1 = 0x2000ull, // NCS to CMS Port 1 (experimental)
		UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_0 = 0x0046, // Local Dedicated P2P Credit Taken - 0
		UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0__M2IOSF0_NCB = 0x0100ull, // M2IOSF0 - NCB (experimental)
		UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0__M2IOSF0_NCS = 0x0200ull, // M2IOSF0 - NCS (experimental)
		UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0__M2IOSF1_NCB = 0x0400ull, // M2IOSF1 - NCB (experimental)
		UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0__M2IOSF1_NCS = 0x0800ull, // M2IOSF1 - NCS (experimental)
		UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0__M2IOSF2_NCB = 0x1000ull, // M2IOSF2 - NCB (experimental)
		UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0__M2IOSF2_NCS = 0x2000ull, // M2IOSF2 - NCS (experimental)
		UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0__M2IOSF3_NCB = 0x4000ull, // M2IOSF3 - NCB (experimental)
		UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0__M2IOSF3_NCS = 0x8000ull, // M2IOSF3 - NCS (experimental)
		UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_1 = 0x0047, // Local Dedicated P2P Credit Taken - 1
		UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_1__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_1__M2IOSF4_NCB = 0x0100ull, // M2IOSF4 - NCB (experimental)
		UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_1__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_1__M2IOSF4_NCS = 0x0200ull, // M2IOSF4 - NCS (experimental)
		UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_1__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_1__M2IOSF5_NCB = 0x0400ull, // M2IOSF5 - NCB (experimental)
		UNC_M2P_LOCAL_DED_P2P_CRD_TAKEN_1__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_1__M2IOSF5_NCS = 0x0800ull, // M2IOSF5 - NCS (experimental)
		UNC_M2P_LOCAL_P2P_DED_RETURNED_0 = 0x0019, // Local P2P Dedicated Credits Returned - 0
		UNC_M2P_LOCAL_P2P_DED_RETURNED_0__MASK__ICX_UNC_M2P_LOCAL_P2P_DED_RETURNED_0__MS2IOSF0_NCB = 0x0100ull, // M2IOSF0 - NCB (experimental)
		UNC_M2P_LOCAL_P2P_DED_RETURNED_0__MASK__ICX_UNC_M2P_LOCAL_P2P_DED_RETURNED_0__MS2IOSF0_NCS = 0x0200ull, // M2IOSF0 - NCS (experimental)
		UNC_M2P_LOCAL_P2P_DED_RETURNED_0__MASK__ICX_UNC_M2P_LOCAL_P2P_DED_RETURNED_0__MS2IOSF1_NCB = 0x0400ull, // M2IOSF1 - NCB (experimental)
		UNC_M2P_LOCAL_P2P_DED_RETURNED_0__MASK__ICX_UNC_M2P_LOCAL_P2P_DED_RETURNED_0__MS2IOSF1_NCS = 0x0800ull, // M2IOSF1 - NCS (experimental)
		UNC_M2P_LOCAL_P2P_DED_RETURNED_0__MASK__ICX_UNC_M2P_LOCAL_P2P_DED_RETURNED_0__MS2IOSF2_NCB = 0x1000ull, // M2IOSF2 - NCB (experimental)
		UNC_M2P_LOCAL_P2P_DED_RETURNED_0__MASK__ICX_UNC_M2P_LOCAL_P2P_DED_RETURNED_0__MS2IOSF2_NCS = 0x2000ull, // M2IOSF2 - NCS (experimental)
		UNC_M2P_LOCAL_P2P_DED_RETURNED_0__MASK__ICX_UNC_M2P_LOCAL_P2P_DED_RETURNED_0__MS2IOSF3_NCB = 0x1000ull, // M2IOSF3 - NCB (experimental)
		UNC_M2P_LOCAL_P2P_DED_RETURNED_0__MASK__ICX_UNC_M2P_LOCAL_P2P_DED_RETURNED_0__MS2IOSF3_NCS = 0x2000ull, // M2IOSF3 - NCS (experimental)
		UNC_M2P_LOCAL_P2P_DED_RETURNED_1 = 0x001a, // Local P2P Dedicated Credits Returned - 1
		UNC_M2P_LOCAL_P2P_DED_RETURNED_1__MASK__ICX_UNC_M2P_LOCAL_P2P_DED_RETURNED_1__MS2IOSF4_NCB = 0x0100ull, // M2IOSF4 - NCB (experimental)
		UNC_M2P_LOCAL_P2P_DED_RETURNED_1__MASK__ICX_UNC_M2P_LOCAL_P2P_DED_RETURNED_1__MS2IOSF4_NCS = 0x0200ull, // M2IOSF4 - NCS (experimental)
		UNC_M2P_LOCAL_P2P_DED_RETURNED_1__MASK__ICX_UNC_M2P_LOCAL_P2P_DED_RETURNED_1__MS2IOSF5_NCB = 0x0400ull, // M2IOSF5 - NCB (experimental)
		UNC_M2P_LOCAL_P2P_DED_RETURNED_1__MASK__ICX_UNC_M2P_LOCAL_P2P_DED_RETURNED_1__MS2IOSF5_NCS = 0x0800ull, // M2IOSF5 - NCS (experimental)
		UNC_M2P_LOCAL_P2P_SHAR_RETURNED = 0x0017, // Local P2P Shared Credits Returned
		UNC_M2P_LOCAL_P2P_SHAR_RETURNED__MASK__ICX_UNC_M2P_REMOTE_P2P_SHAR_RETURNED__AGENT_0 = 0x0100ull, // Agent0 (experimental)
		UNC_M2P_LOCAL_P2P_SHAR_RETURNED__MASK__ICX_UNC_M2P_REMOTE_P2P_SHAR_RETURNED__AGENT_1 = 0x0200ull, // Agent1 (experimental)
		UNC_M2P_LOCAL_P2P_SHAR_RETURNED__MASK__ICX_UNC_M2P_REMOTE_P2P_SHAR_RETURNED__AGENT_2 = 0x0400ull, // Agent2 (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_RETURNED = 0x0044, // Local Shared P2P Credit Returned to credit ring
		UNC_M2P_LOCAL_SHAR_P2P_CRD_RETURNED__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_RETURNED__AGENT_0 = 0x0100ull, // Agent0 (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_RETURNED__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_RETURNED__AGENT_1 = 0x0200ull, // Agent1 (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_RETURNED__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_RETURNED__AGENT_2 = 0x0400ull, // Agent2 (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_RETURNED__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_RETURNED__AGENT_3 = 0x0800ull, // Agent3 (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_RETURNED__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_RETURNED__AGENT_4 = 0x1000ull, // Agent4 (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_RETURNED__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_RETURNED__AGENT_5 = 0x2000ull, // Agent5 (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0 = 0x0040, // Local Shared P2P Credit Taken - 0
		UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0__M2IOSF0_NCB = 0x0100ull, // M2IOSF0 - NCB (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0__M2IOSF0_NCS = 0x0200ull, // M2IOSF0 - NCS (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0__M2IOSF1_NCB = 0x0400ull, // M2IOSF1 - NCB (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0__M2IOSF1_NCS = 0x0800ull, // M2IOSF1 - NCS (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0__M2IOSF2_NCB = 0x1000ull, // M2IOSF2 - NCB (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0__M2IOSF2_NCS = 0x2000ull, // M2IOSF2 - NCS (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0__M2IOSF3_NCB = 0x4000ull, // M2IOSF3 - NCB (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_0__M2IOSF3_NCS = 0x8000ull, // M2IOSF3 - NCS (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_1 = 0x0041, // Local Shared P2P Credit Taken - 1
		UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_1__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_1__M2IOSF4_NCB = 0x0100ull, // M2IOSF4 - NCB (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_1__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_1__M2IOSF4_NCS = 0x0200ull, // M2IOSF4 - NCS (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_1__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_1__M2IOSF5_NCB = 0x0400ull, // M2IOSF5 - NCB (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_1__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_TAKEN_1__M2IOSF5_NCS = 0x0800ull, // M2IOSF5 - NCS (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0 = 0x004a, // Waiting on Local Shared P2P Credit - 0
		UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0__M2IOSF0_NCB = 0x0100ull, // M2IOSF0 - NCB (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0__M2IOSF0_NCS = 0x0200ull, // M2IOSF0 - NCS (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0__M2IOSF1_NCB = 0x0400ull, // M2IOSF1 - NCB (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0__M2IOSF1_NCS = 0x0800ull, // M2IOSF1 - NCS (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0__M2IOSF2_NCB = 0x1000ull, // M2IOSF2 - NCB (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0__M2IOSF2_NCS = 0x2000ull, // M2IOSF2 - NCS (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0__M2IOSF3_NCB = 0x4000ull, // M2IOSF3 - NCB (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_0__M2IOSF3_NCS = 0x8000ull, // M2IOSF3 - NCS (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_1 = 0x004b, // Waiting on Local Shared P2P Credit - 1
		UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_1__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_1__M2IOSF4_NCB = 0x0100ull, // M2IOSF4 - NCB (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_1__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_1__M2IOSF4_NCS = 0x0200ull, // M2IOSF4 - NCS (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_1__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_1__M2IOSF5_NCB = 0x0400ull, // M2IOSF5 - NCB (experimental)
		UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_1__MASK__ICX_UNC_M2P_LOCAL_SHAR_P2P_CRD_WAIT_1__M2IOSF5_NCS = 0x0800ull, // M2IOSF5 - NCS (experimental)
		UNC_M2P_MISC_EXTERNAL = 0x00e6, // Miscellaneous Events (mostly from MS2IDI)
		UNC_M2P_MISC_EXTERNAL__MASK__ICX_UNC_M2P_MISC_EXTERNAL__MBE_INST0 = 0x0100ull, // Number of cycles MBE is high for MS2IDI0 (experimental)
		UNC_M2P_MISC_EXTERNAL__MASK__ICX_UNC_M2P_MISC_EXTERNAL__MBE_INST1 = 0x0200ull, // Number of cycles MBE is high for MS2IDI1 (experimental)
		UNC_M2P_P2P_CRD_OCCUPANCY = 0x0014, // P2P Credit Occupancy
		UNC_M2P_P2P_CRD_OCCUPANCY__MASK__ICX_UNC_M2P_P2P_CRD_OCCUPANCY__ALL = 0x1000ull, // All (experimental)
		UNC_M2P_P2P_CRD_OCCUPANCY__MASK__ICX_UNC_M2P_P2P_CRD_OCCUPANCY__LOCAL_NCB = 0x0100ull, // Local NCB (experimental)
		UNC_M2P_P2P_CRD_OCCUPANCY__MASK__ICX_UNC_M2P_P2P_CRD_OCCUPANCY__LOCAL_NCS = 0x0200ull, // Local NCS (experimental)
		UNC_M2P_P2P_CRD_OCCUPANCY__MASK__ICX_UNC_M2P_P2P_CRD_OCCUPANCY__REMOTE_NCB = 0x0400ull, // Remote NCB (experimental)
		UNC_M2P_P2P_CRD_OCCUPANCY__MASK__ICX_UNC_M2P_P2P_CRD_OCCUPANCY__REMOTE_NCS = 0x0800ull, // Remote NCS (experimental)
		UNC_M2P_P2P_DED_RECEIVED = 0x0016, // Dedicated Credits Received
		UNC_M2P_P2P_DED_RECEIVED__MASK__ICX_UNC_M2P_P2P_SHAR_RECEIVED__ALL = 0x1000ull, // All (experimental)
		UNC_M2P_P2P_DED_RECEIVED__MASK__ICX_UNC_M2P_P2P_SHAR_RECEIVED__LOCAL_NCB = 0x0100ull, // Local NCB (experimental)
		UNC_M2P_P2P_DED_RECEIVED__MASK__ICX_UNC_M2P_P2P_SHAR_RECEIVED__LOCAL_NCS = 0x0200ull, // Local NCS (experimental)
		UNC_M2P_P2P_DED_RECEIVED__MASK__ICX_UNC_M2P_P2P_SHAR_RECEIVED__REMOTE_NCB = 0x0400ull, // Remote NCB (experimental)
		UNC_M2P_P2P_DED_RECEIVED__MASK__ICX_UNC_M2P_P2P_SHAR_RECEIVED__REMOTE_NCS = 0x0800ull, // Remote NCS (experimental)
		UNC_M2P_P2P_SHAR_RECEIVED = 0x0015, // Shared Credits  Received
		UNC_M2P_P2P_SHAR_RECEIVED__MASK__ICX_UNC_M2P_P2P_SHAR_RECEIVED__ALL = 0x1000ull, // All (experimental)
		UNC_M2P_P2P_SHAR_RECEIVED__MASK__ICX_UNC_M2P_P2P_SHAR_RECEIVED__LOCAL_NCB = 0x0100ull, // Local NCB (experimental)
		UNC_M2P_P2P_SHAR_RECEIVED__MASK__ICX_UNC_M2P_P2P_SHAR_RECEIVED__LOCAL_NCS = 0x0200ull, // Local NCS (experimental)
		UNC_M2P_P2P_SHAR_RECEIVED__MASK__ICX_UNC_M2P_P2P_SHAR_RECEIVED__REMOTE_NCB = 0x0400ull, // Remote NCB (experimental)
		UNC_M2P_P2P_SHAR_RECEIVED__MASK__ICX_UNC_M2P_P2P_SHAR_RECEIVED__REMOTE_NCS = 0x0800ull, // Remote NCS (experimental)
		UNC_M2P_REMOTE_DED_P2P_CRD_TAKEN_0 = 0x0048, // Remote Dedicated P2P Credit Taken - 0
		UNC_M2P_REMOTE_DED_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_0__UPI0_DRS = 0x0100ull, // UPI0 - DRS (experimental)
		UNC_M2P_REMOTE_DED_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_0__UPI0_NCB = 0x0200ull, // UPI0 - NCB (experimental)
		UNC_M2P_REMOTE_DED_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_0__UPI0_NCS = 0x0400ull, // UPI0 - NCS (experimental)
		UNC_M2P_REMOTE_DED_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_0__UPI1_DRS = 0x0800ull, // UPI1 - DRS (experimental)
		UNC_M2P_REMOTE_DED_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_0__UPI1_NCB = 0x1000ull, // UPI1 - NCB (experimental)
		UNC_M2P_REMOTE_DED_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_0__UPI1_NCS = 0x2000ull, // UPI1 - NCS (experimental)
		UNC_M2P_REMOTE_DED_P2P_CRD_TAKEN_1 = 0x0049, // Remote Dedicated P2P Credit Taken - 1
		UNC_M2P_REMOTE_DED_P2P_CRD_TAKEN_1__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_1__UPI2_DRS = 0x0100ull, // UPI2 - DRS (experimental)
		UNC_M2P_REMOTE_DED_P2P_CRD_TAKEN_1__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_1__UPI2_NCB = 0x0200ull, // UPI2 - NCB (experimental)
		UNC_M2P_REMOTE_DED_P2P_CRD_TAKEN_1__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_1__UPI2_NCS = 0x0400ull, // UPI2 - NCS (experimental)
		UNC_M2P_REMOTE_P2P_DED_RETURNED = 0x001b, // Remote P2P Dedicated Credits Returned
		UNC_M2P_REMOTE_P2P_DED_RETURNED__MASK__ICX_UNC_M2P_REMOTE_P2P_DED_RETURNED__UPI0_NCB = 0x0100ull, // UPI0 - NCB (experimental)
		UNC_M2P_REMOTE_P2P_DED_RETURNED__MASK__ICX_UNC_M2P_REMOTE_P2P_DED_RETURNED__UPI0_NCS = 0x0200ull, // UPI0 - NCS (experimental)
		UNC_M2P_REMOTE_P2P_DED_RETURNED__MASK__ICX_UNC_M2P_REMOTE_P2P_DED_RETURNED__UPI1_NCB = 0x0400ull, // UPI1 - NCB (experimental)
		UNC_M2P_REMOTE_P2P_DED_RETURNED__MASK__ICX_UNC_M2P_REMOTE_P2P_DED_RETURNED__UPI1_NCS = 0x0800ull, // UPI1 - NCS (experimental)
		UNC_M2P_REMOTE_P2P_DED_RETURNED__MASK__ICX_UNC_M2P_REMOTE_P2P_DED_RETURNED__UPI2_NCB = 0x1000ull, // UPI2 - NCB (experimental)
		UNC_M2P_REMOTE_P2P_DED_RETURNED__MASK__ICX_UNC_M2P_REMOTE_P2P_DED_RETURNED__UPI2_NCS = 0x2000ull, // UPI2 - NCS (experimental)
		UNC_M2P_REMOTE_P2P_SHAR_RETURNED = 0x0018, // Remote P2P Shared Credits Returned
		UNC_M2P_REMOTE_P2P_SHAR_RETURNED__MASK__ICX_UNC_M2P_REMOTE_P2P_SHAR_RETURNED__AGENT_0 = 0x0100ull, // Agent0 (experimental)
		UNC_M2P_REMOTE_P2P_SHAR_RETURNED__MASK__ICX_UNC_M2P_REMOTE_P2P_SHAR_RETURNED__AGENT_1 = 0x0200ull, // Agent1 (experimental)
		UNC_M2P_REMOTE_P2P_SHAR_RETURNED__MASK__ICX_UNC_M2P_REMOTE_P2P_SHAR_RETURNED__AGENT_2 = 0x0400ull, // Agent2 (experimental)
		UNC_M2P_REMOTE_SHAR_P2P_CRD_RETURNED = 0x0045, // Remote Shared P2P Credit Returned to credit ring
		UNC_M2P_REMOTE_SHAR_P2P_CRD_RETURNED__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_RETURNED__AGENT_0 = 0x0100ull, // Agent0 (experimental)
		UNC_M2P_REMOTE_SHAR_P2P_CRD_RETURNED__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_RETURNED__AGENT_1 = 0x0200ull, // Agent1 (experimental)
		UNC_M2P_REMOTE_SHAR_P2P_CRD_RETURNED__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_RETURNED__AGENT_2 = 0x0400ull, // Agent2 (experimental)
		UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_0 = 0x0042, // Remote Shared P2P Credit Taken - 0
		UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_0__UPI0_DRS = 0x0100ull, // UPI0 - DRS (experimental)
		UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_0__UPI0_NCB = 0x0200ull, // UPI0 - NCB (experimental)
		UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_0__UPI0_NCS = 0x0400ull, // UPI0 - NCS (experimental)
		UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_0__UPI1_DRS = 0x0800ull, // UPI1 - DRS (experimental)
		UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_0__UPI1_NCB = 0x1000ull, // UPI1 - NCB (experimental)
		UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_0__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_0__UPI1_NCS = 0x2000ull, // UPI1 - NCS (experimental)
		UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_1 = 0x0043, // Remote Shared P2P Credit Taken - 1
		UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_1__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_1__UPI2_DRS = 0x0100ull, // UPI2 - DRS (experimental)
		UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_1__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_1__UPI2_NCB = 0x0200ull, // UPI2 - NCB (experimental)
		UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_1__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_TAKEN_1__UPI2_NCS = 0x0400ull, // UPI2 - NCS (experimental)
		UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_0 = 0x004c, // Waiting on Remote Shared P2P Credit - 0
		UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_0__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_0__UPI0_DRS = 0x0100ull, // UPI0 - DRS (experimental)
		UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_0__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_0__UPI0_NCB = 0x0200ull, // UPI0 - NCB (experimental)
		UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_0__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_0__UPI0_NCS = 0x0400ull, // UPI0 - NCS (experimental)
		UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_0__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_0__UPI1_DRS = 0x0800ull, // UPI1 - DRS (experimental)
		UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_0__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_0__UPI1_NCB = 0x1000ull, // UPI1 - NCB (experimental)
		UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_0__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_0__UPI1_NCS = 0x2000ull, // UPI1 - NCS (experimental)
		UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_1 = 0x004d, // Waiting on Remote Shared P2P Credit - 1
		UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_1__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_1__UPI2_DRS = 0x0100ull, // UPI2 - DRS (experimental)
		UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_1__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_1__UPI2_NCB = 0x0200ull, // UPI2 - NCB (experimental)
		UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_1__MASK__ICX_UNC_M2P_REMOTE_SHAR_P2P_CRD_WAIT_1__UPI2_NCS = 0x0400ull, // UPI2 - NCS (experimental)
		UNC_M2P_RING_BOUNCES_HORZ = 0x00ac, // Messages that bounced on the Horizontal Ring.
		UNC_M2P_RING_BOUNCES_HORZ__MASK__ICX_UNC_M2P_RING_BOUNCES_HORZ__AD = 0x0100ull, // AD (experimental)
		UNC_M2P_RING_BOUNCES_HORZ__MASK__ICX_UNC_M2P_RING_BOUNCES_HORZ__AK = 0x0200ull, // AK (experimental)
		UNC_M2P_RING_BOUNCES_HORZ__MASK__ICX_UNC_M2P_RING_BOUNCES_HORZ__BL = 0x0400ull, // BL (experimental)
		UNC_M2P_RING_BOUNCES_HORZ__MASK__ICX_UNC_M2P_RING_BOUNCES_HORZ__IV = 0x0800ull, // IV (experimental)
		UNC_M2P_RING_BOUNCES_VERT = 0x00aa, // Messages that bounced on the Vertical Ring.
		UNC_M2P_RING_BOUNCES_VERT__MASK__ICX_UNC_M2P_RING_SINK_STARVED_VERT__AD = 0x0100ull, // AD (experimental)
		UNC_M2P_RING_BOUNCES_VERT__MASK__ICX_UNC_M2P_RING_SINK_STARVED_VERT__AK = 0x0200ull, // Acknowledgements to core (experimental)
		UNC_M2P_RING_BOUNCES_VERT__MASK__ICX_UNC_M2P_RING_SINK_STARVED_VERT__AKC = 0x1000ull, // TBD (experimental)
		UNC_M2P_RING_BOUNCES_VERT__MASK__ICX_UNC_M2P_RING_SINK_STARVED_VERT__BL = 0x0400ull, // Data Responses to core (experimental)
		UNC_M2P_RING_BOUNCES_VERT__MASK__ICX_UNC_M2P_RING_SINK_STARVED_VERT__IV = 0x0800ull, // Snoops of processor's cache. (experimental)
		UNC_M2P_RING_SINK_STARVED_HORZ = 0x00ad, // Sink Starvation on Horizontal Ring
		UNC_M2P_RING_SINK_STARVED_HORZ__MASK__ICX_UNC_M2P_RING_SINK_STARVED_HORZ__AD = 0x0100ull, // AD (experimental)
		UNC_M2P_RING_SINK_STARVED_HORZ__MASK__ICX_UNC_M2P_RING_SINK_STARVED_HORZ__AK = 0x0200ull, // AK (experimental)
		UNC_M2P_RING_SINK_STARVED_HORZ__MASK__ICX_UNC_M2P_RING_SINK_STARVED_HORZ__AK_AG1 = 0x2000ull, // Acknowledgements to Agent 1 (experimental)
		UNC_M2P_RING_SINK_STARVED_HORZ__MASK__ICX_UNC_M2P_RING_SINK_STARVED_HORZ__BL = 0x0400ull, // BL (experimental)
		UNC_M2P_RING_SINK_STARVED_HORZ__MASK__ICX_UNC_M2P_RING_SINK_STARVED_HORZ__IV = 0x0800ull, // IV (experimental)
		UNC_M2P_RING_SINK_STARVED_VERT = 0x00ab, // Sink Starvation on Vertical Ring
		UNC_M2P_RING_SINK_STARVED_VERT__MASK__ICX_UNC_M2P_RING_SINK_STARVED_VERT__AD = 0x0100ull, // AD (experimental)
		UNC_M2P_RING_SINK_STARVED_VERT__MASK__ICX_UNC_M2P_RING_SINK_STARVED_VERT__AK = 0x0200ull, // Acknowledgements to core (experimental)
		UNC_M2P_RING_SINK_STARVED_VERT__MASK__ICX_UNC_M2P_RING_SINK_STARVED_VERT__AKC = 0x1000ull, // TBD (experimental)
		UNC_M2P_RING_SINK_STARVED_VERT__MASK__ICX_UNC_M2P_RING_SINK_STARVED_VERT__BL = 0x0400ull, // Data Responses to core (experimental)
		UNC_M2P_RING_SINK_STARVED_VERT__MASK__ICX_UNC_M2P_RING_SINK_STARVED_VERT__IV = 0x0800ull, // Snoops of processor's cache. (experimental)
		UNC_M2P_RING_SRC_THRTL = 0x00ae, // Source Throttle (experimental)
		UNC_M2P_RxC_CYCLES_NE = 0x0010, // Ingress (from CMS) Queue Cycles Not Empty
		UNC_M2P_RxC_CYCLES_NE__MASK__ICX_UNC_M2P_RXC_INSERTS__ALL = 0x8000ull, // TBD (experimental)
		UNC_M2P_RxC_CYCLES_NE__MASK__ICX_UNC_M2P_RXC_INSERTS__CHA_IDI = 0x0100ull, // TBD (experimental)
		UNC_M2P_RxC_CYCLES_NE__MASK__ICX_UNC_M2P_RXC_INSERTS__CHA_NCB = 0x0200ull, // TBD (experimental)
		UNC_M2P_RxC_CYCLES_NE__MASK__ICX_UNC_M2P_RXC_INSERTS__CHA_NCS = 0x0400ull, // TBD (experimental)
		UNC_M2P_RxC_CYCLES_NE__MASK__ICX_UNC_M2P_RXC_INSERTS__IIO_NCB = 0x2000ull, // TBD (experimental)
		UNC_M2P_RxC_CYCLES_NE__MASK__ICX_UNC_M2P_RXC_INSERTS__IIO_NCS = 0x4000ull, // TBD (experimental)
		UNC_M2P_RxC_CYCLES_NE__MASK__ICX_UNC_M2P_RXC_INSERTS__UPI_NCB = 0x0800ull, // TBD (experimental)
		UNC_M2P_RxC_CYCLES_NE__MASK__ICX_UNC_M2P_RXC_INSERTS__UPI_NCS = 0x1000ull, // TBD (experimental)
		UNC_M2P_RxC_INSERTS = 0x0011, // Ingress (from CMS) Queue Inserts
		UNC_M2P_RxC_INSERTS__MASK__ICX_UNC_M2P_RXC_INSERTS__ALL = 0x8000ull, // TBD (experimental)
		UNC_M2P_RxC_INSERTS__MASK__ICX_UNC_M2P_RXC_INSERTS__CHA_IDI = 0x0100ull, // TBD (experimental)
		UNC_M2P_RxC_INSERTS__MASK__ICX_UNC_M2P_RXC_INSERTS__CHA_NCB = 0x0200ull, // TBD (experimental)
		UNC_M2P_RxC_INSERTS__MASK__ICX_UNC_M2P_RXC_INSERTS__CHA_NCS = 0x0400ull, // TBD (experimental)
		UNC_M2P_RxC_INSERTS__MASK__ICX_UNC_M2P_RXC_INSERTS__IIO_NCB = 0x2000ull, // TBD (experimental)
		UNC_M2P_RxC_INSERTS__MASK__ICX_UNC_M2P_RXC_INSERTS__IIO_NCS = 0x4000ull, // TBD (experimental)
		UNC_M2P_RxC_INSERTS__MASK__ICX_UNC_M2P_RXC_INSERTS__UPI_NCB = 0x0800ull, // TBD (experimental)
		UNC_M2P_RxC_INSERTS__MASK__ICX_UNC_M2P_RXC_INSERTS__UPI_NCS = 0x1000ull, // TBD (experimental)
		UNC_M2P_RxR_BUSY_STARVED = 0x00e5, // Transgress Injection Starvation
		UNC_M2P_RxR_BUSY_STARVED__MASK__ICX_UNC_M2P_TXR_HORZ_ADS_USED__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M2P_RxR_BUSY_STARVED__MASK__ICX_UNC_M2P_TXR_HORZ_ADS_USED__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M2P_RxR_BUSY_STARVED__MASK__ICX_UNC_M2P_TXR_HORZ_ADS_USED__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2P_RxR_BUSY_STARVED__MASK__ICX_UNC_M2P_TXR_HORZ_ADS_USED__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M2P_RxR_BUSY_STARVED__MASK__ICX_UNC_M2P_TXR_HORZ_ADS_USED__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M2P_RxR_BUSY_STARVED__MASK__ICX_UNC_M2P_TXR_HORZ_ADS_USED__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2P_RxR_BYPASS = 0x00e2, // Transgress Ingress Bypass
		UNC_M2P_RxR_BYPASS__MASK__ICX_UNC_M2P_RXR_INSERTS__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M2P_RxR_BYPASS__MASK__ICX_UNC_M2P_RXR_INSERTS__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M2P_RxR_BYPASS__MASK__ICX_UNC_M2P_RXR_INSERTS__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2P_RxR_BYPASS__MASK__ICX_UNC_M2P_RXR_INSERTS__AK = 0x0200ull, // AK (experimental)
		UNC_M2P_RxR_BYPASS__MASK__ICX_UNC_M2P_RXR_INSERTS__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M2P_RxR_BYPASS__MASK__ICX_UNC_M2P_RXR_INSERTS__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M2P_RxR_BYPASS__MASK__ICX_UNC_M2P_RXR_INSERTS__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M2P_RxR_BYPASS__MASK__ICX_UNC_M2P_RXR_INSERTS__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2P_RxR_BYPASS__MASK__ICX_UNC_M2P_RXR_INSERTS__IV = 0x0800ull, // IV (experimental)
		UNC_M2P_RxR_CRD_STARVED = 0x00e3, // Transgress Injection Starvation
		UNC_M2P_RxR_CRD_STARVED__MASK__ICX_UNC_M2P_RXR_CRD_STARVED__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M2P_RxR_CRD_STARVED__MASK__ICX_UNC_M2P_RXR_CRD_STARVED__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M2P_RxR_CRD_STARVED__MASK__ICX_UNC_M2P_RXR_CRD_STARVED__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2P_RxR_CRD_STARVED__MASK__ICX_UNC_M2P_RXR_CRD_STARVED__AK = 0x0200ull, // AK (experimental)
		UNC_M2P_RxR_CRD_STARVED__MASK__ICX_UNC_M2P_RXR_CRD_STARVED__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M2P_RxR_CRD_STARVED__MASK__ICX_UNC_M2P_RXR_CRD_STARVED__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M2P_RxR_CRD_STARVED__MASK__ICX_UNC_M2P_RXR_CRD_STARVED__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2P_RxR_CRD_STARVED__MASK__ICX_UNC_M2P_RXR_CRD_STARVED__IFV = 0x8000ull, // IFV - Credited (experimental)
		UNC_M2P_RxR_CRD_STARVED__MASK__ICX_UNC_M2P_RXR_CRD_STARVED__IV = 0x0800ull, // IV (experimental)
		UNC_M2P_RxR_CRD_STARVED_1 = 0x00e4, // Transgress Injection Starvation (experimental)
		UNC_M2P_RxR_INSERTS = 0x00e1, // Transgress Ingress Allocations
		UNC_M2P_RxR_INSERTS__MASK__ICX_UNC_M2P_RXR_INSERTS__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M2P_RxR_INSERTS__MASK__ICX_UNC_M2P_RXR_INSERTS__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M2P_RxR_INSERTS__MASK__ICX_UNC_M2P_RXR_INSERTS__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2P_RxR_INSERTS__MASK__ICX_UNC_M2P_RXR_INSERTS__AK = 0x0200ull, // AK (experimental)
		UNC_M2P_RxR_INSERTS__MASK__ICX_UNC_M2P_RXR_INSERTS__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M2P_RxR_INSERTS__MASK__ICX_UNC_M2P_RXR_INSERTS__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M2P_RxR_INSERTS__MASK__ICX_UNC_M2P_RXR_INSERTS__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M2P_RxR_INSERTS__MASK__ICX_UNC_M2P_RXR_INSERTS__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2P_RxR_INSERTS__MASK__ICX_UNC_M2P_RXR_INSERTS__IV = 0x0800ull, // IV (experimental)
		UNC_M2P_RxR_OCCUPANCY = 0x00e0, // Transgress Ingress Occupancy
		UNC_M2P_RxR_OCCUPANCY__MASK__ICX_UNC_M2P_RXR_OCCUPANCY__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M2P_RxR_OCCUPANCY__MASK__ICX_UNC_M2P_RXR_OCCUPANCY__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M2P_RxR_OCCUPANCY__MASK__ICX_UNC_M2P_RXR_OCCUPANCY__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2P_RxR_OCCUPANCY__MASK__ICX_UNC_M2P_RXR_OCCUPANCY__AK = 0x0200ull, // AK (experimental)
		UNC_M2P_RxR_OCCUPANCY__MASK__ICX_UNC_M2P_RXR_OCCUPANCY__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M2P_RxR_OCCUPANCY__MASK__ICX_UNC_M2P_RXR_OCCUPANCY__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M2P_RxR_OCCUPANCY__MASK__ICX_UNC_M2P_RXR_OCCUPANCY__BL_CRD = 0x2000ull, // BL - Credited (experimental)
		UNC_M2P_RxR_OCCUPANCY__MASK__ICX_UNC_M2P_RXR_OCCUPANCY__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2P_RxR_OCCUPANCY__MASK__ICX_UNC_M2P_RXR_OCCUPANCY__IV = 0x0800ull, // IV (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG0 = 0x00d0, // Stall on No AD Agent0 Transgress Credits
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG1 = 0x00d2, // Stall on No AD Agent1 Transgress Credits
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG0 = 0x00d4, // Stall on No BL Agent0 Transgress Credits
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG1 = 0x00d6, // Stall on No BL Agent1 Transgress Credits
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M2P_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_M2P_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M2P_STALL1_NO_TxR_HORZ_CRD_AD_AG0 = 0x00d1, // Stall on No AD Agent0 Transgress Credits
		UNC_M2P_STALL1_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M2P_STALL1_NO_TXR_HORZ_CRD_AD_AG1_1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M2P_STALL1_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M2P_STALL1_NO_TXR_HORZ_CRD_AD_AG1_1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M2P_STALL1_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M2P_STALL1_NO_TXR_HORZ_CRD_AD_AG1_1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M2P_STALL1_NO_TxR_HORZ_CRD_AD_AG1_1 = 0x00d3, // Stall on No AD Agent1 Transgress Credits
		UNC_M2P_STALL1_NO_TxR_HORZ_CRD_AD_AG1_1__MASK__ICX_UNC_M2P_STALL1_NO_TXR_HORZ_CRD_AD_AG1_1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M2P_STALL1_NO_TxR_HORZ_CRD_AD_AG1_1__MASK__ICX_UNC_M2P_STALL1_NO_TXR_HORZ_CRD_AD_AG1_1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M2P_STALL1_NO_TxR_HORZ_CRD_AD_AG1_1__MASK__ICX_UNC_M2P_STALL1_NO_TXR_HORZ_CRD_AD_AG1_1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M2P_STALL1_NO_TxR_HORZ_CRD_BL_AG0_1 = 0x00d5, // Stall on No BL Agent0 Transgress Credits
		UNC_M2P_STALL1_NO_TxR_HORZ_CRD_BL_AG0_1__MASK__ICX_UNC_M2P_STALL1_NO_TXR_HORZ_CRD_BL_AG1_1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M2P_STALL1_NO_TxR_HORZ_CRD_BL_AG0_1__MASK__ICX_UNC_M2P_STALL1_NO_TXR_HORZ_CRD_BL_AG1_1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M2P_STALL1_NO_TxR_HORZ_CRD_BL_AG0_1__MASK__ICX_UNC_M2P_STALL1_NO_TXR_HORZ_CRD_BL_AG1_1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M2P_STALL1_NO_TxR_HORZ_CRD_BL_AG1_1 = 0x00d7, // Stall on No BL Agent1 Transgress Credits
		UNC_M2P_STALL1_NO_TxR_HORZ_CRD_BL_AG1_1__MASK__ICX_UNC_M2P_STALL1_NO_TXR_HORZ_CRD_BL_AG1_1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M2P_STALL1_NO_TxR_HORZ_CRD_BL_AG1_1__MASK__ICX_UNC_M2P_STALL1_NO_TXR_HORZ_CRD_BL_AG1_1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M2P_STALL1_NO_TxR_HORZ_CRD_BL_AG1_1__MASK__ICX_UNC_M2P_STALL1_NO_TXR_HORZ_CRD_BL_AG1_1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M2P_TxC_CREDITS = 0x002d, // UNC_M2P_TxC_CREDITS.PRQ
		UNC_M2P_TxC_CREDITS__MASK__ICX_UNC_M2P_TXC_CREDITS__PMM = 0x0200ull, // TBD (experimental)
		UNC_M2P_TxC_CREDITS__MASK__ICX_UNC_M2P_TXC_CREDITS__PRQ = 0x0100ull, // TBD (experimental)
		UNC_M2P_TxC_CYCLES_FULL = 0x0025, // Egress (to CMS) Cycles Full
		UNC_M2P_TxC_CYCLES_FULL__MASK__ICX_UNC_M2P_TXC_CYCLES_FULL__AD_0 = 0x0100ull, // TBD (experimental)
		UNC_M2P_TxC_CYCLES_FULL__MASK__ICX_UNC_M2P_TXC_CYCLES_FULL__AD_1 = 0x1000ull, // TBD (experimental)
		UNC_M2P_TxC_CYCLES_FULL__MASK__ICX_UNC_M2P_TXC_CYCLES_FULL__AK_0 = 0x0200ull, // TBD (experimental)
		UNC_M2P_TxC_CYCLES_FULL__MASK__ICX_UNC_M2P_TXC_CYCLES_FULL__AK_1 = 0x2000ull, // TBD (experimental)
		UNC_M2P_TxC_CYCLES_FULL__MASK__ICX_UNC_M2P_TXC_CYCLES_FULL__BL_0 = 0x0400ull, // TBD (experimental)
		UNC_M2P_TxC_CYCLES_FULL__MASK__ICX_UNC_M2P_TXC_CYCLES_FULL__BL_1 = 0x4000ull, // TBD (experimental)
		UNC_M2P_TxC_CYCLES_FULL__MASK__ICX_UNC_M2P_TXC_CYCLES_FULL__PMM_BLOCK_0 = 0x8000ull, // TBD (experimental)
		UNC_M2P_TxC_CYCLES_FULL__MASK__ICX_UNC_M2P_TXC_CYCLES_FULL__PMM_BLOCK_1 = 0x0800ull, // TBD (experimental)
		UNC_M2P_TxC_CYCLES_NE = 0x0023, // Egress (to CMS) Cycles Not Empty
		UNC_M2P_TxC_CYCLES_NE__MASK__ICX_UNC_M2P_TXC_CYCLES_NE__AD_0 = 0x0100ull, // TBD (experimental)
		UNC_M2P_TxC_CYCLES_NE__MASK__ICX_UNC_M2P_TXC_CYCLES_NE__AD_1 = 0x1000ull, // TBD (experimental)
		UNC_M2P_TxC_CYCLES_NE__MASK__ICX_UNC_M2P_TXC_CYCLES_NE__AK_0 = 0x0200ull, // TBD (experimental)
		UNC_M2P_TxC_CYCLES_NE__MASK__ICX_UNC_M2P_TXC_CYCLES_NE__AK_1 = 0x2000ull, // TBD (experimental)
		UNC_M2P_TxC_CYCLES_NE__MASK__ICX_UNC_M2P_TXC_CYCLES_NE__BL_0 = 0x0400ull, // TBD (experimental)
		UNC_M2P_TxC_CYCLES_NE__MASK__ICX_UNC_M2P_TXC_CYCLES_NE__BL_1 = 0x4000ull, // TBD (experimental)
		UNC_M2P_TxC_CYCLES_NE__MASK__ICX_UNC_M2P_TXC_CYCLES_NE__PMM_DISTRESS_0 = 0x8000ull, // TBD (experimental)
		UNC_M2P_TxC_CYCLES_NE__MASK__ICX_UNC_M2P_TXC_CYCLES_NE__PMM_DISTRESS_1 = 0x0800ull, // TBD (experimental)
		UNC_M2P_TxC_INSERTS = 0x0024, // Egress (to CMS) Ingress
		UNC_M2P_TxC_INSERTS__MASK__ICX_UNC_M2P_TXC_INSERTS__AD_0 = 0x0100ull, // TBD (experimental)
		UNC_M2P_TxC_INSERTS__MASK__ICX_UNC_M2P_TXC_INSERTS__AD_1 = 0x1000ull, // TBD (experimental)
		UNC_M2P_TxC_INSERTS__MASK__ICX_UNC_M2P_TXC_INSERTS__AK_CRD_0 = 0x0800ull, // TBD (experimental)
		UNC_M2P_TxC_INSERTS__MASK__ICX_UNC_M2P_TXC_INSERTS__AK_CRD_1 = 0x8000ull, // TBD (experimental)
		UNC_M2P_TxC_INSERTS__MASK__ICX_UNC_M2P_TXC_INSERTS__BL_0 = 0x0400ull, // TBD (experimental)
		UNC_M2P_TxC_INSERTS__MASK__ICX_UNC_M2P_TXC_INSERTS__BL_1 = 0x4000ull, // TBD (experimental)
		UNC_M2P_TxR_HORZ_ADS_USED = 0x00a6, // CMS Horizontal ADS Used
		UNC_M2P_TxR_HORZ_ADS_USED__MASK__ICX_UNC_M2P_TXR_HORZ_ADS_USED__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M2P_TxR_HORZ_ADS_USED__MASK__ICX_UNC_M2P_TXR_HORZ_ADS_USED__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M2P_TxR_HORZ_ADS_USED__MASK__ICX_UNC_M2P_TXR_HORZ_ADS_USED__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2P_TxR_HORZ_ADS_USED__MASK__ICX_UNC_M2P_TXR_HORZ_ADS_USED__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M2P_TxR_HORZ_ADS_USED__MASK__ICX_UNC_M2P_TXR_HORZ_ADS_USED__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M2P_TxR_HORZ_ADS_USED__MASK__ICX_UNC_M2P_TXR_HORZ_ADS_USED__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2P_TxR_HORZ_BYPASS = 0x00a7, // CMS Horizontal Bypass Used
		UNC_M2P_TxR_HORZ_BYPASS__MASK__ICX_UNC_M2P_TXR_HORZ_CYCLES_FULL__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M2P_TxR_HORZ_BYPASS__MASK__ICX_UNC_M2P_TXR_HORZ_CYCLES_FULL__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M2P_TxR_HORZ_BYPASS__MASK__ICX_UNC_M2P_TXR_HORZ_CYCLES_FULL__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2P_TxR_HORZ_BYPASS__MASK__ICX_UNC_M2P_TXR_HORZ_CYCLES_FULL__AK = 0x0200ull, // AK (experimental)
		UNC_M2P_TxR_HORZ_BYPASS__MASK__ICX_UNC_M2P_TXR_HORZ_CYCLES_FULL__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M2P_TxR_HORZ_BYPASS__MASK__ICX_UNC_M2P_TXR_HORZ_CYCLES_FULL__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M2P_TxR_HORZ_BYPASS__MASK__ICX_UNC_M2P_TXR_HORZ_CYCLES_FULL__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M2P_TxR_HORZ_BYPASS__MASK__ICX_UNC_M2P_TXR_HORZ_CYCLES_FULL__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2P_TxR_HORZ_BYPASS__MASK__ICX_UNC_M2P_TXR_HORZ_CYCLES_FULL__IV = 0x0800ull, // IV (experimental)
		UNC_M2P_TxR_HORZ_CYCLES_FULL = 0x00a2, // Cycles CMS Horizontal Egress Queue is Full
		UNC_M2P_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M2P_TXR_HORZ_CYCLES_FULL__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M2P_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M2P_TXR_HORZ_CYCLES_FULL__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M2P_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M2P_TXR_HORZ_CYCLES_FULL__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2P_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M2P_TXR_HORZ_CYCLES_FULL__AK = 0x0200ull, // AK (experimental)
		UNC_M2P_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M2P_TXR_HORZ_CYCLES_FULL__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M2P_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M2P_TXR_HORZ_CYCLES_FULL__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M2P_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M2P_TXR_HORZ_CYCLES_FULL__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M2P_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M2P_TXR_HORZ_CYCLES_FULL__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2P_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M2P_TXR_HORZ_CYCLES_FULL__IV = 0x0800ull, // IV (experimental)
		UNC_M2P_TxR_HORZ_CYCLES_NE = 0x00a3, // Cycles CMS Horizontal Egress Queue is Not Empty
		UNC_M2P_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M2P_TXR_HORZ_INSERTS__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M2P_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M2P_TXR_HORZ_INSERTS__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M2P_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M2P_TXR_HORZ_INSERTS__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2P_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M2P_TXR_HORZ_INSERTS__AK = 0x0200ull, // AK (experimental)
		UNC_M2P_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M2P_TXR_HORZ_INSERTS__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M2P_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M2P_TXR_HORZ_INSERTS__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M2P_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M2P_TXR_HORZ_INSERTS__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M2P_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M2P_TXR_HORZ_INSERTS__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2P_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M2P_TXR_HORZ_INSERTS__IV = 0x0800ull, // IV (experimental)
		UNC_M2P_TxR_HORZ_INSERTS = 0x00a1, // CMS Horizontal Egress Inserts
		UNC_M2P_TxR_HORZ_INSERTS__MASK__ICX_UNC_M2P_TXR_HORZ_INSERTS__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M2P_TxR_HORZ_INSERTS__MASK__ICX_UNC_M2P_TXR_HORZ_INSERTS__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M2P_TxR_HORZ_INSERTS__MASK__ICX_UNC_M2P_TXR_HORZ_INSERTS__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2P_TxR_HORZ_INSERTS__MASK__ICX_UNC_M2P_TXR_HORZ_INSERTS__AK = 0x0200ull, // AK (experimental)
		UNC_M2P_TxR_HORZ_INSERTS__MASK__ICX_UNC_M2P_TXR_HORZ_INSERTS__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M2P_TxR_HORZ_INSERTS__MASK__ICX_UNC_M2P_TXR_HORZ_INSERTS__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M2P_TxR_HORZ_INSERTS__MASK__ICX_UNC_M2P_TXR_HORZ_INSERTS__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M2P_TxR_HORZ_INSERTS__MASK__ICX_UNC_M2P_TXR_HORZ_INSERTS__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2P_TxR_HORZ_INSERTS__MASK__ICX_UNC_M2P_TXR_HORZ_INSERTS__IV = 0x0800ull, // IV (experimental)
		UNC_M2P_TxR_HORZ_NACK = 0x00a4, // CMS Horizontal Egress NACKs
		UNC_M2P_TxR_HORZ_NACK__MASK__ICX_UNC_M2P_TXR_HORZ_OCCUPANCY__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M2P_TxR_HORZ_NACK__MASK__ICX_UNC_M2P_TXR_HORZ_OCCUPANCY__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M2P_TxR_HORZ_NACK__MASK__ICX_UNC_M2P_TXR_HORZ_OCCUPANCY__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2P_TxR_HORZ_NACK__MASK__ICX_UNC_M2P_TXR_HORZ_OCCUPANCY__AK = 0x0200ull, // AK (experimental)
		UNC_M2P_TxR_HORZ_NACK__MASK__ICX_UNC_M2P_TXR_HORZ_OCCUPANCY__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M2P_TxR_HORZ_NACK__MASK__ICX_UNC_M2P_TXR_HORZ_OCCUPANCY__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M2P_TxR_HORZ_NACK__MASK__ICX_UNC_M2P_TXR_HORZ_OCCUPANCY__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M2P_TxR_HORZ_NACK__MASK__ICX_UNC_M2P_TXR_HORZ_OCCUPANCY__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2P_TxR_HORZ_NACK__MASK__ICX_UNC_M2P_TXR_HORZ_OCCUPANCY__IV = 0x0800ull, // IV (experimental)
		UNC_M2P_TxR_HORZ_OCCUPANCY = 0x00a0, // CMS Horizontal Egress Occupancy
		UNC_M2P_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M2P_TXR_HORZ_OCCUPANCY__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M2P_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M2P_TXR_HORZ_OCCUPANCY__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M2P_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M2P_TXR_HORZ_OCCUPANCY__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2P_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M2P_TXR_HORZ_OCCUPANCY__AK = 0x0200ull, // AK (experimental)
		UNC_M2P_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M2P_TXR_HORZ_OCCUPANCY__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M2P_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M2P_TXR_HORZ_OCCUPANCY__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M2P_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M2P_TXR_HORZ_OCCUPANCY__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M2P_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M2P_TXR_HORZ_OCCUPANCY__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2P_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M2P_TXR_HORZ_OCCUPANCY__IV = 0x0800ull, // IV (experimental)
		UNC_M2P_TxR_HORZ_STARVED = 0x00a5, // CMS Horizontal Egress Injection Starvation
		UNC_M2P_TxR_HORZ_STARVED__MASK__ICX_UNC_M2P_TXR_HORZ_STARVED__AD_ALL = 0x0100ull, // AD - All (experimental)
		UNC_M2P_TxR_HORZ_STARVED__MASK__ICX_UNC_M2P_TXR_HORZ_STARVED__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2P_TxR_HORZ_STARVED__MASK__ICX_UNC_M2P_TXR_HORZ_STARVED__AK = 0x0200ull, // AK (experimental)
		UNC_M2P_TxR_HORZ_STARVED__MASK__ICX_UNC_M2P_TXR_HORZ_STARVED__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M2P_TxR_HORZ_STARVED__MASK__ICX_UNC_M2P_TXR_HORZ_STARVED__BL_ALL = 0x0400ull, // BL - All (experimental)
		UNC_M2P_TxR_HORZ_STARVED__MASK__ICX_UNC_M2P_TXR_HORZ_STARVED__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2P_TxR_HORZ_STARVED__MASK__ICX_UNC_M2P_TXR_HORZ_STARVED__IV = 0x0800ull, // IV (experimental)
		UNC_M2P_TxR_VERT_ADS_USED = 0x009c, // CMS Vertical ADS Used
		UNC_M2P_TxR_VERT_ADS_USED__MASK__ICX_UNC_M2P_TXR_VERT_ADS_USED__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_ADS_USED__MASK__ICX_UNC_M2P_TXR_VERT_ADS_USED__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_ADS_USED__MASK__ICX_UNC_M2P_TXR_VERT_ADS_USED__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_ADS_USED__MASK__ICX_UNC_M2P_TXR_VERT_ADS_USED__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_BYPASS = 0x009d, // CMS Vertical ADS Used
		UNC_M2P_TxR_VERT_BYPASS__MASK__ICX_UNC_M2P_TXR_VERT_BYPASS__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_BYPASS__MASK__ICX_UNC_M2P_TXR_VERT_BYPASS__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_BYPASS__MASK__ICX_UNC_M2P_TXR_VERT_BYPASS__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_BYPASS__MASK__ICX_UNC_M2P_TXR_VERT_BYPASS__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_BYPASS__MASK__ICX_UNC_M2P_TXR_VERT_BYPASS__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_BYPASS__MASK__ICX_UNC_M2P_TXR_VERT_BYPASS__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_BYPASS__MASK__ICX_UNC_M2P_TXR_VERT_BYPASS__IV_AG1 = 0x0800ull, // IV - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_BYPASS_1 = 0x009e, // CMS Vertical ADS Used
		UNC_M2P_TxR_VERT_BYPASS_1__MASK__ICX_UNC_M2P_TXR_VERT_CYCLES_FULL1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_BYPASS_1__MASK__ICX_UNC_M2P_TXR_VERT_CYCLES_FULL1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_CYCLES_FULL0 = 0x0094, // Cycles CMS Vertical Egress Queue Is Full
		UNC_M2P_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_M2P_TXR_VERT_CYCLES_NE0__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_M2P_TXR_VERT_CYCLES_NE0__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_M2P_TXR_VERT_CYCLES_NE0__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_M2P_TXR_VERT_CYCLES_NE0__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_M2P_TXR_VERT_CYCLES_NE0__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_M2P_TXR_VERT_CYCLES_NE0__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_M2P_TXR_VERT_CYCLES_NE0__IV_AG0 = 0x0800ull, // IV - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_CYCLES_FULL1 = 0x0095, // Cycles CMS Vertical Egress Queue Is Full
		UNC_M2P_TxR_VERT_CYCLES_FULL1__MASK__ICX_UNC_M2P_TXR_VERT_CYCLES_FULL1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_CYCLES_FULL1__MASK__ICX_UNC_M2P_TXR_VERT_CYCLES_FULL1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_CYCLES_NE0 = 0x0096, // Cycles CMS Vertical Egress Queue Is Not Empty
		UNC_M2P_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_M2P_TXR_VERT_CYCLES_NE0__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_M2P_TXR_VERT_CYCLES_NE0__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_M2P_TXR_VERT_CYCLES_NE0__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_M2P_TXR_VERT_CYCLES_NE0__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_M2P_TXR_VERT_CYCLES_NE0__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_M2P_TXR_VERT_CYCLES_NE0__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_M2P_TXR_VERT_CYCLES_NE0__IV_AG0 = 0x0800ull, // IV - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_CYCLES_NE1 = 0x0097, // Cycles CMS Vertical Egress Queue Is Not Empty
		UNC_M2P_TxR_VERT_CYCLES_NE1__MASK__ICX_UNC_M2P_TXR_VERT_INSERTS1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_CYCLES_NE1__MASK__ICX_UNC_M2P_TXR_VERT_INSERTS1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_INSERTS0 = 0x0092, // CMS Vert Egress Allocations
		UNC_M2P_TxR_VERT_INSERTS0__MASK__ICX_UNC_M2P_TXR_VERT_OCCUPANCY0__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_INSERTS0__MASK__ICX_UNC_M2P_TXR_VERT_OCCUPANCY0__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_INSERTS0__MASK__ICX_UNC_M2P_TXR_VERT_OCCUPANCY0__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_INSERTS0__MASK__ICX_UNC_M2P_TXR_VERT_OCCUPANCY0__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_INSERTS0__MASK__ICX_UNC_M2P_TXR_VERT_OCCUPANCY0__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_INSERTS0__MASK__ICX_UNC_M2P_TXR_VERT_OCCUPANCY0__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_INSERTS0__MASK__ICX_UNC_M2P_TXR_VERT_OCCUPANCY0__IV_AG0 = 0x0800ull, // IV - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_INSERTS1 = 0x0093, // CMS Vert Egress Allocations
		UNC_M2P_TxR_VERT_INSERTS1__MASK__ICX_UNC_M2P_TXR_VERT_INSERTS1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_INSERTS1__MASK__ICX_UNC_M2P_TXR_VERT_INSERTS1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_NACK0 = 0x0098, // CMS Vertical Egress NACKs
		UNC_M2P_TxR_VERT_NACK0__MASK__ICX_UNC_M2P_TXR_VERT_STARVED0__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_NACK0__MASK__ICX_UNC_M2P_TXR_VERT_STARVED0__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_NACK0__MASK__ICX_UNC_M2P_TXR_VERT_STARVED0__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_NACK0__MASK__ICX_UNC_M2P_TXR_VERT_STARVED0__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_NACK0__MASK__ICX_UNC_M2P_TXR_VERT_STARVED0__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_NACK0__MASK__ICX_UNC_M2P_TXR_VERT_STARVED0__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_NACK0__MASK__ICX_UNC_M2P_TXR_VERT_STARVED0__IV_AG0 = 0x0800ull, // IV (experimental)
		UNC_M2P_TxR_VERT_NACK1 = 0x0099, // CMS Vertical Egress NACKs
		UNC_M2P_TxR_VERT_NACK1__MASK__ICX_UNC_M2P_TXR_VERT_OCCUPANCY1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_NACK1__MASK__ICX_UNC_M2P_TXR_VERT_OCCUPANCY1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_OCCUPANCY0 = 0x0090, // CMS Vert Egress Occupancy
		UNC_M2P_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_M2P_TXR_VERT_OCCUPANCY0__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_M2P_TXR_VERT_OCCUPANCY0__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_M2P_TXR_VERT_OCCUPANCY0__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_M2P_TXR_VERT_OCCUPANCY0__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_M2P_TXR_VERT_OCCUPANCY0__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_M2P_TXR_VERT_OCCUPANCY0__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_M2P_TXR_VERT_OCCUPANCY0__IV_AG0 = 0x0800ull, // IV - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_OCCUPANCY1 = 0x0091, // CMS Vert Egress Occupancy
		UNC_M2P_TxR_VERT_OCCUPANCY1__MASK__ICX_UNC_M2P_TXR_VERT_OCCUPANCY1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_OCCUPANCY1__MASK__ICX_UNC_M2P_TXR_VERT_OCCUPANCY1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_STARVED0 = 0x009a, // CMS Vertical Egress Injection Starvation
		UNC_M2P_TxR_VERT_STARVED0__MASK__ICX_UNC_M2P_TXR_VERT_STARVED0__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_STARVED0__MASK__ICX_UNC_M2P_TXR_VERT_STARVED0__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_STARVED0__MASK__ICX_UNC_M2P_TXR_VERT_STARVED0__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_STARVED0__MASK__ICX_UNC_M2P_TXR_VERT_STARVED0__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_STARVED0__MASK__ICX_UNC_M2P_TXR_VERT_STARVED0__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_STARVED0__MASK__ICX_UNC_M2P_TXR_VERT_STARVED0__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_STARVED0__MASK__ICX_UNC_M2P_TXR_VERT_STARVED0__IV_AG0 = 0x0800ull, // IV (experimental)
		UNC_M2P_TxR_VERT_STARVED1 = 0x009b, // CMS Vertical Egress Injection Starvation
		UNC_M2P_TxR_VERT_STARVED1__MASK__ICX_UNC_M2P_TXR_VERT_STARVED1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_M2P_TxR_VERT_STARVED1__MASK__ICX_UNC_M2P_TXR_VERT_STARVED1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_M2P_TxR_VERT_STARVED1__MASK__ICX_UNC_M2P_TXR_VERT_STARVED1__TGC = 0x0400ull, // AKC - Agent 0 (experimental)
		UNC_M2P_VERT_RING_AD_IN_USE = 0x00b0, // Vertical AD Ring In Use
		UNC_M2P_VERT_RING_AD_IN_USE__MASK__ICX_UNC_M2P_VERT_RING_AKC_IN_USE__DN_EVEN = 0x0400ull, // Down and Even (experimental)
		UNC_M2P_VERT_RING_AD_IN_USE__MASK__ICX_UNC_M2P_VERT_RING_AKC_IN_USE__DN_ODD = 0x0800ull, // Down and Odd (experimental)
		UNC_M2P_VERT_RING_AD_IN_USE__MASK__ICX_UNC_M2P_VERT_RING_AKC_IN_USE__UP_EVEN = 0x0100ull, // Up and Even (experimental)
		UNC_M2P_VERT_RING_AD_IN_USE__MASK__ICX_UNC_M2P_VERT_RING_AKC_IN_USE__UP_ODD = 0x0200ull, // Up and Odd (experimental)
		UNC_M2P_VERT_RING_AKC_IN_USE = 0x00b4, // Vertical AKC Ring In Use
		UNC_M2P_VERT_RING_AKC_IN_USE__MASK__ICX_UNC_M2P_VERT_RING_AKC_IN_USE__DN_EVEN = 0x0400ull, // Down and Even (experimental)
		UNC_M2P_VERT_RING_AKC_IN_USE__MASK__ICX_UNC_M2P_VERT_RING_AKC_IN_USE__DN_ODD = 0x0800ull, // Down and Odd (experimental)
		UNC_M2P_VERT_RING_AKC_IN_USE__MASK__ICX_UNC_M2P_VERT_RING_AKC_IN_USE__UP_EVEN = 0x0100ull, // Up and Even (experimental)
		UNC_M2P_VERT_RING_AKC_IN_USE__MASK__ICX_UNC_M2P_VERT_RING_AKC_IN_USE__UP_ODD = 0x0200ull, // Up and Odd (experimental)
		UNC_M2P_VERT_RING_AK_IN_USE = 0x00b1, // Vertical AK Ring In Use
		UNC_M2P_VERT_RING_AK_IN_USE__MASK__ICX_UNC_M2P_VERT_RING_BL_IN_USE__DN_EVEN = 0x0400ull, // Down and Even (experimental)
		UNC_M2P_VERT_RING_AK_IN_USE__MASK__ICX_UNC_M2P_VERT_RING_BL_IN_USE__DN_ODD = 0x0800ull, // Down and Odd (experimental)
		UNC_M2P_VERT_RING_AK_IN_USE__MASK__ICX_UNC_M2P_VERT_RING_BL_IN_USE__UP_EVEN = 0x0100ull, // Up and Even (experimental)
		UNC_M2P_VERT_RING_AK_IN_USE__MASK__ICX_UNC_M2P_VERT_RING_BL_IN_USE__UP_ODD = 0x0200ull, // Up and Odd (experimental)
		UNC_M2P_VERT_RING_BL_IN_USE = 0x00b2, // Vertical BL Ring in Use
		UNC_M2P_VERT_RING_BL_IN_USE__MASK__ICX_UNC_M2P_VERT_RING_BL_IN_USE__DN_EVEN = 0x0400ull, // Down and Even (experimental)
		UNC_M2P_VERT_RING_BL_IN_USE__MASK__ICX_UNC_M2P_VERT_RING_BL_IN_USE__DN_ODD = 0x0800ull, // Down and Odd (experimental)
		UNC_M2P_VERT_RING_BL_IN_USE__MASK__ICX_UNC_M2P_VERT_RING_BL_IN_USE__UP_EVEN = 0x0100ull, // Up and Even (experimental)
		UNC_M2P_VERT_RING_BL_IN_USE__MASK__ICX_UNC_M2P_VERT_RING_BL_IN_USE__UP_ODD = 0x0200ull, // Up and Odd (experimental)
		UNC_M2P_VERT_RING_IV_IN_USE = 0x00b3, // Vertical IV Ring in Use
		UNC_M2P_VERT_RING_IV_IN_USE__MASK__ICX_UNC_M2P_VERT_RING_IV_IN_USE__DN = 0x0400ull, // Down (experimental)
		UNC_M2P_VERT_RING_IV_IN_USE__MASK__ICX_UNC_M2P_VERT_RING_IV_IN_USE__UP = 0x0100ull, // Up (experimental)
		UNC_M2P_VERT_RING_TGC_IN_USE = 0x00b5, // Vertical TGC Ring In Use
		UNC_M2P_VERT_RING_TGC_IN_USE__MASK__ICX_UNC_M2P_VERT_RING_TGC_IN_USE__DN_EVEN = 0x0400ull, // Down and Even (experimental)
		UNC_M2P_VERT_RING_TGC_IN_USE__MASK__ICX_UNC_M2P_VERT_RING_TGC_IN_USE__DN_ODD = 0x0800ull, // Down and Odd (experimental)
		UNC_M2P_VERT_RING_TGC_IN_USE__MASK__ICX_UNC_M2P_VERT_RING_TGC_IN_USE__UP_EVEN = 0x0100ull, // Up and Even (experimental)
		UNC_M2P_VERT_RING_TGC_IN_USE__MASK__ICX_UNC_M2P_VERT_RING_TGC_IN_USE__UP_ODD = 0x0200ull, // Up and Odd (experimental)
		
	};
};

namespace icx_unc_m2pcie = optkit::intel::icx_unc_m2pcie;

#undef INTEL_X86_EDGE_BIT
#undef INTEL_X86_ANY_BIT
#undef INTEL_X86_INV_BIT
#undef INTEL_X86_CMASK_BIT
#undef INTEL_X86_MOD_EDGE
#undef INTEL_X86_MOD_ANY
#undef INTEL_X86_MOD_INV
