module top_module ( input clk, input d, output q );
    wire w1, w2;
    
    my_dff md1(clk, d, w1);
    my_dff md2(clk, w1, w2);
    my_dff md3(clk, w2, q);

endmodule
