{"vcs1":{"timestamp_begin":1681674849.636192716, "rt":0.83, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1681674850.499748035, "rt":0.94, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681674851.466433198, "rt":0.94, "ut":0.05, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681674849.339018272}
{"VCS_COMP_START_TIME": 1681674849.339018272}
{"VCS_COMP_END_TIME": 1681674853.188529020}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222664}}
