{
    "DESIGN_NAME": "spm_chip_sg13g2",
    "VERILOG_DEFINES": [
        "FUNCTIONAL"
    ],
    "VERILOG_INCLUDE_DIRS": [
    ],
    "VERILOG_FILES": [
        "design/spm.sv",
        "src/spm_chip_sg13g2.sv"
    ],
    "CLOCK_PERIOD": 20,
    "CLOCK_PORT": "clk_pad",
    "PAD_SITE_NAME": "sg13g2_ioSite",
    "PAD_CORNER_SITE_NAME": "sg13g2_Corner",
    "DIE_AREA":  [   0.00,   0.00, 3600.00, 5000.00 ],
    "meta": {
    "version": 2,
    "flow": "Classic",
    "substituting_steps": {
        "Checker.YosysSynthChecks": null,
        "Klayout.DRC": null,
        "Magic.DRC": null,
        "Netgen.LVS": null,
        "OpenROAD.IOPlacement": null,
        "OpenROAD.GlobalPlacementSkipIO": null,
        "+Odb.SetPowerConnections": "OpenROAD.Padring",
        "Checker.IllegalOverlap": null,
        "Magic.WriteLEF": null,
        "Odb.CheckDesignAntennaProperties": null,
        "Checker.PowerGridViolations": null,
        "Checker.DisconnectedPins": null
        }
    }
    


}