# Hi, I'm Sundarbavan

Electronic and Telecommunication Engineering undergraduate at the University of Moratuwa, Sri Lanka, with a strong focus on FPGA based acceleration, digital microarchitecture, and hardware/software co-design.

Currently working as a **Part-time Associate Engineer** at [**Aevocode (Pvt) Ltd**](https://www.linkedin.com/company/aevocode/), contributing to real time FPGA systems, high speed interfaces, and embedded Linux integration.

---

## Technical Focus
- FPG -based hardware acceleration for performance critical workloads  
- RTL design and digital microarchitecture (pipelining, FSMs, control/data paths)  
- High speed interfaces and timing aware system integration  
- Hardware/software co-design for real time embedded systems  

---

## Core Skills
**Digital Design & HDL:** Verilog, SystemVerilog  
**FPGA Tools:** Vivado, Quartus  
**Embedded & Low-Level Software:** C, C++, Linux kernel drivers  
**Scripting & Automation:** Python, Bash, Makefiles  
**Verification:** Cocotb  

---

## Selected Projects
- [**FPGA-Based Gemma SLM Accelerator**](https://github.com/Bavan2002/SLM_Accelerator)
  Custom FPGA accelerator for a small language model, optimizing matrix operations and attention kernels for edge deployment.  
  *DVCon India 2025 Design Contest – 1st Runner-up*
  
- [**SIMD CNN Processor**](https://github.com/Bavan2002/SIMD_CNN_Processor)
  Custom FPGA-based SIMD processor for convolutional neural networks, exploiting data-level parallelism to accelerate convolution, activation, and pooling operations on resource-constrained hardware.

- [**Pipelined RISC-V (RV32I) Processor**](https://github.com/Bavan2002/RISC-V-Processor)
  Five-stage pipelined processor with control hazard handling, data hazard management, and UART-based debug infrastructure.

- [**Lightweight Serial System Bus**](https://github.com/Bavan2002/Serial-System-Bus)
  Custom multi-master serial bus with split transactions, FIFO buffering, and FSM-based protocol control.


---

## Interests
FPGA systems · Hardware acceleration · Digital IC design · Low-latency architectures · Embedded systems

---

### Connect with Me
[![LinkedIn](https://img.shields.io/badge/LinkedIn-blue?style=flat&logo=linkedin)](https://www.linkedin.com/in/sundarbavan-thanaraj-1830b4218)
