bin:0.0531915165712
subdesign:0.0303920415274
isabelle:0.0240311605819
circ:0.0198956315876
ci:0.0191446227617
cla:0.0189482205596
tac:0.0177810198325
tactics:0.0176012459995
veritas:0.0170533985037
bus:0.014000552015
lsout:0.0136240186157
lsin:0.0136240186157
eqout:0.0136240186157
eqin:0.0136240186157
subgoal:0.013045487173
spec:0.0126349189569
tactic:0.0118158640263
grout:0.0115280157518
synthesis:0.0109198938516
grin:0.0104215213078
adder:0.00997069368946
subgoaling:0.00943201288781
metavariable:0.0089568689583
clas:0.0089258596447
circuit:0.0083159414798
port:0.0081897451357
bitless:0.00733601002386
bitcomp:0.00733601002386
div:0.006822053577
compcells:0.00628800859188
nat:0.00597669738295
validation:0.00577513035405
circuits:0.00565157118493
subdesigns:0.0052400071599
sat:0.00514897117598
imp:0.00510039108663
subgoals:0.00501749809082
hol:0.00499273216596
reinterpretation:0.00488556488634
carry:0.00466739984152
rules:0.00454864486558
instantiated:0.00451070030559
formal:0.0043206142362
args:0.00419594713177
nnat:0.00419200572792
busses:0.00411962752832
lambda:0.00401040846577
aux:0.00398427200103
reveal:0.00391683463012
specification:0.0038899288183
ls:0.00386295120736
parameterized:0.00383642012006
resolution:0.00362585514162
g0:0.0035662372614
quantification:0.00344015201036
synthesize:0.0033723761788
library:0.00334371015319
signature:0.0033263274193
join:0.00316617503237
subparts:0.00314400429594
thm:0.00313593630677
prover:0.00310031617089
p0:0.00302260218645
designs:0.00291445910725
logic:0.00289711885763
ports:0.00282932014518
quantifiers:0.00271139561371
eq:0.00267808079259
induction:0.00267549836595
constructors:0.0025088878098
comparator:0.00241808174916
propagate:0.00237691757308
metavariables:0.00236317280526
rule:0.00234383218368
bit:0.00217406689789
implication:0.00217170870464
lookahead:0.00216911649097
datatype:0.00209797356588
elims:0.00209600286396
9dec:0.00209600286396
dels:0.00209600286396
bitcomps:0.00209600286396
nmod:0.00209600286396
2spec:0.00209600286396
c23:0.00209600286396
proving:0.00207283358035
goals:0.00205851243945
methodologies:0.00205138256721
gates:0.0020306180241
existential:0.00202151712322
theories:0.00201138073499
definitions:0.00199081617727
bits:0.00192580936173
wire:0.00191467991898
specifications:0.00189948031869
metalogic:0.00189482205596
tifiers:0.00189482205596
validations:0.00189482205596
build:0.00185119068587
decompose:0.00183247232651
discharges:0.00177705138013
elide:0.00177705138013
hi:0.00177253483909
inside:0.00177046152411
g1:0.00173645154035
unify:0.00171907302789
voltage:0.00165555051744
verification:0.00163323650146
proofs:0.00161634889385
recursive:0.0016001199691
concrete:0.00159850838336
ands:0.00157544853684
p1:0.00157213463543
combinational:0.00156208029163
claim:0.00153627685883
unification:0.00148445015375
gr:0.00148445015375
digit:0.00148445015375
standing:0.00146446614815
conjunctive:0.00146446614815
style:0.00145555483441
automate:0.00145478677231
incoming:0.00143234501829
ripple:0.00142649490456
ex:0.00140902511943
hardware:0.00137849661826
intro:0.00137320917611
wiring:0.00137320917611
entails:0.00135196007275
str:0.00134978964316
digits:0.00133680282192
synthesized:0.00130785938303
kent:0.00128894987421
quantified:0.001287242794
compatible:0.00126024934256
abstraction:0.001228876741
conjunct:0.00122340032043
c1:0.0012125657765
quan:0.00120904087458
monadic:0.00116968415139
abstractions:0.00116317890162
claimed:0.00115283958963
development:0.00114378718497
split:0.00114033425176
behavioral:0.00113771982714
conjunction:0.00112576763552
methodology:0.00112160594917
adders:0.00111374442098
supports:0.00111047813903
parametric:0.00110877580643
incrementally:0.00109489991351
instantiating:0.00109397844353
connectives:0.00106655030026
decomposes:0.00106655030026
xor:0.00105793019152
outermost:0.00105793019152
clearer:0.00105793019152
bitlesss:0.00104800143198
2library:0.00104800143198
isabelles:0.00104800143198
29dec:0.00104800143198
simplifiers:0.00104800143198
2subdesign:0.00104800143198
3tm:0.00104800143198
reinterpret:0.00104800143198
reinterpreting:0.00104800143198
carrys:0.00104800143198
pitm:0.00104800143198
d16:0.00104800143198
2circ:0.00104800143198
compcell:0.00104800143198
fourman:0.00104800143198
wires:0.00103343872363
correctness:0.00102768914045
instantiate:0.00101813436904
founded:0.00101075856161
achieves:0.000998304491173
comp:0.00098963343583
simplification:0.000988062962934
synthesizing:0.000976310765435
builds:0.000969782791851
co:0.000964075232095
logics:0.000963536051085
calculus:0.000959105030016
def:0.000957339959491
interactive:0.000954719603209
hooked:0.000947411027981
reinterpreted:0.000947411027981
metavari:0.000947411027981
reuse:0.000931614601323
hypothesis:0.000928482056728
tm:0.000928077159809
reasoning:0.000921259369044
val:0.000906482461544
burden:0.000891201881283
axiomatizes:0.000888525690064
orem:0.000888525690064
induct:0.000888525690064
propositional:0.000886267419547
afterwards:0.000881408227124
bin bus:0.0333124668192
bus n:0.0324927548516
formal synthesis:0.0293482947047
g ci:0.0229741150478
isabelle s:0.0157223007347
b bin:0.014933174781
p g:0.0141127889028
bin ci:0.0137844690287
p bin:0.0137844690287
g bin:0.0137844690287
bin g:0.0137844690287
ci bin:0.0137844690287
s bin:0.0126357632763
design goal:0.0124456180591
n div:0.0123181291175
s p:0.012174857642
b s:0.01200702337
div 2:0.0118968468202
design theorem:0.0114870575239
grin eqin:0.0114870575239
a bin:0.0109817047571
eqout lsout:0.0103383517715
grout eqout:0.0103383517715
clas n:0.0103383517715
the subdesign:0.0103383517715
eqin lsin:0.0103383517715
sat clas:0.0103383517715
in isabelle:0.0098931218245
the veritas:0.0091896460191
ci sat:0.0091896460191
port a:0.00846837995849
proof state:0.00838522705848
a b:0.00831522729356
cla n:0.00804094026671
b grin:0.00804094026671
order resolution:0.00804094026671
bin cla:0.00804094026671
lsin grout:0.00804094026671
lower n:0.00758038714921
the validation:0.00704058982676
the subgoaling:0.00689223451433
tactics that:0.00689223451433
subgoaling function:0.00689223451433
definition context:0.00689223451433
and tactics:0.00689223451433
n a:0.00662561100845
the tactic:0.00574352876194
compcells a:0.00574352876194
original goal:0.00568529036191
n b:0.0054005599731
higher order:0.00537084990984
incoming carry:0.00524076691155
specification spec:0.00524076691155
first subgoal:0.00524076691155
a design:0.00511018890209
n p:0.00498330210441
the propagate:0.00494656091225
order logic:0.00486524271762
a metavariable:0.00473774196826
nat b:0.00459482300955
propagate bit:0.00459482300955
new subdesign:0.00459482300955
port values:0.00459482300955
b nat:0.00459482300955
in veritas:0.00459482300955
nnat 1:0.00459482300955
use isabelle:0.00459482300955
bin ex:0.00459482300955
a tactic:0.00459482300955
tac to:0.00459482300955
n s:0.00449440252166
a circuit:0.00441544148444
generate bit:0.00419261352924
instantiated with:0.00400253531635
validation functions:0.0039572487298
carry c:0.0039572487298
a nat:0.0039572487298
set theory:0.00393919240507
the metavariable:0.00379019357461
1 spec:0.00379019357461
spec 2:0.00379019357461
spec 1:0.00366056825237
binary values:0.00366056825237
lookahead adder:0.00366056825237
the specification:0.00359555848852
carry lookahead:0.00355461807166
args subdesign:0.00344611725716
library tac:0.00344611725716
that circ:0.00344611725716
design tac:0.00344611725716
n nnat:0.00344611725716
concrete technology:0.00344611725716
claim tac:0.00344611725716
s hol:0.00344611725716
subgoal 1:0.00344611725716
reveal tac:0.00344611725716
circ with:0.00344611725716
c1 bin:0.00344611725716
to isabelle:0.00344611725716
g0 bin:0.00344611725716
lambda system:0.00344611725716
p0 bin:0.00344611725716
ci a:0.00344611725716
clas k:0.00344611725716
g1 bin:0.00344611725716
lsout the:0.00344611725716
subdesigns and:0.00344611725716
x bin:0.00344611725716
subdesign the:0.00344611725716
apply rules:0.00344611725716
circ is:0.00344611725716
values induction:0.00344611725716
reveal and:0.00344611725716
p1 bin:0.00344611725716
subdesign which:0.00344611725716
goal spec:0.00344611725716
subdesign tac:0.00344611725716
specification entails:0.00344611725716
bus cla:0.00344611725716
cla k:0.00344611725716
our reinterpretation:0.00344611725716
during proofs:0.00344611725716
the design:0.00344135376634
case analysis:0.00340516986704
lower upper:0.00331883148243
logic programs:0.0032228418995
to synthesize:0.0032228418995
design goals:0.00320202825308
the carry:0.00315135392406
part args:0.00314446014693
tactics and:0.00314446014693
validation rules:0.00314446014693
the adder:0.00310472108374
an adder:0.00302130558379
synthesis based:0.00296793654735
the tactics:0.00296793654735
bin b:0.00296793654735
subgoal and:0.00296793654735
synthesized circuit:0.00296793654735
rules and:0.00294912925712
a proof:0.00286062289897
based synthesis:0.00284264518095
subgoal is:0.00284264518095
a parameterized:0.00279770366971
theorem prover:0.00277171146476
the subgoals:0.00274542618928
goal which:0.00274542618928
resolution based:0.00274542618928
derived rules:0.00274542618928
to build:0.0027380447648
the generate:0.00266596355375
main design:0.00266596355375
a bus:0.00265656645528
1 port:0.00259875439586
and inside:0.00259875439586
by formal:0.00259875439586
be instantiated:0.00259689912497
a lambda:0.00254051398755
with techniques:0.00254051398755
rules which:0.0024930094708
k a:0.00249111984581
sum s:0.00248912361183
proof rule:0.00248912361183
new techniques:0.00247732986718
induction hypothesis:0.00247444230838
original design:0.0024431366236
a carry:0.00240152118981
the ports:0.00240152118981
a theorem:0.00238606453592
the like:0.00236351544304
induction to:0.00236351544304
entails the:0.00236351544304
a validation:0.00236351544304
resolution to:0.00236351544304
circuits we:0.0023285408128
the lambda:0.0023285408128
existential quantification:0.0023285408128
the signature:0.00231560441261
s p0:0.00229741150478
a subgoaling:0.00229741150478
context h:0.00229741150478
by isabelle:0.00229741150478
of isabelle:0.00229741150478
achieves spec:0.00229741150478
circ to:0.00229741150478
bin n:0.00229741150478
internal wiring:0.00229741150478
bin g1:0.00229741150478
isabelle the:0.00229741150478
s metalogic:0.00229741150478
p0 g0:0.00229741150478
bin p:0.00229741150478
veritas is:0.00229741150478
bin p1:0.00229741150478
tactic discharges:0.00229741150478
busses to:0.00229741150478
eq lsin:0.00229741150478
conjunct the:0.00229741150478
synthesis style:0.00229741150478
tac dels:0.00229741150478
bin bus n:0.0313998617728
b s p:0.0289844877903
s p g:0.0289844877903
p g ci:0.0241537398253
a b s:0.0222195845782
n a b:0.0166553474446
g bin ci:0.0144922438952
p bin g:0.0144922438952
bin g bin:0.0144922438952
bin ci bin:0.0144922438952
n div 2:0.0136279698972
bus n b:0.0120768699126
bus n s:0.0120768699126
n s bin:0.0120768699126
b bin bus:0.0120768699126
n b bin:0.0120768699126
n p bin:0.0120768699126
bus n p:0.0120768699126
s bin bus:0.0120768699126
port a bin:0.0108691829214
a bin bus:0.0108691829214
grout eqout lsout:0.0108691829214
grin eqin lsin:0.0108691829214
g ci sat:0.0096614959301
ci sat clas:0.0096614959301
lsin grout eqout:0.00845380893884
clas n a:0.00845380893884
eqin lsin grout:0.00845380893884
lower n div:0.00845380893884
bin cla n:0.00845380893884
b grin eqin:0.00845380893884
a b grin:0.00845380893884
sat clas n:0.00724612194758
cla n a:0.00724612194758
ci bin cla:0.00724612194758
higher order logic:0.00634128872099
compcells a b:0.00603843495631
the formal synthesis:0.00603843495631
higher order resolution:0.00603843495631
the original goal:0.00553568784639
k a b:0.00524081867137
the proof state:0.00483074796505
use isabelle s:0.00483074796505
the definition context:0.00483074796505
nat b nat:0.00483074796505
a new subdesign:0.00483074796505
a nat b:0.00483074796505
rules and tactics:0.00483074796505
a design goal:0.00483074796505
the subgoaling function:0.00483074796505
the design goal:0.00442855027711
the first subgoal:0.00442855027711
carry lookahead adder:0.00389663845419
all n nnat:0.00362306097379
bin b bin:0.00362306097379
bin bus cla:0.00362306097379
a design theorem:0.00362306097379
the design theorem:0.00362306097379
cla k a:0.00362306097379
entails the original:0.00362306097379
nnat 1 port:0.00362306097379
of formal synthesis:0.00362306097379
theory of higher:0.00362306097379
n nnat 1:0.00362306097379
the propagate bit:0.00362306097379
ci a bin:0.00362306097379
we use isabelle:0.00362306097379
the lambda system:0.00362306097379
the incoming carry:0.00362306097379
bus cla k:0.00362306097379
specification entails the:0.00362306097379
of values induction:0.00362306097379
the generate bit:0.00362306097379
eqout lsout the:0.00362306097379
isabelle s hol:0.00362306097379
1 port a:0.00362306097379
sat clas k:0.00362306097379
g ci a:0.00362306097379
course of values:0.00362306097379
in isabelle s:0.00362306097379
clas k a:0.00362306097379
by higher order:0.00332141270784
kinds of reasoning:0.00332141270784
spec 1 spec:0.00332141270784
carry c i:0.00332141270784
incoming carry c:0.00332141270784
synthesis based on:0.00332141270784
a bin b:0.00332141270784
1 spec 2:0.00332141270784
instantiated with the:0.00314491613013
the main design:0.00301965924669
the sum s:0.00301965924669
the induction hypothesis:0.00293537751665
the original design:0.00284305739748
using higher order:0.00271769516614
and the like:0.00257884074235
of the subdesign:0.00241537398253
ls y lsout:0.00241537398253
reinterpretation of formal:0.00241537398253
the library technique:0.00241537398253
bin c1 bin:0.00241537398253
each conjunct the:0.00241537398253
args subdesign args:0.00241537398253
args library part:0.00241537398253
s the propagate:0.00241537398253
gr bin eq:0.00241537398253
definition context h:0.00241537398253
p0 bin g0:0.00241537398253
tactics that automate:0.00241537398253
g ci 1:0.00241537398253
synthesis in isabelle:0.00241537398253
tactic based theorem:0.00241537398253
div 2 nmod:0.00241537398253
of primitive relations:0.00241537398253
to the veritas:0.00241537398253
library library tac:0.00241537398253
a proof rule:0.00241537398253
adder from two:0.00241537398253
circ achieves spec:0.00241537398253
a subgoaling function:0.00241537398253
in a ripple:0.00241537398253
in isabelle we:0.00241537398253
div 2 lower:0.00241537398253
split the subgoaling:0.00241537398253
extends the signature:0.00241537398253
reveal reveal tac:0.00241537398253
and concrete technology:0.00241537398253
primitive relations where:0.00241537398253
and the generate:0.00241537398253
bin x bin:0.00241537398253
we can resolve:0.00241537398253
g ci port:0.00241537398253
as follows claim:0.00241537398253
relations where existential:0.00241537398253
isabelle s theory:0.00241537398253
propagate and generate:0.00241537398253
and generate bits:0.00241537398253
g0 bin p1:0.00241537398253
the veritas techniques:0.00241537398253
veritas validation rules:0.00241537398253
a circuit achieves:0.00241537398253
build a circuit:0.00241537398253
circuit abstractions and:0.00241537398253
div 2 b:0.00241537398253
2 lower n:0.00241537398253
order resolution to:0.00241537398253
as conjunctive combinations:0.00241537398253
h has become:0.00241537398253
binary values we:0.00241537398253
library part args:0.00241537398253
eq eqin eqout:0.00241537398253
formal synthesis as:0.00241537398253
analysis over binary:0.00241537398253
specification spec which:0.00241537398253
bin ls bin:0.00241537398253
bit width n:0.00241537398253
2 b lower:0.00241537398253
by formal synthesis:0.00241537398253
of parametric designs:0.00241537398253
hol set theory:0.00241537398253
a bus b:0.00241537398253
over binary values:0.00241537398253
we derive rules:0.00241537398253
and validation functions:0.00241537398253
resolution based synthesis:0.00241537398253
spec the validation:0.00241537398253
definition context of:0.00241537398253
abstractions and concrete:0.00241537398253
isabelle s metalogic:0.00241537398253
original design goal:0.00241537398253
x bin y:0.00241537398253
following proof state:0.00241537398253
p1 bin g1:0.00241537398253
bin eq bin:0.00241537398253
isabelle s set:0.00241537398253
bin g0 bin:0.00241537398253
s hol set:0.00241537398253
in isabelle the:0.00241537398253
goal is given:0.00241537398253
using a previously:0.00241537398253
s p0 g0:0.00241537398253
lambda style design:0.00241537398253
div 2 s:0.00241537398253
b lower n:0.00241537398253
g ci in:0.00241537398253
ci bin n:0.00241537398253
bin compcells a:0.00241537398253
div 2 a:0.00241537398253
initial design goal:0.00241537398253
2 s p0:0.00241537398253
formal synthesis is:0.00241537398253
from two components:0.00241537398253
construct a parameterized:0.00241537398253
and b representing:0.00241537398253
formal synthesis in:0.00241537398253
the step case:0.00241537398253
with our reinterpretation:0.00241537398253
following design theorem:0.00241537398253
bin p bin:0.00241537398253
induction is used:0.00241537398253
