
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 7.12

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.37 source latency div_counter[3]$_SDFFE_PN0P_/CLK ^
  -0.36 target latency counter[5]$_SDFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter[5]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 v input26/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.11    0.20    0.20    0.40 v input26/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net26 (net)
                  0.20    0.00    0.40 v _261_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     6    0.10    0.26    0.22    0.62 ^ _261_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _027_ (net)
                  0.26    0.00    0.62 ^ _331_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     1    0.01    0.06    0.07    0.69 v _331_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _005_ (net)
                  0.06    0.00    0.69 v counter[5]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.69   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     2    0.03    0.08    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.08    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    11    0.12    0.24    0.24    0.36 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.24    0.00    0.36 ^ counter[5]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.36   clock reconvergence pessimism
                          0.11    0.47   library hold time
                                  0.47   data required time
-----------------------------------------------------------------------------
                                  0.47   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.22   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: div[14] (input port clocked by core_clock)
Endpoint: div_counter[13]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v div[14] (in)
                                         div[14] (net)
                  0.00    0.00    0.20 v input6/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.02    0.21    0.73    0.93 v input6/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net6 (net)
                  0.21    0.00    0.93 v _243_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.10    0.09    1.02 ^ _243_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _186_ (net)
                  0.10    0.00    1.02 ^ _427_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.15    0.37    1.39 v _427_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _188_ (net)
                  0.15    0.00    1.39 v _272_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.07    0.19    0.34    1.74 v _272_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _038_ (net)
                  0.19    0.00    1.74 v _274_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     4    0.07    0.16    0.25    1.99 v _274_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _040_ (net)
                  0.16    0.00    1.99 v _310_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.03    0.31    0.22    2.21 ^ _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _074_ (net)
                  0.31    0.00    2.21 ^ _313_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     7    0.13    0.35    0.25    2.46 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _077_ (net)
                  0.35    0.00    2.47 v _346_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     5    0.04    0.26    0.25    2.71 ^ _346_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _103_ (net)
                  0.26    0.00    2.71 ^ _347_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.11    0.21    0.25    2.96 ^ _347_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         _104_ (net)
                  0.21    0.00    2.97 ^ _367_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.19    3.16 ^ _367_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _012_ (net)
                  0.08    0.00    3.16 ^ div_counter[13]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.16   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.04    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     2    0.03    0.08    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.08    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    15    0.13    0.25    0.24   10.36 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.25    0.00   10.36 ^ div_counter[13]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00   10.36   clock reconvergence pessimism
                         -0.08   10.28   library setup time
                                 10.28   data required time
-----------------------------------------------------------------------------
                                 10.28   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                  7.12   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: div[14] (input port clocked by core_clock)
Endpoint: div_counter[13]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v div[14] (in)
                                         div[14] (net)
                  0.00    0.00    0.20 v input6/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.02    0.21    0.73    0.93 v input6/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net6 (net)
                  0.21    0.00    0.93 v _243_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.10    0.09    1.02 ^ _243_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _186_ (net)
                  0.10    0.00    1.02 ^ _427_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.15    0.37    1.39 v _427_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _188_ (net)
                  0.15    0.00    1.39 v _272_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.07    0.19    0.34    1.74 v _272_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _038_ (net)
                  0.19    0.00    1.74 v _274_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     4    0.07    0.16    0.25    1.99 v _274_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _040_ (net)
                  0.16    0.00    1.99 v _310_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.03    0.31    0.22    2.21 ^ _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _074_ (net)
                  0.31    0.00    2.21 ^ _313_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     7    0.13    0.35    0.25    2.46 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _077_ (net)
                  0.35    0.00    2.47 v _346_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     5    0.04    0.26    0.25    2.71 ^ _346_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _103_ (net)
                  0.26    0.00    2.71 ^ _347_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.11    0.21    0.25    2.96 ^ _347_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         _104_ (net)
                  0.21    0.00    2.97 ^ _367_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.19    3.16 ^ _367_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _012_ (net)
                  0.08    0.00    3.16 ^ div_counter[13]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.16   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.04    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     2    0.03    0.08    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.08    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    15    0.13    0.25    0.24   10.36 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.25    0.00   10.36 ^ div_counter[13]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00   10.36   clock reconvergence pessimism
                         -0.08   10.28   library setup time
                                 10.28   data required time
-----------------------------------------------------------------------------
                                 10.28   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                  7.12   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
2.1043291091918945

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7515

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.2591440975666046

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9612

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: div_counter[14]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: div_counter[13]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.24    0.36 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.36 ^ div_counter[14]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.43    0.79 ^ div_counter[14]$_SDFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.38    1.17 v _427_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.34    1.51 v _272_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.26    1.77 v _274_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.22    1.99 ^ _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
   0.25    2.24 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.25    2.49 ^ _346_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.25    2.74 ^ _347_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.19    2.94 ^ _367_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.00    2.94 ^ div_counter[13]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           2.94   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.24   10.36 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00   10.36 ^ div_counter[13]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.36   clock reconvergence pessimism
  -0.08   10.28   library setup time
          10.28   data required time
---------------------------------------------------------
          10.28   data required time
          -2.94   data arrival time
---------------------------------------------------------
           7.34   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.24    0.36 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.36 ^ counter[7]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.43    0.79 v counter[7]$_SDFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.13    0.92 ^ _250_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.09    1.01 v _341_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
   0.00    1.01 v counter[7]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.01   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.24    0.36 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.36 ^ counter[7]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.36   clock reconvergence pessimism
   0.11    0.47   library hold time
           0.47   data required time
---------------------------------------------------------
           0.47   data required time
          -1.01   data arrival time
---------------------------------------------------------
           0.54   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.3643

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.3607

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
3.1578

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
7.1226

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
225.555767

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.39e-03   2.77e-05   1.48e-08   2.42e-03  47.6%
Combinational          7.87e-04   4.87e-04   4.69e-08   1.27e-03  25.1%
Clock                  5.36e-04   8.56e-04   8.68e-09   1.39e-03  27.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.71e-03   1.37e-03   7.04e-08   5.08e-03 100.0%
                          73.0%      27.0%       0.0%
