# This is a comment in a Makefile
# Variable declarations 
CC = gcc
CFLAGS = -Wall -Werror
SRCDIR = src
OBJDIR = obj
BINDIR = bin
SOURCES = $(wildcard $(SRCDIR)/*.c)
# Concatenate source directory path with source file names
OBJECTS = $(patsubst $(SRCDIR)/%.c,$(OBJDIR)/%.o,$(SOURCES))
# Name of executable target
TARGET = app
# Default rule
all: $(TARGET)
# Rule for compiling source files into object files
$(OBJDIR)/%.o: $(SRCDIR)/%.c
    $(CC) $(CFLAGS) -c $< -o $@
# Rule for linking object files and creating executable
$(TARGET): $(OBJECTS)
    $(CC) $(CFLAGS) $(OBJECTS) -o $(BINDIR)/$@
# Remove all compiled files and executable
clean:
    rm -rf $(BINDIR)/* $(OBJDIR)/*