<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p267" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_267{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_267{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_267{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_267{left:539px;bottom:1051px;letter-spacing:0.24px;word-spacing:0.57px;}
#t5_267{left:335px;bottom:1027px;letter-spacing:0.23px;word-spacing:0.6px;}
#t6_267{left:69px;bottom:972px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t7_267{left:69px;bottom:955px;letter-spacing:-0.15px;word-spacing:-1.25px;}
#t8_267{left:69px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_267{left:69px;bottom:914px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#ta_267{left:69px;bottom:897px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_267{left:69px;bottom:833px;letter-spacing:0.16px;}
#tc_267{left:150px;bottom:833px;letter-spacing:0.2px;word-spacing:0.03px;}
#td_267{left:69px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#te_267{left:69px;bottom:791px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_267{left:69px;bottom:774px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tg_267{left:69px;bottom:750px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#th_267{left:69px;bottom:726px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#ti_267{left:69px;bottom:709px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_267{left:69px;bottom:682px;}
#tk_267{left:95px;bottom:686px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tl_267{left:95px;bottom:664px;}
#tm_267{left:121px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_267{left:121px;bottom:648px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#to_267{left:95px;bottom:626px;}
#tp_267{left:121px;bottom:626px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tq_267{left:95px;bottom:605px;}
#tr_267{left:121px;bottom:605px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#ts_267{left:95px;bottom:584px;}
#tt_267{left:121px;bottom:584px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tu_267{left:95px;bottom:562px;}
#tv_267{left:121px;bottom:562px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tw_267{left:69px;bottom:536px;}
#tx_267{left:95px;bottom:539px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_267{left:95px;bottom:518px;}
#tz_267{left:121px;bottom:518px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t10_267{left:95px;bottom:496px;}
#t11_267{left:121px;bottom:496px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_267{left:95px;bottom:475px;}
#t13_267{left:121px;bottom:475px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_267{left:95px;bottom:454px;}
#t15_267{left:121px;bottom:454px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t16_267{left:69px;bottom:427px;}
#t17_267{left:95px;bottom:431px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t18_267{left:95px;bottom:409px;}
#t19_267{left:121px;bottom:409px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_267{left:95px;bottom:388px;}
#t1b_267{left:121px;bottom:388px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_267{left:69px;bottom:364px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1d_267{left:69px;bottom:337px;}
#t1e_267{left:95px;bottom:341px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1f_267{left:95px;bottom:324px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1g_267{left:95px;bottom:307px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1h_267{left:95px;bottom:290px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1i_267{left:95px;bottom:273px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t1j_267{left:69px;bottom:247px;}
#t1k_267{left:95px;bottom:250px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#t1l_267{left:95px;bottom:234px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1m_267{left:95px;bottom:217px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1n_267{left:95px;bottom:200px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#t1o_267{left:95px;bottom:183px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#t1p_267{left:95px;bottom:166px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1q_267{left:69px;bottom:140px;}
#t1r_267{left:95px;bottom:144px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1s_267{left:95px;bottom:127px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1t_267{left:95px;bottom:110px;letter-spacing:-0.13px;word-spacing:-0.49px;}

.s1_267{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_267{font-size:24px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s3_267{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_267{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s5_267{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts267" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg267Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg267" style="-webkit-user-select: none;"><object width="935" height="1210" data="267/267.svg" type="image/svg+xml" id="pdf267" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_267" class="t s1_267">Vol. 1 </span><span id="t2_267" class="t s1_267">11-1 </span>
<span id="t3_267" class="t s2_267">CHAPTER 11 </span>
<span id="t4_267" class="t s2_267">PROGRAMMING WITH INTEL® </span>
<span id="t5_267" class="t s2_267">STREAMING SIMD EXTENSIONS 2 (INTEL® SSE2) </span>
<span id="t6_267" class="t s3_267">The streaming SIMD extensions 2 (SSE2) were introduced into the IA-32 architecture in the Pentium 4 and Intel </span>
<span id="t7_267" class="t s3_267">Xeon processors. These extensions enhance the performance of IA-32 processors for advanced 3-D graphics, video </span>
<span id="t8_267" class="t s3_267">decoding/encoding, speech recognition, E-commerce, Internet, scientific, and engineering applications. </span>
<span id="t9_267" class="t s3_267">This chapter describes the SSE2 extensions and provides information to assist in writing application programs that </span>
<span id="ta_267" class="t s3_267">use these and the SSE extensions. </span>
<span id="tb_267" class="t s4_267">11.1 </span><span id="tc_267" class="t s4_267">OVERVIEW OF INTEL® SSE2 </span>
<span id="td_267" class="t s3_267">Intel SSE2 uses the single instruction multiple data (SIMD) execution model that is used with MMX technology and </span>
<span id="te_267" class="t s3_267">Intel SSE. They extend this model with support for packed double precision floating-point values and for 128-bit </span>
<span id="tf_267" class="t s3_267">packed integers. </span>
<span id="tg_267" class="t s3_267">If CPUID.01H:EDX.SSE2[bit 26] = 1, Intel SSE2 is present. </span>
<span id="th_267" class="t s3_267">Intel SSE2 adds the following features to the IA-32 architecture, while maintaining backward compatibility with all </span>
<span id="ti_267" class="t s3_267">existing IA-32 processors, applications, and operating systems. </span>
<span id="tj_267" class="t s5_267">• </span><span id="tk_267" class="t s3_267">Six data types: </span>
<span id="tl_267" class="t s3_267">— </span><span id="tm_267" class="t s3_267">128-bit packed double precision floating-point (two IEEE Standard 754 double precision floating-point </span>
<span id="tn_267" class="t s3_267">values packed into a double quadword). </span>
<span id="to_267" class="t s3_267">— </span><span id="tp_267" class="t s3_267">128-bit packed byte integers. </span>
<span id="tq_267" class="t s3_267">— </span><span id="tr_267" class="t s3_267">128-bit packed word integers. </span>
<span id="ts_267" class="t s3_267">— </span><span id="tt_267" class="t s3_267">128-bit packed doubleword integers. </span>
<span id="tu_267" class="t s3_267">— </span><span id="tv_267" class="t s3_267">128-bit packed quadword integers. </span>
<span id="tw_267" class="t s5_267">• </span><span id="tx_267" class="t s3_267">Instructions to support the additional data types and extend existing SIMD integer operations: </span>
<span id="ty_267" class="t s3_267">— </span><span id="tz_267" class="t s3_267">Packed and scalar double precision floating-point instructions. </span>
<span id="t10_267" class="t s3_267">— </span><span id="t11_267" class="t s3_267">Additional 64-bit and 128-bit SIMD integer instructions. </span>
<span id="t12_267" class="t s3_267">— </span><span id="t13_267" class="t s3_267">128-bit versions of SIMD integer instructions introduced with the MMX technology and Intel SSE. </span>
<span id="t14_267" class="t s3_267">— </span><span id="t15_267" class="t s3_267">Additional cacheability-control and instruction-ordering instructions. </span>
<span id="t16_267" class="t s5_267">• </span><span id="t17_267" class="t s3_267">Modifications to existing IA-32 instructions to support Intel SSE2 features: </span>
<span id="t18_267" class="t s3_267">— </span><span id="t19_267" class="t s3_267">Extensions and modifications to the CPUID instruction. </span>
<span id="t1a_267" class="t s3_267">— </span><span id="t1b_267" class="t s3_267">Modifications to the RDPMC instruction. </span>
<span id="t1c_267" class="t s3_267">These new features extend the IA-32 architecture’s SIMD programming model in three important ways: </span>
<span id="t1d_267" class="t s5_267">• </span><span id="t1e_267" class="t s3_267">They provide the ability to perform SIMD operations on pairs of packed double precision floating-point values. </span>
<span id="t1f_267" class="t s3_267">This permits higher precision computations to be carried out in XMM registers, which enhances processor </span>
<span id="t1g_267" class="t s3_267">performance in scientific and engineering applications and in applications that use advanced 3-D geometry </span>
<span id="t1h_267" class="t s3_267">techniques (such as ray tracing). Additional flexibility is provided with instructions that operate on single </span>
<span id="t1i_267" class="t s3_267">(scalar) double precision floating-point values located in the low quadword of an XMM register. </span>
<span id="t1j_267" class="t s5_267">• </span><span id="t1k_267" class="t s3_267">They provide the ability to operate on 128-bit packed integers (bytes, words, doublewords, and quadwords) in </span>
<span id="t1l_267" class="t s3_267">XMM registers. This provides greater flexibility and greater throughput when performing SIMD operations on </span>
<span id="t1m_267" class="t s3_267">packed integers. The capability is particularly useful for applications such as RSA authentication and RC5 </span>
<span id="t1n_267" class="t s3_267">encryption. Using the full set of SIMD registers, data types, and instructions provided with the MMX technology </span>
<span id="t1o_267" class="t s3_267">and Intel SSE/SSE2, programmers can develop algorithms that finely mix packed single- and double precision </span>
<span id="t1p_267" class="t s3_267">floating-point data and 64- and 128-bit packed integer data. </span>
<span id="t1q_267" class="t s5_267">• </span><span id="t1r_267" class="t s3_267">Intel SSE2 enhances the support introduced with Intel SSE for controlling the cacheability of SIMD data. Intel </span>
<span id="t1s_267" class="t s3_267">SSE2 cache control instructions provide the ability to stream data in and out of the XMM registers without </span>
<span id="t1t_267" class="t s3_267">polluting the caches and the ability to prefetch data before it is actually used. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
