#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xbe5fc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xbe6150 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xbd82d0 .functor NOT 1, L_0xc397e0, C4<0>, C4<0>, C4<0>;
L_0xc395c0 .functor XOR 2, L_0xc39460, L_0xc39520, C4<00>, C4<00>;
L_0xc396d0 .functor XOR 2, L_0xc395c0, L_0xc39630, C4<00>, C4<00>;
v0xc33c70_0 .net *"_ivl_10", 1 0, L_0xc39630;  1 drivers
v0xc33d70_0 .net *"_ivl_12", 1 0, L_0xc396d0;  1 drivers
v0xc33e50_0 .net *"_ivl_2", 1 0, L_0xc37030;  1 drivers
v0xc33f10_0 .net *"_ivl_4", 1 0, L_0xc39460;  1 drivers
v0xc33ff0_0 .net *"_ivl_6", 1 0, L_0xc39520;  1 drivers
v0xc34120_0 .net *"_ivl_8", 1 0, L_0xc395c0;  1 drivers
v0xc34200_0 .net "a", 0 0, v0xc30080_0;  1 drivers
v0xc342a0_0 .net "b", 0 0, v0xc30120_0;  1 drivers
v0xc34340_0 .net "c", 0 0, v0xc301c0_0;  1 drivers
v0xc343e0_0 .var "clk", 0 0;
v0xc34480_0 .net "d", 0 0, v0xc30300_0;  1 drivers
v0xc34520_0 .net "out_pos_dut", 0 0, L_0xc39180;  1 drivers
v0xc345c0_0 .net "out_pos_ref", 0 0, L_0xc35af0;  1 drivers
v0xc34660_0 .net "out_sop_dut", 0 0, L_0xc36a50;  1 drivers
v0xc34700_0 .net "out_sop_ref", 0 0, L_0xc0a830;  1 drivers
v0xc347a0_0 .var/2u "stats1", 223 0;
v0xc34840_0 .var/2u "strobe", 0 0;
v0xc348e0_0 .net "tb_match", 0 0, L_0xc397e0;  1 drivers
v0xc349b0_0 .net "tb_mismatch", 0 0, L_0xbd82d0;  1 drivers
v0xc34a50_0 .net "wavedrom_enable", 0 0, v0xc305d0_0;  1 drivers
v0xc34b20_0 .net "wavedrom_title", 511 0, v0xc30670_0;  1 drivers
L_0xc37030 .concat [ 1 1 0 0], L_0xc35af0, L_0xc0a830;
L_0xc39460 .concat [ 1 1 0 0], L_0xc35af0, L_0xc0a830;
L_0xc39520 .concat [ 1 1 0 0], L_0xc39180, L_0xc36a50;
L_0xc39630 .concat [ 1 1 0 0], L_0xc35af0, L_0xc0a830;
L_0xc397e0 .cmp/eeq 2, L_0xc37030, L_0xc396d0;
S_0xbe62e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xbe6150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xbd86b0 .functor AND 1, v0xc301c0_0, v0xc30300_0, C4<1>, C4<1>;
L_0xbd8a90 .functor NOT 1, v0xc30080_0, C4<0>, C4<0>, C4<0>;
L_0xbd8e70 .functor NOT 1, v0xc30120_0, C4<0>, C4<0>, C4<0>;
L_0xbd90f0 .functor AND 1, L_0xbd8a90, L_0xbd8e70, C4<1>, C4<1>;
L_0xbf0c60 .functor AND 1, L_0xbd90f0, v0xc301c0_0, C4<1>, C4<1>;
L_0xc0a830 .functor OR 1, L_0xbd86b0, L_0xbf0c60, C4<0>, C4<0>;
L_0xc34f70 .functor NOT 1, v0xc30120_0, C4<0>, C4<0>, C4<0>;
L_0xc34fe0 .functor OR 1, L_0xc34f70, v0xc30300_0, C4<0>, C4<0>;
L_0xc350f0 .functor AND 1, v0xc301c0_0, L_0xc34fe0, C4<1>, C4<1>;
L_0xc351b0 .functor NOT 1, v0xc30080_0, C4<0>, C4<0>, C4<0>;
L_0xc35280 .functor OR 1, L_0xc351b0, v0xc30120_0, C4<0>, C4<0>;
L_0xc352f0 .functor AND 1, L_0xc350f0, L_0xc35280, C4<1>, C4<1>;
L_0xc35470 .functor NOT 1, v0xc30120_0, C4<0>, C4<0>, C4<0>;
L_0xc354e0 .functor OR 1, L_0xc35470, v0xc30300_0, C4<0>, C4<0>;
L_0xc35400 .functor AND 1, v0xc301c0_0, L_0xc354e0, C4<1>, C4<1>;
L_0xc35670 .functor NOT 1, v0xc30080_0, C4<0>, C4<0>, C4<0>;
L_0xc35770 .functor OR 1, L_0xc35670, v0xc30300_0, C4<0>, C4<0>;
L_0xc35830 .functor AND 1, L_0xc35400, L_0xc35770, C4<1>, C4<1>;
L_0xc359e0 .functor XNOR 1, L_0xc352f0, L_0xc35830, C4<0>, C4<0>;
v0xbd7c00_0 .net *"_ivl_0", 0 0, L_0xbd86b0;  1 drivers
v0xbd8000_0 .net *"_ivl_12", 0 0, L_0xc34f70;  1 drivers
v0xbd83e0_0 .net *"_ivl_14", 0 0, L_0xc34fe0;  1 drivers
v0xbd87c0_0 .net *"_ivl_16", 0 0, L_0xc350f0;  1 drivers
v0xbd8ba0_0 .net *"_ivl_18", 0 0, L_0xc351b0;  1 drivers
v0xbd8f80_0 .net *"_ivl_2", 0 0, L_0xbd8a90;  1 drivers
v0xbd9200_0 .net *"_ivl_20", 0 0, L_0xc35280;  1 drivers
v0xc2e5f0_0 .net *"_ivl_24", 0 0, L_0xc35470;  1 drivers
v0xc2e6d0_0 .net *"_ivl_26", 0 0, L_0xc354e0;  1 drivers
v0xc2e7b0_0 .net *"_ivl_28", 0 0, L_0xc35400;  1 drivers
v0xc2e890_0 .net *"_ivl_30", 0 0, L_0xc35670;  1 drivers
v0xc2e970_0 .net *"_ivl_32", 0 0, L_0xc35770;  1 drivers
v0xc2ea50_0 .net *"_ivl_36", 0 0, L_0xc359e0;  1 drivers
L_0x7f6853100018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xc2eb10_0 .net *"_ivl_38", 0 0, L_0x7f6853100018;  1 drivers
v0xc2ebf0_0 .net *"_ivl_4", 0 0, L_0xbd8e70;  1 drivers
v0xc2ecd0_0 .net *"_ivl_6", 0 0, L_0xbd90f0;  1 drivers
v0xc2edb0_0 .net *"_ivl_8", 0 0, L_0xbf0c60;  1 drivers
v0xc2ee90_0 .net "a", 0 0, v0xc30080_0;  alias, 1 drivers
v0xc2ef50_0 .net "b", 0 0, v0xc30120_0;  alias, 1 drivers
v0xc2f010_0 .net "c", 0 0, v0xc301c0_0;  alias, 1 drivers
v0xc2f0d0_0 .net "d", 0 0, v0xc30300_0;  alias, 1 drivers
v0xc2f190_0 .net "out_pos", 0 0, L_0xc35af0;  alias, 1 drivers
v0xc2f250_0 .net "out_sop", 0 0, L_0xc0a830;  alias, 1 drivers
v0xc2f310_0 .net "pos0", 0 0, L_0xc352f0;  1 drivers
v0xc2f3d0_0 .net "pos1", 0 0, L_0xc35830;  1 drivers
L_0xc35af0 .functor MUXZ 1, L_0x7f6853100018, L_0xc352f0, L_0xc359e0, C4<>;
S_0xc2f550 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xbe6150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xc30080_0 .var "a", 0 0;
v0xc30120_0 .var "b", 0 0;
v0xc301c0_0 .var "c", 0 0;
v0xc30260_0 .net "clk", 0 0, v0xc343e0_0;  1 drivers
v0xc30300_0 .var "d", 0 0;
v0xc303f0_0 .var/2u "fail", 0 0;
v0xc30490_0 .var/2u "fail1", 0 0;
v0xc30530_0 .net "tb_match", 0 0, L_0xc397e0;  alias, 1 drivers
v0xc305d0_0 .var "wavedrom_enable", 0 0;
v0xc30670_0 .var "wavedrom_title", 511 0;
E_0xbe4930/0 .event negedge, v0xc30260_0;
E_0xbe4930/1 .event posedge, v0xc30260_0;
E_0xbe4930 .event/or E_0xbe4930/0, E_0xbe4930/1;
S_0xc2f880 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xc2f550;
 .timescale -12 -12;
v0xc2fac0_0 .var/2s "i", 31 0;
E_0xbe47d0 .event posedge, v0xc30260_0;
S_0xc2fbc0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xc2f550;
 .timescale -12 -12;
v0xc2fdc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xc2fea0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xc2f550;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xc30850 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xbe6150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xc35ca0 .functor NOT 1, v0xc30080_0, C4<0>, C4<0>, C4<0>;
L_0xc35d30 .functor NOT 1, v0xc30120_0, C4<0>, C4<0>, C4<0>;
L_0xc35ed0 .functor AND 1, L_0xc35ca0, L_0xc35d30, C4<1>, C4<1>;
L_0xc35fe0 .functor AND 1, L_0xc35ed0, v0xc301c0_0, C4<1>, C4<1>;
L_0xc361e0 .functor NOT 1, v0xc30300_0, C4<0>, C4<0>, C4<0>;
L_0xc36360 .functor AND 1, L_0xc35fe0, L_0xc361e0, C4<1>, C4<1>;
L_0xc364b0 .functor NOT 1, v0xc30080_0, C4<0>, C4<0>, C4<0>;
L_0xc36630 .functor AND 1, L_0xc364b0, v0xc30120_0, C4<1>, C4<1>;
L_0xc36740 .functor AND 1, L_0xc36630, v0xc301c0_0, C4<1>, C4<1>;
L_0xc36800 .functor AND 1, L_0xc36740, v0xc30300_0, C4<1>, C4<1>;
L_0xc36920 .functor OR 1, L_0xc36360, L_0xc36800, C4<0>, C4<0>;
L_0xc369e0 .functor AND 1, v0xc30080_0, v0xc30120_0, C4<1>, C4<1>;
L_0xc36ac0 .functor AND 1, L_0xc369e0, v0xc301c0_0, C4<1>, C4<1>;
L_0xc36b80 .functor AND 1, L_0xc36ac0, v0xc30300_0, C4<1>, C4<1>;
L_0xc36a50 .functor OR 1, L_0xc36920, L_0xc36b80, C4<0>, C4<0>;
L_0xc36db0 .functor OR 1, v0xc30080_0, v0xc30120_0, C4<0>, C4<0>;
L_0xc36eb0 .functor NOT 1, v0xc301c0_0, C4<0>, C4<0>, C4<0>;
L_0xc36f20 .functor OR 1, L_0xc36db0, L_0xc36eb0, C4<0>, C4<0>;
L_0xc370d0 .functor NOT 1, v0xc30300_0, C4<0>, C4<0>, C4<0>;
L_0xc37140 .functor OR 1, L_0xc36f20, L_0xc370d0, C4<0>, C4<0>;
L_0xc37300 .functor NOT 1, v0xc30080_0, C4<0>, C4<0>, C4<0>;
L_0xc37370 .functor NOT 1, v0xc30120_0, C4<0>, C4<0>, C4<0>;
L_0xc374a0 .functor OR 1, L_0xc37300, L_0xc37370, C4<0>, C4<0>;
L_0xc375b0 .functor OR 1, L_0xc374a0, v0xc301c0_0, C4<0>, C4<0>;
L_0xc37740 .functor NOT 1, v0xc30300_0, C4<0>, C4<0>, C4<0>;
L_0xc377b0 .functor OR 1, L_0xc375b0, L_0xc37740, C4<0>, C4<0>;
L_0xc379a0 .functor AND 1, L_0xc37140, L_0xc377b0, C4<1>, C4<1>;
L_0xc37ab0 .functor NOT 1, v0xc30080_0, C4<0>, C4<0>, C4<0>;
L_0xc37c10 .functor OR 1, L_0xc37ab0, v0xc30120_0, C4<0>, C4<0>;
L_0xc37cd0 .functor NOT 1, v0xc301c0_0, C4<0>, C4<0>, C4<0>;
L_0xc37e40 .functor OR 1, L_0xc37c10, L_0xc37cd0, C4<0>, C4<0>;
L_0xc37f50 .functor NOT 1, v0xc30300_0, C4<0>, C4<0>, C4<0>;
L_0xc380d0 .functor OR 1, L_0xc37e40, L_0xc37f50, C4<0>, C4<0>;
L_0xc381e0 .functor AND 1, L_0xc379a0, L_0xc380d0, C4<1>, C4<1>;
L_0xc38410 .functor NOT 1, v0xc30080_0, C4<0>, C4<0>, C4<0>;
L_0xc38480 .functor OR 1, L_0xc38410, v0xc30120_0, C4<0>, C4<0>;
L_0xc38670 .functor OR 1, L_0xc38480, v0xc301c0_0, C4<0>, C4<0>;
L_0xc38730 .functor OR 1, L_0xc38670, v0xc30300_0, C4<0>, C4<0>;
L_0xc38540 .functor AND 1, L_0xc381e0, L_0xc38730, C4<1>, C4<1>;
L_0xc38930 .functor NOT 1, v0xc30120_0, C4<0>, C4<0>, C4<0>;
L_0xc38af0 .functor OR 1, v0xc30080_0, L_0xc38930, C4<0>, C4<0>;
L_0xc38bb0 .functor NOT 1, v0xc301c0_0, C4<0>, C4<0>, C4<0>;
L_0xc38d80 .functor OR 1, L_0xc38af0, L_0xc38bb0, C4<0>, C4<0>;
L_0xc38e90 .functor NOT 1, v0xc30300_0, C4<0>, C4<0>, C4<0>;
L_0xc39070 .functor OR 1, L_0xc38d80, L_0xc38e90, C4<0>, C4<0>;
L_0xc39180 .functor AND 1, L_0xc38540, L_0xc39070, C4<1>, C4<1>;
v0xc30a10_0 .net *"_ivl_0", 0 0, L_0xc35ca0;  1 drivers
v0xc30af0_0 .net *"_ivl_10", 0 0, L_0xc36360;  1 drivers
v0xc30bd0_0 .net *"_ivl_12", 0 0, L_0xc364b0;  1 drivers
v0xc30cc0_0 .net *"_ivl_14", 0 0, L_0xc36630;  1 drivers
v0xc30da0_0 .net *"_ivl_16", 0 0, L_0xc36740;  1 drivers
v0xc30ed0_0 .net *"_ivl_18", 0 0, L_0xc36800;  1 drivers
v0xc30fb0_0 .net *"_ivl_2", 0 0, L_0xc35d30;  1 drivers
v0xc31090_0 .net *"_ivl_20", 0 0, L_0xc36920;  1 drivers
v0xc31170_0 .net *"_ivl_22", 0 0, L_0xc369e0;  1 drivers
v0xc312e0_0 .net *"_ivl_24", 0 0, L_0xc36ac0;  1 drivers
v0xc313c0_0 .net *"_ivl_26", 0 0, L_0xc36b80;  1 drivers
v0xc314a0_0 .net *"_ivl_30", 0 0, L_0xc36db0;  1 drivers
v0xc31580_0 .net *"_ivl_32", 0 0, L_0xc36eb0;  1 drivers
v0xc31660_0 .net *"_ivl_34", 0 0, L_0xc36f20;  1 drivers
v0xc31740_0 .net *"_ivl_36", 0 0, L_0xc370d0;  1 drivers
v0xc31820_0 .net *"_ivl_38", 0 0, L_0xc37140;  1 drivers
v0xc31900_0 .net *"_ivl_4", 0 0, L_0xc35ed0;  1 drivers
v0xc31af0_0 .net *"_ivl_40", 0 0, L_0xc37300;  1 drivers
v0xc31bd0_0 .net *"_ivl_42", 0 0, L_0xc37370;  1 drivers
v0xc31cb0_0 .net *"_ivl_44", 0 0, L_0xc374a0;  1 drivers
v0xc31d90_0 .net *"_ivl_46", 0 0, L_0xc375b0;  1 drivers
v0xc31e70_0 .net *"_ivl_48", 0 0, L_0xc37740;  1 drivers
v0xc31f50_0 .net *"_ivl_50", 0 0, L_0xc377b0;  1 drivers
v0xc32030_0 .net *"_ivl_52", 0 0, L_0xc379a0;  1 drivers
v0xc32110_0 .net *"_ivl_54", 0 0, L_0xc37ab0;  1 drivers
v0xc321f0_0 .net *"_ivl_56", 0 0, L_0xc37c10;  1 drivers
v0xc322d0_0 .net *"_ivl_58", 0 0, L_0xc37cd0;  1 drivers
v0xc323b0_0 .net *"_ivl_6", 0 0, L_0xc35fe0;  1 drivers
v0xc32490_0 .net *"_ivl_60", 0 0, L_0xc37e40;  1 drivers
v0xc32570_0 .net *"_ivl_62", 0 0, L_0xc37f50;  1 drivers
v0xc32650_0 .net *"_ivl_64", 0 0, L_0xc380d0;  1 drivers
v0xc32730_0 .net *"_ivl_66", 0 0, L_0xc381e0;  1 drivers
v0xc32810_0 .net *"_ivl_68", 0 0, L_0xc38410;  1 drivers
v0xc32b00_0 .net *"_ivl_70", 0 0, L_0xc38480;  1 drivers
v0xc32be0_0 .net *"_ivl_72", 0 0, L_0xc38670;  1 drivers
v0xc32cc0_0 .net *"_ivl_74", 0 0, L_0xc38730;  1 drivers
v0xc32da0_0 .net *"_ivl_76", 0 0, L_0xc38540;  1 drivers
v0xc32e80_0 .net *"_ivl_78", 0 0, L_0xc38930;  1 drivers
v0xc32f60_0 .net *"_ivl_8", 0 0, L_0xc361e0;  1 drivers
v0xc33040_0 .net *"_ivl_80", 0 0, L_0xc38af0;  1 drivers
v0xc33120_0 .net *"_ivl_82", 0 0, L_0xc38bb0;  1 drivers
v0xc33200_0 .net *"_ivl_84", 0 0, L_0xc38d80;  1 drivers
v0xc332e0_0 .net *"_ivl_86", 0 0, L_0xc38e90;  1 drivers
v0xc333c0_0 .net *"_ivl_88", 0 0, L_0xc39070;  1 drivers
v0xc334a0_0 .net "a", 0 0, v0xc30080_0;  alias, 1 drivers
v0xc33540_0 .net "b", 0 0, v0xc30120_0;  alias, 1 drivers
v0xc33630_0 .net "c", 0 0, v0xc301c0_0;  alias, 1 drivers
v0xc33720_0 .net "d", 0 0, v0xc30300_0;  alias, 1 drivers
v0xc33810_0 .net "out_pos", 0 0, L_0xc39180;  alias, 1 drivers
v0xc338d0_0 .net "out_sop", 0 0, L_0xc36a50;  alias, 1 drivers
S_0xc33a50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xbe6150;
 .timescale -12 -12;
E_0xbcd9f0 .event anyedge, v0xc34840_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xc34840_0;
    %nor/r;
    %assign/vec4 v0xc34840_0, 0;
    %wait E_0xbcd9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xc2f550;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc303f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc30490_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xc2f550;
T_4 ;
    %wait E_0xbe4930;
    %load/vec4 v0xc30530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc303f0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xc2f550;
T_5 ;
    %wait E_0xbe47d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc30300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc301c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc30120_0, 0;
    %assign/vec4 v0xc30080_0, 0;
    %wait E_0xbe47d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc30300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc301c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc30120_0, 0;
    %assign/vec4 v0xc30080_0, 0;
    %wait E_0xbe47d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc30300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc301c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc30120_0, 0;
    %assign/vec4 v0xc30080_0, 0;
    %wait E_0xbe47d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc30300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc301c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc30120_0, 0;
    %assign/vec4 v0xc30080_0, 0;
    %wait E_0xbe47d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc30300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc301c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc30120_0, 0;
    %assign/vec4 v0xc30080_0, 0;
    %wait E_0xbe47d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc30300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc301c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc30120_0, 0;
    %assign/vec4 v0xc30080_0, 0;
    %wait E_0xbe47d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc30300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc301c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc30120_0, 0;
    %assign/vec4 v0xc30080_0, 0;
    %wait E_0xbe47d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc30300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc301c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc30120_0, 0;
    %assign/vec4 v0xc30080_0, 0;
    %wait E_0xbe47d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc30300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc301c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc30120_0, 0;
    %assign/vec4 v0xc30080_0, 0;
    %wait E_0xbe47d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc30300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc301c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc30120_0, 0;
    %assign/vec4 v0xc30080_0, 0;
    %wait E_0xbe47d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc30300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc301c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc30120_0, 0;
    %assign/vec4 v0xc30080_0, 0;
    %wait E_0xbe47d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc30300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc301c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc30120_0, 0;
    %assign/vec4 v0xc30080_0, 0;
    %wait E_0xbe47d0;
    %load/vec4 v0xc303f0_0;
    %store/vec4 v0xc30490_0, 0, 1;
    %fork t_1, S_0xc2f880;
    %jmp t_0;
    .scope S_0xc2f880;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc2fac0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xc2fac0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xbe47d0;
    %load/vec4 v0xc2fac0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xc30300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc301c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc30120_0, 0;
    %assign/vec4 v0xc30080_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc2fac0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xc2fac0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xc2f550;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbe4930;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xc30300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc301c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc30120_0, 0;
    %assign/vec4 v0xc30080_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xc303f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xc30490_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xbe6150;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc343e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc34840_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xbe6150;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xc343e0_0;
    %inv;
    %store/vec4 v0xc343e0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xbe6150;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xc30260_0, v0xc349b0_0, v0xc34200_0, v0xc342a0_0, v0xc34340_0, v0xc34480_0, v0xc34700_0, v0xc34660_0, v0xc345c0_0, v0xc34520_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xbe6150;
T_9 ;
    %load/vec4 v0xc347a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xc347a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc347a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xc347a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xc347a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xc347a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xc347a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xc347a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xc347a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xc347a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xbe6150;
T_10 ;
    %wait E_0xbe4930;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc347a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc347a0_0, 4, 32;
    %load/vec4 v0xc348e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xc347a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc347a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc347a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc347a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xc34700_0;
    %load/vec4 v0xc34700_0;
    %load/vec4 v0xc34660_0;
    %xor;
    %load/vec4 v0xc34700_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xc347a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc347a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xc347a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc347a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xc345c0_0;
    %load/vec4 v0xc345c0_0;
    %load/vec4 v0xc34520_0;
    %xor;
    %load/vec4 v0xc345c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xc347a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc347a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xc347a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc347a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter1/response2/top_module.sv";
