
---------- Begin Simulation Statistics ----------
final_tick                                22392847500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     51                       # Simulator instruction rate (inst/s)
host_mem_usage                                6903252                       # Number of bytes of host memory used
host_op_rate                                       54                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8973.35                       # Real time elapsed on the host
host_tick_rate                                2480768                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      455423                       # Number of instructions simulated
sim_ops                                        480810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022261                       # Number of seconds simulated
sim_ticks                                 22260798125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.552885                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   57840                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                62494                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                124                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1462                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             60374                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                663                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1003                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              340                       # Number of indirect misses.
system.cpu.branchPred.lookups                   66397                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1959                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          285                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      381664                       # Number of instructions committed
system.cpu.committedOps                        389631                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.487059                       # CPI: cycles per instruction
system.cpu.discardedOps                          4149                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             200772                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             22726                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           114573                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          458353                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.286775                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      100                       # number of quiesce instructions executed
system.cpu.numCycles                          1330885                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       100                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  251661     64.59%     64.59% # Class of committed instruction
system.cpu.op_class_0::IntMult                    278      0.07%     64.66% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::MemRead                  20693      5.31%     69.97% # Class of committed instruction
system.cpu.op_class_0::MemWrite                116999     30.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   389631                       # Class of committed instruction
system.cpu.quiesceCycles                     34286392                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          872532                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           37                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          428                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        103472                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               30129                       # Transaction distribution
system.membus.trans_dist::ReadResp              30442                       # Transaction distribution
system.membus.trans_dist::WriteReq              22642                       # Transaction distribution
system.membus.trans_dist::WriteResp             22642                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           35                       # Transaction distribution
system.membus.trans_dist::WriteClean              284                       # Transaction distribution
system.membus.trans_dist::CleanEvict               92                       # Transaction distribution
system.membus.trans_dist::ReadExReq                20                       # Transaction distribution
system.membus.trans_dist::ReadExResp               20                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            291                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            22                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        51503                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         51503                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          671                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          671                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       103373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       103006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       103006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 209625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         1040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        21888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2907                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        27051                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3295592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      3295592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3341267                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            156144                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000346                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018593                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156090     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                      54      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              156144                       # Request fanout histogram
system.membus.reqLayer6.occupancy           276669178                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             2555125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              605312                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              514000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            1628835                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          189941025                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1485750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2944009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       736002                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3680012                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       736002                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2944009                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3680012                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3680012                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3680012                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7360024                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        85504                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        85504                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       103499                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       103499                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          476                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          658                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         2016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        77936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98416                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       188418                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       245762                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       378006                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1034                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         2907                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1246556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1574236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3014660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      3932164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      6018243                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          556573000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    480023529                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    361547000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          1.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2944009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4416014                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5888019                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13248043                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5888019                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4416014                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10304033                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2944009                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10304033                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10304033                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23552076                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2208007                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10304033                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2208007                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14720047                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4416014                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1518364                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5934378                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2208007                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14720047                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3726371                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20654426                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        29999                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        29999                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        21504                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        21504                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        28728                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        65538                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       103006                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       918876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2097156                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      3295592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        65070                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        65070    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        65070                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    163406625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    171475000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       917504                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45317856                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11071416                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1982777426                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11776038                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     41216132                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2035769596                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44160142                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44221775                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     88381916                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2026937567                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     55997813                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     41216132                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2124151512                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293764                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       917504                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      3538948                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1310720                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      2097156                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      3407876                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       573441                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       612353                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       327680                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        65537                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       393217                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     11776038                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    103040510                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     41216132                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2944009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    158976690                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     58880189                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     94208482                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    153088671                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     11776038                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    161920699                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    135424614                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2944009                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    312065361                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18624                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19840                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18624                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18624                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          291                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          310                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       836628                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        54625                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         891253                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       836628                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       836628                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       836628                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        54625                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        891253                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      1179652                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1920808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        20416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       917504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1396672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        18433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               30022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          319                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        14336                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21823                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     29501727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     52992350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2208007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1518364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             66125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              86286574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         917128                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11776038                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     41216132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5888019                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       736002                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2208007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             62741326                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         917128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     41277765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     94208482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8096026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       736002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3726371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            66125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            149027900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     14328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     32704.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        22.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006449087000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          193                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          193                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               61980                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              22986                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       30022                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21823                       # Number of write requests accepted
system.mem_ctrls.readBursts                     30022                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    21823                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    118                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1400                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    967235855                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  149520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1752215855                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32344.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58594.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        28                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27887                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20306                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 30019                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                21823                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   25686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     56                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.515674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   854.505591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.508805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           84      2.37%      2.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          103      2.91%      5.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           59      1.67%      6.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           44      1.24%      8.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           74      2.09%     10.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           44      1.24%     11.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           73      2.06%     13.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           74      2.09%     15.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2986     84.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3541                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     154.968912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    530.951141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            174     90.16%     90.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      1.04%     91.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      1.04%     92.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            5      2.59%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            3      1.55%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            5      2.59%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            1      0.52%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           193                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     113.129534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     41.110239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    254.485979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            136     70.47%     70.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      9.33%     79.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      6.22%     86.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      1.04%     87.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.52%     87.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.52%     88.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      1.55%     89.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.55%     91.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.52%     91.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.52%     92.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.52%     92.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            2      1.04%     93.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      1.04%     94.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           10      5.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           193                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1913856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1397376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1920808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1396672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        85.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        62.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     86.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     62.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22261112625                       # Total gap between requests
system.mem_ctrls.avgGap                     429378.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       654512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      1175552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        22080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       916544                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29402000.607738763094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 52808169.473483331501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2162006.938374317251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1518364.247777841054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 63250.202984355034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 991878.183163749403                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11776037.791996281594                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 41173007.133588567376                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5888018.895998140797                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 736002.361999767600                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2208007.085999303032                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        18433                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           23                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          319                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        14336                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    601509170                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1075342600                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43879190                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     30146230                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1338665                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   4052083335                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  30371960250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 301056864220                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  27817234250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21012480875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    823817750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58580.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58337.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     57134.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     56879.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     58202.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12702455.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7415029.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  21000060.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  13582633.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82080003.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1072679.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20438009750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1204350000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    618481750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 200                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           100                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     214290323.750000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    503906893.469756                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          100    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       543375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545337500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             100                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       963815125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21429032375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       197900                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           197900                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       197900                       # number of overall hits
system.cpu.icache.overall_hits::total          197900                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          291                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            291                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          291                       # number of overall misses
system.cpu.icache.overall_misses::total           291                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12693750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12693750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12693750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12693750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       198191                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       198191                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       198191                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       198191                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001468                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001468                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001468                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001468                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43621.134021                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43621.134021                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43621.134021                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43621.134021                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          291                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          291                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          291                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          291                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12238125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12238125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12238125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12238125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001468                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001468                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001468                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001468                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42055.412371                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42055.412371                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42055.412371                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42055.412371                       # average overall mshr miss latency
system.cpu.icache.replacements                     89                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       197900                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          197900                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          291                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           291                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12693750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12693750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       198191                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       198191                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001468                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001468                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43621.134021                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43621.134021                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          291                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          291                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12238125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12238125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001468                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001468                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42055.412371                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42055.412371                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           370.438330                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               34579                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                89                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            388.528090                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   370.438330                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.723512                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.723512                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            396673                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           396673                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        33727                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            33727                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        33727                       # number of overall hits
system.cpu.dcache.overall_hits::total           33727                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           48                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             48                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           48                       # number of overall misses
system.cpu.dcache.overall_misses::total            48                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3485625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3485625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3485625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3485625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        33775                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        33775                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        33775                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        33775                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001421                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001421                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001421                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001421                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72617.187500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72617.187500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72617.187500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72617.187500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           35                       # number of writebacks
system.cpu.dcache.writebacks::total                35                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           42                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           42                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1268                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1268                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2912625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2912625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2912625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2912625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      2826625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      2826625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001244                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001244                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001244                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001244                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69348.214286                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69348.214286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69348.214286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69348.214286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2229.199527                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2229.199527                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     38                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        21004                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           21004                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           23                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            23                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1178375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1178375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        21027                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        21027                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001094                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001094                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51233.695652                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51233.695652                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           22                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          130                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          130                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1064500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1064500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      2826625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      2826625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001046                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001046                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 48386.363636                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48386.363636                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21743.269231                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21743.269231                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        12723                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          12723                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           25                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2307250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2307250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        12748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        12748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        92290                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        92290                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           20                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1138                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1138                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1848125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1848125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001569                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001569                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92406.250000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92406.250000                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        51503                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        51503                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    539473875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    539473875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10474.610702                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10474.610702                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         8539                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         8539                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        42964                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        42964                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    520237053                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    520237053                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12108.673610                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12108.673610                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           280.919710                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5544                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               322                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.217391                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   280.919710                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.548671                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.548671                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          227                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.453125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            547166                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           547166                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22392847500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                22393033750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     51                       # Simulator instruction rate (inst/s)
host_mem_usage                                6903252                       # Number of bytes of host memory used
host_op_rate                                       54                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8973.49                       # Real time elapsed on the host
host_tick_rate                                2480751                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      455432                       # Number of instructions simulated
sim_ops                                        480825                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022261                       # Number of seconds simulated
sim_ticks                                 22260984375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.550162                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   57842                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                62498                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                125                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1464                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             60374                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                663                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1003                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              340                       # Number of indirect misses.
system.cpu.branchPred.lookups                   66403                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1961                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          285                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      381673                       # Number of instructions committed
system.cpu.committedOps                        389646                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.487758                       # CPI: cycles per instruction
system.cpu.discardedOps                          4154                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             200789                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             22726                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           114574                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          458605                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.286717                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      100                       # number of quiesce instructions executed
system.cpu.numCycles                          1331183                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       100                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  251669     64.59%     64.59% # Class of committed instruction
system.cpu.op_class_0::IntMult                    278      0.07%     64.66% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::MemRead                  20699      5.31%     69.97% # Class of committed instruction
system.cpu.op_class_0::MemWrite                116999     30.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   389646                       # Class of committed instruction
system.cpu.quiesceCycles                     34286392                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          872578                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           37                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          431                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        103478                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               30129                       # Transaction distribution
system.membus.trans_dist::ReadResp              30445                       # Transaction distribution
system.membus.trans_dist::WriteReq              22642                       # Transaction distribution
system.membus.trans_dist::WriteResp             22642                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           36                       # Transaction distribution
system.membus.trans_dist::WriteClean              284                       # Transaction distribution
system.membus.trans_dist::CleanEvict               94                       # Transaction distribution
system.membus.trans_dist::ReadExReq                20                       # Transaction distribution
system.membus.trans_dist::ReadExResp               20                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            293                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            23                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        51503                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         51503                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       103376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105951                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       103006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       103006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 209634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         1040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        22016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2907                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        27179                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3295592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      3295592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3341523                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            156147                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000346                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018593                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156093     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                      54      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              156147                       # Request fanout histogram
system.membus.reqLayer6.occupancy           276676053                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             2555125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              611312                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              514000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            1634585                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          189941025                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1495750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2943985                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       735996                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3679981                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       735996                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2943985                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3679981                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3679981                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3679981                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7359962                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        85504                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        85504                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       103499                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       103499                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          476                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          658                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         2016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        77936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98416                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       188418                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       245762                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       378006                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1034                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         2907                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1246556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1574236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3014660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      3932164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      6018243                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          556573000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    480023529                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    361547000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          1.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2943985                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4415977                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5887970                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13247932                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5887970                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4415977                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10303947                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2943985                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10303947                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10303947                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23551879                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2207989                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10303947                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2207989                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14719924                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4415977                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1518352                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5934329                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2207989                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14719924                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3726340                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20654253                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        29999                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        29999                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        21504                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        21504                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        28728                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        65538                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       103006                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       918876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2097156                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      3295592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        65070                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        65070    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        65070                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    163406625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    171475000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       917504                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45317856                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11071416                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1982760836                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11775939                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     41215787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2035752563                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44159772                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44221405                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     88381177                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2026920609                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     55997344                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     41215787                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2124133740                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293764                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       917504                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      3538948                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1310720                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      2097156                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      3407876                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       573441                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       612353                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       327680                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        65537                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       393217                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     11775939                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    103039648                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     41215787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2943985                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    158975360                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     58879696                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     94207694                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    153087390                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     11775939                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    161919345                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    135423481                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2943985                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    312062750                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18752                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18752                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18752                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          293                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          312                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       842371                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        54625                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         896995                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       842371                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       842371                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       842371                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        54625                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        896995                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      1179652                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1920872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        20480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       917504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1396736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        18433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               30023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          320                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        14336                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21824                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     29501481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     52991906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2207989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1518352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             69000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              86288727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         919995                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11775939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     41215787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5887970                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       735996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2207989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             62743676                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         919995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     41277420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     94207694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8095958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       735996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3726340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            69000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            149032403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     14328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     32704.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        23.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006449087000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          193                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          193                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               61983                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              22986                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       30023                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21824                       # Number of write requests accepted
system.mem_ctrls.readBursts                     30023                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    21824                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    118                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1400                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    967253855                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  149525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1752260105                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32344.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58594.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        28                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27887                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20306                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 30020                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                21824                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   25686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     56                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.515674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   854.505591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.508805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           84      2.37%      2.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          103      2.91%      5.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           59      1.67%      6.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           44      1.24%      8.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           74      2.09%     10.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           44      1.24%     11.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           73      2.06%     13.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           74      2.09%     15.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2986     84.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3541                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     154.968912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    530.951141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            174     90.16%     90.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      1.04%     91.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      1.04%     92.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            5      2.59%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            3      1.55%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            5      2.59%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            1      0.52%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           193                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     113.129534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     41.110239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    254.485979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            136     70.47%     70.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      9.33%     79.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      6.22%     86.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      1.04%     87.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.52%     87.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.52%     88.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      1.55%     89.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.55%     91.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.52%     91.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.52%     92.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.52%     92.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            2      1.04%     93.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      1.04%     94.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           10      5.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           193                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1913920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1397376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1920872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1396736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        85.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        62.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     86.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     62.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22262023125                       # Total gap between requests
system.mem_ctrls.avgGap                     429379.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       654512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      1175552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        22080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       916544                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29401754.611311972141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 52807727.645691767335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2161988.849605847616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1518351.544146393891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 66124.658964008631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 991869.884460129542                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11775939.265938233584                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 41172662.653198592365                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5887969.632969116792                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 735996.204121139599                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2207988.612363419030                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        18433                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           24                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          320                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        14336                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    601509170                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1075342600                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43879190                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     30146230                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1382915                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   4052083335                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  30371960250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 301056864220                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  27817234250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21012480875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    823817750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58580.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58337.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     57134.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     56879.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     57621.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12662760.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7415029.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  21000060.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  13582633.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82080003.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1072679.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20438009750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1204350000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    618668000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 200                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           100                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     214290323.750000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    503906893.469756                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          100    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       543375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545337500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             100                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       964001375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21429032375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       197910                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           197910                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       197910                       # number of overall hits
system.cpu.icache.overall_hits::total          197910                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          293                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            293                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          293                       # number of overall misses
system.cpu.icache.overall_misses::total           293                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12780000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12780000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12780000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12780000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       198203                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       198203                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       198203                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       198203                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001478                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001478                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001478                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001478                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43617.747440                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43617.747440                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43617.747440                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43617.747440                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          293                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          293                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          293                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          293                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12321500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12321500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12321500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12321500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001478                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001478                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001478                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001478                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42052.901024                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42052.901024                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42052.901024                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42052.901024                       # average overall mshr miss latency
system.cpu.icache.replacements                     91                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       197910                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          197910                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          293                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           293                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12780000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12780000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       198203                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       198203                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001478                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001478                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43617.747440                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43617.747440                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          293                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          293                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12321500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12321500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001478                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001478                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42052.901024                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42052.901024                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           370.438419                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              234950                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               472                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            497.775424                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   370.438419                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.723513                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.723513                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          366                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            396699                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           396699                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        33732                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            33732                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        33732                       # number of overall hits
system.cpu.dcache.overall_hits::total           33732                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           49                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             49                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           49                       # number of overall misses
system.cpu.dcache.overall_misses::total            49                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3563750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3563750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3563750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3563750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        33781                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        33781                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        33781                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        33781                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001451                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001451                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001451                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001451                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72729.591837                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72729.591837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72729.591837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72729.591837                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           36                       # number of writebacks
system.cpu.dcache.writebacks::total                36                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           43                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           43                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1268                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1268                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2989250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2989250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2989250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2989250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      2826625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      2826625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001273                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001273                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001273                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001273                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69517.441860                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69517.441860                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69517.441860                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69517.441860                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2229.199527                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2229.199527                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     39                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        21009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           21009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           24                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            24                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1256500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1256500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        21033                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        21033                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001141                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001141                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52354.166667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52354.166667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           23                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          130                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          130                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1141125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1141125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      2826625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      2826625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49614.130435                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49614.130435                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21743.269231                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21743.269231                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        12723                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          12723                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           25                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2307250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2307250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        12748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        12748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        92290                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        92290                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           20                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1138                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1138                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1848125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1848125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001569                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001569                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92406.250000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92406.250000                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        51503                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        51503                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    539473875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    539473875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10474.610702                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10474.610702                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         8539                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         8539                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        42964                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        42964                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    520237053                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    520237053                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12108.673610                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12108.673610                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           280.919301                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               41606                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               555                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.965766                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   280.919301                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.548671                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.548671                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          226                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.453125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            547191                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           547191                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22393033750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
