

================================================================
== Vitis HLS Report for 'horn_schunck_64'
================================================================
* Date:           Thu Dec 18 21:18:43 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku115-flva1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  17.823 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1079741|  1079741|  19.244 ms|  19.244 ms|  1079741|  1079741|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_3   |  1079740|  1079740|    215948|          -|          -|     5|        no|
        | + VITIS_LOOP_31_4  |   215946|   215946|      3483|          -|          -|    62|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.47>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%iter = alloca i32 1" [../HS_hls/src/horn_schunck_hsl.cpp:29]   --->   Operation 7 'alloca' 'iter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %v, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %u, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.47ns)   --->   "%store_ln29 = store i3 0, i3 %iter" [../HS_hls/src/horn_schunck_hsl.cpp:29]   --->   Operation 10 'store' 'store_ln29' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln29 = br void %VITIS_LOOP_31_4" [../HS_hls/src/horn_schunck_hsl.cpp:29]   --->   Operation 11 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.22>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%iter_1 = load i3 %iter" [../HS_hls/src/horn_schunck_hsl.cpp:29]   --->   Operation 12 'load' 'iter_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.74ns)   --->   "%icmp_ln29 = icmp_eq  i3 %iter_1, i3 5" [../HS_hls/src/horn_schunck_hsl.cpp:29]   --->   Operation 13 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.74ns)   --->   "%iter_2 = add i3 %iter_1, i3 1" [../HS_hls/src/horn_schunck_hsl.cpp:29]   --->   Operation 14 'add' 'iter_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %VITIS_LOOP_31_4.split, void %for.end146" [../HS_hls/src/horn_schunck_hsl.cpp:29]   --->   Operation 15 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [../HS_hls/src/horn_schunck_hsl.cpp:29]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../HS_hls/src/horn_schunck_hsl.cpp:29]   --->   Operation 17 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.47ns)   --->   "%br_ln31 = br void %VITIS_LOOP_33_5" [../HS_hls/src/horn_schunck_hsl.cpp:31]   --->   Operation 18 'br' 'br_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.47>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [../HS_hls/src/horn_schunck_hsl.cpp:48]   --->   Operation 19 'ret' 'ret_ln48' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%y = phi i6 1, void %VITIS_LOOP_31_4.split, i6 %add_ln37_1, void %VITIS_LOOP_33_5.split" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 20 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.97ns)   --->   "%icmp_ln31 = icmp_eq  i6 %y, i6 63" [../HS_hls/src/horn_schunck_hsl.cpp:31]   --->   Operation 21 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_33_5.split, void %for.inc144" [../HS_hls/src/horn_schunck_hsl.cpp:31]   --->   Operation 22 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %y, i6 0" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 23 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i12 %tmp" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 24 'zext' 'zext_ln40' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%u_addr = getelementptr i16 %u, i64 0, i64 %zext_ln40" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 25 'getelementptr' 'u_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%v_addr = getelementptr i16 %v, i64 0, i64 %zext_ln40" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 26 'getelementptr' 'v_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (0.00ns)   --->   "%v_load = load i12 %v_addr" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 27 'load' 'v_load' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 28 [2/2] (0.00ns)   --->   "%u_load = load i12 %u_addr" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 28 'load' 'u_load' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 29 [1/1] (0.47ns)   --->   "%store_ln29 = store i3 %iter_2, i3 %iter" [../HS_hls/src/horn_schunck_hsl.cpp:29]   --->   Operation 29 'store' 'store_ln29' <Predicate = (icmp_ln31)> <Delay = 0.47>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln29 = br void %VITIS_LOOP_31_4" [../HS_hls/src/horn_schunck_hsl.cpp:29]   --->   Operation 30 'br' 'br_ln29' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [1/2] ( I:0.00ns O:0.00ns )   --->   "%v_load = load i12 %v_addr" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 31 'load' 'v_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 32 [1/2] ( I:0.00ns O:0.00ns )   --->   "%u_load = load i12 %u_addr" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 32 'load' 'u_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 2.40>
ST_5 : Operation 33 [1/1] (0.97ns)   --->   "%add_ln37 = add i6 %y, i6 63" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 33 'add' 'add_ln37' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.97ns)   --->   "%add_ln37_1 = add i6 %y, i6 1" [../HS_hls/src/horn_schunck_hsl.cpp:37]   --->   Operation 34 'add' 'add_ln37_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [2/2] (1.42ns)   --->   "%call_ln40 = call void @horn_schunck_64_Pipeline_VITIS_LOOP_33_5, i16 %u_load, i16 %v_load, i6 %y, i6 %add_ln37, i16 %u, i6 %add_ln37_1, i16 %v, i16 %Ix64, i16 %Iy64, i16 %It64" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 35 'call' 'call_ln40' <Predicate = true> <Delay = 1.42> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 62, i64 62, i64 62" [../HS_hls/src/horn_schunck_hsl.cpp:31]   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../HS_hls/src/horn_schunck_hsl.cpp:31]   --->   Operation 37 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln40 = call void @horn_schunck_64_Pipeline_VITIS_LOOP_33_5, i16 %u_load, i16 %v_load, i6 %y, i6 %add_ln37, i16 %u, i6 %add_ln37_1, i16 %v, i16 %Ix64, i16 %Iy64, i16 %It64" [../HS_hls/src/horn_schunck_hsl.cpp:40]   --->   Operation 38 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_33_5" [../HS_hls/src/horn_schunck_hsl.cpp:31]   --->   Operation 39 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.478ns
The critical path consists of the following:
	'alloca' operation 3 bit ('iter', ../HS_hls/src/horn_schunck_hsl.cpp:29) [6]  (0.000 ns)
	'store' operation ('store_ln29', ../HS_hls/src/horn_schunck_hsl.cpp:29) of constant 0 3 bit on local variable 'iter', ../HS_hls/src/horn_schunck_hsl.cpp:29 [9]  (0.478 ns)

 <State 2>: 1.224ns
The critical path consists of the following:
	'load' operation 3 bit ('iter', ../HS_hls/src/horn_schunck_hsl.cpp:29) on local variable 'iter', ../HS_hls/src/horn_schunck_hsl.cpp:29 [12]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln29', ../HS_hls/src/horn_schunck_hsl.cpp:29) [13]  (0.746 ns)
	blocking operation 0.478 ns on control path)

 <State 3>: 1.453ns
The critical path consists of the following:
	'phi' operation 6 bit ('y', ../HS_hls/src/horn_schunck_hsl.cpp:37) with incoming values : ('add_ln37_1', ../HS_hls/src/horn_schunck_hsl.cpp:37) [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln31', ../HS_hls/src/horn_schunck_hsl.cpp:31) [22]  (0.975 ns)
	blocking operation 0.478 ns on control path)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 2.403ns
The critical path consists of the following:
	'add' operation 6 bit ('add_ln37', ../HS_hls/src/horn_schunck_hsl.cpp:37) [31]  (0.975 ns)
	'call' operation ('call_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) to 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' [35]  (1.428 ns)

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
