// Seed: 1233729325
module module_0 (
    output wand  id_0,
    input  wire  id_1,
    input  uwire id_2,
    input  tri   id_3,
    input  uwire id_4,
    input  uwire id_5,
    input  tri1  id_6,
    input  wor   id_7
    , id_9
);
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input wor id_2,
    input tri id_3,
    input wor id_4,
    input tri1 id_5,
    output tri0 id_6,
    input uwire id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri0 id_10,
    output uwire id_11,
    output wire id_12,
    output tri1 id_13,
    input wire id_14
    , id_18,
    input wire id_15,
    input supply1 id_16
);
  initial cover (id_15);
  logic id_19;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_1,
      id_5,
      id_1,
      id_3,
      id_4,
      id_9
  );
endmodule
