# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Fri Apr 29 00:56:23 2022
# 
# Allegro PCB Router v17-4-0 made 2019/09/12 at 15:39:59
# Running on: olafdelldesktop, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name c:/users/olaf/git/arduino-uno-or-cad-clone/orcad/project/allegro\olaftry2.dsn
# Batch File Name: pasde.do
# Did File Name: c:/users/olaf/git/arduino-uno-or-cad-clone/orcad/project/allegro/specctra.did
# Current time = Fri Apr 29 00:56:23 2022
# PCB c:/users/olaf/git/arduino-uno-or-cad-clone/orcad/project/allegro
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-135.0000 ylo=-105.0000 xhi=2835.0000 yhi=2205.0000
# Total 43 Images Consolidated.
# Via PAD30CIR20D z=1, 2 xlo=-15.0000 ylo=-15.0000 xhi= 15.0000 yhi= 15.0000
# 
#    VIA       TOP       BOTTOM   
# 
#    TOP  -----------  PAD30CIR20D
# BOTTOM  PAD30CIR20D  -----------
# 
# Wires Processed 183, Vias Processed 61
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 67, Images Processed 92, Padstacks Processed 30
# Nets Processed 62, Net Terminals 282
# PCB Area=5670000.000  EIC=16  Area/EIC=354375.000  SMDs=52
# Total Pin Count: 236
# Signal Connections Created 52
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- c:/users/olaf/git/arduino-uno-or-cad-clone/orcad/project/allegro\olaftry2.dsn
# Nets 62 Connections 160 Unroutes 52
# Signal Layers 2 Power Layers 0
# Wire Junctions 19, at vias 12 Total Vias 61
# Percent Connected   50.63
# Manhattan Length 100557.6900 Horizontal 51708.9740 Vertical 48848.7160
# Routed Length 78218.9539 Horizontal 46217.8700 Vertical 40388.3800
# Ratio Actual / Manhattan   0.7779
# Unconnected Length 25373.9400 Horizontal 12488.7000 Vertical 12885.2400
# Total Conflicts: 89 (Cross: 0, Clear: 89, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File c:/users/olaf/git/arduino-uno-or-cad-clone/orcad/project/allegro\olaftry2_rules.do ...
# Nets USB_D+ and 'USB_D-' have been defined as a balanced pair.
# Colormap Written to File _notify.std
# Total Conflicts: 26 (Cross: 0, Clear: 26, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Enter command <quit
