Classic Timing Analyzer report for ExampleCollection
Tue Jun 29 22:21:04 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CP_jk'
  7. Clock Setup: 'CP_t'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+--------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From   ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.654 ns                                       ; J      ; inst8    ; --         ; CP_jk    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.090 ns                                       ; inst23 ; Q_t      ; CP_t       ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 9.209 ns                                       ; CP_sr  ; /Q_sr    ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.428 ns                                      ; D      ; inst17~1 ; --         ; CP_d     ; 0            ;
; Clock Setup: 'CP_t'          ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst23 ; inst23   ; CP_t       ; CP_t     ; 0            ;
; Clock Setup: 'CP_jk'         ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst8  ; inst8    ; CP_jk      ; CP_jk    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;        ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CP_jk           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CP_t            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CP_d            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CP_jk'                                                                                                                                                               ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst8 ; inst8 ; CP_jk      ; CP_jk    ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CP_t'                                                                                                                                                                  ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst23 ; inst23 ; CP_t       ; CP_t     ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To       ; To Clock ;
+-------+--------------+------------+------+----------+----------+
; N/A   ; None         ; 3.654 ns   ; J    ; inst8    ; CP_jk    ;
; N/A   ; None         ; 3.535 ns   ; K    ; inst8    ; CP_jk    ;
; N/A   ; None         ; 3.081 ns   ; D    ; inst17~1 ; CP_d     ;
; N/A   ; None         ; 2.774 ns   ; T    ; inst23   ; CP_t     ;
+-------+--------------+------------+------+----------+----------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+----------+------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To   ; From Clock ;
+-------+--------------+------------+----------+------+------------+
; N/A   ; None         ; 7.090 ns   ; inst23   ; Q_t  ; CP_t       ;
; N/A   ; None         ; 6.037 ns   ; inst8    ; Q_jk ; CP_jk      ;
; N/A   ; None         ; 5.733 ns   ; inst17~1 ; /Q_d ; CP_d       ;
; N/A   ; None         ; 5.001 ns   ; inst17~1 ; Q_d  ; CP_d       ;
+-------+--------------+------------+----------+------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+-------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To    ;
+-------+-------------------+-----------------+-------+-------+
; N/A   ; None              ; 9.209 ns        ; CP_sr ; /Q_sr ;
; N/A   ; None              ; 9.143 ns        ; S     ; /Q_sr ;
; N/A   ; None              ; 9.108 ns        ; R     ; /Q_sr ;
; N/A   ; None              ; 8.109 ns        ; CP_d  ; /Q_d  ;
; N/A   ; None              ; 7.951 ns        ; CP_sr ; Q_sr  ;
; N/A   ; None              ; 7.885 ns        ; S     ; Q_sr  ;
; N/A   ; None              ; 7.850 ns        ; R     ; Q_sr  ;
; N/A   ; None              ; 7.561 ns        ; D     ; /Q_d  ;
+-------+-------------------+-----------------+-------+-------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To       ; To Clock ;
+---------------+-------------+-----------+------+----------+----------+
; N/A           ; None        ; -2.428 ns ; D    ; inst17~1 ; CP_d     ;
; N/A           ; None        ; -2.535 ns ; T    ; inst23   ; CP_t     ;
; N/A           ; None        ; -3.296 ns ; K    ; inst8    ; CP_jk    ;
; N/A           ; None        ; -3.415 ns ; J    ; inst8    ; CP_jk    ;
+---------------+-------------+-----------+------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jun 29 22:21:03 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ExampleCollection -c ExampleCollection --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst17~1" is a latch
Warning: Found combinational loop of 1 nodes
    Warning: Node "inst6"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CP_jk" is an undefined clock
    Info: Assuming node "CP_t" is an undefined clock
    Info: Assuming node "CP_d" is a latch enable. Will not compute fmax for this pin.
Info: Clock "CP_jk" Internal fmax is restricted to 500.0 MHz between source register "inst8" and destination register "inst8"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.396 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y1_N19; Fanout = 2; REG Node = 'inst8'
            Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X34_Y1_N18; Fanout = 1; COMB Node = 'inst8~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X34_Y1_N19; Fanout = 2; REG Node = 'inst8'
            Info: Total cell delay = 0.396 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CP_jk" to destination register is 2.277 ns
                Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R9; Fanout = 1; CLK Node = 'CP_jk'
                Info: 2: + IC(0.852 ns) + CELL(0.618 ns) = 2.277 ns; Loc. = LCFF_X34_Y1_N19; Fanout = 2; REG Node = 'inst8'
                Info: Total cell delay = 1.425 ns ( 62.58 % )
                Info: Total interconnect delay = 0.852 ns ( 37.42 % )
            Info: - Longest clock path from clock "CP_jk" to source register is 2.277 ns
                Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R9; Fanout = 1; CLK Node = 'CP_jk'
                Info: 2: + IC(0.852 ns) + CELL(0.618 ns) = 2.277 ns; Loc. = LCFF_X34_Y1_N19; Fanout = 2; REG Node = 'inst8'
                Info: Total cell delay = 1.425 ns ( 62.58 % )
                Info: Total interconnect delay = 0.852 ns ( 37.42 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "CP_t" Internal fmax is restricted to 500.0 MHz between source register "inst23" and destination register "inst23"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.396 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y1_N17; Fanout = 2; REG Node = 'inst23'
            Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X7_Y1_N16; Fanout = 1; COMB Node = 'inst23~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X7_Y1_N17; Fanout = 2; REG Node = 'inst23'
            Info: Total cell delay = 0.396 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CP_t" to destination register is 2.412 ns
                Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_Y21; Fanout = 1; CLK Node = 'CP_t'
                Info: 2: + IC(0.954 ns) + CELL(0.618 ns) = 2.412 ns; Loc. = LCFF_X7_Y1_N17; Fanout = 2; REG Node = 'inst23'
                Info: Total cell delay = 1.458 ns ( 60.45 % )
                Info: Total interconnect delay = 0.954 ns ( 39.55 % )
            Info: - Longest clock path from clock "CP_t" to source register is 2.412 ns
                Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_Y21; Fanout = 1; CLK Node = 'CP_t'
                Info: 2: + IC(0.954 ns) + CELL(0.618 ns) = 2.412 ns; Loc. = LCFF_X7_Y1_N17; Fanout = 2; REG Node = 'inst23'
                Info: Total cell delay = 1.458 ns ( 60.45 % )
                Info: Total interconnect delay = 0.954 ns ( 39.55 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "inst8" (data pin = "J", clock pin = "CP_jk") is 3.654 ns
    Info: + Longest pin to register delay is 5.841 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D8; Fanout = 1; PIN Node = 'J'
        Info: 2: + IC(4.587 ns) + CELL(0.272 ns) = 5.686 ns; Loc. = LCCOMB_X34_Y1_N18; Fanout = 1; COMB Node = 'inst8~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.841 ns; Loc. = LCFF_X34_Y1_N19; Fanout = 2; REG Node = 'inst8'
        Info: Total cell delay = 1.254 ns ( 21.47 % )
        Info: Total interconnect delay = 4.587 ns ( 78.53 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CP_jk" to destination register is 2.277 ns
        Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R9; Fanout = 1; CLK Node = 'CP_jk'
        Info: 2: + IC(0.852 ns) + CELL(0.618 ns) = 2.277 ns; Loc. = LCFF_X34_Y1_N19; Fanout = 2; REG Node = 'inst8'
        Info: Total cell delay = 1.425 ns ( 62.58 % )
        Info: Total interconnect delay = 0.852 ns ( 37.42 % )
Info: tco from clock "CP_t" to destination pin "Q_t" through register "inst23" is 7.090 ns
    Info: + Longest clock path from clock "CP_t" to source register is 2.412 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_Y21; Fanout = 1; CLK Node = 'CP_t'
        Info: 2: + IC(0.954 ns) + CELL(0.618 ns) = 2.412 ns; Loc. = LCFF_X7_Y1_N17; Fanout = 2; REG Node = 'inst23'
        Info: Total cell delay = 1.458 ns ( 60.45 % )
        Info: Total interconnect delay = 0.954 ns ( 39.55 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.584 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y1_N17; Fanout = 2; REG Node = 'inst23'
        Info: 2: + IC(2.632 ns) + CELL(1.952 ns) = 4.584 ns; Loc. = PIN_E14; Fanout = 0; PIN Node = 'Q_t'
        Info: Total cell delay = 1.952 ns ( 42.58 % )
        Info: Total interconnect delay = 2.632 ns ( 57.42 % )
Info: Longest tpd from source pin "CP_sr" to destination pin "/Q_sr" is 9.209 ns
    Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 3; PIN Node = 'CP_sr'
    Info: 2: + IC(0.000 ns) + CELL(4.081 ns) = 4.890 ns; Loc. = LCCOMB_X17_Y1_N16; Fanout = 3; COMB LOOP Node = 'inst6'
        Info: Loc. = LCCOMB_X17_Y1_N16; Node "inst6"
    Info: 3: + IC(2.387 ns) + CELL(1.932 ns) = 9.209 ns; Loc. = PIN_G12; Fanout = 0; PIN Node = '/Q_sr'
    Info: Total cell delay = 6.822 ns ( 74.08 % )
    Info: Total interconnect delay = 2.387 ns ( 25.92 % )
Info: th for register "inst17~1" (data pin = "D", clock pin = "CP_d") is -2.428 ns
    Info: + Longest clock path from clock "CP_d" to destination register is 2.553 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E7; Fanout = 2; CLK Node = 'CP_d'
        Info: 2: + IC(1.673 ns) + CELL(0.053 ns) = 2.553 ns; Loc. = LCCOMB_X37_Y1_N18; Fanout = 2; REG Node = 'inst17~1'
        Info: Total cell delay = 0.880 ns ( 34.47 % )
        Info: Total interconnect delay = 1.673 ns ( 65.53 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 4.981 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U6; Fanout = 2; PIN Node = 'D'
        Info: 2: + IC(3.788 ns) + CELL(0.366 ns) = 4.981 ns; Loc. = LCCOMB_X37_Y1_N18; Fanout = 2; REG Node = 'inst17~1'
        Info: Total cell delay = 1.193 ns ( 23.95 % )
        Info: Total interconnect delay = 3.788 ns ( 76.05 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Tue Jun 29 22:21:05 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


