#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Sun May 27 11:25:48 2018
# Process ID: 6768
# Log file: D:/verilog/UART_TEST/planAhead_run_4/planAhead.log
# Journal file: D:/verilog/UART_TEST/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/verilog/UART_TEST/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin N12 [get_ports {led[7]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {led[6]}]
endgroup
startgroup
set_property package_pin D4 [get_ports {led[5]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {led[4]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {led[3]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {led[2]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {led[1]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {led[0]}]
endgroup
startgroup
set_property package_pin N12 [get_ports {led[7]}]
endgroup
startgroup
set_property package_pin L15 [get_ports clk]
endgroup
startgroup
set_property package_pin F5 [get_ports reset]
endgroup
startgroup
set_property package_pin A16 [get_ports rx]
endgroup
save_constraints
