0.7
2020.2
Nov 18 2020
09:47:47
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise4/three_digit decimal counter/three_digi decimal counter.srcs/sim_1/new/tb_clk_demical_counter.vhd,1679908915,vhdl,,,,tb_clk_demical_counter,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise4/three_digit decimal counter/three_digi decimal counter.srcs/sources_1/new/clk_demical_counter.vhd,1679642894,vhdl,,,,clk_demical_counter,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise4/three_digit decimal counter/three_digi decimal counter.srcs/sources_1/new/counter_new.vhd,1679916300,vhdl,,,,counter_new,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise4/three_digit decimal counter/three_digi decimal counter.srcs/sources_1/new/frequency_divider.vhd,1679916585,vhdl,,,,frequency_divider,,,,,,,,
