Loading plugins phase: Elapsed time ==> 0s.348ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW\LineFollower.cydsn\LineFollower.cyprj -d CY8C5868AXI-LP035 -s C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW\LineFollower.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.466ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.099ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  LineFollower.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW\LineFollower.cydsn\LineFollower.cyprj -dcpsoc3 LineFollower.v -verilog
======================================================================

======================================================================
Compiling:  LineFollower.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW\LineFollower.cydsn\LineFollower.cyprj -dcpsoc3 LineFollower.v -verilog
======================================================================

======================================================================
Compiling:  LineFollower.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW\LineFollower.cydsn\LineFollower.cyprj -dcpsoc3 -verilog LineFollower.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Jun 15 11:26:07 2016


======================================================================
Compiling:  LineFollower.v
Program  :   vpp
Options  :    -yv2 -q10 LineFollower.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Jun 15 11:26:07 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'LineFollower.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  LineFollower.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW\LineFollower.cydsn\LineFollower.cyprj -dcpsoc3 -verilog LineFollower.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Jun 15 11:26:07 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW\LineFollower.cydsn\codegentemp\LineFollower.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW\LineFollower.cydsn\codegentemp\LineFollower.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  LineFollower.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW\LineFollower.cydsn\LineFollower.cyprj -dcpsoc3 -verilog LineFollower.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Jun 15 11:26:09 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW\LineFollower.cydsn\codegentemp\LineFollower.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW\LineFollower.cydsn\codegentemp\LineFollower.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_MOT3:PWMUDB:km_run\
	\PWM_MOT3:PWMUDB:ctrl_cmpmode2_2\
	\PWM_MOT3:PWMUDB:ctrl_cmpmode2_1\
	\PWM_MOT3:PWMUDB:ctrl_cmpmode2_0\
	\PWM_MOT3:PWMUDB:ctrl_cmpmode1_2\
	\PWM_MOT3:PWMUDB:ctrl_cmpmode1_1\
	\PWM_MOT3:PWMUDB:ctrl_cmpmode1_0\
	\PWM_MOT3:PWMUDB:capt_rising\
	\PWM_MOT3:PWMUDB:capt_falling\
	\PWM_MOT3:PWMUDB:trig_rise\
	\PWM_MOT3:PWMUDB:trig_fall\
	\PWM_MOT3:PWMUDB:sc_kill\
	\PWM_MOT3:PWMUDB:min_kill\
	\PWM_MOT3:PWMUDB:km_tc\
	\PWM_MOT3:PWMUDB:db_tc\
	\PWM_MOT3:PWMUDB:dith_sel\
	\PWM_MOT3:Net_101\
	\PWM_MOT3:Net_96\
	\PWM_MOT3:PWMUDB:MODULE_1:b_31\
	\PWM_MOT3:PWMUDB:MODULE_1:b_30\
	\PWM_MOT3:PWMUDB:MODULE_1:b_29\
	\PWM_MOT3:PWMUDB:MODULE_1:b_28\
	\PWM_MOT3:PWMUDB:MODULE_1:b_27\
	\PWM_MOT3:PWMUDB:MODULE_1:b_26\
	\PWM_MOT3:PWMUDB:MODULE_1:b_25\
	\PWM_MOT3:PWMUDB:MODULE_1:b_24\
	\PWM_MOT3:PWMUDB:MODULE_1:b_23\
	\PWM_MOT3:PWMUDB:MODULE_1:b_22\
	\PWM_MOT3:PWMUDB:MODULE_1:b_21\
	\PWM_MOT3:PWMUDB:MODULE_1:b_20\
	\PWM_MOT3:PWMUDB:MODULE_1:b_19\
	\PWM_MOT3:PWMUDB:MODULE_1:b_18\
	\PWM_MOT3:PWMUDB:MODULE_1:b_17\
	\PWM_MOT3:PWMUDB:MODULE_1:b_16\
	\PWM_MOT3:PWMUDB:MODULE_1:b_15\
	\PWM_MOT3:PWMUDB:MODULE_1:b_14\
	\PWM_MOT3:PWMUDB:MODULE_1:b_13\
	\PWM_MOT3:PWMUDB:MODULE_1:b_12\
	\PWM_MOT3:PWMUDB:MODULE_1:b_11\
	\PWM_MOT3:PWMUDB:MODULE_1:b_10\
	\PWM_MOT3:PWMUDB:MODULE_1:b_9\
	\PWM_MOT3:PWMUDB:MODULE_1:b_8\
	\PWM_MOT3:PWMUDB:MODULE_1:b_7\
	\PWM_MOT3:PWMUDB:MODULE_1:b_6\
	\PWM_MOT3:PWMUDB:MODULE_1:b_5\
	\PWM_MOT3:PWMUDB:MODULE_1:b_4\
	\PWM_MOT3:PWMUDB:MODULE_1:b_3\
	\PWM_MOT3:PWMUDB:MODULE_1:b_2\
	\PWM_MOT3:PWMUDB:MODULE_1:b_1\
	\PWM_MOT3:PWMUDB:MODULE_1:b_0\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1780
	Net_1774
	Net_1773
	\PWM_MOT3:Net_113\
	\PWM_MOT3:Net_107\
	\PWM_MOT3:Net_114\
	Net_1716
	\PWM_IR:PWMUDB:km_run\
	\PWM_IR:PWMUDB:ctrl_cmpmode2_2\
	\PWM_IR:PWMUDB:ctrl_cmpmode2_1\
	\PWM_IR:PWMUDB:ctrl_cmpmode2_0\
	\PWM_IR:PWMUDB:ctrl_cmpmode1_2\
	\PWM_IR:PWMUDB:ctrl_cmpmode1_1\
	\PWM_IR:PWMUDB:ctrl_cmpmode1_0\
	\PWM_IR:PWMUDB:capt_rising\
	\PWM_IR:PWMUDB:capt_falling\
	\PWM_IR:PWMUDB:trig_rise\
	\PWM_IR:PWMUDB:trig_fall\
	\PWM_IR:PWMUDB:sc_kill\
	\PWM_IR:PWMUDB:min_kill\
	\PWM_IR:PWMUDB:km_tc\
	\PWM_IR:PWMUDB:db_tc\
	\PWM_IR:PWMUDB:dith_sel\
	\PWM_IR:PWMUDB:compare2\
	\PWM_IR:Net_101\
	Net_1722
	Net_1723
	\PWM_IR:PWMUDB:MODULE_2:b_31\
	\PWM_IR:PWMUDB:MODULE_2:b_30\
	\PWM_IR:PWMUDB:MODULE_2:b_29\
	\PWM_IR:PWMUDB:MODULE_2:b_28\
	\PWM_IR:PWMUDB:MODULE_2:b_27\
	\PWM_IR:PWMUDB:MODULE_2:b_26\
	\PWM_IR:PWMUDB:MODULE_2:b_25\
	\PWM_IR:PWMUDB:MODULE_2:b_24\
	\PWM_IR:PWMUDB:MODULE_2:b_23\
	\PWM_IR:PWMUDB:MODULE_2:b_22\
	\PWM_IR:PWMUDB:MODULE_2:b_21\
	\PWM_IR:PWMUDB:MODULE_2:b_20\
	\PWM_IR:PWMUDB:MODULE_2:b_19\
	\PWM_IR:PWMUDB:MODULE_2:b_18\
	\PWM_IR:PWMUDB:MODULE_2:b_17\
	\PWM_IR:PWMUDB:MODULE_2:b_16\
	\PWM_IR:PWMUDB:MODULE_2:b_15\
	\PWM_IR:PWMUDB:MODULE_2:b_14\
	\PWM_IR:PWMUDB:MODULE_2:b_13\
	\PWM_IR:PWMUDB:MODULE_2:b_12\
	\PWM_IR:PWMUDB:MODULE_2:b_11\
	\PWM_IR:PWMUDB:MODULE_2:b_10\
	\PWM_IR:PWMUDB:MODULE_2:b_9\
	\PWM_IR:PWMUDB:MODULE_2:b_8\
	\PWM_IR:PWMUDB:MODULE_2:b_7\
	\PWM_IR:PWMUDB:MODULE_2:b_6\
	\PWM_IR:PWMUDB:MODULE_2:b_5\
	\PWM_IR:PWMUDB:MODULE_2:b_4\
	\PWM_IR:PWMUDB:MODULE_2:b_3\
	\PWM_IR:PWMUDB:MODULE_2:b_2\
	\PWM_IR:PWMUDB:MODULE_2:b_1\
	\PWM_IR:PWMUDB:MODULE_2:b_0\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1724
	Net_1721
	\PWM_IR:Net_113\
	\PWM_IR:Net_107\
	\PWM_IR:Net_114\
	\PWM_MOT2:PWMUDB:km_run\
	\PWM_MOT2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_MOT2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_MOT2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_MOT2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_MOT2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_MOT2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_MOT2:PWMUDB:capt_rising\
	\PWM_MOT2:PWMUDB:capt_falling\
	\PWM_MOT2:PWMUDB:trig_rise\
	\PWM_MOT2:PWMUDB:trig_fall\
	\PWM_MOT2:PWMUDB:sc_kill\
	\PWM_MOT2:PWMUDB:min_kill\
	\PWM_MOT2:PWMUDB:km_tc\
	\PWM_MOT2:PWMUDB:db_tc\
	\PWM_MOT2:PWMUDB:dith_sel\
	\PWM_MOT2:Net_101\
	\PWM_MOT2:Net_96\
	\PWM_MOT2:PWMUDB:MODULE_3:b_31\
	\PWM_MOT2:PWMUDB:MODULE_3:b_30\
	\PWM_MOT2:PWMUDB:MODULE_3:b_29\
	\PWM_MOT2:PWMUDB:MODULE_3:b_28\
	\PWM_MOT2:PWMUDB:MODULE_3:b_27\
	\PWM_MOT2:PWMUDB:MODULE_3:b_26\
	\PWM_MOT2:PWMUDB:MODULE_3:b_25\
	\PWM_MOT2:PWMUDB:MODULE_3:b_24\
	\PWM_MOT2:PWMUDB:MODULE_3:b_23\
	\PWM_MOT2:PWMUDB:MODULE_3:b_22\
	\PWM_MOT2:PWMUDB:MODULE_3:b_21\
	\PWM_MOT2:PWMUDB:MODULE_3:b_20\
	\PWM_MOT2:PWMUDB:MODULE_3:b_19\
	\PWM_MOT2:PWMUDB:MODULE_3:b_18\
	\PWM_MOT2:PWMUDB:MODULE_3:b_17\
	\PWM_MOT2:PWMUDB:MODULE_3:b_16\
	\PWM_MOT2:PWMUDB:MODULE_3:b_15\
	\PWM_MOT2:PWMUDB:MODULE_3:b_14\
	\PWM_MOT2:PWMUDB:MODULE_3:b_13\
	\PWM_MOT2:PWMUDB:MODULE_3:b_12\
	\PWM_MOT2:PWMUDB:MODULE_3:b_11\
	\PWM_MOT2:PWMUDB:MODULE_3:b_10\
	\PWM_MOT2:PWMUDB:MODULE_3:b_9\
	\PWM_MOT2:PWMUDB:MODULE_3:b_8\
	\PWM_MOT2:PWMUDB:MODULE_3:b_7\
	\PWM_MOT2:PWMUDB:MODULE_3:b_6\
	\PWM_MOT2:PWMUDB:MODULE_3:b_5\
	\PWM_MOT2:PWMUDB:MODULE_3:b_4\
	\PWM_MOT2:PWMUDB:MODULE_3:b_3\
	\PWM_MOT2:PWMUDB:MODULE_3:b_2\
	\PWM_MOT2:PWMUDB:MODULE_3:b_1\
	\PWM_MOT2:PWMUDB:MODULE_3:b_0\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2036
	Net_2030
	Net_2029
	\PWM_MOT2:Net_113\
	\PWM_MOT2:Net_107\
	\PWM_MOT2:Net_114\
	\Comp1:Net_9\
	\Comp2:Net_9\
	\Comp3:Net_9\
	\PWM_MOT1:PWMUDB:km_run\
	\PWM_MOT1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_MOT1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_MOT1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_MOT1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_MOT1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_MOT1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_MOT1:PWMUDB:capt_rising\
	\PWM_MOT1:PWMUDB:capt_falling\
	\PWM_MOT1:PWMUDB:trig_rise\
	\PWM_MOT1:PWMUDB:trig_fall\
	\PWM_MOT1:PWMUDB:sc_kill\
	\PWM_MOT1:PWMUDB:min_kill\
	\PWM_MOT1:PWMUDB:km_tc\
	\PWM_MOT1:PWMUDB:db_tc\
	\PWM_MOT1:PWMUDB:dith_sel\
	\PWM_MOT1:Net_101\
	\PWM_MOT1:Net_96\
	\PWM_MOT1:PWMUDB:MODULE_4:b_31\
	\PWM_MOT1:PWMUDB:MODULE_4:b_30\
	\PWM_MOT1:PWMUDB:MODULE_4:b_29\
	\PWM_MOT1:PWMUDB:MODULE_4:b_28\
	\PWM_MOT1:PWMUDB:MODULE_4:b_27\
	\PWM_MOT1:PWMUDB:MODULE_4:b_26\
	\PWM_MOT1:PWMUDB:MODULE_4:b_25\
	\PWM_MOT1:PWMUDB:MODULE_4:b_24\
	\PWM_MOT1:PWMUDB:MODULE_4:b_23\
	\PWM_MOT1:PWMUDB:MODULE_4:b_22\
	\PWM_MOT1:PWMUDB:MODULE_4:b_21\
	\PWM_MOT1:PWMUDB:MODULE_4:b_20\
	\PWM_MOT1:PWMUDB:MODULE_4:b_19\
	\PWM_MOT1:PWMUDB:MODULE_4:b_18\
	\PWM_MOT1:PWMUDB:MODULE_4:b_17\
	\PWM_MOT1:PWMUDB:MODULE_4:b_16\
	\PWM_MOT1:PWMUDB:MODULE_4:b_15\
	\PWM_MOT1:PWMUDB:MODULE_4:b_14\
	\PWM_MOT1:PWMUDB:MODULE_4:b_13\
	\PWM_MOT1:PWMUDB:MODULE_4:b_12\
	\PWM_MOT1:PWMUDB:MODULE_4:b_11\
	\PWM_MOT1:PWMUDB:MODULE_4:b_10\
	\PWM_MOT1:PWMUDB:MODULE_4:b_9\
	\PWM_MOT1:PWMUDB:MODULE_4:b_8\
	\PWM_MOT1:PWMUDB:MODULE_4:b_7\
	\PWM_MOT1:PWMUDB:MODULE_4:b_6\
	\PWM_MOT1:PWMUDB:MODULE_4:b_5\
	\PWM_MOT1:PWMUDB:MODULE_4:b_4\
	\PWM_MOT1:PWMUDB:MODULE_4:b_3\
	\PWM_MOT1:PWMUDB:MODULE_4:b_2\
	\PWM_MOT1:PWMUDB:MODULE_4:b_1\
	\PWM_MOT1:PWMUDB:MODULE_4:b_0\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_31\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_30\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_29\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_28\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_27\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_26\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_25\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_24\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_31\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_30\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_29\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_28\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_27\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_26\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_25\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_24\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_23\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_22\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_21\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_20\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_19\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_18\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_17\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_16\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_15\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_14\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_13\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_12\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_11\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_10\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_9\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_8\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_7\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_6\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_5\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_4\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_3\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_2\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_1\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:b_0\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_31\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_30\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_29\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_28\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_27\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_26\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_25\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_24\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_23\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_22\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_21\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_20\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_19\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_18\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_17\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_16\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_15\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_14\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_13\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_12\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_11\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_10\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_9\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_8\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_7\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_6\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_5\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_4\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_3\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_2\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2026
	Net_2020
	Net_2019
	\PWM_MOT1:Net_113\
	\PWM_MOT1:Net_107\
	\PWM_MOT1:Net_114\

    Synthesized names
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_2\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_31\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_30\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_29\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_28\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_27\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_26\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_25\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_24\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_23\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_22\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_21\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_20\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_19\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_18\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_17\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_16\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_15\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_14\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_13\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_12\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_11\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_10\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_9\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_8\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_7\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_6\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_5\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_4\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_3\
	\PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_2\

Deleted 537 User equations/components.
Deleted 120 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing Net_833 to Net_894
Aliasing one to Net_894
Aliasing \PWM_MOT3:PWMUDB:hwCapture\ to zero
Aliasing \PWM_MOT3:PWMUDB:trig_out\ to Net_894
Aliasing Net_1 to zero
Aliasing \PWM_MOT3:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_MOT3:PWMUDB:ltch_kill_reg\\R\ to \PWM_MOT3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT3:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_MOT3:PWMUDB:min_kill_reg\\R\ to \PWM_MOT3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT3:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_MOT3:PWMUDB:final_kill\ to Net_894
Aliasing \PWM_MOT3:PWMUDB:dith_count_1\\R\ to \PWM_MOT3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT3:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_MOT3:PWMUDB:dith_count_0\\R\ to \PWM_MOT3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT3:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_MOT3:PWMUDB:status_6\ to zero
Aliasing \PWM_MOT3:PWMUDB:status_4\ to zero
Aliasing \PWM_MOT3:PWMUDB:cmp1_status_reg\\R\ to \PWM_MOT3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT3:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_MOT3:PWMUDB:cmp2_status_reg\\R\ to \PWM_MOT3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT3:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_MOT3:PWMUDB:final_kill_reg\\R\ to \PWM_MOT3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT3:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_MOT3:PWMUDB:cs_addr_0\ to \PWM_MOT3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT3:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_894
Aliasing tmpOE__Left1_net_0 to Net_894
Aliasing tmpOE__Left2_net_0 to Net_894
Aliasing tmpOE__MotEn_net_0 to Net_894
Aliasing tmpOE__IREN_net_0 to Net_894
Aliasing tmpOE__IR_net_3 to tmpOE__IR_net_4
Aliasing tmpOE__IR_net_2 to tmpOE__IR_net_4
Aliasing tmpOE__IR_net_1 to tmpOE__IR_net_4
Aliasing tmpOE__IR_net_0 to tmpOE__IR_net_4
Aliasing \Timer:Net_260\ to zero
Aliasing \Timer:Net_102\ to Net_894
Aliasing Net_1208 to zero
Aliasing Net_820 to Net_894
Aliasing Net_892 to Net_894
Aliasing tmpOE__Right1_net_0 to Net_894
Aliasing tmpOE__Right2_net_0 to Net_894
Aliasing \PWM_IR:PWMUDB:hwCapture\ to zero
Aliasing \PWM_IR:PWMUDB:trig_out\ to Net_894
Aliasing \PWM_IR:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_IR:PWMUDB:ltch_kill_reg\\R\ to \PWM_IR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_IR:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_IR:PWMUDB:min_kill_reg\\R\ to \PWM_IR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_IR:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_IR:PWMUDB:final_kill\ to Net_894
Aliasing \PWM_IR:PWMUDB:dith_count_1\\R\ to \PWM_IR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_IR:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_IR:PWMUDB:dith_count_0\\R\ to \PWM_IR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_IR:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_IR:PWMUDB:status_6\ to zero
Aliasing \PWM_IR:PWMUDB:status_4\ to zero
Aliasing \PWM_IR:PWMUDB:cmp2\ to zero
Aliasing \PWM_IR:PWMUDB:cmp1_status_reg\\R\ to \PWM_IR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_IR:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_IR:PWMUDB:cmp2_status_reg\\R\ to \PWM_IR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_IR:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_IR:PWMUDB:final_kill_reg\\R\ to \PWM_IR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_IR:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_IR:PWMUDB:cs_addr_0\ to \PWM_IR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_IR:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_IR:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_894
Aliasing tmpOE__LEDs_net_4 to Net_894
Aliasing tmpOE__LEDs_net_3 to Net_894
Aliasing tmpOE__LEDs_net_2 to Net_894
Aliasing tmpOE__LEDs_net_1 to Net_894
Aliasing tmpOE__LEDs_net_0 to Net_894
Aliasing \PWM_MOT2:PWMUDB:hwCapture\ to zero
Aliasing \PWM_MOT2:PWMUDB:trig_out\ to Net_894
Aliasing Net_1941 to zero
Aliasing \PWM_MOT2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_MOT2:PWMUDB:ltch_kill_reg\\R\ to \PWM_MOT2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_MOT2:PWMUDB:min_kill_reg\\R\ to \PWM_MOT2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_MOT2:PWMUDB:final_kill\ to Net_894
Aliasing \PWM_MOT2:PWMUDB:dith_count_1\\R\ to \PWM_MOT2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_MOT2:PWMUDB:dith_count_0\\R\ to \PWM_MOT2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_MOT2:PWMUDB:status_6\ to zero
Aliasing \PWM_MOT2:PWMUDB:status_4\ to zero
Aliasing \PWM_MOT2:PWMUDB:cmp1_status_reg\\R\ to \PWM_MOT2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_MOT2:PWMUDB:cmp2_status_reg\\R\ to \PWM_MOT2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_MOT2:PWMUDB:final_kill_reg\\R\ to \PWM_MOT2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_MOT2:PWMUDB:cs_addr_0\ to \PWM_MOT2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT2:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_894
Aliasing \Comp1:clock\ to zero
Aliasing \Comp2:clock\ to zero
Aliasing \Comp3:clock\ to zero
Aliasing tmpOE__POT_net_0 to Net_894
Aliasing \VDAC1:Net_83\ to zero
Aliasing \VDAC1:Net_81\ to zero
Aliasing \VDAC1:Net_82\ to zero
Aliasing \VDAC2:Net_83\ to zero
Aliasing \VDAC2:Net_81\ to zero
Aliasing \VDAC2:Net_82\ to zero
Aliasing \VDAC3:Net_83\ to zero
Aliasing \VDAC3:Net_81\ to zero
Aliasing \VDAC3:Net_82\ to zero
Aliasing Net_1929 to Net_894
Aliasing Net_1935 to Net_894
Aliasing \PWM_MOT1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_MOT1:PWMUDB:trig_out\ to Net_894
Aliasing Net_1969 to zero
Aliasing \PWM_MOT1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_MOT1:PWMUDB:ltch_kill_reg\\R\ to \PWM_MOT1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_MOT1:PWMUDB:min_kill_reg\\R\ to \PWM_MOT1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_MOT1:PWMUDB:final_kill\ to Net_894
Aliasing \PWM_MOT1:PWMUDB:dith_count_1\\R\ to \PWM_MOT1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_MOT1:PWMUDB:dith_count_0\\R\ to \PWM_MOT1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_MOT1:PWMUDB:status_6\ to zero
Aliasing \PWM_MOT1:PWMUDB:status_4\ to zero
Aliasing \PWM_MOT1:PWMUDB:cmp1_status_reg\\R\ to \PWM_MOT1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_MOT1:PWMUDB:cmp2_status_reg\\R\ to \PWM_MOT1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_MOT1:PWMUDB:final_kill_reg\\R\ to \PWM_MOT1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_MOT1:PWMUDB:cs_addr_0\ to \PWM_MOT1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOT1:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_894
Aliasing tmpOE__LED1_net_0 to Net_894
Aliasing tmpOE__LED0_net_0 to Net_894
Aliasing \PWM_MOT3:PWMUDB:min_kill_reg\\D\ to Net_894
Aliasing \PWM_MOT3:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_MOT3:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_MOT3:PWMUDB:ltch_kill_reg\\D\ to Net_894
Aliasing \PWM_MOT3:PWMUDB:tc_i_reg\\D\ to \PWM_MOT3:PWMUDB:status_2\
Aliasing \PWM_IR:PWMUDB:min_kill_reg\\D\ to Net_894
Aliasing \PWM_IR:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_IR:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_IR:PWMUDB:ltch_kill_reg\\D\ to Net_894
Aliasing \PWM_IR:PWMUDB:prevCompare1\\D\ to \PWM_IR:PWMUDB:pwm_temp\
Aliasing \PWM_IR:PWMUDB:tc_i_reg\\D\ to \PWM_IR:PWMUDB:status_2\
Aliasing cydff_1_4D to \LUT:tmp__LUT_ins_4\
Aliasing cydff_1_3D to \LUT:tmp__LUT_ins_3\
Aliasing cydff_1_2D to \LUT:tmp__LUT_ins_2\
Aliasing cydff_1_1D to \LUT:tmp__LUT_ins_1\
Aliasing cydff_1_0D to \LUT:tmp__LUT_ins_0\
Aliasing \PWM_MOT2:PWMUDB:min_kill_reg\\D\ to Net_894
Aliasing \PWM_MOT2:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_MOT2:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_MOT2:PWMUDB:ltch_kill_reg\\D\ to Net_894
Aliasing \PWM_MOT2:PWMUDB:tc_i_reg\\D\ to \PWM_MOT2:PWMUDB:status_2\
Aliasing \PWM_MOT1:PWMUDB:min_kill_reg\\D\ to Net_894
Aliasing \PWM_MOT1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_MOT1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_MOT1:PWMUDB:ltch_kill_reg\\D\ to Net_894
Aliasing \PWM_MOT1:PWMUDB:tc_i_reg\\D\ to \PWM_MOT1:PWMUDB:status_2\
Removing Rhs of wire MCR_1[1] = \LUT:tmp__LUT_reg_3\[767]
Removing Rhs of wire MCR_0[2] = \LUT:tmp__LUT_reg_2\[768]
Removing Rhs of wire Net_1783[4] = \mux_3:tmp__mux_3_reg\[1213]
Removing Rhs of wire Net_1784[5] = \mux_4:tmp__mux_4_reg\[1216]
Removing Lhs of wire Net_833[6] = Net_894[3]
Removing Rhs of wire Net_834[7] = \mux_2:tmp__mux_2_reg\[0]
Removing Lhs of wire one[12] = Net_894[3]
Removing Lhs of wire \PWM_MOT3:PWMUDB:ctrl_enable\[24] = \PWM_MOT3:PWMUDB:control_7\[16]
Removing Lhs of wire \PWM_MOT3:PWMUDB:hwCapture\[34] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:hwEnable\[35] = \PWM_MOT3:PWMUDB:control_7\[16]
Removing Lhs of wire \PWM_MOT3:PWMUDB:trig_out\[39] = Net_894[3]
Removing Lhs of wire \PWM_MOT3:PWMUDB:runmode_enable\\R\[41] = zero[15]
Removing Lhs of wire Net_1[42] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:runmode_enable\\S\[43] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:final_enable\[44] = \PWM_MOT3:PWMUDB:runmode_enable\[40]
Removing Lhs of wire \PWM_MOT3:PWMUDB:ltch_kill_reg\\R\[48] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:ltch_kill_reg\\S\[49] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:min_kill_reg\\R\[50] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:min_kill_reg\\S\[51] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:final_kill\[54] = Net_894[3]
Removing Lhs of wire \PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_1\[58] = \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_1\[298]
Removing Lhs of wire \PWM_MOT3:PWMUDB:add_vi_vv_MODGEN_1_0\[60] = \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_0\[299]
Removing Lhs of wire \PWM_MOT3:PWMUDB:dith_count_1\\R\[61] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:dith_count_1\\S\[62] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:dith_count_0\\R\[63] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:dith_count_0\\S\[64] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:status_6\[67] = zero[15]
Removing Rhs of wire \PWM_MOT3:PWMUDB:status_5\[68] = \PWM_MOT3:PWMUDB:final_kill_reg\[83]
Removing Lhs of wire \PWM_MOT3:PWMUDB:status_4\[69] = zero[15]
Removing Rhs of wire \PWM_MOT3:PWMUDB:status_3\[70] = \PWM_MOT3:PWMUDB:fifo_full\[90]
Removing Rhs of wire \PWM_MOT3:PWMUDB:status_1\[72] = \PWM_MOT3:PWMUDB:cmp2_status_reg\[82]
Removing Rhs of wire \PWM_MOT3:PWMUDB:status_0\[73] = \PWM_MOT3:PWMUDB:cmp1_status_reg\[81]
Removing Lhs of wire \PWM_MOT3:PWMUDB:cmp1_status_reg\\R\[84] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:cmp1_status_reg\\S\[85] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:cmp2_status_reg\\R\[86] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:cmp2_status_reg\\S\[87] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:final_kill_reg\\R\[88] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:final_kill_reg\\S\[89] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:cs_addr_2\[91] = \PWM_MOT3:PWMUDB:tc_i\[46]
Removing Lhs of wire \PWM_MOT3:PWMUDB:cs_addr_1\[92] = \PWM_MOT3:PWMUDB:runmode_enable\[40]
Removing Lhs of wire \PWM_MOT3:PWMUDB:cs_addr_0\[93] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:compare1\[126] = \PWM_MOT3:PWMUDB:cmp1_less\[97]
Removing Lhs of wire \PWM_MOT3:PWMUDB:compare2\[127] = \PWM_MOT3:PWMUDB:cmp2_less\[100]
Removing Rhs of wire Net_1932[137] = \PWM_MOT3:PWMUDB:pwm1_i_reg\[130]
Removing Rhs of wire Net_1938[138] = \PWM_MOT3:PWMUDB:pwm2_i_reg\[132]
Removing Lhs of wire \PWM_MOT3:PWMUDB:pwm_temp\[139] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_23\[180] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_22\[181] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_21\[182] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_20\[183] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_19\[184] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_18\[185] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_17\[186] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_16\[187] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_15\[188] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_14\[189] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_13\[190] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_12\[191] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_11\[192] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_10\[193] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_9\[194] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_8\[195] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_7\[196] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_6\[197] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_5\[198] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_4\[199] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_3\[200] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_2\[201] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_1\[202] = \PWM_MOT3:PWMUDB:MODIN1_1\[203]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODIN1_1\[203] = \PWM_MOT3:PWMUDB:dith_count_1\[57]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:a_0\[204] = \PWM_MOT3:PWMUDB:MODIN1_0\[205]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODIN1_0\[205] = \PWM_MOT3:PWMUDB:dith_count_0\[59]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[337] = Net_894[3]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[338] = Net_894[3]
Removing Lhs of wire tmpOE__Left1_net_0[347] = Net_894[3]
Removing Lhs of wire tmpOE__Left2_net_0[354] = Net_894[3]
Removing Lhs of wire tmpOE__MotEn_net_0[361] = Net_894[3]
Removing Lhs of wire tmpOE__IREN_net_0[367] = Net_894[3]
Removing Rhs of wire tmpOE__IR_net_4[373] = Net_960[390]
Removing Rhs of wire tmpOE__IR_net_4[373] = \PWM_IR:Net_96\[551]
Removing Rhs of wire tmpOE__IR_net_4[373] = \PWM_IR:PWMUDB:pwm_i_reg\[543]
Removing Lhs of wire tmpOE__IR_net_3[374] = tmpOE__IR_net_4[373]
Removing Lhs of wire tmpOE__IR_net_2[375] = tmpOE__IR_net_4[373]
Removing Lhs of wire tmpOE__IR_net_1[376] = tmpOE__IR_net_4[373]
Removing Lhs of wire tmpOE__IR_net_0[377] = tmpOE__IR_net_4[373]
Removing Lhs of wire \Timer:Net_260\[395] = zero[15]
Removing Lhs of wire \Timer:Net_266\[396] = Net_894[3]
Removing Rhs of wire Net_922[401] = \Timer:Net_51\[397]
Removing Lhs of wire \Timer:Net_102\[402] = Net_894[3]
Removing Lhs of wire Net_1208[403] = zero[15]
Removing Lhs of wire Net_820[404] = Net_894[3]
Removing Lhs of wire Net_892[405] = Net_894[3]
Removing Lhs of wire tmpOE__Right1_net_0[407] = Net_894[3]
Removing Rhs of wire Net_1167[408] = \mux_1:tmp__mux_1_reg\[424]
Removing Lhs of wire tmpOE__Right2_net_0[415] = Net_894[3]
Removing Rhs of wire MCL_1[425] = \LUT:tmp__LUT_reg_1\[769]
Removing Rhs of wire MCL_0[426] = \LUT:tmp__LUT_reg_0\[770]
Removing Lhs of wire \PWM_IR:PWMUDB:ctrl_enable\[441] = \PWM_IR:PWMUDB:control_7\[433]
Removing Lhs of wire \PWM_IR:PWMUDB:hwCapture\[451] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:hwEnable\[452] = \PWM_IR:PWMUDB:control_7\[433]
Removing Lhs of wire \PWM_IR:PWMUDB:trig_out\[456] = Net_894[3]
Removing Lhs of wire \PWM_IR:PWMUDB:runmode_enable\\R\[458] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:runmode_enable\\S\[459] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:final_enable\[460] = \PWM_IR:PWMUDB:runmode_enable\[457]
Removing Lhs of wire \PWM_IR:PWMUDB:ltch_kill_reg\\R\[464] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:ltch_kill_reg\\S\[465] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:min_kill_reg\\R\[466] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:min_kill_reg\\S\[467] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:final_kill\[470] = Net_894[3]
Removing Lhs of wire \PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_1\[474] = \PWM_IR:PWMUDB:MODULE_2:g2:a0:s_1\[713]
Removing Lhs of wire \PWM_IR:PWMUDB:add_vi_vv_MODGEN_2_0\[476] = \PWM_IR:PWMUDB:MODULE_2:g2:a0:s_0\[714]
Removing Lhs of wire \PWM_IR:PWMUDB:dith_count_1\\R\[477] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:dith_count_1\\S\[478] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:dith_count_0\\R\[479] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:dith_count_0\\S\[480] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:status_6\[483] = zero[15]
Removing Rhs of wire \PWM_IR:PWMUDB:status_5\[484] = \PWM_IR:PWMUDB:final_kill_reg\[498]
Removing Lhs of wire \PWM_IR:PWMUDB:status_4\[485] = zero[15]
Removing Rhs of wire \PWM_IR:PWMUDB:status_3\[486] = \PWM_IR:PWMUDB:fifo_full\[505]
Removing Rhs of wire \PWM_IR:PWMUDB:status_1\[488] = \PWM_IR:PWMUDB:cmp2_status_reg\[497]
Removing Rhs of wire \PWM_IR:PWMUDB:status_0\[489] = \PWM_IR:PWMUDB:cmp1_status_reg\[496]
Removing Lhs of wire \PWM_IR:PWMUDB:cmp2_status\[494] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:cmp2\[495] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:cmp1_status_reg\\R\[499] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:cmp1_status_reg\\S\[500] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:cmp2_status_reg\\R\[501] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:cmp2_status_reg\\S\[502] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:final_kill_reg\\R\[503] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:final_kill_reg\\S\[504] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:cs_addr_2\[506] = \PWM_IR:PWMUDB:tc_i\[462]
Removing Lhs of wire \PWM_IR:PWMUDB:cs_addr_1\[507] = \PWM_IR:PWMUDB:runmode_enable\[457]
Removing Lhs of wire \PWM_IR:PWMUDB:cs_addr_0\[508] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:compare1\[541] = \PWM_IR:PWMUDB:cmp1_less\[512]
Removing Lhs of wire \PWM_IR:PWMUDB:pwm1_i\[546] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:pwm2_i\[548] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:pwm_temp\[554] = \PWM_IR:PWMUDB:cmp1\[492]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_23\[595] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_22\[596] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_21\[597] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_20\[598] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_19\[599] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_18\[600] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_17\[601] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_16\[602] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_15\[603] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_14\[604] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_13\[605] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_12\[606] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_11\[607] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_10\[608] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_9\[609] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_8\[610] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_7\[611] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_6\[612] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_5\[613] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_4\[614] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_3\[615] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_2\[616] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_1\[617] = \PWM_IR:PWMUDB:MODIN2_1\[618]
Removing Lhs of wire \PWM_IR:PWMUDB:MODIN2_1\[618] = \PWM_IR:PWMUDB:dith_count_1\[473]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:a_0\[619] = \PWM_IR:PWMUDB:MODIN2_0\[620]
Removing Lhs of wire \PWM_IR:PWMUDB:MODIN2_0\[620] = \PWM_IR:PWMUDB:dith_count_0\[475]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[752] = Net_894[3]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[753] = Net_894[3]
Removing Lhs of wire \LUT:tmp__LUT_ins_4\[762] = LineSense_4[378]
Removing Lhs of wire \LUT:tmp__LUT_ins_3\[763] = LineSense_3[379]
Removing Lhs of wire \LUT:tmp__LUT_ins_2\[764] = LineSense_2[380]
Removing Lhs of wire \LUT:tmp__LUT_ins_1\[765] = LineSense_1[381]
Removing Lhs of wire \LUT:tmp__LUT_ins_0\[766] = LineSense_0[382]
Removing Lhs of wire tmpOE__LEDs_net_4[772] = Net_894[3]
Removing Lhs of wire tmpOE__LEDs_net_3[773] = Net_894[3]
Removing Lhs of wire tmpOE__LEDs_net_2[774] = Net_894[3]
Removing Lhs of wire tmpOE__LEDs_net_1[775] = Net_894[3]
Removing Lhs of wire tmpOE__LEDs_net_0[776] = Net_894[3]
Removing Rhs of wire Net_1534_4[777] = cydff_1_4[799]
Removing Rhs of wire Net_1534_3[778] = cydff_1_3[800]
Removing Rhs of wire Net_1534_2[779] = cydff_1_2[801]
Removing Rhs of wire Net_1534_1[780] = cydff_1_1[802]
Removing Rhs of wire Net_1534_0[781] = cydff_1_0[803]
Removing Lhs of wire \PWM_MOT2:PWMUDB:ctrl_enable\[836] = \PWM_MOT2:PWMUDB:control_7\[828]
Removing Lhs of wire \PWM_MOT2:PWMUDB:hwCapture\[846] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:hwEnable\[847] = \PWM_MOT2:PWMUDB:control_7\[828]
Removing Lhs of wire \PWM_MOT2:PWMUDB:trig_out\[851] = Net_894[3]
Removing Lhs of wire \PWM_MOT2:PWMUDB:runmode_enable\\R\[853] = zero[15]
Removing Lhs of wire Net_1941[854] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:runmode_enable\\S\[855] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:final_enable\[856] = \PWM_MOT2:PWMUDB:runmode_enable\[852]
Removing Lhs of wire \PWM_MOT2:PWMUDB:ltch_kill_reg\\R\[860] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:ltch_kill_reg\\S\[861] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:min_kill_reg\\R\[862] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:min_kill_reg\\S\[863] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:final_kill\[866] = Net_894[3]
Removing Lhs of wire \PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_1\[870] = \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_1\[1110]
Removing Lhs of wire \PWM_MOT2:PWMUDB:add_vi_vv_MODGEN_3_0\[872] = \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_0\[1111]
Removing Lhs of wire \PWM_MOT2:PWMUDB:dith_count_1\\R\[873] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:dith_count_1\\S\[874] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:dith_count_0\\R\[875] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:dith_count_0\\S\[876] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:status_6\[879] = zero[15]
Removing Rhs of wire \PWM_MOT2:PWMUDB:status_5\[880] = \PWM_MOT2:PWMUDB:final_kill_reg\[895]
Removing Lhs of wire \PWM_MOT2:PWMUDB:status_4\[881] = zero[15]
Removing Rhs of wire \PWM_MOT2:PWMUDB:status_3\[882] = \PWM_MOT2:PWMUDB:fifo_full\[902]
Removing Rhs of wire \PWM_MOT2:PWMUDB:status_1\[884] = \PWM_MOT2:PWMUDB:cmp2_status_reg\[894]
Removing Rhs of wire \PWM_MOT2:PWMUDB:status_0\[885] = \PWM_MOT2:PWMUDB:cmp1_status_reg\[893]
Removing Lhs of wire \PWM_MOT2:PWMUDB:cmp1_status_reg\\R\[896] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:cmp1_status_reg\\S\[897] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:cmp2_status_reg\\R\[898] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:cmp2_status_reg\\S\[899] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:final_kill_reg\\R\[900] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:final_kill_reg\\S\[901] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:cs_addr_2\[903] = \PWM_MOT2:PWMUDB:tc_i\[858]
Removing Lhs of wire \PWM_MOT2:PWMUDB:cs_addr_1\[904] = \PWM_MOT2:PWMUDB:runmode_enable\[852]
Removing Lhs of wire \PWM_MOT2:PWMUDB:cs_addr_0\[905] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:compare1\[938] = \PWM_MOT2:PWMUDB:cmp1_less\[909]
Removing Lhs of wire \PWM_MOT2:PWMUDB:compare2\[939] = \PWM_MOT2:PWMUDB:cmp2_less\[912]
Removing Rhs of wire Net_1931[949] = \PWM_MOT2:PWMUDB:pwm1_i_reg\[942]
Removing Rhs of wire Net_1945[950] = \PWM_MOT2:PWMUDB:pwm2_i_reg\[944]
Removing Lhs of wire \PWM_MOT2:PWMUDB:pwm_temp\[951] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_23\[992] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_22\[993] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_21\[994] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_20\[995] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_19\[996] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_18\[997] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_17\[998] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_16\[999] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_15\[1000] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_14\[1001] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_13\[1002] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_12\[1003] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_11\[1004] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_10\[1005] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_9\[1006] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_8\[1007] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_7\[1008] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_6\[1009] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_5\[1010] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_4\[1011] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_3\[1012] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_2\[1013] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_1\[1014] = \PWM_MOT2:PWMUDB:MODIN3_1\[1015]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODIN3_1\[1015] = \PWM_MOT2:PWMUDB:dith_count_1\[869]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:a_0\[1016] = \PWM_MOT2:PWMUDB:MODIN3_0\[1017]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODIN3_0\[1017] = \PWM_MOT2:PWMUDB:dith_count_0\[871]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1149] = Net_894[3]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1150] = Net_894[3]
Removing Lhs of wire \Comp1:clock\[1160] = zero[15]
Removing Rhs of wire Net_1907[1162] = \Comp1:Net_1\[1161]
Removing Lhs of wire \Comp2:clock\[1166] = zero[15]
Removing Rhs of wire Net_1906[1168] = \Comp2:Net_1\[1167]
Removing Lhs of wire \Comp3:clock\[1172] = zero[15]
Removing Rhs of wire Net_1904[1174] = \Comp3:Net_1\[1173]
Removing Lhs of wire tmpOE__POT_net_0[1177] = Net_894[3]
Removing Lhs of wire \VDAC1:Net_83\[1184] = zero[15]
Removing Lhs of wire \VDAC1:Net_81\[1185] = zero[15]
Removing Lhs of wire \VDAC1:Net_82\[1186] = zero[15]
Removing Lhs of wire \VDAC2:Net_83\[1190] = zero[15]
Removing Lhs of wire \VDAC2:Net_81\[1191] = zero[15]
Removing Lhs of wire \VDAC2:Net_82\[1192] = zero[15]
Removing Lhs of wire \VDAC3:Net_83\[1196] = zero[15]
Removing Lhs of wire \VDAC3:Net_81\[1197] = zero[15]
Removing Lhs of wire \VDAC3:Net_82\[1198] = zero[15]
Removing Lhs of wire \LUT_Speed:tmp__LUT_Speed_ins_2\[1206] = Net_1904[1174]
Removing Lhs of wire \LUT_Speed:tmp__LUT_Speed_ins_1\[1207] = Net_1906[1168]
Removing Lhs of wire \LUT_Speed:tmp__LUT_Speed_ins_0\[1208] = Net_1907[1162]
Removing Rhs of wire Speed_1[1211] = \LUT_Speed:tmp__LUT_Speed_reg_1\[1209]
Removing Rhs of wire Speed_0[1212] = \LUT_Speed:tmp__LUT_Speed_reg_0\[1210]
Removing Lhs of wire Net_1929[1214] = Net_894[3]
Removing Rhs of wire Net_1930[1215] = \PWM_MOT1:PWMUDB:pwm1_i_reg\[1338]
Removing Lhs of wire Net_1935[1217] = Net_894[3]
Removing Rhs of wire Net_1936[1218] = \PWM_MOT1:PWMUDB:pwm2_i_reg\[1340]
Removing Lhs of wire \PWM_MOT1:PWMUDB:ctrl_enable\[1232] = \PWM_MOT1:PWMUDB:control_7\[1224]
Removing Lhs of wire \PWM_MOT1:PWMUDB:hwCapture\[1242] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:hwEnable\[1243] = \PWM_MOT1:PWMUDB:control_7\[1224]
Removing Lhs of wire \PWM_MOT1:PWMUDB:trig_out\[1247] = Net_894[3]
Removing Lhs of wire \PWM_MOT1:PWMUDB:runmode_enable\\R\[1249] = zero[15]
Removing Lhs of wire Net_1969[1250] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:runmode_enable\\S\[1251] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:final_enable\[1252] = \PWM_MOT1:PWMUDB:runmode_enable\[1248]
Removing Lhs of wire \PWM_MOT1:PWMUDB:ltch_kill_reg\\R\[1256] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:ltch_kill_reg\\S\[1257] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:min_kill_reg\\R\[1258] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:min_kill_reg\\S\[1259] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:final_kill\[1262] = Net_894[3]
Removing Lhs of wire \PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_1\[1266] = \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_1\[1504]
Removing Lhs of wire \PWM_MOT1:PWMUDB:add_vi_vv_MODGEN_4_0\[1268] = \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_0\[1505]
Removing Lhs of wire \PWM_MOT1:PWMUDB:dith_count_1\\R\[1269] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:dith_count_1\\S\[1270] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:dith_count_0\\R\[1271] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:dith_count_0\\S\[1272] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:status_6\[1275] = zero[15]
Removing Rhs of wire \PWM_MOT1:PWMUDB:status_5\[1276] = \PWM_MOT1:PWMUDB:final_kill_reg\[1291]
Removing Lhs of wire \PWM_MOT1:PWMUDB:status_4\[1277] = zero[15]
Removing Rhs of wire \PWM_MOT1:PWMUDB:status_3\[1278] = \PWM_MOT1:PWMUDB:fifo_full\[1298]
Removing Rhs of wire \PWM_MOT1:PWMUDB:status_1\[1280] = \PWM_MOT1:PWMUDB:cmp2_status_reg\[1290]
Removing Rhs of wire \PWM_MOT1:PWMUDB:status_0\[1281] = \PWM_MOT1:PWMUDB:cmp1_status_reg\[1289]
Removing Lhs of wire \PWM_MOT1:PWMUDB:cmp1_status_reg\\R\[1292] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:cmp1_status_reg\\S\[1293] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:cmp2_status_reg\\R\[1294] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:cmp2_status_reg\\S\[1295] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:final_kill_reg\\R\[1296] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:final_kill_reg\\S\[1297] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:cs_addr_2\[1299] = \PWM_MOT1:PWMUDB:tc_i\[1254]
Removing Lhs of wire \PWM_MOT1:PWMUDB:cs_addr_1\[1300] = \PWM_MOT1:PWMUDB:runmode_enable\[1248]
Removing Lhs of wire \PWM_MOT1:PWMUDB:cs_addr_0\[1301] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:compare1\[1334] = \PWM_MOT1:PWMUDB:cmp1_less\[1305]
Removing Lhs of wire \PWM_MOT1:PWMUDB:compare2\[1335] = \PWM_MOT1:PWMUDB:cmp2_less\[1308]
Removing Lhs of wire \PWM_MOT1:PWMUDB:pwm_temp\[1345] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_23\[1386] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_22\[1387] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_21\[1388] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_20\[1389] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_19\[1390] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_18\[1391] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_17\[1392] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_16\[1393] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_15\[1394] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_14\[1395] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_13\[1396] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_12\[1397] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_11\[1398] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_10\[1399] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_9\[1400] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_8\[1401] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_7\[1402] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_6\[1403] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_5\[1404] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_4\[1405] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_3\[1406] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_2\[1407] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_1\[1408] = \PWM_MOT1:PWMUDB:MODIN4_1\[1409]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODIN4_1\[1409] = \PWM_MOT1:PWMUDB:dith_count_1\[1265]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:a_0\[1410] = \PWM_MOT1:PWMUDB:MODIN4_0\[1411]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODIN4_0\[1411] = \PWM_MOT1:PWMUDB:dith_count_0\[1267]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1543] = Net_894[3]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1544] = Net_894[3]
Removing Lhs of wire tmpOE__LED1_net_0[1552] = Net_894[3]
Removing Lhs of wire tmpOE__LED0_net_0[1558] = Net_894[3]
Removing Lhs of wire \PWM_MOT3:PWMUDB:min_kill_reg\\D\[1563] = Net_894[3]
Removing Lhs of wire \PWM_MOT3:PWMUDB:prevCapture\\D\[1564] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:trig_last\\D\[1565] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:ltch_kill_reg\\D\[1568] = Net_894[3]
Removing Lhs of wire \PWM_MOT3:PWMUDB:prevCompare1\\D\[1571] = \PWM_MOT3:PWMUDB:cmp1\[76]
Removing Lhs of wire \PWM_MOT3:PWMUDB:prevCompare2\\D\[1572] = \PWM_MOT3:PWMUDB:cmp2\[79]
Removing Lhs of wire \PWM_MOT3:PWMUDB:cmp1_status_reg\\D\[1573] = \PWM_MOT3:PWMUDB:cmp1_status\[77]
Removing Lhs of wire \PWM_MOT3:PWMUDB:cmp2_status_reg\\D\[1574] = \PWM_MOT3:PWMUDB:cmp2_status\[80]
Removing Lhs of wire \PWM_MOT3:PWMUDB:pwm_i_reg\\D\[1576] = \PWM_MOT3:PWMUDB:pwm_i\[129]
Removing Lhs of wire \PWM_MOT3:PWMUDB:pwm1_i_reg\\D\[1577] = \PWM_MOT3:PWMUDB:pwm1_i\[131]
Removing Lhs of wire \PWM_MOT3:PWMUDB:pwm2_i_reg\\D\[1578] = \PWM_MOT3:PWMUDB:pwm2_i\[133]
Removing Lhs of wire \PWM_MOT3:PWMUDB:tc_i_reg\\D\[1579] = \PWM_MOT3:PWMUDB:status_2\[71]
Removing Lhs of wire \PWM_IR:PWMUDB:min_kill_reg\\D\[1580] = Net_894[3]
Removing Lhs of wire \PWM_IR:PWMUDB:prevCapture\\D\[1581] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:trig_last\\D\[1582] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:ltch_kill_reg\\D\[1585] = Net_894[3]
Removing Lhs of wire \PWM_IR:PWMUDB:prevCompare1\\D\[1588] = \PWM_IR:PWMUDB:cmp1\[492]
Removing Lhs of wire \PWM_IR:PWMUDB:cmp1_status_reg\\D\[1589] = \PWM_IR:PWMUDB:cmp1_status\[493]
Removing Lhs of wire \PWM_IR:PWMUDB:cmp2_status_reg\\D\[1590] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:pwm_i_reg\\D\[1592] = \PWM_IR:PWMUDB:pwm_i\[544]
Removing Lhs of wire \PWM_IR:PWMUDB:pwm1_i_reg\\D\[1593] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:pwm2_i_reg\\D\[1594] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:tc_i_reg\\D\[1595] = \PWM_IR:PWMUDB:status_2\[487]
Removing Lhs of wire cydff_1_4D[1600] = LineSense_4[378]
Removing Lhs of wire cydff_1_3D[1601] = LineSense_3[379]
Removing Lhs of wire cydff_1_2D[1602] = LineSense_2[380]
Removing Lhs of wire cydff_1_1D[1603] = LineSense_1[381]
Removing Lhs of wire cydff_1_0D[1604] = LineSense_0[382]
Removing Lhs of wire \PWM_MOT2:PWMUDB:min_kill_reg\\D\[1605] = Net_894[3]
Removing Lhs of wire \PWM_MOT2:PWMUDB:prevCapture\\D\[1606] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:trig_last\\D\[1607] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:ltch_kill_reg\\D\[1610] = Net_894[3]
Removing Lhs of wire \PWM_MOT2:PWMUDB:prevCompare1\\D\[1613] = \PWM_MOT2:PWMUDB:cmp1\[888]
Removing Lhs of wire \PWM_MOT2:PWMUDB:prevCompare2\\D\[1614] = \PWM_MOT2:PWMUDB:cmp2\[891]
Removing Lhs of wire \PWM_MOT2:PWMUDB:cmp1_status_reg\\D\[1615] = \PWM_MOT2:PWMUDB:cmp1_status\[889]
Removing Lhs of wire \PWM_MOT2:PWMUDB:cmp2_status_reg\\D\[1616] = \PWM_MOT2:PWMUDB:cmp2_status\[892]
Removing Lhs of wire \PWM_MOT2:PWMUDB:pwm_i_reg\\D\[1618] = \PWM_MOT2:PWMUDB:pwm_i\[941]
Removing Lhs of wire \PWM_MOT2:PWMUDB:pwm1_i_reg\\D\[1619] = \PWM_MOT2:PWMUDB:pwm1_i\[943]
Removing Lhs of wire \PWM_MOT2:PWMUDB:pwm2_i_reg\\D\[1620] = \PWM_MOT2:PWMUDB:pwm2_i\[945]
Removing Lhs of wire \PWM_MOT2:PWMUDB:tc_i_reg\\D\[1621] = \PWM_MOT2:PWMUDB:status_2\[883]
Removing Lhs of wire \PWM_MOT1:PWMUDB:min_kill_reg\\D\[1622] = Net_894[3]
Removing Lhs of wire \PWM_MOT1:PWMUDB:prevCapture\\D\[1623] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:trig_last\\D\[1624] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:ltch_kill_reg\\D\[1627] = Net_894[3]
Removing Lhs of wire \PWM_MOT1:PWMUDB:prevCompare1\\D\[1630] = \PWM_MOT1:PWMUDB:cmp1\[1284]
Removing Lhs of wire \PWM_MOT1:PWMUDB:prevCompare2\\D\[1631] = \PWM_MOT1:PWMUDB:cmp2\[1287]
Removing Lhs of wire \PWM_MOT1:PWMUDB:cmp1_status_reg\\D\[1632] = \PWM_MOT1:PWMUDB:cmp1_status\[1285]
Removing Lhs of wire \PWM_MOT1:PWMUDB:cmp2_status_reg\\D\[1633] = \PWM_MOT1:PWMUDB:cmp2_status\[1288]
Removing Lhs of wire \PWM_MOT1:PWMUDB:pwm_i_reg\\D\[1635] = \PWM_MOT1:PWMUDB:pwm_i\[1337]
Removing Lhs of wire \PWM_MOT1:PWMUDB:pwm1_i_reg\\D\[1636] = \PWM_MOT1:PWMUDB:pwm1_i\[1339]
Removing Lhs of wire \PWM_MOT1:PWMUDB:pwm2_i_reg\\D\[1637] = \PWM_MOT1:PWMUDB:pwm2_i\[1341]
Removing Lhs of wire \PWM_MOT1:PWMUDB:tc_i_reg\\D\[1638] = \PWM_MOT1:PWMUDB:status_2\[1279]

------------------------------------------------------
Aliased 0 equations, 390 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_894' (cost = 0):
Net_894 <=  ('1') ;

Note:  Expanding virtual equation for 'Speed_1' (cost = 36):
Speed_1 <= ((Net_1907 and Net_1906)
	OR Net_1904);

Note:  Expanding virtual equation for 'Speed_0' (cost = 90):
Speed_0 <= ((not Net_1906 and not Net_1904 and Net_1907)
	OR (not Net_1907 and Net_1906)
	OR (Net_1906 and Net_1904));

Note:  Expanding virtual equation for 'Net_1784' (cost = 28):
Net_1784 <= ((not Net_1907 and not Net_1904 and Net_1936)
	OR (not Net_1906 and not Net_1904 and Net_1936)
	OR (not Net_1907 and not Net_1906 and not Net_1904)
	OR (not Net_1907 and not Net_1906 and Net_1945)
	OR (not Net_1906 and Net_1945 and Net_1904)
	OR (not Net_1904 and Net_1945 and Net_1907 and Net_1906)
	OR (Net_1938 and Net_1906 and Net_1904));

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT3:PWMUDB:cmp1\' (cost = 0):
\PWM_MOT3:PWMUDB:cmp1\ <= (\PWM_MOT3:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_MOT3:PWMUDB:cmp2\' (cost = 0):
\PWM_MOT3:PWMUDB:cmp2\ <= (\PWM_MOT3:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_MOT3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_MOT3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_MOT3:PWMUDB:dith_count_1\ and \PWM_MOT3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_1416' (cost = 5):
Net_1416 <= (LineSense_0
	OR LineSense_1
	OR LineSense_2
	OR LineSense_3
	OR LineSense_4);

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:cmp1\' (cost = 0):
\PWM_IR:PWMUDB:cmp1\ <= (\PWM_IR:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_IR:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_IR:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_IR:PWMUDB:dith_count_1\ and \PWM_IR:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOT2:PWMUDB:cmp1\' (cost = 0):
\PWM_MOT2:PWMUDB:cmp1\ <= (\PWM_MOT2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_MOT2:PWMUDB:cmp2\' (cost = 0):
\PWM_MOT2:PWMUDB:cmp2\ <= (\PWM_MOT2:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_MOT2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM_MOT2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_MOT2:PWMUDB:dith_count_1\ and \PWM_MOT2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOT1:PWMUDB:cmp1\' (cost = 0):
\PWM_MOT1:PWMUDB:cmp1\ <= (\PWM_MOT1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_MOT1:PWMUDB:cmp2\' (cost = 0):
\PWM_MOT1:PWMUDB:cmp2\ <= (\PWM_MOT1:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_MOT1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \PWM_MOT1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_MOT1:PWMUDB:dith_count_1\ and \PWM_MOT1:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_1783' (cost = 28):
Net_1783 <= ((not Net_1907 and not Net_1904 and Net_1930)
	OR (not Net_1906 and not Net_1904 and Net_1930)
	OR (not Net_1907 and not Net_1906 and not Net_1904)
	OR (not Net_1907 and not Net_1906 and Net_1931)
	OR (not Net_1906 and Net_1931 and Net_1904)
	OR (not Net_1904 and Net_1931 and Net_1907 and Net_1906)
	OR (Net_1932 and Net_1906 and Net_1904));

Note:  Expanding virtual equation for '\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_MOT3:PWMUDB:dith_count_0\ and \PWM_MOT3:PWMUDB:dith_count_1\)
	OR (not \PWM_MOT3:PWMUDB:dith_count_1\ and \PWM_MOT3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_IR:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_IR:PWMUDB:dith_count_0\ and \PWM_IR:PWMUDB:dith_count_1\)
	OR (not \PWM_IR:PWMUDB:dith_count_1\ and \PWM_IR:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM_MOT2:PWMUDB:dith_count_0\ and \PWM_MOT2:PWMUDB:dith_count_1\)
	OR (not \PWM_MOT2:PWMUDB:dith_count_1\ and \PWM_MOT2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \PWM_MOT1:PWMUDB:dith_count_0\ and \PWM_MOT1:PWMUDB:dith_count_1\)
	OR (not \PWM_MOT1:PWMUDB:dith_count_1\ and \PWM_MOT1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 106 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_MOT3:PWMUDB:final_capture\ to zero
Aliasing \PWM_MOT3:PWMUDB:pwm_i\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_IR:PWMUDB:final_capture\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_MOT2:PWMUDB:final_capture\ to zero
Aliasing \PWM_MOT2:PWMUDB:pwm_i\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_MOT1:PWMUDB:final_capture\ to zero
Aliasing \PWM_MOT1:PWMUDB:pwm_i\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_MOT3:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_IR:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_MOT2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_MOT1:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_MOT3:PWMUDB:final_capture\[95] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:pwm_i\[129] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[308] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[318] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[328] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:final_capture\[510] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[723] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[733] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[743] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:final_capture\[907] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:pwm_i\[941] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1120] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1130] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1140] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:final_capture\[1303] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:pwm_i\[1337] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1514] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1524] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1534] = zero[15]
Removing Lhs of wire \PWM_MOT3:PWMUDB:runmode_enable\\D\[1566] = \PWM_MOT3:PWMUDB:control_7\[16]
Removing Lhs of wire \PWM_MOT3:PWMUDB:final_kill_reg\\D\[1575] = zero[15]
Removing Lhs of wire \PWM_IR:PWMUDB:runmode_enable\\D\[1583] = \PWM_IR:PWMUDB:control_7\[433]
Removing Lhs of wire \PWM_IR:PWMUDB:final_kill_reg\\D\[1591] = zero[15]
Removing Lhs of wire \PWM_MOT2:PWMUDB:runmode_enable\\D\[1608] = \PWM_MOT2:PWMUDB:control_7\[828]
Removing Lhs of wire \PWM_MOT2:PWMUDB:final_kill_reg\\D\[1617] = zero[15]
Removing Lhs of wire \PWM_MOT1:PWMUDB:runmode_enable\\D\[1625] = \PWM_MOT1:PWMUDB:control_7\[1224]
Removing Lhs of wire \PWM_MOT1:PWMUDB:final_kill_reg\\D\[1634] = zero[15]

------------------------------------------------------
Aliased 0 equations, 27 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW\LineFollower.cydsn\LineFollower.cyprj" -dcpsoc3 LineFollower.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.616ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Wednesday, 15 June 2016 11:26:10
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-211\Projects\Projects_Team\LineFollower_HW\LineFollower.cydsn\LineFollower.cyprj -d CY8C5868AXI-LP035 LineFollower.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_MOT3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_IR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_MOT2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_MOT1:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_MOT3:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOT3:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOT3:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOT3:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_IR:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_IR:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_IR:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_IR:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_IR:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_IR:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOT2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOT2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOT2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOT2:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOT1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOT1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOT1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOT1:PWMUDB:pwm_i_reg\ from registered to combinatorial
Assigning clock Clock_MOT to clock Clock_100kHz because it is a pass-through
Assigning clock Clock_IR to clock Clock_100kHz because it is a pass-through
Assigning clock Clock_5 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_100kHz'. Fanout=4, Signal=ClockBlock_Clock_100kHz
    Digital Clock 1: Automatic-assigning  clock 'Clock_Timer'. Fanout=1, Signal=Net_901
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_MOT3:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_100kHz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_100kHz, EnableOut: Constant 1
    UDB Clk/Enable \PWM_IR:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_100kHz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_100kHz, EnableOut: Constant 1
    UDB Clk/Enable \PWM_MOT2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_100kHz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_100kHz, EnableOut: Constant 1
    UDB Clk/Enable \PWM_MOT1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_100kHz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_100kHz, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_1397:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_1397:macrocell.q
    Routed Clock: \Sync_1:genblk1[0]:INST\:synccell.out
        Effective Clock: BUS_CLK
        Enable Signal: \Sync_1:genblk1[0]:INST\:synccell.out
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Left1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Left1(0)__PA ,
            annotation => Net_1451 ,
            pad => Left1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Left2(0)__PA ,
            input => Net_834 ,
            annotation => Net_1452 ,
            pad => Left2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MotEn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MotEn(0)__PA ,
            pad => MotEn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IREN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IREN(0)__PA ,
            pad => IREN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IR(0)
        Attributes:
            Alias: R
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IR(0)__PA ,
            oe => tmpOE__IR_net_4 ,
            fb => LineSense_0 ,
            pad => IR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IR(1)
        Attributes:
            Alias: RC
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IR(1)__PA ,
            oe => tmpOE__IR_net_4 ,
            fb => LineSense_1 ,
            pad => IR(1)_PAD );
        Properties:
        {
        }

    Pin : Name = IR(2)
        Attributes:
            Alias: C
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IR(2)__PA ,
            oe => tmpOE__IR_net_4 ,
            fb => LineSense_2 ,
            pad => IR(2)_PAD );
        Properties:
        {
        }

    Pin : Name = IR(3)
        Attributes:
            Alias: LC
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IR(3)__PA ,
            oe => tmpOE__IR_net_4 ,
            fb => LineSense_3 ,
            pad => IR(3)_PAD );
        Properties:
        {
        }

    Pin : Name = IR(4)
        Attributes:
            Alias: L
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IR(4)__PA ,
            oe => tmpOE__IR_net_4 ,
            fb => LineSense_4 ,
            pad => IR(4)_PAD );
        Properties:
        {
        }

    Pin : Name = Right1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Right1(0)__PA ,
            input => Net_1167 ,
            annotation => Net_1453 ,
            pad => Right1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Right2(0)__PA ,
            annotation => Net_1454 ,
            pad => Right2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LEDs(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDs(0)__PA ,
            input => Net_1534_0 ,
            annotation => Net_1524_0 ,
            pad => LEDs(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LEDs(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDs(1)__PA ,
            input => Net_1534_1 ,
            annotation => Net_1524_1 ,
            pad => LEDs(1)_PAD );
        Properties:
        {
        }

    Pin : Name = LEDs(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDs(2)__PA ,
            input => Net_1534_2 ,
            annotation => Net_1524_2 ,
            pad => LEDs(2)_PAD );
        Properties:
        {
        }

    Pin : Name = LEDs(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDs(3)__PA ,
            input => Net_1534_3 ,
            annotation => Net_1524_3 ,
            pad => LEDs(3)_PAD );
        Properties:
        {
        }

    Pin : Name = LEDs(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDs(4)__PA ,
            input => Net_1534_4 ,
            annotation => Net_1524_4 ,
            pad => LEDs(4)_PAD );
        Properties:
        {
        }

    Pin : Name = POT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => POT(0)__PA ,
            analog_term => Net_1845 ,
            annotation => Net_1871 ,
            pad => POT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED1(0)__PA ,
            input => Speed_1 ,
            pad => LED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED0(0)__PA ,
            input => Speed_0 ,
            pad => LED0(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_834_split, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !MCR_1 * MCR_0 * !Net_1932 * Net_1906 * Net_1904
            + !MCR_1 * MCR_0 * !Net_1931 * Net_1907 * Net_1906 * !Net_1904
            + !MCR_1 * MCR_0 * !Net_1907 * Net_1906 * !Net_1904 * !Net_1930
            + !MCR_1 * MCR_0 * Net_1907 * !Net_1906 * !Net_1904 * !Net_1930
            + MCR_1 * !MCR_0 * !Net_1938 * Net_1906 * Net_1904
            + MCR_1 * !MCR_0 * !Net_1945 * Net_1907 * Net_1906 * !Net_1904
            + MCR_1 * !MCR_0 * !Net_1907 * Net_1906 * !Net_1904 * !Net_1936
            + MCR_1 * !MCR_0 * Net_1907 * !Net_1906 * !Net_1904 * !Net_1936
        );
        Output = Net_834_split (fanout=1)

    MacroCell: Name=Net_834, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !MCR_1 * MCR_0 * !Net_1931 * !Net_1906 * Net_1904
            + MCR_1 * !MCR_0 * !Net_1945 * !Net_1906 * Net_1904
            + Net_834_split
        );
        Output = Net_834 (fanout=1)

    MacroCell: Name=\PWM_MOT3:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT3:PWMUDB:runmode_enable\ * \PWM_MOT3:PWMUDB:tc_i\
        );
        Output = \PWM_MOT3:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_1397, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !LineSense_4 * !LineSense_3 * !LineSense_2 * !LineSense_1 * 
              !LineSense_0
            + !SampleClk
        );
        Output = Net_1397 (fanout=4)

    MacroCell: Name=Net_1167, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !MCL_1 * MCL_0 * !Net_1931 * !Net_1906 * Net_1904
            + MCL_1 * !MCL_0 * !Net_1945 * !Net_1906 * Net_1904
            + Net_1167_split
        );
        Output = Net_1167 (fanout=1)

    MacroCell: Name=\PWM_IR:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IR:PWMUDB:runmode_enable\ * \PWM_IR:PWMUDB:tc_i\
        );
        Output = \PWM_IR:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_MOT2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT2:PWMUDB:runmode_enable\ * \PWM_MOT2:PWMUDB:tc_i\
        );
        Output = \PWM_MOT2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Speed_1, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1907 * Net_1906
            + Net_1904
        );
        Output = Speed_1 (fanout=1)

    MacroCell: Name=Speed_0, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1907 * Net_1906
            + Net_1907 * !Net_1906 * !Net_1904
            + Net_1906 * Net_1904
        );
        Output = Speed_0 (fanout=1)

    MacroCell: Name=\PWM_MOT1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT1:PWMUDB:runmode_enable\ * \PWM_MOT1:PWMUDB:tc_i\
        );
        Output = \PWM_MOT1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\PWM_MOT3:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT3:PWMUDB:control_7\
        );
        Output = \PWM_MOT3:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_MOT3:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT3:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOT3:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_MOT3:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT3:PWMUDB:cmp2_less\
        );
        Output = \PWM_MOT3:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_MOT3:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_MOT3:PWMUDB:prevCompare1\ * \PWM_MOT3:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOT3:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_MOT3:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_MOT3:PWMUDB:prevCompare2\ * \PWM_MOT3:PWMUDB:cmp2_less\
        );
        Output = \PWM_MOT3:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_1932, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT3:PWMUDB:runmode_enable\ * \PWM_MOT3:PWMUDB:cmp1_less\
        );
        Output = Net_1932 (fanout=2)

    MacroCell: Name=Net_1938, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT3:PWMUDB:runmode_enable\ * \PWM_MOT3:PWMUDB:cmp2_less\
        );
        Output = Net_1938 (fanout=2)

    MacroCell: Name=\PWM_IR:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IR:PWMUDB:control_7\
        );
        Output = \PWM_IR:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_IR:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IR:PWMUDB:cmp1_less\
        );
        Output = \PWM_IR:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_IR:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_IR:PWMUDB:prevCompare1\ * \PWM_IR:PWMUDB:cmp1_less\
        );
        Output = \PWM_IR:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=tmpOE__IR_net_4, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IR:PWMUDB:runmode_enable\ * \PWM_IR:PWMUDB:cmp1_less\
        );
        Output = tmpOE__IR_net_4 (fanout=6)

    MacroCell: Name=MCR_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1397)
        Main Equation            : 3 pterms
        !(
              !LineSense_4 * LineSense_3 * LineSense_2 * !LineSense_1 * 
              LineSense_0
            + LineSense_4 * LineSense_3 * !LineSense_1 * !LineSense_0
            + !LineSense_2 * !LineSense_1 * !LineSense_0
        );
        Output = MCR_1 (fanout=2)

    MacroCell: Name=MCR_0, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1397)
        Main Equation            : 2 pterms
        (
              LineSense_4 * LineSense_3 * !LineSense_1 * !LineSense_0
            + LineSense_3 * !LineSense_2 * !LineSense_1 * !LineSense_0
        );
        Output = MCR_0 (fanout=2)

    MacroCell: Name=MCL_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1397)
        Main Equation            : 3 pterms
        !(
              !LineSense_4 * !LineSense_3 * !LineSense_2
            + !LineSense_4 * !LineSense_3 * LineSense_1 * LineSense_0
            + !LineSense_4 * LineSense_3 * LineSense_2 * !LineSense_1 * 
              LineSense_0
        );
        Output = MCL_1 (fanout=2)

    MacroCell: Name=MCL_0, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1397)
        Main Equation            : 2 pterms
        (
              !LineSense_4 * !LineSense_3 * !LineSense_2 * LineSense_1
            + !LineSense_4 * !LineSense_3 * LineSense_1 * LineSense_0
        );
        Output = MCL_0 (fanout=2)

    MacroCell: Name=Net_1534_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SampleClk)
        Main Equation            : 1 pterm
        (
              LineSense_4
        );
        Output = Net_1534_4 (fanout=1)

    MacroCell: Name=Net_1534_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SampleClk)
        Main Equation            : 1 pterm
        (
              LineSense_3
        );
        Output = Net_1534_3 (fanout=1)

    MacroCell: Name=Net_1534_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SampleClk)
        Main Equation            : 1 pterm
        (
              LineSense_2
        );
        Output = Net_1534_2 (fanout=1)

    MacroCell: Name=Net_1534_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SampleClk)
        Main Equation            : 1 pterm
        (
              LineSense_1
        );
        Output = Net_1534_1 (fanout=1)

    MacroCell: Name=Net_1534_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SampleClk)
        Main Equation            : 1 pterm
        (
              LineSense_0
        );
        Output = Net_1534_0 (fanout=1)

    MacroCell: Name=\PWM_MOT2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT2:PWMUDB:control_7\
        );
        Output = \PWM_MOT2:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_MOT2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT2:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOT2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_MOT2:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT2:PWMUDB:cmp2_less\
        );
        Output = \PWM_MOT2:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_MOT2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_MOT2:PWMUDB:prevCompare1\ * \PWM_MOT2:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOT2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_MOT2:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_MOT2:PWMUDB:prevCompare2\ * \PWM_MOT2:PWMUDB:cmp2_less\
        );
        Output = \PWM_MOT2:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_1931, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT2:PWMUDB:runmode_enable\ * \PWM_MOT2:PWMUDB:cmp1_less\
        );
        Output = Net_1931 (fanout=4)

    MacroCell: Name=Net_1945, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT2:PWMUDB:runmode_enable\ * \PWM_MOT2:PWMUDB:cmp2_less\
        );
        Output = Net_1945 (fanout=4)

    MacroCell: Name=\PWM_MOT1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT1:PWMUDB:control_7\
        );
        Output = \PWM_MOT1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_MOT1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT1:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOT1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_MOT1:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT1:PWMUDB:cmp2_less\
        );
        Output = \PWM_MOT1:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_MOT1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_MOT1:PWMUDB:prevCompare1\ * \PWM_MOT1:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOT1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_MOT1:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_MOT1:PWMUDB:prevCompare2\ * \PWM_MOT1:PWMUDB:cmp2_less\
        );
        Output = \PWM_MOT1:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_1167_split, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_1932 * !MCL_1 * MCL_0 * Net_1906 * Net_1904
            + !Net_1938 * MCL_1 * !MCL_0 * Net_1906 * Net_1904
            + !MCL_1 * MCL_0 * !Net_1931 * Net_1907 * Net_1906 * !Net_1904
            + !MCL_1 * MCL_0 * !Net_1907 * Net_1906 * !Net_1904 * !Net_1930
            + !MCL_1 * MCL_0 * Net_1907 * !Net_1906 * !Net_1904 * !Net_1930
            + MCL_1 * !MCL_0 * !Net_1945 * Net_1907 * Net_1906 * !Net_1904
            + MCL_1 * !MCL_0 * !Net_1907 * Net_1906 * !Net_1904 * !Net_1936
            + MCL_1 * !MCL_0 * Net_1907 * !Net_1906 * !Net_1904 * !Net_1936
        );
        Output = Net_1167_split (fanout=1)

    MacroCell: Name=Net_1930, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT1:PWMUDB:runmode_enable\ * \PWM_MOT1:PWMUDB:cmp1_less\
        );
        Output = Net_1930 (fanout=2)

    MacroCell: Name=Net_1936, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT1:PWMUDB:runmode_enable\ * \PWM_MOT1:PWMUDB:cmp2_less\
        );
        Output = Net_1936 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_MOT3:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_Clock_100kHz ,
            cs_addr_2 => \PWM_MOT3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOT3:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_MOT3:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_MOT3:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_MOT3:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_MOT3:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_IR:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_Clock_100kHz ,
            cs_addr_2 => \PWM_IR:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_IR:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_IR:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_IR:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_IR:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_MOT2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_Clock_100kHz ,
            cs_addr_2 => \PWM_MOT2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOT2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_MOT2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_MOT2:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_MOT2:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_MOT2:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_MOT1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_Clock_100kHz ,
            cs_addr_2 => \PWM_MOT1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOT1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_MOT1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_MOT1:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_MOT1:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_MOT1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_MOT3:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_Clock_100kHz ,
            status_3 => \PWM_MOT3:PWMUDB:status_3\ ,
            status_2 => \PWM_MOT3:PWMUDB:status_2\ ,
            status_1 => \PWM_MOT3:PWMUDB:status_1\ ,
            status_0 => \PWM_MOT3:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_IR:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_Clock_100kHz ,
            status_3 => \PWM_IR:PWMUDB:status_3\ ,
            status_2 => \PWM_IR:PWMUDB:status_2\ ,
            status_0 => \PWM_IR:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_MOT2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_Clock_100kHz ,
            status_3 => \PWM_MOT2:PWMUDB:status_3\ ,
            status_2 => \PWM_MOT2:PWMUDB:status_2\ ,
            status_1 => \PWM_MOT2:PWMUDB:status_1\ ,
            status_0 => \PWM_MOT2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_MOT1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_Clock_100kHz ,
            status_3 => \PWM_MOT1:PWMUDB:status_3\ ,
            status_2 => \PWM_MOT1:PWMUDB:status_2\ ,
            status_1 => \PWM_MOT1:PWMUDB:status_1\ ,
            status_0 => \PWM_MOT1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\Sync_1:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Net_922 ,
            out => SampleClk );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_MOT3:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_Clock_100kHz ,
            control_7 => \PWM_MOT3:PWMUDB:control_7\ ,
            control_6 => \PWM_MOT3:PWMUDB:control_6\ ,
            control_5 => \PWM_MOT3:PWMUDB:control_5\ ,
            control_4 => \PWM_MOT3:PWMUDB:control_4\ ,
            control_3 => \PWM_MOT3:PWMUDB:control_3\ ,
            control_2 => \PWM_MOT3:PWMUDB:control_2\ ,
            control_1 => \PWM_MOT3:PWMUDB:control_1\ ,
            control_0 => \PWM_MOT3:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_IR:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_Clock_100kHz ,
            control_7 => \PWM_IR:PWMUDB:control_7\ ,
            control_6 => \PWM_IR:PWMUDB:control_6\ ,
            control_5 => \PWM_IR:PWMUDB:control_5\ ,
            control_4 => \PWM_IR:PWMUDB:control_4\ ,
            control_3 => \PWM_IR:PWMUDB:control_3\ ,
            control_2 => \PWM_IR:PWMUDB:control_2\ ,
            control_1 => \PWM_IR:PWMUDB:control_1\ ,
            control_0 => \PWM_IR:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_MOT2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_Clock_100kHz ,
            control_7 => \PWM_MOT2:PWMUDB:control_7\ ,
            control_6 => \PWM_MOT2:PWMUDB:control_6\ ,
            control_5 => \PWM_MOT2:PWMUDB:control_5\ ,
            control_4 => \PWM_MOT2:PWMUDB:control_4\ ,
            control_3 => \PWM_MOT2:PWMUDB:control_3\ ,
            control_2 => \PWM_MOT2:PWMUDB:control_2\ ,
            control_1 => \PWM_MOT2:PWMUDB:control_1\ ,
            control_0 => \PWM_MOT2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_MOT1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_Clock_100kHz ,
            control_7 => \PWM_MOT1:PWMUDB:control_7\ ,
            control_6 => \PWM_MOT1:PWMUDB:control_6\ ,
            control_5 => \PWM_MOT1:PWMUDB:control_5\ ,
            control_4 => \PWM_MOT1:PWMUDB:control_4\ ,
            control_3 => \PWM_MOT1:PWMUDB:control_3\ ,
            control_2 => \PWM_MOT1:PWMUDB:control_2\ ,
            control_1 => \PWM_MOT1:PWMUDB:control_1\ ,
            control_0 => \PWM_MOT1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :   22 :   50 :   72 : 30.56 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   46 :  146 :  192 : 23.96 %
  Unique P-terms              :   70 :  314 :  384 : 18.23 %
  Total P-terms               :   73 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    StatusI Registers         :    4 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    4 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    3 :    1 :    4 : 75.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    3 :    1 :    4 : 75.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.058ms
Tech mapping phase: Elapsed time ==> 0s.166ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(2)][IoId=(6)] : IR(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : IR(1) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : IR(2) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : IR(3) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : IR(4) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : IREN(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : LED0(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : LED1(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : LEDs(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : LEDs(1) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : LEDs(2) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : LEDs(3) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : LEDs(4) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : Left1(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Left2(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : MotEn(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : POT(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : Right1(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : Right2(0) (fixed)
Comparator[3]@[FFB(Comparator,3)] : \Comp1:ctComp\
Comparator[0]@[FFB(Comparator,0)] : \Comp2:ctComp\
Comparator[2]@[FFB(Comparator,2)] : \Comp3:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC1:viDAC8\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC2:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC3:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 38% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 69% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(2)][IoId=(6)] : IR(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : IR(1) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : IR(2) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : IR(3) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : IR(4) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : IREN(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : LED0(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : LED1(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : LEDs(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : LEDs(1) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : LEDs(2) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : LEDs(3) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : LEDs(4) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : Left1(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Left2(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : MotEn(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : POT(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : Right1(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : Right2(0) (fixed)
Comparator[1]@[FFB(Comparator,1)] : \Comp1:ctComp\
Comparator[0]@[FFB(Comparator,0)] : \Comp2:ctComp\
Comparator[3]@[FFB(Comparator,3)] : \Comp3:ctComp\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC1:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC2:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC3:viDAC8\

Analog Placement phase: Elapsed time ==> 1s.964ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1845 {
    comp_3_vplus
    agr6_x_comp_3_vplus
    agr6
    agl6_x_agr6
    agl6
    agl6_x_comp_0_vplus
    comp_0_vplus
    agl0_x_comp_0_vplus
    agl0
    agl0_x_p2_4
    p2_4
    agr6_x_comp_1_vplus
    comp_1_vplus
  }
  Net: Net_1839 {
    vidac_3_vout
    agr4_x_vidac_3_vout
    agr4
    agr4_x_comp_1_vminus
    comp_1_vminus
  }
  Net: Net_1864 {
    vidac_2_vout
    agl4_x_vidac_2_vout
    agl4
    agl4_x_comp_0_vminus
    comp_0_vminus
  }
  Net: Net_1858 {
    vidac_1_vout
    agr1_x_vidac_1_vout
    agr1
    agr1_x_comp_3_vminus
    comp_3_vminus
  }
  Net: \VDAC1:Net_77\ {
  }
  Net: \VDAC2:Net_77\ {
  }
  Net: \VDAC3:Net_77\ {
  }
}
Map of item to net {
  comp_3_vplus                                     -> Net_1845
  agr6_x_comp_3_vplus                              -> Net_1845
  agr6                                             -> Net_1845
  agl6_x_agr6                                      -> Net_1845
  agl6                                             -> Net_1845
  agl6_x_comp_0_vplus                              -> Net_1845
  comp_0_vplus                                     -> Net_1845
  agl0_x_comp_0_vplus                              -> Net_1845
  agl0                                             -> Net_1845
  agl0_x_p2_4                                      -> Net_1845
  p2_4                                             -> Net_1845
  agr6_x_comp_1_vplus                              -> Net_1845
  comp_1_vplus                                     -> Net_1845
  vidac_3_vout                                     -> Net_1839
  agr4_x_vidac_3_vout                              -> Net_1839
  agr4                                             -> Net_1839
  agr4_x_comp_1_vminus                             -> Net_1839
  comp_1_vminus                                    -> Net_1839
  vidac_2_vout                                     -> Net_1864
  agl4_x_vidac_2_vout                              -> Net_1864
  agl4                                             -> Net_1864
  agl4_x_comp_0_vminus                             -> Net_1864
  comp_0_vminus                                    -> Net_1864
  vidac_1_vout                                     -> Net_1858
  agr1_x_vidac_1_vout                              -> Net_1858
  agr1                                             -> Net_1858
  agr1_x_comp_3_vminus                             -> Net_1858
  comp_3_vminus                                    -> Net_1858
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.547ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   17 :   31 :   48 :  35.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.71
                   Pterms :            4.18
               Macrocells :            2.71
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 339, final cost is 339 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          9 :       8.22 :       5.11
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1938, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT3:PWMUDB:runmode_enable\ * \PWM_MOT3:PWMUDB:cmp2_less\
        );
        Output = Net_1938 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1932, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT3:PWMUDB:runmode_enable\ * \PWM_MOT3:PWMUDB:cmp1_less\
        );
        Output = Net_1932 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Speed_1, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1907 * Net_1906
            + Net_1904
        );
        Output = Speed_1 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Speed_0, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1907 * Net_1906
            + Net_1907 * !Net_1906 * !Net_1904
            + Net_1906 * Net_1904
        );
        Output = Speed_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_1167, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !MCL_1 * MCL_0 * !Net_1931 * !Net_1906 * Net_1904
            + MCL_1 * !MCL_0 * !Net_1945 * !Net_1906 * Net_1904
            + Net_1167_split
        );
        Output = Net_1167 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MCL_0, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1397)
        Main Equation            : 2 pterms
        (
              !LineSense_4 * !LineSense_3 * !LineSense_2 * LineSense_1
            + !LineSense_4 * !LineSense_3 * LineSense_1 * LineSense_0
        );
        Output = MCL_0 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MCL_1, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1397)
        Main Equation            : 3 pterms
        !(
              !LineSense_4 * !LineSense_3 * !LineSense_2
            + !LineSense_4 * !LineSense_3 * LineSense_1 * LineSense_0
            + !LineSense_4 * LineSense_3 * LineSense_2 * !LineSense_1 * 
              LineSense_0
        );
        Output = MCL_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_1167_split, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_1932 * !MCL_1 * MCL_0 * Net_1906 * Net_1904
            + !Net_1938 * MCL_1 * !MCL_0 * Net_1906 * Net_1904
            + !MCL_1 * MCL_0 * !Net_1931 * Net_1907 * Net_1906 * !Net_1904
            + !MCL_1 * MCL_0 * !Net_1907 * Net_1906 * !Net_1904 * !Net_1930
            + !MCL_1 * MCL_0 * Net_1907 * !Net_1906 * !Net_1904 * !Net_1930
            + MCL_1 * !MCL_0 * !Net_1945 * Net_1907 * Net_1906 * !Net_1904
            + MCL_1 * !MCL_0 * !Net_1907 * Net_1906 * !Net_1904 * !Net_1936
            + MCL_1 * !MCL_0 * Net_1907 * !Net_1906 * !Net_1904 * !Net_1936
        );
        Output = Net_1167_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_834_split, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !MCR_1 * MCR_0 * !Net_1932 * Net_1906 * Net_1904
            + !MCR_1 * MCR_0 * !Net_1931 * Net_1907 * Net_1906 * !Net_1904
            + !MCR_1 * MCR_0 * !Net_1907 * Net_1906 * !Net_1904 * !Net_1930
            + !MCR_1 * MCR_0 * Net_1907 * !Net_1906 * !Net_1904 * !Net_1930
            + MCR_1 * !MCR_0 * !Net_1938 * Net_1906 * Net_1904
            + MCR_1 * !MCR_0 * !Net_1945 * Net_1907 * Net_1906 * !Net_1904
            + MCR_1 * !MCR_0 * !Net_1907 * Net_1906 * !Net_1904 * !Net_1936
            + MCR_1 * !MCR_0 * Net_1907 * !Net_1906 * !Net_1904 * !Net_1936
        );
        Output = Net_834_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_834, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !MCR_1 * MCR_0 * !Net_1931 * !Net_1906 * Net_1904
            + MCR_1 * !MCR_0 * !Net_1945 * !Net_1906 * Net_1904
            + Net_834_split
        );
        Output = Net_834 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MCR_0, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1397)
        Main Equation            : 2 pterms
        (
              LineSense_4 * LineSense_3 * !LineSense_1 * !LineSense_0
            + LineSense_3 * !LineSense_2 * !LineSense_1 * !LineSense_0
        );
        Output = MCR_0 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MCR_1, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1397)
        Main Equation            : 3 pterms
        !(
              !LineSense_4 * LineSense_3 * LineSense_2 * !LineSense_1 * 
              LineSense_0
            + LineSense_4 * LineSense_3 * !LineSense_1 * !LineSense_0
            + !LineSense_2 * !LineSense_1 * !LineSense_0
        );
        Output = MCR_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_1397, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !LineSense_4 * !LineSense_3 * !LineSense_2 * !LineSense_1 * 
              !LineSense_0
            + !SampleClk
        );
        Output = Net_1397 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1534_0, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SampleClk)
        Main Equation            : 1 pterm
        (
              LineSense_0
        );
        Output = Net_1534_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1534_1, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SampleClk)
        Main Equation            : 1 pterm
        (
              LineSense_1
        );
        Output = Net_1534_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1534_2, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SampleClk)
        Main Equation            : 1 pterm
        (
              LineSense_2
        );
        Output = Net_1534_2 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_1534_3, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SampleClk)
        Main Equation            : 1 pterm
        (
              LineSense_3
        );
        Output = Net_1534_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1534_4, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SampleClk)
        Main Equation            : 1 pterm
        (
              LineSense_4
        );
        Output = Net_1534_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_MOT1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_Clock_100kHz ,
        cs_addr_2 => \PWM_MOT1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_MOT1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_MOT1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_MOT1:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_MOT1:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_MOT1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Sync_1:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => Net_922 ,
        out => SampleClk );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_MOT3:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT3:PWMUDB:cmp2_less\
        );
        Output = \PWM_MOT3:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_MOT3:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT3:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOT3:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_MOT3:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT3:PWMUDB:runmode_enable\ * \PWM_MOT3:PWMUDB:tc_i\
        );
        Output = \PWM_MOT3:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_MOT3:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT3:PWMUDB:control_7\
        );
        Output = \PWM_MOT3:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_MOT3:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_MOT3:PWMUDB:prevCompare1\ * \PWM_MOT3:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOT3:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_MOT3:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_MOT3:PWMUDB:prevCompare2\ * \PWM_MOT3:PWMUDB:cmp2_less\
        );
        Output = \PWM_MOT3:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_MOT3:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_Clock_100kHz ,
        cs_addr_2 => \PWM_MOT3:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_MOT3:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_MOT3:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_MOT3:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_MOT3:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_MOT3:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_MOT3:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_Clock_100kHz ,
        status_3 => \PWM_MOT3:PWMUDB:status_3\ ,
        status_2 => \PWM_MOT3:PWMUDB:status_2\ ,
        status_1 => \PWM_MOT3:PWMUDB:status_1\ ,
        status_0 => \PWM_MOT3:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_MOT3:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_Clock_100kHz ,
        control_7 => \PWM_MOT3:PWMUDB:control_7\ ,
        control_6 => \PWM_MOT3:PWMUDB:control_6\ ,
        control_5 => \PWM_MOT3:PWMUDB:control_5\ ,
        control_4 => \PWM_MOT3:PWMUDB:control_4\ ,
        control_3 => \PWM_MOT3:PWMUDB:control_3\ ,
        control_2 => \PWM_MOT3:PWMUDB:control_2\ ,
        control_1 => \PWM_MOT3:PWMUDB:control_1\ ,
        control_0 => \PWM_MOT3:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_IR:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_IR:PWMUDB:prevCompare1\ * \PWM_IR:PWMUDB:cmp1_less\
        );
        Output = \PWM_IR:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_IR:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IR:PWMUDB:cmp1_less\
        );
        Output = \PWM_IR:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=tmpOE__IR_net_4, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IR:PWMUDB:runmode_enable\ * \PWM_IR:PWMUDB:cmp1_less\
        );
        Output = tmpOE__IR_net_4 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_IR:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IR:PWMUDB:control_7\
        );
        Output = \PWM_IR:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_IR:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IR:PWMUDB:runmode_enable\ * \PWM_IR:PWMUDB:tc_i\
        );
        Output = \PWM_IR:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_IR:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_Clock_100kHz ,
        cs_addr_2 => \PWM_IR:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_IR:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_IR:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_IR:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_IR:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_IR:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_Clock_100kHz ,
        status_3 => \PWM_IR:PWMUDB:status_3\ ,
        status_2 => \PWM_IR:PWMUDB:status_2\ ,
        status_0 => \PWM_IR:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_IR:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_Clock_100kHz ,
        control_7 => \PWM_IR:PWMUDB:control_7\ ,
        control_6 => \PWM_IR:PWMUDB:control_6\ ,
        control_5 => \PWM_IR:PWMUDB:control_5\ ,
        control_4 => \PWM_IR:PWMUDB:control_4\ ,
        control_3 => \PWM_IR:PWMUDB:control_3\ ,
        control_2 => \PWM_IR:PWMUDB:control_2\ ,
        control_1 => \PWM_IR:PWMUDB:control_1\ ,
        control_0 => \PWM_IR:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1931, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT2:PWMUDB:runmode_enable\ * \PWM_MOT2:PWMUDB:cmp1_less\
        );
        Output = Net_1931 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_MOT2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT2:PWMUDB:runmode_enable\ * \PWM_MOT2:PWMUDB:tc_i\
        );
        Output = \PWM_MOT2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_MOT2:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT2:PWMUDB:cmp2_less\
        );
        Output = \PWM_MOT2:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1945, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT2:PWMUDB:runmode_enable\ * \PWM_MOT2:PWMUDB:cmp2_less\
        );
        Output = Net_1945 (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_MOT2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT2:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOT2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_MOT2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_MOT2:PWMUDB:prevCompare1\ * \PWM_MOT2:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOT2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1930, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT1:PWMUDB:runmode_enable\ * \PWM_MOT1:PWMUDB:cmp1_less\
        );
        Output = Net_1930 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_MOT2:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_MOT2:PWMUDB:prevCompare2\ * \PWM_MOT2:PWMUDB:cmp2_less\
        );
        Output = \PWM_MOT2:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\PWM_MOT2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_Clock_100kHz ,
        status_3 => \PWM_MOT2:PWMUDB:status_3\ ,
        status_2 => \PWM_MOT2:PWMUDB:status_2\ ,
        status_1 => \PWM_MOT2:PWMUDB:status_1\ ,
        status_0 => \PWM_MOT2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_MOT2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_Clock_100kHz ,
        control_7 => \PWM_MOT2:PWMUDB:control_7\ ,
        control_6 => \PWM_MOT2:PWMUDB:control_6\ ,
        control_5 => \PWM_MOT2:PWMUDB:control_5\ ,
        control_4 => \PWM_MOT2:PWMUDB:control_4\ ,
        control_3 => \PWM_MOT2:PWMUDB:control_3\ ,
        control_2 => \PWM_MOT2:PWMUDB:control_2\ ,
        control_1 => \PWM_MOT2:PWMUDB:control_1\ ,
        control_0 => \PWM_MOT2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1936, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT1:PWMUDB:runmode_enable\ * \PWM_MOT1:PWMUDB:cmp2_less\
        );
        Output = Net_1936 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_MOT1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT1:PWMUDB:control_7\
        );
        Output = \PWM_MOT1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_MOT1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT1:PWMUDB:runmode_enable\ * \PWM_MOT1:PWMUDB:tc_i\
        );
        Output = \PWM_MOT1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_MOT1:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT1:PWMUDB:cmp2_less\
        );
        Output = \PWM_MOT1:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_MOT2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT2:PWMUDB:control_7\
        );
        Output = \PWM_MOT2:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_MOT1:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_MOT1:PWMUDB:prevCompare2\ * \PWM_MOT1:PWMUDB:cmp2_less\
        );
        Output = \PWM_MOT1:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_MOT1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOT1:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOT1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_MOT1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_Clock_100kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_MOT1:PWMUDB:prevCompare1\ * \PWM_MOT1:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOT1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_MOT2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_Clock_100kHz ,
        cs_addr_2 => \PWM_MOT2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_MOT2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_MOT2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_MOT2:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_MOT2:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_MOT2:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_MOT1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_Clock_100kHz ,
        status_3 => \PWM_MOT1:PWMUDB:status_3\ ,
        status_2 => \PWM_MOT1:PWMUDB:status_2\ ,
        status_1 => \PWM_MOT1:PWMUDB:status_1\ ,
        status_0 => \PWM_MOT1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_MOT1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_Clock_100kHz ,
        control_7 => \PWM_MOT1:PWMUDB:control_7\ ,
        control_6 => \PWM_MOT1:PWMUDB:control_6\ ,
        control_5 => \PWM_MOT1:PWMUDB:control_5\ ,
        control_4 => \PWM_MOT1:PWMUDB:control_4\ ,
        control_3 => \PWM_MOT1:PWMUDB:control_3\ ,
        control_2 => \PWM_MOT1:PWMUDB:control_2\ ,
        control_1 => \PWM_MOT1:PWMUDB:control_1\ ,
        control_0 => \PWM_MOT1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = IR(4)
    Attributes:
        Alias: L
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IR(4)__PA ,
        oe => tmpOE__IR_net_4 ,
        fb => LineSense_4 ,
        pad => IR(4)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = IR(3)
    Attributes:
        Alias: LC
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IR(3)__PA ,
        oe => tmpOE__IR_net_4 ,
        fb => LineSense_3 ,
        pad => IR(3)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = IR(2)
    Attributes:
        Alias: C
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IR(2)__PA ,
        oe => tmpOE__IR_net_4 ,
        fb => LineSense_2 ,
        pad => IR(2)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = POT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => POT(0)__PA ,
        analog_term => Net_1845 ,
        annotation => Net_1871 ,
        pad => POT(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = IR(1)
    Attributes:
        Alias: RC
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IR(1)__PA ,
        oe => tmpOE__IR_net_4 ,
        fb => LineSense_1 ,
        pad => IR(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = IR(0)
    Attributes:
        Alias: R
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IR(0)__PA ,
        oe => tmpOE__IR_net_4 ,
        fb => LineSense_0 ,
        pad => IR(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = IREN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IREN(0)__PA ,
        pad => IREN(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED0(0)__PA ,
        input => Speed_0 ,
        pad => LED0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED1(0)__PA ,
        input => Speed_1 ,
        pad => LED1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LEDs(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDs(0)__PA ,
        input => Net_1534_0 ,
        annotation => Net_1524_0 ,
        pad => LEDs(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LEDs(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDs(1)__PA ,
        input => Net_1534_1 ,
        annotation => Net_1524_1 ,
        pad => LEDs(1)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LEDs(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDs(2)__PA ,
        input => Net_1534_2 ,
        annotation => Net_1524_2 ,
        pad => LEDs(2)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LEDs(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDs(3)__PA ,
        input => Net_1534_3 ,
        annotation => Net_1524_3 ,
        pad => LEDs(3)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LEDs(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDs(4)__PA ,
        input => Net_1534_4 ,
        annotation => Net_1524_4 ,
        pad => LEDs(4)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = Left2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Left2(0)__PA ,
        input => Net_834 ,
        annotation => Net_1452 ,
        pad => Left2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Left1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Left1(0)__PA ,
        annotation => Net_1451 ,
        pad => Left1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Right1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Right1(0)__PA ,
        input => Net_1167 ,
        annotation => Net_1453 ,
        pad => Right1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Right2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Right2(0)__PA ,
        annotation => Net_1454 ,
        pad => Right2(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 contains the following IO cells:
[IoId=4]: 
Pin : Name = MotEn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MotEn(0)__PA ,
        pad => MotEn(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => ClockBlock_Clock_100kHz ,
            dclk_0 => ClockBlock_Clock_100kHz_local ,
            dclk_glb_1 => Net_901 ,
            dclk_1 => Net_901_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,0): 
    comparatorcell: Name =\Comp2:ctComp\
        PORT MAP (
            vplus => Net_1845 ,
            vminus => Net_1864 ,
            out => Net_1906 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,1): 
    comparatorcell: Name =\Comp1:ctComp\
        PORT MAP (
            vplus => Net_1845 ,
            vminus => Net_1839 ,
            out => Net_1907 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,3): 
    comparatorcell: Name =\Comp3:ctComp\
        PORT MAP (
            vplus => Net_1845 ,
            vminus => Net_1858 ,
            out => Net_1904 );
        Properties:
        {
            cy_registers = ""
        }
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer:TimerHW\
        PORT MAP (
            clock => Net_901 ,
            enable => __ONE__ ,
            timer_reset => tmpOE__IR_net_4 ,
            tc => Net_922 ,
            cmp => \Timer:Net_261\ ,
            irq => \Timer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\VDAC3:viDAC8\
        PORT MAP (
            vout => Net_1858 ,
            iout => \VDAC3:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\VDAC2:viDAC8\
        PORT MAP (
            vout => Net_1864 ,
            iout => \VDAC2:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\VDAC1:viDAC8\
        PORT MAP (
            vout => Net_1839 ,
            iout => \VDAC1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |           | 
Port | Pin | Fixed |      Type |       Drive Mode |      Name | Connections
-----+-----+-------+-----------+------------------+-----------+-------------------------------------
   2 |   1 |     * |      NONE |    OPEN_DRAIN_HI |     IR(4) | FB(LineSense_4), OE(tmpOE__IR_net_4)
     |   2 |     * |      NONE |    OPEN_DRAIN_HI |     IR(3) | FB(LineSense_3), OE(tmpOE__IR_net_4)
     |   3 |     * |      NONE |    OPEN_DRAIN_HI |     IR(2) | FB(LineSense_2), OE(tmpOE__IR_net_4)
     |   4 |     * |      NONE |      HI_Z_ANALOG |    POT(0) | Analog(Net_1845)
     |   5 |     * |      NONE |    OPEN_DRAIN_HI |     IR(1) | FB(LineSense_1), OE(tmpOE__IR_net_4)
     |   6 |     * |      NONE |    OPEN_DRAIN_HI |     IR(0) | FB(LineSense_0), OE(tmpOE__IR_net_4)
     |   7 |     * |      NONE |         CMOS_OUT |   IREN(0) | 
-----+-----+-------+-----------+------------------+-----------+-------------------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT |   LED0(0) | In(Speed_0)
     |   1 |     * |      NONE |         CMOS_OUT |   LED1(0) | In(Speed_1)
     |   2 |     * |      NONE |         CMOS_OUT |   LEDs(0) | In(Net_1534_0)
     |   3 |     * |      NONE |         CMOS_OUT |   LEDs(1) | In(Net_1534_1)
     |   4 |     * |      NONE |         CMOS_OUT |   LEDs(2) | In(Net_1534_2)
     |   5 |     * |      NONE |         CMOS_OUT |   LEDs(3) | In(Net_1534_3)
     |   6 |     * |      NONE |         CMOS_OUT |   LEDs(4) | In(Net_1534_4)
-----+-----+-------+-----------+------------------+-----------+-------------------------------------
   6 |   0 |     * |      NONE |         CMOS_OUT |  Left2(0) | In(Net_834)
     |   1 |     * |      NONE |         CMOS_OUT |  Left1(0) | 
     |   2 |     * |      NONE |         CMOS_OUT | Right1(0) | In(Net_1167)
     |   3 |     * |      NONE |         CMOS_OUT | Right2(0) | 
-----+-----+-------+-----------+------------------+-----------+-------------------------------------
  15 |   4 |     * |      NONE |         CMOS_OUT |  MotEn(0) | 
----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.005ms
Digital Placement phase: Elapsed time ==> 1s.672ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.414ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.270ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.088ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in LineFollower_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.579ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.376ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 9s.130ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 9s.191ms
API generation phase: Elapsed time ==> 1s.906ms
Dependency generation phase: Elapsed time ==> 0s.020ms
Cleanup phase: Elapsed time ==> 0s.002ms
