```yaml
number: 894
title: Added verilog type
type: pull_request
state: merged
author: jounathaen
labels: []
assignees: []
merged: true
base: master
head: patch-1
created_at: 2018-04-24T09:48:43Z
updated_at: 2018-04-24T13:00:08Z
url: https://github.com/BurntSushi/ripgrep/pull/894
synced_at: 2026-01-12T18:23:13Z
```

# Added verilog type

---

_@jounathaen_

This adds a verilog type (.v & .vh).
This also includes the typical SystemVerilog extensions (.sv & .svh).
System Verilog is an extension to Verilog, but I think you can combine both in one rg type.

---

_Merged by @BurntSushi on 2018-04-24 13:00_

---

_Closed by @BurntSushi on 2018-04-24 13:00_

---

_Comment by @BurntSushi on 2018-04-24 13:00_

Awesome, thanks!

---
