Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: MIPS_Test_v.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MIPS_Test_v.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MIPS_Test_v"
Output Format                      : NGC
Target Device                      : xc3s50an-5-tqg144

---- Source Options
Top Module Name                    : MIPS_Test_v
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "signext.v" in library work
Compiling verilog file "register.v" in library work
Module <signext> compiled
Compiling verilog file "programcounter.v" in library work
Module <register> compiled
Compiling verilog file "mux.v" in library work
Module <programcounter> compiled
Compiling verilog file "jump.v" in library work
Module <mux> compiled
Compiling verilog file "DMEM.v" in library work
Module <jump> compiled
Compiling verilog file "dest.v" in library work
Module <DMEM> compiled
Compiling verilog file "decoder7seg.v" in library work
Module <dest> compiled
Compiling verilog file "control.v" in library work
Module <decoder7seg> compiled
Compiling verilog file "clkdiv.v" in library work
Module <control> compiled
Compiling verilog file "alu.v" in library work
Module <clkdiv> compiled
Compiling verilog file "MIPS.v" in library work
Module <alu> compiled
Compiling verilog file "IMEM.v" in library work
Module <MIPS> compiled
Compiling verilog file "MIPS_TEST.v" in library work
Module <IMEM> compiled
Module <MIPS_Test_v> compiled
No errors in compilation
Analysis of file <"MIPS_Test_v.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <MIPS_Test_v> in library <work>.

Analyzing hierarchy for module <MIPS> in library <work> with parameters.
	State_ALU = "010"
	State_Error = "101"
	State_Memory = "011"
	State_None = "000"
	State_Register_Read = "001"
	State_Register_Write = "100"

Analyzing hierarchy for module <IMEM> in library <work>.

Analyzing hierarchy for module <clkdiv> in library <work>.

Analyzing hierarchy for module <mux> in library <work>.

Analyzing hierarchy for module <programcounter> in library <work>.

Analyzing hierarchy for module <signext> in library <work>.

Analyzing hierarchy for module <dest> in library <work>.

Analyzing hierarchy for module <register> in library <work>.

Analyzing hierarchy for module <control> in library <work>.

Analyzing hierarchy for module <jump> in library <work>.

Analyzing hierarchy for module <alu> in library <work>.

Analyzing hierarchy for module <DMEM> in library <work>.

Analyzing hierarchy for module <decoder7seg> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <MIPS_Test_v>.
Module <MIPS_Test_v> is correct for synthesis.
 
Analyzing module <MIPS> in library <work>.
	State_ALU = 3'b010
	State_Error = 3'b101
	State_Memory = 3'b011
	State_None = 3'b000
	State_Register_Read = 3'b001
	State_Register_Write = 3'b100
Module <MIPS> is correct for synthesis.
 
Analyzing module <clkdiv> in library <work>.
Module <clkdiv> is correct for synthesis.
 
Analyzing module <mux> in library <work>.
Module <mux> is correct for synthesis.
 
Analyzing module <programcounter> in library <work>.
Module <programcounter> is correct for synthesis.
 
Analyzing module <signext> in library <work>.
Module <signext> is correct for synthesis.
 
Analyzing module <dest> in library <work>.
Module <dest> is correct for synthesis.
 
Analyzing module <register> in library <work>.
Module <register> is correct for synthesis.
 
Analyzing module <control> in library <work>.
Module <control> is correct for synthesis.
 
Analyzing module <jump> in library <work>.
Module <jump> is correct for synthesis.
 
Analyzing module <alu> in library <work>.
Module <alu> is correct for synthesis.
 
Analyzing module <DMEM> in library <work>.
INFO:Xst:1433 - Contents of array <MemByte> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <DMEM> is correct for synthesis.
 
Analyzing module <decoder7seg> in library <work>.
Module <decoder7seg> is correct for synthesis.
 
Analyzing module <IMEM> in library <work>.
Module <IMEM> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <IMEM>.
    Related source file is "IMEM.v".
WARNING:Xst:653 - Signal <MemByte<255:13>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
    Found 256x8-bit ROM for signal <Instruction>.
    Summary:
	inferred   1 ROM(s).
Unit <IMEM> synthesized.


Synthesizing Unit <clkdiv>.
    Related source file is "clkdiv.v".
    Found 1-bit register for signal <Clk>.
    Found 25-bit up counter for signal <cnt>.
    Found 25-bit comparator greatequal for signal <cnt$cmp_ge0000> created at line 35.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clkdiv> synthesized.


Synthesizing Unit <mux>.
    Related source file is "mux.v".
Unit <mux> synthesized.


Synthesizing Unit <programcounter>.
    Related source file is "programcounter.v".
    Found 8-bit register for signal <PC>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <programcounter> synthesized.


Synthesizing Unit <signext>.
    Related source file is "signext.v".
Unit <signext> synthesized.


Synthesizing Unit <dest>.
    Related source file is "dest.v".
Unit <dest> synthesized.


Synthesizing Unit <register>.
    Related source file is "register.v".
    Found 8-bit register for signal <Read_Data1>.
    Found 8-bit register for signal <Read_Data2>.
    Found 8-bit 4-to-1 multiplexer for signal <Read_Data1$mux0000> created at line 49.
    Found 8-bit 4-to-1 multiplexer for signal <Read_Data2$mux0000> created at line 56.
    Found 8-bit register for signal <s0>.
    Found 8-bit register for signal <s1>.
    Found 8-bit register for signal <s2>.
    Found 8-bit register for signal <s3>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <register> synthesized.


Synthesizing Unit <control>.
    Related source file is "control.v".
Unit <control> synthesized.


Synthesizing Unit <jump>.
    Related source file is "jump.v".
    Found 8-bit adder for signal <Jump_Address$addsub0000> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <jump> synthesized.


Synthesizing Unit <alu>.
    Related source file is "alu.v".
WARNING:Xst:737 - Found 8-bit latch for signal <ALU_Result>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit adder for signal <ALU_Result$addsub0000> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <alu> synthesized.


Synthesizing Unit <DMEM>.
    Related source file is "DMEM.v".
WARNING:Xst:647 - Input <Address<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 58.
    Found 256-bit register for signal <MemByte>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <MemByte>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <DMEM> synthesized.


Synthesizing Unit <decoder7seg>.
    Related source file is "decoder7seg.v".
    Found 16x7-bit ROM for signal <LED_L>.
    Summary:
	inferred   1 ROM(s).
Unit <decoder7seg> synthesized.


Synthesizing Unit <MIPS>.
    Related source file is "MIPS.v".
    Found 16x3-bit ROM for signal <next_state>.
    Found 8-bit adder for signal <$add0000> created at line 76.
    Found 3-bit register for signal <current_state>.
    Summary:
	inferred   1 ROM(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <MIPS> synthesized.


Synthesizing Unit <MIPS_Test_v>.
    Related source file is "MIPS_TEST.v".
Unit <MIPS_Test_v> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 7
 16x3-bit ROM                                          : 1
 16x7-bit ROM                                          : 5
 256x8-bit ROM                                         : 1
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 3
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 41
 1-bit register                                        : 1
 3-bit register                                        : 1
 8-bit register                                        : 39
# Latches                                              : 1
 8-bit latch                                           : 1
# Comparators                                          : 1
 25-bit comparator greatequal                          : 1
# Multiplexers                                         : 3
 8-bit 32-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 7
 16x3-bit ROM                                          : 1
 16x7-bit ROM                                          : 5
 256x8-bit ROM                                         : 1
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 3
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 316
 Flip-Flops                                            : 316
# Latches                                              : 1
 8-bit latch                                           : 1
# Comparators                                          : 1
 25-bit comparator greatequal                          : 1
# Multiplexers                                         : 17
 1-bit 4-to-1 multiplexer                              : 16
 8-bit 32-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MIPS_Test_v> ...

Optimizing unit <programcounter> ...

Optimizing unit <register> ...

Optimizing unit <jump> ...

Optimizing unit <alu> ...

Optimizing unit <DMEM> ...

Optimizing unit <MIPS> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MIPS_Test_v, actual ratio is 42.
FlipFlop MIPS_student/Program_Counter/PC_0 has been replicated 1 time(s)
FlipFlop MIPS_student/Program_Counter/PC_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 87
 Flip-Flops                                            : 87

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MIPS_Test_v.ngr
Top Level Output File Name         : MIPS_Test_v
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 48

Cell Usage :
# BELS                             : 411
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 30
#      LUT2                        : 12
#      LUT3                        : 61
#      LUT4                        : 108
#      LUT4_D                      : 4
#      MUXCY                       : 50
#      MUXF5                       : 50
#      MUXF6                       : 18
#      MUXF7                       : 12
#      MUXF8                       : 8
#      VCC                         : 1
#      XORCY                       : 41
# FlipFlops/Latches                : 95
#      FDC                         : 25
#      FDC_1                       : 13
#      FDCE                        : 48
#      FDCE_1                      : 1
#      LDC                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 47
#      IBUF                        : 1
#      OBUF                        : 46
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50antqg144-5 

 Number of Slices:                      139  out of    704    19%  
 Number of Slice Flip Flops:             95  out of   1408     6%  
 Number of 4 input LUTs:                230  out of   1408    16%  
 Number of IOs:                          48
 Number of bonded IOBs:                  48  out of    108    44%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------+----------------------------------------+-------+
Clock Signal                                                                     | Clock buffer(FF name)                  | Load  |
---------------------------------------------------------------------------------+----------------------------------------+-------+
MIPS_student/ALU/ALU_Result_cmp_eq0000(MIPS_student/ALU/ALU_Result_cmp_eq00001:O)| NONE(*)(MIPS_student/ALU/ALU_Result_0) | 8     |
Clk_O                                                                            | BUFGP                                  | 77    |
MIPS_student/Frequency_Demultiplier/Clk                                          | NONE(MIPS_student/Program_Counter/PC_0)| 10    |
---------------------------------------------------------------------------------+----------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Reset                              | IBUF                   | 95    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.306ns (Maximum Frequency: 136.865MHz)
   Minimum input arrival time before clock: 6.371ns
   Maximum output required time after clock: 11.170ns
   Maximum combinational path delay: 8.811ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_O'
  Clock period: 7.306ns (frequency: 136.865MHz)
  Total number of paths / destination ports: 9321 / 94
-------------------------------------------------------------------------
Delay:               7.306ns (Levels of Logic = 39)
  Source:            MIPS_student/Frequency_Demultiplier/cnt_0 (FF)
  Destination:       MIPS_student/Frequency_Demultiplier/cnt_24 (FF)
  Source Clock:      Clk_O falling
  Destination Clock: Clk_O falling

  Data Path: MIPS_student/Frequency_Demultiplier/cnt_0 to MIPS_student/Frequency_Demultiplier/cnt_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.495   0.488  MIPS_student/Frequency_Demultiplier/cnt_0 (MIPS_student/Frequency_Demultiplier/cnt_0)
     LUT4:I0->O            1   0.561   0.000  MIPS_student/Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_lut<0> (MIPS_student/Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.523   0.000  MIPS_student/Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<0> (MIPS_student/Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<1> (MIPS_student/Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<2> (MIPS_student/Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<3> (MIPS_student/Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<4> (MIPS_student/Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<5> (MIPS_student/Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<6> (MIPS_student/Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<7> (MIPS_student/Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<8> (MIPS_student/Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<9> (MIPS_student/Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<10> (MIPS_student/Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<10>)
     MUXCY:CI->O          27   0.065   1.095  MIPS_student/Frequency_Demultiplier/Mcompar_cnt_cmp_ge0000_cy<11> (MIPS_student/Frequency_Demultiplier/cnt_cmp_ge0000)
     LUT3:I2->O            1   0.561   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_lut<0> (MIPS_student/Frequency_Demultiplier/Mcount_cnt_lut<0>)
     MUXCY:S->O            1   0.523   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<0> (MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<1> (MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<2> (MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<3> (MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<4> (MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<5> (MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<6> (MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<7> (MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<8> (MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<9> (MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<10> (MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<11> (MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<12> (MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<13> (MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<14> (MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<15> (MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<16> (MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<17> (MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<18> (MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<19> (MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<20> (MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<21> (MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<22> (MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<22>)
     MUXCY:CI->O           0   0.065   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<23> (MIPS_student/Frequency_Demultiplier/Mcount_cnt_cy<23>)
     XORCY:CI->O           1   0.654   0.000  MIPS_student/Frequency_Demultiplier/Mcount_cnt_xor<24> (MIPS_student/Frequency_Demultiplier/Mcount_cnt24)
     FDC:D                     0.197          MIPS_student/Frequency_Demultiplier/cnt_24
    ----------------------------------------
    Total                      7.306ns (5.724ns logic, 1.582ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MIPS_student/Frequency_Demultiplier/Clk'
  Clock period: 6.609ns (frequency: 151.312MHz)
  Total number of paths / destination ports: 708 / 10
-------------------------------------------------------------------------
Delay:               6.609ns (Levels of Logic = 8)
  Source:            MIPS_student/Program_Counter/PC_6 (FF)
  Destination:       MIPS_student/Program_Counter/PC_7 (FF)
  Source Clock:      MIPS_student/Frequency_Demultiplier/Clk falling
  Destination Clock: MIPS_student/Frequency_Demultiplier/Clk falling

  Data Path: MIPS_student/Program_Counter/PC_6 to MIPS_student/Program_Counter/PC_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           12   0.495   0.883  MIPS_student/Program_Counter/PC_6 (MIPS_student/Program_Counter/PC_6)
     LUT4:I1->O            1   0.562   0.423  instr_mem/Mrom_Instruction112111_1 (instr_mem/Mrom_Instruction112111)
     LUT2:I1->O            9   0.562   0.699  instr_mem/Mrom_Instruction311 (Instruction<1>)
     LUT4:I3->O            1   0.561   0.000  MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_lut<4> (MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_lut<4>)
     MUXCY:S->O            1   0.523   0.000  MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_cy<4> (MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_cy<5> (MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_cy<5>)
     MUXCY:CI->O           0   0.065   0.000  MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_cy<6> (MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_cy<6>)
     XORCY:CI->O           1   0.654   0.359  MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_xor<7> (MIPS_student/Calc_Jump/Jump_Address_addsub0000<7>)
     LUT4:I3->O            1   0.561   0.000  MIPS_student/MUX1/out<7>1 (MIPS_student/Next_PC<7>)
     FDC_1:D                   0.197          MIPS_student/Program_Counter/PC_7
    ----------------------------------------
    Total                      6.609ns (4.245ns logic, 2.364ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MIPS_student/ALU/ALU_Result_cmp_eq0000'
  Total number of paths / destination ports: 44 / 8
-------------------------------------------------------------------------
Offset:              6.371ns (Levels of Logic = 12)
  Source:            Reset (PAD)
  Destination:       MIPS_student/ALU/ALU_Result_7 (LATCH)
  Destination Clock: MIPS_student/ALU/ALU_Result_cmp_eq0000 falling

  Data Path: Reset to MIPS_student/ALU/ALU_Result_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           145   0.824   1.211  Reset_IBUF (Reset_IBUF)
     LUT4:I0->O            1   0.561   0.423  MIPS_student/MUX3/out<0>1 (MIPS_student/ALU_SrcB<0>)
     LUT2:I1->O            1   0.562   0.000  MIPS_student/ALU/Madd_ALU_Result_addsub0000_lut<0> (MIPS_student/ALU/Madd_ALU_Result_addsub0000_lut<0>)
     MUXCY:S->O            1   0.523   0.000  MIPS_student/ALU/Madd_ALU_Result_addsub0000_cy<0> (MIPS_student/ALU/Madd_ALU_Result_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/ALU/Madd_ALU_Result_addsub0000_cy<1> (MIPS_student/ALU/Madd_ALU_Result_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/ALU/Madd_ALU_Result_addsub0000_cy<2> (MIPS_student/ALU/Madd_ALU_Result_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/ALU/Madd_ALU_Result_addsub0000_cy<3> (MIPS_student/ALU/Madd_ALU_Result_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/ALU/Madd_ALU_Result_addsub0000_cy<4> (MIPS_student/ALU/Madd_ALU_Result_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/ALU/Madd_ALU_Result_addsub0000_cy<5> (MIPS_student/ALU/Madd_ALU_Result_addsub0000_cy<5>)
     MUXCY:CI->O           0   0.065   0.000  MIPS_student/ALU/Madd_ALU_Result_addsub0000_cy<6> (MIPS_student/ALU/Madd_ALU_Result_addsub0000_cy<6>)
     XORCY:CI->O           1   0.654   0.465  MIPS_student/ALU/Madd_ALU_Result_addsub0000_xor<7> (MIPS_student/ALU/ALU_Result_addsub0000<7>)
     LUT3:I0->O            1   0.561   0.000  MIPS_student/ALU/ALU_Result_mux0000<0>1 (MIPS_student/ALU/ALU_Result_mux0000<0>)
     LDC:D                     0.197          MIPS_student/ALU/ALU_Result_7
    ----------------------------------------
    Total                      6.371ns (4.272ns logic, 2.099ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_O'
  Total number of paths / destination ports: 128 / 64
-------------------------------------------------------------------------
Offset:              5.457ns (Levels of Logic = 4)
  Source:            Reset (PAD)
  Destination:       MIPS_student/Register/s0_0 (FF)
  Destination Clock: Clk_O rising

  Data Path: Reset to MIPS_student/Register/s0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           145   0.824   1.211  Reset_IBUF (Reset_IBUF)
     LUT4:I0->O            1   0.561   0.465  MIPS_student/Register/s0_not00011_SW0 (N20)
     LUT4_D:I0->O          3   0.561   0.474  MIPS_student/Register/s0_not00011 (MIPS_student/Register/N01)
     LUT3:I2->O            8   0.561   0.643  MIPS_student/Register/s0_not00012 (MIPS_student/Register/s0_not0001)
     FDCE:CE                   0.156          MIPS_student/Register/s0_0
    ----------------------------------------
    Total                      5.457ns (2.663ns logic, 2.794ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MIPS_student/Frequency_Demultiplier/Clk'
  Total number of paths / destination ports: 50 / 10
-------------------------------------------------------------------------
Offset:              5.280ns (Levels of Logic = 11)
  Source:            Reset (PAD)
  Destination:       MIPS_student/Program_Counter/PC_7 (FF)
  Destination Clock: MIPS_student/Frequency_Demultiplier/Clk falling

  Data Path: Reset to MIPS_student/Program_Counter/PC_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           145   0.824   1.211  Reset_IBUF (Reset_IBUF)
     LUT4:I0->O            1   0.561   0.000  MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_lut<0> (MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_lut<0>)
     MUXCY:S->O            1   0.523   0.000  MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_cy<0> (MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_cy<1> (MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_cy<2> (MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_cy<3> (MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_cy<4> (MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_cy<5> (MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_cy<5>)
     MUXCY:CI->O           0   0.065   0.000  MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_cy<6> (MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_cy<6>)
     XORCY:CI->O           1   0.654   0.359  MIPS_student/Calc_Jump/Madd_Jump_Address_addsub0000_xor<7> (MIPS_student/Calc_Jump/Jump_Address_addsub0000<7>)
     LUT4:I3->O            1   0.561   0.000  MIPS_student/MUX1/out<7>1 (MIPS_student/Next_PC<7>)
     FDC_1:D                   0.197          MIPS_student/Program_Counter/PC_7
    ----------------------------------------
    Total                      5.280ns (3.710ns logic, 1.570ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MIPS_student/Frequency_Demultiplier/Clk'
  Total number of paths / destination ports: 980 / 37
-------------------------------------------------------------------------
Offset:              11.170ns (Levels of Logic = 5)
  Source:            MIPS_student/Program_Counter/PC_6 (FF)
  Destination:       LEDten<6> (PAD)
  Source Clock:      MIPS_student/Frequency_Demultiplier/Clk falling

  Data Path: MIPS_student/Program_Counter/PC_6 to LEDten<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           12   0.495   0.883  MIPS_student/Program_Counter/PC_6 (MIPS_student/Program_Counter/PC_6)
     LUT4:I1->O           38   0.562   1.182  instr_mem/Mrom_Instruction112111 (N11)
     LUT4:I0->O            8   0.561   0.709  MIPS_student/MUX2/out<0>11 (MIPS_student/N2)
     LUT4:I1->O           11   0.562   0.901  MIPS_student/MUX2/out<7> (MIPS_student/Reg_Write_Data<7>)
     LUT4:I0->O            1   0.561   0.357  MIPS_student/LEDtenDecode/LED<2>1 (LEDten_2_OBUF)
     OBUF:I->O                 4.396          LEDten_2_OBUF (LEDten<2>)
    ----------------------------------------
    Total                     11.170ns (7.137ns logic, 4.033ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MIPS_student/ALU/ALU_Result_cmp_eq0000'
  Total number of paths / destination ports: 742 / 14
-------------------------------------------------------------------------
Offset:              10.474ns (Levels of Logic = 8)
  Source:            MIPS_student/ALU/ALU_Result_0 (LATCH)
  Destination:       LEDten<6> (PAD)
  Source Clock:      MIPS_student/ALU/ALU_Result_cmp_eq0000 falling

  Data Path: MIPS_student/ALU/ALU_Result_0 to LEDten<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             35   0.629   1.182  MIPS_student/ALU/ALU_Result_0 (MIPS_student/ALU/ALU_Result_0)
     LUT1:I0->O            1   0.561   0.000  MIPS_student/Data_Memory/Mmux__varindex0000_7_f5_20_rt (MIPS_student/Data_Memory/Mmux__varindex0000_7_f5_20_rt)
     MUXF5:I0->O           1   0.229   0.000  MIPS_student/Data_Memory/Mmux__varindex0000_7_f5_20 (MIPS_student/Data_Memory/Mmux__varindex0000_7_f521)
     MUXF6:I0->O           1   0.239   0.000  MIPS_student/Data_Memory/Mmux__varindex0000_5_f6_13 (MIPS_student/Data_Memory/Mmux__varindex0000_5_f614)
     MUXF7:I0->O           1   0.239   0.000  MIPS_student/Data_Memory/Mmux__varindex0000_3_f7_6 (MIPS_student/Data_Memory/Mmux__varindex0000_3_f77)
     MUXF8:I1->O           1   0.239   0.380  MIPS_student/Data_Memory/Mmux__varindex0000_2_f8_6 (MIPS_student/Data_Memory/_varindex0000<7>)
     LUT4:I2->O           11   0.561   0.901  MIPS_student/MUX2/out<7> (MIPS_student/Reg_Write_Data<7>)
     LUT4:I0->O            1   0.561   0.357  MIPS_student/LEDtenDecode/LED<2>1 (LEDten_2_OBUF)
     OBUF:I->O                 4.396          LEDten_2_OBUF (LEDten<2>)
    ----------------------------------------
    Total                     10.474ns (7.654ns logic, 2.820ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 66 / 20
-------------------------------------------------------------------------
Delay:               8.811ns (Levels of Logic = 4)
  Source:            Reset (PAD)
  Destination:       LEDten<6> (PAD)

  Data Path: Reset to LEDten<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           145   0.824   1.211  Reset_IBUF (Reset_IBUF)
     LUT4:I0->O           11   0.561   0.901  MIPS_student/MUX2/out<7> (MIPS_student/Reg_Write_Data<7>)
     LUT4:I0->O            1   0.561   0.357  MIPS_student/LEDtenDecode/LED<2>1 (LEDten_2_OBUF)
     OBUF:I->O                 4.396          LEDten_2_OBUF (LEDten<2>)
    ----------------------------------------
    Total                      8.811ns (6.342ns logic, 2.469ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.43 secs
 
--> 


Total memory usage is 526092 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    3 (   0 filtered)

