#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 24 21:45:35 2022
# Process ID: 19436
# Current directory: D:/FPGA_ZYNQ_7000/4_SourceCode/2_Embedded_System/ZYNQ_7010_SDK1/ZYNQ_7010_SDK/32_dual_ov5640_hdmi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7872 D:\FPGA_ZYNQ_7000\4_SourceCode\2_Embedded_System\ZYNQ_7010_SDK1\ZYNQ_7010_SDK\32_dual_ov5640_hdmi\dual_ov5640_hdmi.xpr
# Log file: D:/FPGA_ZYNQ_7000/4_SourceCode/2_Embedded_System/ZYNQ_7010_SDK1/ZYNQ_7010_SDK/32_dual_ov5640_hdmi/vivado.log
# Journal file: D:/FPGA_ZYNQ_7000/4_SourceCode/2_Embedded_System/ZYNQ_7010_SDK1/ZYNQ_7010_SDK/32_dual_ov5640_hdmi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_ZYNQ_7000/4_SourceCode/2_Embedded_System/ZYNQ_7010_SDK1/ZYNQ_7010_SDK/32_dual_ov5640_hdmi/dual_ov5640_hdmi.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/FPGA_ZYNQ_7000/4_SourceCode/2_Embedded_System/ZYNQ_7010_SDK1/ZYNQ_7010_SDK/32_dual_ov5640_hdmi'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA_ZYNQ_7000/4_SourceCode/2_Embedded_System/ZYNQ_7010_SDK1/ZYNQ_7010_SDK/32_dual_ov5640_hdmi'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/APP/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 796.441 ; gain = 198.945
update_compile_order -fileset sources_1
open_bd_design {D:/FPGA_ZYNQ_7000/4_SourceCode/2_Embedded_System/ZYNQ_7010_SDK1/ZYNQ_7010_SDK/32_dual_ov5640_hdmi/dual_ov5640_hdmi.srcs/sources_1/bd/system/system.bd}
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_1
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_osd:6.0 - v_osd_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_1
Adding cell -- alientek.com:user:ov5640_capture_data:1.0 - ov5640_capture_data_0
Adding cell -- alientek.com:user:ov5640_capture_data:1.0 - ov5640_capture_data_1
Adding cell -- openedv.com:user:DVI_Transmitter:1.0 - DVI_Transmitter_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /ov5640_capture_data_0/rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /ov5640_capture_data_1/rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /DVI_Transmitter_0/reset_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ov5640_capture_data_0/cmos_frame_ce(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ov5640_capture_data_1/cmos_frame_ce(undef) and /v_vid_in_axi4s_1/vid_io_in_ce(ce)
Successfully read diagram <system> from BD file <D:/FPGA_ZYNQ_7000/4_SourceCode/2_Embedded_System/ZYNQ_7010_SDK1/ZYNQ_7010_SDK/32_dual_ov5640_hdmi/dual_ov5640_hdmi.srcs/sources_1/bd/system/system.bd>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 24 21:54:06 2022...
