Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 07:30:56 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_1_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 Delay1No4_instance/Y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 1.168ns (36.764%)  route 2.009ns (63.236%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 5.685 - 4.000 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.213ns (routing 0.170ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.155ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=4656, routed)        1.213     2.150    Delay1No4_instance/clk_IBUF_BUFG
    SLICE_X130Y438       FDCE                                         r  Delay1No4_instance/Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y438       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.229 r  Delay1No4_instance/Y_reg[6]/Q
                         net (fo=4, routed)           0.451     2.680    Delay1No4_instance/Q[6]
    SLICE_X134Y448       LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     2.826 r  Delay1No4_instance/geqOp_carry_i_13/O
                         net (fo=1, routed)           0.009     2.835    Sum10_0_impl_instance/FPAddSubOp_instance/S[3]
    SLICE_X134Y448       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     2.989 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.015    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X134Y449       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.030 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.052     3.082    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X134Y450       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.134 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.282     3.416    Delay1No4_instance/CO[0]
    SLICE_X138Y452       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.138     3.554 f  Delay1No4_instance/shiftedFracY_d1[32]_i_16/O
                         net (fo=2, routed)           0.214     3.768    Delay1No4_instance/Sum10_0_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X137Y452       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     3.891 f  Delay1No4_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.052     3.943    Delay1No4_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X137Y452       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     4.068 r  Delay1No4_instance/shiftedFracY_d1[49]_i_7/O
                         net (fo=32, routed)          0.355     4.423    Delay1No5_instance/Y_reg[23]_0
    SLICE_X134Y447       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     4.547 r  Delay1No5_instance/shiftedFracY_d1[37]_i_2/O
                         net (fo=4, routed)           0.341     4.888    Delay1No4_instance/level2[8]
    SLICE_X137Y451       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     4.978 r  Delay1No4_instance/shiftedFracY_d1[37]_i_1/O
                         net (fo=2, routed)           0.178     5.156    Delay1No4_instance/level4__0[5]
    SLICE_X135Y449       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     5.278 r  Delay1No4_instance/shiftedFracY_d1[21]_i_1/O
                         net (fo=1, routed)           0.049     5.327    Sum10_0_impl_instance/FPAddSubOp_instance/D[10]
    SLICE_X135Y449       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=4656, routed)        1.038     5.685    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X135Y449       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
                         clock pessimism              0.359     6.043    
                         clock uncertainty           -0.035     6.008    
    SLICE_X135Y449       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.033    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -5.327    
  -------------------------------------------------------------------
                         slack                                  0.706    




