// Seed: 3743414496
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_22;
  wire id_23;
  assign id_15 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  reg  \id_5 ;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_4,
      id_3,
      id_2,
      id_2,
      id_4,
      id_4,
      id_4,
      id_2,
      id_4,
      id_4,
      id_2,
      id_3,
      id_4,
      id_3,
      id_3,
      id_2,
      id_4,
      id_4
  );
  tri1 id_6;
  bit  id_7;
  always @(posedge \id_5 or negedge $realtime) begin : LABEL_0
    id_6 = -1;
    \id_5 <= id_7;
  end
  wire id_8;
endmodule
