
vrs_cv3_interrupts.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000083c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080009c4  080009c4  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080009c4  080009c4  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  080009c4  080009c4  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080009c4  080009c4  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080009c4  080009c4  000109c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080009c8  080009c8  000109c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  080009cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  080009d0  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  080009d0  00020024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001c6d  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000006e8  00000000  00000000  00021ca1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000260  00000000  00000000  00022390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000218  00000000  00000000  000225f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000d6b  00000000  00000000  00022808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001d1d  00000000  00000000  00023573  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006b138  00000000  00000000  00025290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000903c8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000884  00000000  00000000  0009041c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080009ac 	.word	0x080009ac

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	080009ac 	.word	0x080009ac

080001c8 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80001d2:	687a      	ldr	r2, [r7, #4]
 80001d4:	683b      	ldr	r3, [r7, #0]
 80001d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80001da:	4a07      	ldr	r2, [pc, #28]	; (80001f8 <LL_InitTick+0x30>)
 80001dc:	3b01      	subs	r3, #1
 80001de:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80001e0:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <LL_InitTick+0x30>)
 80001e2:	2200      	movs	r2, #0
 80001e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80001e6:	4b04      	ldr	r3, [pc, #16]	; (80001f8 <LL_InitTick+0x30>)
 80001e8:	2205      	movs	r2, #5
 80001ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80001ec:	bf00      	nop
 80001ee:	370c      	adds	r7, #12
 80001f0:	46bd      	mov	sp, r7
 80001f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f6:	4770      	bx	lr
 80001f8:	e000e010 	.word	0xe000e010

080001fc <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	b082      	sub	sp, #8
 8000200:	af00      	add	r7, sp, #0
 8000202:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8000204:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000208:	6878      	ldr	r0, [r7, #4]
 800020a:	f7ff ffdd 	bl	80001c8 <LL_InitTick>
}
 800020e:	bf00      	nop
 8000210:	3708      	adds	r7, #8
 8000212:	46bd      	mov	sp, r7
 8000214:	bd80      	pop	{r7, pc}
	...

08000218 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8000218:	b480      	push	{r7}
 800021a:	b085      	sub	sp, #20
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8000220:	4b0f      	ldr	r3, [pc, #60]	; (8000260 <LL_mDelay+0x48>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8000226:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800022e:	d00c      	beq.n	800024a <LL_mDelay+0x32>
  {
    Delay++;
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	3301      	adds	r3, #1
 8000234:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8000236:	e008      	b.n	800024a <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8000238:	4b09      	ldr	r3, [pc, #36]	; (8000260 <LL_mDelay+0x48>)
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000240:	2b00      	cmp	r3, #0
 8000242:	d002      	beq.n	800024a <LL_mDelay+0x32>
    {
      Delay--;
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	3b01      	subs	r3, #1
 8000248:	607b      	str	r3, [r7, #4]
  while (Delay)
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	2b00      	cmp	r3, #0
 800024e:	d1f3      	bne.n	8000238 <LL_mDelay+0x20>
    }
  }
}
 8000250:	bf00      	nop
 8000252:	bf00      	nop
 8000254:	3714      	adds	r7, #20
 8000256:	46bd      	mov	sp, r7
 8000258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800025c:	4770      	bx	lr
 800025e:	bf00      	nop
 8000260:	e000e010 	.word	0xe000e010

08000264 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8000264:	b480      	push	{r7}
 8000266:	b083      	sub	sp, #12
 8000268:	af00      	add	r7, sp, #0
 800026a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 800026c:	4a04      	ldr	r2, [pc, #16]	; (8000280 <LL_SetSystemCoreClock+0x1c>)
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	6013      	str	r3, [r2, #0]
}
 8000272:	bf00      	nop
 8000274:	370c      	adds	r7, #12
 8000276:	46bd      	mov	sp, r7
 8000278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop
 8000280:	20000000 	.word	0x20000000

08000284 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000284:	b480      	push	{r7}
 8000286:	b085      	sub	sp, #20
 8000288:	af00      	add	r7, sp, #0
 800028a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	f003 0307 	and.w	r3, r3, #7
 8000292:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000294:	4b0c      	ldr	r3, [pc, #48]	; (80002c8 <NVIC_SetPriorityGrouping+0x44>)
 8000296:	68db      	ldr	r3, [r3, #12]
 8000298:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800029a:	68ba      	ldr	r2, [r7, #8]
 800029c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80002a0:	4013      	ands	r3, r2
 80002a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002a4:	68fb      	ldr	r3, [r7, #12]
 80002a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80002a8:	68bb      	ldr	r3, [r7, #8]
 80002aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80002ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80002b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80002b6:	4a04      	ldr	r2, [pc, #16]	; (80002c8 <NVIC_SetPriorityGrouping+0x44>)
 80002b8:	68bb      	ldr	r3, [r7, #8]
 80002ba:	60d3      	str	r3, [r2, #12]
}
 80002bc:	bf00      	nop
 80002be:	3714      	adds	r7, #20
 80002c0:	46bd      	mov	sp, r7
 80002c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c6:	4770      	bx	lr
 80002c8:	e000ed00 	.word	0xe000ed00

080002cc <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002cc:	b480      	push	{r7}
 80002ce:	b083      	sub	sp, #12
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	4603      	mov	r3, r0
 80002d4:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80002d6:	79fb      	ldrb	r3, [r7, #7]
 80002d8:	f003 021f 	and.w	r2, r3, #31
 80002dc:	4907      	ldr	r1, [pc, #28]	; (80002fc <NVIC_EnableIRQ+0x30>)
 80002de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002e2:	095b      	lsrs	r3, r3, #5
 80002e4:	2001      	movs	r0, #1
 80002e6:	fa00 f202 	lsl.w	r2, r0, r2
 80002ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80002ee:	bf00      	nop
 80002f0:	370c      	adds	r7, #12
 80002f2:	46bd      	mov	sp, r7
 80002f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f8:	4770      	bx	lr
 80002fa:	bf00      	nop
 80002fc:	e000e100 	.word	0xe000e100

08000300 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000300:	b480      	push	{r7}
 8000302:	b083      	sub	sp, #12
 8000304:	af00      	add	r7, sp, #0
 8000306:	4603      	mov	r3, r0
 8000308:	6039      	str	r1, [r7, #0]
 800030a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800030c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000310:	2b00      	cmp	r3, #0
 8000312:	da0b      	bge.n	800032c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000314:	683b      	ldr	r3, [r7, #0]
 8000316:	b2da      	uxtb	r2, r3
 8000318:	490c      	ldr	r1, [pc, #48]	; (800034c <NVIC_SetPriority+0x4c>)
 800031a:	79fb      	ldrb	r3, [r7, #7]
 800031c:	f003 030f 	and.w	r3, r3, #15
 8000320:	3b04      	subs	r3, #4
 8000322:	0112      	lsls	r2, r2, #4
 8000324:	b2d2      	uxtb	r2, r2
 8000326:	440b      	add	r3, r1
 8000328:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800032a:	e009      	b.n	8000340 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800032c:	683b      	ldr	r3, [r7, #0]
 800032e:	b2da      	uxtb	r2, r3
 8000330:	4907      	ldr	r1, [pc, #28]	; (8000350 <NVIC_SetPriority+0x50>)
 8000332:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000336:	0112      	lsls	r2, r2, #4
 8000338:	b2d2      	uxtb	r2, r2
 800033a:	440b      	add	r3, r1
 800033c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000340:	bf00      	nop
 8000342:	370c      	adds	r7, #12
 8000344:	46bd      	mov	sp, r7
 8000346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034a:	4770      	bx	lr
 800034c:	e000ed00 	.word	0xe000ed00
 8000350:	e000e100 	.word	0xe000e100

08000354 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000354:	b480      	push	{r7}
 8000356:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000358:	4b05      	ldr	r3, [pc, #20]	; (8000370 <LL_RCC_HSI_Enable+0x1c>)
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	4a04      	ldr	r2, [pc, #16]	; (8000370 <LL_RCC_HSI_Enable+0x1c>)
 800035e:	f043 0301 	orr.w	r3, r3, #1
 8000362:	6013      	str	r3, [r2, #0]
}
 8000364:	bf00      	nop
 8000366:	46bd      	mov	sp, r7
 8000368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop
 8000370:	40021000 	.word	0x40021000

08000374 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000378:	4b06      	ldr	r3, [pc, #24]	; (8000394 <LL_RCC_HSI_IsReady+0x20>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	f003 0302 	and.w	r3, r3, #2
 8000380:	2b02      	cmp	r3, #2
 8000382:	bf0c      	ite	eq
 8000384:	2301      	moveq	r3, #1
 8000386:	2300      	movne	r3, #0
 8000388:	b2db      	uxtb	r3, r3
}
 800038a:	4618      	mov	r0, r3
 800038c:	46bd      	mov	sp, r7
 800038e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000392:	4770      	bx	lr
 8000394:	40021000 	.word	0x40021000

08000398 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000398:	b480      	push	{r7}
 800039a:	b083      	sub	sp, #12
 800039c:	af00      	add	r7, sp, #0
 800039e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 80003a0:	4b07      	ldr	r3, [pc, #28]	; (80003c0 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	00db      	lsls	r3, r3, #3
 80003ac:	4904      	ldr	r1, [pc, #16]	; (80003c0 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80003ae:	4313      	orrs	r3, r2
 80003b0:	600b      	str	r3, [r1, #0]
}
 80003b2:	bf00      	nop
 80003b4:	370c      	adds	r7, #12
 80003b6:	46bd      	mov	sp, r7
 80003b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop
 80003c0:	40021000 	.word	0x40021000

080003c4 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80003c4:	b480      	push	{r7}
 80003c6:	b083      	sub	sp, #12
 80003c8:	af00      	add	r7, sp, #0
 80003ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80003cc:	4b06      	ldr	r3, [pc, #24]	; (80003e8 <LL_RCC_SetSysClkSource+0x24>)
 80003ce:	685b      	ldr	r3, [r3, #4]
 80003d0:	f023 0203 	bic.w	r2, r3, #3
 80003d4:	4904      	ldr	r1, [pc, #16]	; (80003e8 <LL_RCC_SetSysClkSource+0x24>)
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	4313      	orrs	r3, r2
 80003da:	604b      	str	r3, [r1, #4]
}
 80003dc:	bf00      	nop
 80003de:	370c      	adds	r7, #12
 80003e0:	46bd      	mov	sp, r7
 80003e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e6:	4770      	bx	lr
 80003e8:	40021000 	.word	0x40021000

080003ec <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80003f0:	4b04      	ldr	r3, [pc, #16]	; (8000404 <LL_RCC_GetSysClkSource+0x18>)
 80003f2:	685b      	ldr	r3, [r3, #4]
 80003f4:	f003 030c 	and.w	r3, r3, #12
}
 80003f8:	4618      	mov	r0, r3
 80003fa:	46bd      	mov	sp, r7
 80003fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000400:	4770      	bx	lr
 8000402:	bf00      	nop
 8000404:	40021000 	.word	0x40021000

08000408 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000408:	b480      	push	{r7}
 800040a:	b083      	sub	sp, #12
 800040c:	af00      	add	r7, sp, #0
 800040e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000410:	4b06      	ldr	r3, [pc, #24]	; (800042c <LL_RCC_SetAHBPrescaler+0x24>)
 8000412:	685b      	ldr	r3, [r3, #4]
 8000414:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000418:	4904      	ldr	r1, [pc, #16]	; (800042c <LL_RCC_SetAHBPrescaler+0x24>)
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	4313      	orrs	r3, r2
 800041e:	604b      	str	r3, [r1, #4]
}
 8000420:	bf00      	nop
 8000422:	370c      	adds	r7, #12
 8000424:	46bd      	mov	sp, r7
 8000426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042a:	4770      	bx	lr
 800042c:	40021000 	.word	0x40021000

08000430 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000430:	b480      	push	{r7}
 8000432:	b083      	sub	sp, #12
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000438:	4b06      	ldr	r3, [pc, #24]	; (8000454 <LL_RCC_SetAPB1Prescaler+0x24>)
 800043a:	685b      	ldr	r3, [r3, #4]
 800043c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000440:	4904      	ldr	r1, [pc, #16]	; (8000454 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	4313      	orrs	r3, r2
 8000446:	604b      	str	r3, [r1, #4]
}
 8000448:	bf00      	nop
 800044a:	370c      	adds	r7, #12
 800044c:	46bd      	mov	sp, r7
 800044e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000452:	4770      	bx	lr
 8000454:	40021000 	.word	0x40021000

08000458 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000458:	b480      	push	{r7}
 800045a:	b083      	sub	sp, #12
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000460:	4b06      	ldr	r3, [pc, #24]	; (800047c <LL_RCC_SetAPB2Prescaler+0x24>)
 8000462:	685b      	ldr	r3, [r3, #4]
 8000464:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000468:	4904      	ldr	r1, [pc, #16]	; (800047c <LL_RCC_SetAPB2Prescaler+0x24>)
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	4313      	orrs	r3, r2
 800046e:	604b      	str	r3, [r1, #4]
}
 8000470:	bf00      	nop
 8000472:	370c      	adds	r7, #12
 8000474:	46bd      	mov	sp, r7
 8000476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047a:	4770      	bx	lr
 800047c:	40021000 	.word	0x40021000

08000480 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000480:	b480      	push	{r7}
 8000482:	b085      	sub	sp, #20
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000488:	4b08      	ldr	r3, [pc, #32]	; (80004ac <LL_APB1_GRP1_EnableClock+0x2c>)
 800048a:	69da      	ldr	r2, [r3, #28]
 800048c:	4907      	ldr	r1, [pc, #28]	; (80004ac <LL_APB1_GRP1_EnableClock+0x2c>)
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	4313      	orrs	r3, r2
 8000492:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000494:	4b05      	ldr	r3, [pc, #20]	; (80004ac <LL_APB1_GRP1_EnableClock+0x2c>)
 8000496:	69da      	ldr	r2, [r3, #28]
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	4013      	ands	r3, r2
 800049c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800049e:	68fb      	ldr	r3, [r7, #12]
}
 80004a0:	bf00      	nop
 80004a2:	3714      	adds	r7, #20
 80004a4:	46bd      	mov	sp, r7
 80004a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004aa:	4770      	bx	lr
 80004ac:	40021000 	.word	0x40021000

080004b0 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b085      	sub	sp, #20
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80004b8:	4b08      	ldr	r3, [pc, #32]	; (80004dc <LL_APB2_GRP1_EnableClock+0x2c>)
 80004ba:	699a      	ldr	r2, [r3, #24]
 80004bc:	4907      	ldr	r1, [pc, #28]	; (80004dc <LL_APB2_GRP1_EnableClock+0x2c>)
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	4313      	orrs	r3, r2
 80004c2:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80004c4:	4b05      	ldr	r3, [pc, #20]	; (80004dc <LL_APB2_GRP1_EnableClock+0x2c>)
 80004c6:	699a      	ldr	r2, [r3, #24]
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	4013      	ands	r3, r2
 80004cc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80004ce:	68fb      	ldr	r3, [r7, #12]
}
 80004d0:	bf00      	nop
 80004d2:	3714      	adds	r7, #20
 80004d4:	46bd      	mov	sp, r7
 80004d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004da:	4770      	bx	lr
 80004dc:	40021000 	.word	0x40021000

080004e0 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80004e0:	b480      	push	{r7}
 80004e2:	b083      	sub	sp, #12
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80004e8:	4b06      	ldr	r3, [pc, #24]	; (8000504 <LL_FLASH_SetLatency+0x24>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	f023 0207 	bic.w	r2, r3, #7
 80004f0:	4904      	ldr	r1, [pc, #16]	; (8000504 <LL_FLASH_SetLatency+0x24>)
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	4313      	orrs	r3, r2
 80004f6:	600b      	str	r3, [r1, #0]
}
 80004f8:	bf00      	nop
 80004fa:	370c      	adds	r7, #12
 80004fc:	46bd      	mov	sp, r7
 80004fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000502:	4770      	bx	lr
 8000504:	40022000 	.word	0x40022000

08000508 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000508:	b480      	push	{r7}
 800050a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 800050c:	4b04      	ldr	r3, [pc, #16]	; (8000520 <LL_FLASH_GetLatency+0x18>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	f003 0307 	and.w	r3, r3, #7
}
 8000514:	4618      	mov	r0, r3
 8000516:	46bd      	mov	sp, r7
 8000518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051c:	4770      	bx	lr
 800051e:	bf00      	nop
 8000520:	40022000 	.word	0x40022000

08000524 <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 8000524:	b480      	push	{r7}
 8000526:	b083      	sub	sp, #12
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	2b04      	cmp	r3, #4
 8000530:	d106      	bne.n	8000540 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8000532:	4b09      	ldr	r3, [pc, #36]	; (8000558 <LL_SYSTICK_SetClkSource+0x34>)
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	4a08      	ldr	r2, [pc, #32]	; (8000558 <LL_SYSTICK_SetClkSource+0x34>)
 8000538:	f043 0304 	orr.w	r3, r3, #4
 800053c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 800053e:	e005      	b.n	800054c <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8000540:	4b05      	ldr	r3, [pc, #20]	; (8000558 <LL_SYSTICK_SetClkSource+0x34>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	4a04      	ldr	r2, [pc, #16]	; (8000558 <LL_SYSTICK_SetClkSource+0x34>)
 8000546:	f023 0304 	bic.w	r3, r3, #4
 800054a:	6013      	str	r3, [r2, #0]
}
 800054c:	bf00      	nop
 800054e:	370c      	adds	r7, #12
 8000550:	46bd      	mov	sp, r7
 8000552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000556:	4770      	bx	lr
 8000558:	e000e010 	.word	0xe000e010

0800055c <main>:

uint8_t switch_state = 0;


int main(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b082      	sub	sp, #8
 8000560:	af00      	add	r7, sp, #0

   /*Default system setup*/
   LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000562:	2001      	movs	r0, #1
 8000564:	f7ff ffa4 	bl	80004b0 <LL_APB2_GRP1_EnableClock>
   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000568:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800056c:	f7ff ff88 	bl	8000480 <LL_APB1_GRP1_EnableClock>

   NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000570:	2003      	movs	r0, #3
 8000572:	f7ff fe87 	bl	8000284 <NVIC_SetPriorityGrouping>

   SystemClock_Config();
 8000576:	f000 f8b3 	bl	80006e0 <SystemClock_Config>

   NVIC_SetPriority(EXTI4_IRQn, 2); // priority setup
 800057a:	2102      	movs	r1, #2
 800057c:	200a      	movs	r0, #10
 800057e:	f7ff febf 	bl	8000300 <NVIC_SetPriority>
   NVIC_EnableIRQ(EXTI4_IRQn); // interrupt setup
 8000582:	200a      	movs	r0, #10
 8000584:	f7ff fea2 	bl	80002cc <NVIC_EnableIRQ>

   //set EXTI source PB4/
   SYSCFG->EXTICR[1] &= ~(0xFU);
 8000588:	4b50      	ldr	r3, [pc, #320]	; (80006cc <main+0x170>)
 800058a:	68db      	ldr	r3, [r3, #12]
 800058c:	4a4f      	ldr	r2, [pc, #316]	; (80006cc <main+0x170>)
 800058e:	f023 030f 	bic.w	r3, r3, #15
 8000592:	60d3      	str	r3, [r2, #12]
   SYSCFG->EXTICR[1] |= (0x1U);
 8000594:	4b4d      	ldr	r3, [pc, #308]	; (80006cc <main+0x170>)
 8000596:	68db      	ldr	r3, [r3, #12]
 8000598:	4a4c      	ldr	r2, [pc, #304]	; (80006cc <main+0x170>)
 800059a:	f043 0301 	orr.w	r3, r3, #1
 800059e:	60d3      	str	r3, [r2, #12]

   //Enable interrupt from EXTI line 4
   EXTI->IMR |= EXTI_IMR_MR4;
 80005a0:	4b4b      	ldr	r3, [pc, #300]	; (80006d0 <main+0x174>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a4a      	ldr	r2, [pc, #296]	; (80006d0 <main+0x174>)
 80005a6:	f043 0310 	orr.w	r3, r3, #16
 80005aa:	6013      	str	r3, [r2, #0]

   //Set EXTI trigger to falling edge
   EXTI->RTSR &= ~(EXTI_IMR_MR4);
 80005ac:	4b48      	ldr	r3, [pc, #288]	; (80006d0 <main+0x174>)
 80005ae:	689b      	ldr	r3, [r3, #8]
 80005b0:	4a47      	ldr	r2, [pc, #284]	; (80006d0 <main+0x174>)
 80005b2:	f023 0310 	bic.w	r3, r3, #16
 80005b6:	6093      	str	r3, [r2, #8]
   EXTI->FTSR |= EXTI_IMR_MR4;
 80005b8:	4b45      	ldr	r3, [pc, #276]	; (80006d0 <main+0x174>)
 80005ba:	68db      	ldr	r3, [r3, #12]
 80005bc:	4a44      	ldr	r2, [pc, #272]	; (80006d0 <main+0x174>)
 80005be:	f043 0310 	orr.w	r3, r3, #16
 80005c2:	60d3      	str	r3, [r2, #12]

   //GPIOB enable
   RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 80005c4:	4b43      	ldr	r3, [pc, #268]	; (80006d4 <main+0x178>)
 80005c6:	695b      	ldr	r3, [r3, #20]
 80005c8:	4a42      	ldr	r2, [pc, #264]	; (80006d4 <main+0x178>)
 80005ca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80005ce:	6153      	str	r3, [r2, #20]

   //GPIO PB4 input configuration
   GPIOB->MODER &= ~(GPIO_MODER_MODER4);
 80005d0:	4b41      	ldr	r3, [pc, #260]	; (80006d8 <main+0x17c>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4a40      	ldr	r2, [pc, #256]	; (80006d8 <main+0x17c>)
 80005d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80005da:	6013      	str	r3, [r2, #0]
   GPIOB->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR4);
 80005dc:	4b3e      	ldr	r3, [pc, #248]	; (80006d8 <main+0x17c>)
 80005de:	689b      	ldr	r3, [r3, #8]
 80005e0:	4a3d      	ldr	r2, [pc, #244]	; (80006d8 <main+0x17c>)
 80005e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80005e6:	6093      	str	r3, [r2, #8]
   GPIOB->OTYPER &= ~(GPIO_OTYPER_OT_4);
 80005e8:	4b3b      	ldr	r3, [pc, #236]	; (80006d8 <main+0x17c>)
 80005ea:	685b      	ldr	r3, [r3, #4]
 80005ec:	4a3a      	ldr	r2, [pc, #232]	; (80006d8 <main+0x17c>)
 80005ee:	f023 0310 	bic.w	r3, r3, #16
 80005f2:	6053      	str	r3, [r2, #4]
   GPIOB->PUPDR &= ~(GPIO_PUPDR_PUPDR4);
 80005f4:	4b38      	ldr	r3, [pc, #224]	; (80006d8 <main+0x17c>)
 80005f6:	68db      	ldr	r3, [r3, #12]
 80005f8:	4a37      	ldr	r2, [pc, #220]	; (80006d8 <main+0x17c>)
 80005fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80005fe:	60d3      	str	r3, [r2, #12]
   GPIOB->PUPDR |= (GPIO_PUPDR_PUPDR4_0);
 8000600:	4b35      	ldr	r3, [pc, #212]	; (80006d8 <main+0x17c>)
 8000602:	68db      	ldr	r3, [r3, #12]
 8000604:	4a34      	ldr	r2, [pc, #208]	; (80006d8 <main+0x17c>)
 8000606:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800060a:	60d3      	str	r3, [r2, #12]

   //GPIOA enable
   RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 800060c:	4b31      	ldr	r3, [pc, #196]	; (80006d4 <main+0x178>)
 800060e:	695b      	ldr	r3, [r3, #20]
 8000610:	4a30      	ldr	r2, [pc, #192]	; (80006d4 <main+0x178>)
 8000612:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000616:	6153      	str	r3, [r2, #20]

   //GPIO PA4 output configuration
   GPIOA->MODER &= ~(GPIO_MODER_MODER4);
 8000618:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000622:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000626:	6013      	str	r3, [r2, #0]
   GPIOA->MODER |= GPIO_MODER_MODER4_0;
 8000628:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000632:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000636:	6013      	str	r3, [r2, #0]
   GPIOA->OTYPER &= ~(GPIO_OTYPER_OT_4);
 8000638:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800063c:	685b      	ldr	r3, [r3, #4]
 800063e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000642:	f023 0310 	bic.w	r3, r3, #16
 8000646:	6053      	str	r3, [r2, #4]
   GPIOA->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR4);
 8000648:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800064c:	689b      	ldr	r3, [r3, #8]
 800064e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000652:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000656:	6093      	str	r3, [r2, #8]
   GPIOA->PUPDR &= ~(GPIO_PUPDR_PUPDR4);
 8000658:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800065c:	68db      	ldr	r3, [r3, #12]
 800065e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000662:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000666:	60d3      	str	r3, [r2, #12]


  while (1)
  {
	  if(switch_state)
 8000668:	4b1c      	ldr	r3, [pc, #112]	; (80006dc <main+0x180>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	2b00      	cmp	r3, #0
 800066e:	d024      	beq.n	80006ba <main+0x15e>
	  {
		  GPIOA->BSRR |= GPIO_BSRR_BS_4;
 8000670:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000674:	699b      	ldr	r3, [r3, #24]
 8000676:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800067a:	f043 0310 	orr.w	r3, r3, #16
 800067e:	6193      	str	r3, [r2, #24]
		  for(uint16_t i=0; i<0xFF00; i++){}
 8000680:	2300      	movs	r3, #0
 8000682:	80fb      	strh	r3, [r7, #6]
 8000684:	e002      	b.n	800068c <main+0x130>
 8000686:	88fb      	ldrh	r3, [r7, #6]
 8000688:	3301      	adds	r3, #1
 800068a:	80fb      	strh	r3, [r7, #6]
 800068c:	88fb      	ldrh	r3, [r7, #6]
 800068e:	f5b3 4f7f 	cmp.w	r3, #65280	; 0xff00
 8000692:	d3f8      	bcc.n	8000686 <main+0x12a>
		  GPIOA->BRR |= GPIO_BRR_BR_4;
 8000694:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800069a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800069e:	f043 0310 	orr.w	r3, r3, #16
 80006a2:	6293      	str	r3, [r2, #40]	; 0x28
		  for(uint16_t i=0; i<0xFF00; i++){}
 80006a4:	2300      	movs	r3, #0
 80006a6:	80bb      	strh	r3, [r7, #4]
 80006a8:	e002      	b.n	80006b0 <main+0x154>
 80006aa:	88bb      	ldrh	r3, [r7, #4]
 80006ac:	3301      	adds	r3, #1
 80006ae:	80bb      	strh	r3, [r7, #4]
 80006b0:	88bb      	ldrh	r3, [r7, #4]
 80006b2:	f5b3 4f7f 	cmp.w	r3, #65280	; 0xff00
 80006b6:	d3f8      	bcc.n	80006aa <main+0x14e>
 80006b8:	e7d6      	b.n	8000668 <main+0x10c>
	  }
	  else
	  {
		  GPIOA->BRR |= GPIO_BRR_BR_4;
 80006ba:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80006be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006c0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80006c4:	f043 0310 	orr.w	r3, r3, #16
 80006c8:	6293      	str	r3, [r2, #40]	; 0x28
	  if(switch_state)
 80006ca:	e7cd      	b.n	8000668 <main+0x10c>
 80006cc:	40010000 	.word	0x40010000
 80006d0:	40010400 	.word	0x40010400
 80006d4:	40021000 	.word	0x40021000
 80006d8:	48000400 	.word	0x48000400
 80006dc:	20000020 	.word	0x20000020

080006e0 <SystemClock_Config>:
  }

}

void SystemClock_Config(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 80006e4:	2000      	movs	r0, #0
 80006e6:	f7ff fefb 	bl	80004e0 <LL_FLASH_SetLatency>

  if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0)
 80006ea:	f7ff ff0d 	bl	8000508 <LL_FLASH_GetLatency>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d001      	beq.n	80006f8 <SystemClock_Config+0x18>
  {
  Error_Handler();  
 80006f4:	f000 f88c 	bl	8000810 <Error_Handler>
  }
  LL_RCC_HSI_Enable();
 80006f8:	f7ff fe2c 	bl	8000354 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80006fc:	bf00      	nop
 80006fe:	f7ff fe39 	bl	8000374 <LL_RCC_HSI_IsReady>
 8000702:	4603      	mov	r3, r0
 8000704:	2b01      	cmp	r3, #1
 8000706:	d1fa      	bne.n	80006fe <SystemClock_Config+0x1e>
  {
    
  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8000708:	2010      	movs	r0, #16
 800070a:	f7ff fe45 	bl	8000398 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 800070e:	2000      	movs	r0, #0
 8000710:	f7ff fe7a 	bl	8000408 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000714:	2000      	movs	r0, #0
 8000716:	f7ff fe8b 	bl	8000430 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 800071a:	2000      	movs	r0, #0
 800071c:	f7ff fe9c 	bl	8000458 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8000720:	2000      	movs	r0, #0
 8000722:	f7ff fe4f 	bl	80003c4 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8000726:	bf00      	nop
 8000728:	f7ff fe60 	bl	80003ec <LL_RCC_GetSysClkSource>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d1fa      	bne.n	8000728 <SystemClock_Config+0x48>
  {
  
  }
  LL_Init1msTick(8000000);
 8000732:	4805      	ldr	r0, [pc, #20]	; (8000748 <SystemClock_Config+0x68>)
 8000734:	f7ff fd62 	bl	80001fc <LL_Init1msTick>
  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 8000738:	2004      	movs	r0, #4
 800073a:	f7ff fef3 	bl	8000524 <LL_SYSTICK_SetClkSource>
  LL_SetSystemCoreClock(8000000);
 800073e:	4802      	ldr	r0, [pc, #8]	; (8000748 <SystemClock_Config+0x68>)
 8000740:	f7ff fd90 	bl	8000264 <LL_SetSystemCoreClock>
}
 8000744:	bf00      	nop
 8000746:	bd80      	pop	{r7, pc}
 8000748:	007a1200 	.word	0x007a1200

0800074c <checkButtonState>:


uint8_t checkButtonState(GPIO_TypeDef* PORT, uint8_t PIN, uint8_t edge, uint8_t samples_window, uint8_t samples_required)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b084      	sub	sp, #16
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
 8000754:	4608      	mov	r0, r1
 8000756:	4611      	mov	r1, r2
 8000758:	461a      	mov	r2, r3
 800075a:	4603      	mov	r3, r0
 800075c:	70fb      	strb	r3, [r7, #3]
 800075e:	460b      	mov	r3, r1
 8000760:	70bb      	strb	r3, [r7, #2]
 8000762:	4613      	mov	r3, r2
 8000764:	707b      	strb	r3, [r7, #1]
		uint8_t button_state = 0, timeout = 0;
 8000766:	2300      	movs	r3, #0
 8000768:	73fb      	strb	r3, [r7, #15]
 800076a:	2300      	movs	r3, #0
 800076c:	73bb      	strb	r3, [r7, #14]

			while(button_state < samples_required && timeout < samples_window)
 800076e:	e014      	b.n	800079a <checkButtonState+0x4e>
			{
				if(!(PORT->IDR & (edge << PIN))/*LL_GPIO_IsInputPinSet(PORT, PIN)*/)
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	691b      	ldr	r3, [r3, #16]
 8000774:	78b9      	ldrb	r1, [r7, #2]
 8000776:	78fa      	ldrb	r2, [r7, #3]
 8000778:	fa01 f202 	lsl.w	r2, r1, r2
 800077c:	4013      	ands	r3, r2
 800077e:	2b00      	cmp	r3, #0
 8000780:	d103      	bne.n	800078a <checkButtonState+0x3e>
				{
					button_state += 1;
 8000782:	7bfb      	ldrb	r3, [r7, #15]
 8000784:	3301      	adds	r3, #1
 8000786:	73fb      	strb	r3, [r7, #15]
 8000788:	e001      	b.n	800078e <checkButtonState+0x42>
				}
				else
				{
					button_state = 0;
 800078a:	2300      	movs	r3, #0
 800078c:	73fb      	strb	r3, [r7, #15]
				}

				timeout += 1;
 800078e:	7bbb      	ldrb	r3, [r7, #14]
 8000790:	3301      	adds	r3, #1
 8000792:	73bb      	strb	r3, [r7, #14]
				LL_mDelay(1);
 8000794:	2001      	movs	r0, #1
 8000796:	f7ff fd3f 	bl	8000218 <LL_mDelay>
			while(button_state < samples_required && timeout < samples_window)
 800079a:	7bfa      	ldrb	r2, [r7, #15]
 800079c:	7e3b      	ldrb	r3, [r7, #24]
 800079e:	429a      	cmp	r2, r3
 80007a0:	d203      	bcs.n	80007aa <checkButtonState+0x5e>
 80007a2:	7bba      	ldrb	r2, [r7, #14]
 80007a4:	787b      	ldrb	r3, [r7, #1]
 80007a6:	429a      	cmp	r2, r3
 80007a8:	d3e2      	bcc.n	8000770 <checkButtonState+0x24>
			}

			if((button_state >= samples_required) && (timeout <= samples_window))
 80007aa:	7bfa      	ldrb	r2, [r7, #15]
 80007ac:	7e3b      	ldrb	r3, [r7, #24]
 80007ae:	429a      	cmp	r2, r3
 80007b0:	d305      	bcc.n	80007be <checkButtonState+0x72>
 80007b2:	7bba      	ldrb	r2, [r7, #14]
 80007b4:	787b      	ldrb	r3, [r7, #1]
 80007b6:	429a      	cmp	r2, r3
 80007b8:	d801      	bhi.n	80007be <checkButtonState+0x72>
			{
				return 1;
 80007ba:	2301      	movs	r3, #1
 80007bc:	e000      	b.n	80007c0 <checkButtonState+0x74>
			}
			else
			{
				return 0;
 80007be:	2300      	movs	r3, #0
			}

}
 80007c0:	4618      	mov	r0, r3
 80007c2:	3710      	adds	r7, #16
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}

080007c8 <EXTI4_IRQHandler>:


void EXTI4_IRQHandler(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af02      	add	r7, sp, #8
	if(checkButtonState(GPIO_PORT_BUTTON,
 80007ce:	2314      	movs	r3, #20
 80007d0:	9300      	str	r3, [sp, #0]
 80007d2:	231e      	movs	r3, #30
 80007d4:	2201      	movs	r2, #1
 80007d6:	2104      	movs	r1, #4
 80007d8:	480a      	ldr	r0, [pc, #40]	; (8000804 <EXTI4_IRQHandler+0x3c>)
 80007da:	f7ff ffb7 	bl	800074c <checkButtonState>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d006      	beq.n	80007f2 <EXTI4_IRQHandler+0x2a>
						GPIO_PIN_BUTTON,
						BUTTON_EXTI_TRIGGER,
						BUTTON_EXTI_SAMPLES_WINDOW,
						BUTTON_EXTI_SAMPLES_REQUIRED))
	{
		switch_state ^= 1;
 80007e4:	4b08      	ldr	r3, [pc, #32]	; (8000808 <EXTI4_IRQHandler+0x40>)
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	f083 0301 	eor.w	r3, r3, #1
 80007ec:	b2da      	uxtb	r2, r3
 80007ee:	4b06      	ldr	r3, [pc, #24]	; (8000808 <EXTI4_IRQHandler+0x40>)
 80007f0:	701a      	strb	r2, [r3, #0]
	}

	/* Clear EXTI4 pending register flag */
	EXTI->PR |= (EXTI_PR_PIF4);
 80007f2:	4b06      	ldr	r3, [pc, #24]	; (800080c <EXTI4_IRQHandler+0x44>)
 80007f4:	695b      	ldr	r3, [r3, #20]
 80007f6:	4a05      	ldr	r2, [pc, #20]	; (800080c <EXTI4_IRQHandler+0x44>)
 80007f8:	f043 0310 	orr.w	r3, r3, #16
 80007fc:	6153      	str	r3, [r2, #20]

}
 80007fe:	bf00      	nop
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	48000400 	.word	0x48000400
 8000808:	20000020 	.word	0x20000020
 800080c:	40010400 	.word	0x40010400

08000810 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000814:	bf00      	nop
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr

0800081e <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800081e:	b480      	push	{r7}
 8000820:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000822:	bf00      	nop
 8000824:	46bd      	mov	sp, r7
 8000826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082a:	4770      	bx	lr

0800082c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000830:	e7fe      	b.n	8000830 <HardFault_Handler+0x4>

08000832 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000832:	b480      	push	{r7}
 8000834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000836:	e7fe      	b.n	8000836 <MemManage_Handler+0x4>

08000838 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800083c:	e7fe      	b.n	800083c <BusFault_Handler+0x4>

0800083e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800083e:	b480      	push	{r7}
 8000840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000842:	e7fe      	b.n	8000842 <UsageFault_Handler+0x4>

08000844 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000844:	b480      	push	{r7}
 8000846:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000848:	bf00      	nop
 800084a:	46bd      	mov	sp, r7
 800084c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000850:	4770      	bx	lr

08000852 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000852:	b480      	push	{r7}
 8000854:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000856:	bf00      	nop
 8000858:	46bd      	mov	sp, r7
 800085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085e:	4770      	bx	lr

08000860 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000864:	bf00      	nop
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr

0800086e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800086e:	b480      	push	{r7}
 8000870:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */
  
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000872:	bf00      	nop
 8000874:	46bd      	mov	sp, r7
 8000876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087a:	4770      	bx	lr

0800087c <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000880:	4b1f      	ldr	r3, [pc, #124]	; (8000900 <SystemInit+0x84>)
 8000882:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000886:	4a1e      	ldr	r2, [pc, #120]	; (8000900 <SystemInit+0x84>)
 8000888:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800088c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000890:	4b1c      	ldr	r3, [pc, #112]	; (8000904 <SystemInit+0x88>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a1b      	ldr	r2, [pc, #108]	; (8000904 <SystemInit+0x88>)
 8000896:	f043 0301 	orr.w	r3, r3, #1
 800089a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 800089c:	4b19      	ldr	r3, [pc, #100]	; (8000904 <SystemInit+0x88>)
 800089e:	685a      	ldr	r2, [r3, #4]
 80008a0:	4918      	ldr	r1, [pc, #96]	; (8000904 <SystemInit+0x88>)
 80008a2:	4b19      	ldr	r3, [pc, #100]	; (8000908 <SystemInit+0x8c>)
 80008a4:	4013      	ands	r3, r2
 80008a6:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80008a8:	4b16      	ldr	r3, [pc, #88]	; (8000904 <SystemInit+0x88>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4a15      	ldr	r2, [pc, #84]	; (8000904 <SystemInit+0x88>)
 80008ae:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80008b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80008b6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80008b8:	4b12      	ldr	r3, [pc, #72]	; (8000904 <SystemInit+0x88>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	4a11      	ldr	r2, [pc, #68]	; (8000904 <SystemInit+0x88>)
 80008be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80008c2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80008c4:	4b0f      	ldr	r3, [pc, #60]	; (8000904 <SystemInit+0x88>)
 80008c6:	685b      	ldr	r3, [r3, #4]
 80008c8:	4a0e      	ldr	r2, [pc, #56]	; (8000904 <SystemInit+0x88>)
 80008ca:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80008ce:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 80008d0:	4b0c      	ldr	r3, [pc, #48]	; (8000904 <SystemInit+0x88>)
 80008d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008d4:	4a0b      	ldr	r2, [pc, #44]	; (8000904 <SystemInit+0x88>)
 80008d6:	f023 030f 	bic.w	r3, r3, #15
 80008da:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 80008dc:	4b09      	ldr	r3, [pc, #36]	; (8000904 <SystemInit+0x88>)
 80008de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80008e0:	4908      	ldr	r1, [pc, #32]	; (8000904 <SystemInit+0x88>)
 80008e2:	4b0a      	ldr	r3, [pc, #40]	; (800090c <SystemInit+0x90>)
 80008e4:	4013      	ands	r3, r2
 80008e6:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80008e8:	4b06      	ldr	r3, [pc, #24]	; (8000904 <SystemInit+0x88>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80008ee:	4b04      	ldr	r3, [pc, #16]	; (8000900 <SystemInit+0x84>)
 80008f0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80008f4:	609a      	str	r2, [r3, #8]
#endif
}
 80008f6:	bf00      	nop
 80008f8:	46bd      	mov	sp, r7
 80008fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fe:	4770      	bx	lr
 8000900:	e000ed00 	.word	0xe000ed00
 8000904:	40021000 	.word	0x40021000
 8000908:	f87fc00c 	.word	0xf87fc00c
 800090c:	ff00fccc 	.word	0xff00fccc

08000910 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000910:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000948 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000914:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000916:	e003      	b.n	8000920 <LoopCopyDataInit>

08000918 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000918:	4b0c      	ldr	r3, [pc, #48]	; (800094c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800091a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800091c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800091e:	3104      	adds	r1, #4

08000920 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000920:	480b      	ldr	r0, [pc, #44]	; (8000950 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000922:	4b0c      	ldr	r3, [pc, #48]	; (8000954 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000924:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000926:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000928:	d3f6      	bcc.n	8000918 <CopyDataInit>
	ldr	r2, =_sbss
 800092a:	4a0b      	ldr	r2, [pc, #44]	; (8000958 <LoopForever+0x12>)
	b	LoopFillZerobss
 800092c:	e002      	b.n	8000934 <LoopFillZerobss>

0800092e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800092e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000930:	f842 3b04 	str.w	r3, [r2], #4

08000934 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000934:	4b09      	ldr	r3, [pc, #36]	; (800095c <LoopForever+0x16>)
	cmp	r2, r3
 8000936:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000938:	d3f9      	bcc.n	800092e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800093a:	f7ff ff9f 	bl	800087c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800093e:	f000 f811 	bl	8000964 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000942:	f7ff fe0b 	bl	800055c <main>

08000946 <LoopForever>:

LoopForever:
    b LoopForever
 8000946:	e7fe      	b.n	8000946 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000948:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 800094c:	080009cc 	.word	0x080009cc
	ldr	r0, =_sdata
 8000950:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000954:	20000004 	.word	0x20000004
	ldr	r2, =_sbss
 8000958:	20000004 	.word	0x20000004
	ldr	r3, = _ebss
 800095c:	20000024 	.word	0x20000024

08000960 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000960:	e7fe      	b.n	8000960 <ADC1_2_IRQHandler>
	...

08000964 <__libc_init_array>:
 8000964:	b570      	push	{r4, r5, r6, lr}
 8000966:	4d0d      	ldr	r5, [pc, #52]	; (800099c <__libc_init_array+0x38>)
 8000968:	4c0d      	ldr	r4, [pc, #52]	; (80009a0 <__libc_init_array+0x3c>)
 800096a:	1b64      	subs	r4, r4, r5
 800096c:	10a4      	asrs	r4, r4, #2
 800096e:	2600      	movs	r6, #0
 8000970:	42a6      	cmp	r6, r4
 8000972:	d109      	bne.n	8000988 <__libc_init_array+0x24>
 8000974:	4d0b      	ldr	r5, [pc, #44]	; (80009a4 <__libc_init_array+0x40>)
 8000976:	4c0c      	ldr	r4, [pc, #48]	; (80009a8 <__libc_init_array+0x44>)
 8000978:	f000 f818 	bl	80009ac <_init>
 800097c:	1b64      	subs	r4, r4, r5
 800097e:	10a4      	asrs	r4, r4, #2
 8000980:	2600      	movs	r6, #0
 8000982:	42a6      	cmp	r6, r4
 8000984:	d105      	bne.n	8000992 <__libc_init_array+0x2e>
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f855 3b04 	ldr.w	r3, [r5], #4
 800098c:	4798      	blx	r3
 800098e:	3601      	adds	r6, #1
 8000990:	e7ee      	b.n	8000970 <__libc_init_array+0xc>
 8000992:	f855 3b04 	ldr.w	r3, [r5], #4
 8000996:	4798      	blx	r3
 8000998:	3601      	adds	r6, #1
 800099a:	e7f2      	b.n	8000982 <__libc_init_array+0x1e>
 800099c:	080009c4 	.word	0x080009c4
 80009a0:	080009c4 	.word	0x080009c4
 80009a4:	080009c4 	.word	0x080009c4
 80009a8:	080009c8 	.word	0x080009c8

080009ac <_init>:
 80009ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009ae:	bf00      	nop
 80009b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80009b2:	bc08      	pop	{r3}
 80009b4:	469e      	mov	lr, r3
 80009b6:	4770      	bx	lr

080009b8 <_fini>:
 80009b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009ba:	bf00      	nop
 80009bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80009be:	bc08      	pop	{r3}
 80009c0:	469e      	mov	lr, r3
 80009c2:	4770      	bx	lr
