Source Block: hdl/library/axi_fifo2s/axi_fifo2s_adc.v@80:90@HdlIdDef
  input   [  3:0]                 axi_xfer_status;

  // internal registers

  reg                             adc_wovf = 'd0;
  reg     [  2:0]                 adc_wcnt_int = 'd0;
  reg                             adc_dwr = 'd0;
  reg     [AXI_DATA_WIDTH-1:0]    adc_ddata = 'd0;

  // internal signals


Diff Content:
- 85   reg     [  2:0]                 adc_wcnt_int = 'd0;

Clone Blocks:
