Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Oct 17 17:51:18 2024
| Host         : falcon running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                               4           
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  4           
SYNTH-16   Warning   Address collision                                          1           
TIMING-18  Warning   Missing input or output delay                              11          
XDCH-2     Warning   Same min and max delay values on IO port                   29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.304        0.000                      0                12687        0.028        0.000                      0                12611        2.750        0.000                       0                  6166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk                                                                                         {0.000 5.000}        10.000          100.000         
  clk_25mhz_mmcm_out                                                                        {0.000 20.000}       40.000          25.000          
  clk_mmcm_out                                                                              {0.000 4.000}        8.000           125.000         
  mmcm_clkfb                                                                                {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
phy_rx_clk                                                                                  {0.000 20.000}       40.000          25.000          
phy_tx_clk                                                                                  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_25mhz_mmcm_out                                                                                                                                                                                                                         37.845        0.000                       0                     2  
  clk_mmcm_out                                                                                    0.304        0.000                      0                10652        0.044        0.000                      0                10652        2.750        0.000                       0                  5338  
  mmcm_clkfb                                                                                                                                                                                                                                  8.751        0.000                       0                     2  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.531        0.000                      0                  928        0.028        0.000                      0                  928       15.250        0.000                       0                   483  
phy_rx_clk                                                                                       32.088        0.000                      0                  467        0.119        0.000                      0                  467       19.500        0.000                       0                   198  
phy_tx_clk                                                                                       34.246        0.000                      0                  356        0.132        0.000                      0                  356       19.500        0.000                       0                   142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_mmcm_out                                                                                     31.720        0.000                      0                    8                                                                        
phy_rx_clk                                                                                  clk_mmcm_out                                                                                     38.339        0.000                      0                   15                                                                        
phy_tx_clk                                                                                  clk_mmcm_out                                                                                     38.565        0.000                      0                   15                                                                        
clk_mmcm_out                                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        6.568        0.000                      0                    8                                                                        
clk_mmcm_out                                                                                phy_rx_clk                                                                                        6.580        0.000                      0                   15                                                                        
clk_mmcm_out                                                                                phy_tx_clk                                                                                        6.571        0.000                      0                   15                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_mmcm_out                                                                                clk_mmcm_out                                                                                      4.453        0.000                      0                  106        0.153        0.000                      0                  106  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.506        0.000                      0                  100        0.158        0.000                      0                  100  
**async_default**                                                                           phy_rx_clk                                                                                  phy_rx_clk                                                                                       37.421        0.000                      0                    1        0.882        0.000                      0                    1  
**async_default**                                                                           phy_tx_clk                                                                                  phy_tx_clk                                                                                       38.180        0.000                      0                    1        0.601        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      clk_25mhz_mmcm_out                                                                                                                                                                      
(none)                                                                                      clk_mmcm_out                                                                                                                                                                            
(none)                                                                                                                                                                                  clk_mmcm_out                                                                                
(none)                                                                                      clk_mmcm_out                                                                                clk_mmcm_out                                                                                
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_mmcm_out                                                                                
(none)                                                                                      phy_rx_clk                                                                                  clk_mmcm_out                                                                                
(none)                                                                                      phy_tx_clk                                                                                  clk_mmcm_out                                                                                
(none)                                                                                      clk_mmcm_out                                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
(none)                                                                                      clk_mmcm_out                                                                                phy_rx_clk                                                                                  
(none)                                                                                      clk_mmcm_out                                                                                phy_tx_clk                                                                                  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      mmcm_clkfb                                                                                                                                                                              
(none)                                                                                      phy_tx_clk                                                                                                                                                                              
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
(none)                                                                                                                                                                                  phy_rx_clk                                                                                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_mmcm_out
  To Clock:  clk_25mhz_mmcm_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25mhz_mmcm_out
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_mmcm_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_25mhz_bufg_inst/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_out
  To Clock:  clk_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_payload_axis_tready_int_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 0.456ns (6.391%)  route 6.679ns (93.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 13.877 - 8.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.631     6.249    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDPE (Prop_fdpe_C_Q)         0.456     6.705 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=305, routed)         6.679    13.384    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/rst
    SLICE_X47Y115        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_payload_axis_tready_int_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.491    13.877    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/clk
    SLICE_X47Y115        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_payload_axis_tready_int_reg_reg/C
                         clock pessimism              0.311    14.188    
                         clock uncertainty           -0.071    14.117    
    SLICE_X47Y115        FDRE (Setup_fdre_C_R)       -0.429    13.688    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_payload_axis_tready_int_reg_reg
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                         -13.384    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_payload_axis_tvalid_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 0.456ns (6.391%)  route 6.679ns (93.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 13.877 - 8.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.631     6.249    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDPE (Prop_fdpe_C_Q)         0.456     6.705 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=305, routed)         6.679    13.384    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/rst
    SLICE_X47Y115        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_payload_axis_tvalid_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.491    13.877    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/clk
    SLICE_X47Y115        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_payload_axis_tvalid_reg_reg/C
                         clock pessimism              0.311    14.188    
                         clock uncertainty           -0.071    14.117    
    SLICE_X47Y115        FDRE (Setup_fdre_C_R)       -0.429    13.688    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_payload_axis_tvalid_reg_reg
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                         -13.384    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/s_ip_hdr_ready_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 0.456ns (6.493%)  route 6.566ns (93.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 13.882 - 8.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.631     6.249    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDPE (Prop_fdpe_C_Q)         0.456     6.705 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=305, routed)         6.566    13.272    core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/rst
    SLICE_X41Y115        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/s_ip_hdr_ready_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.496    13.882    core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/clk
    SLICE_X41Y115        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/s_ip_hdr_ready_reg_reg/C
                         clock pessimism              0.311    14.193    
                         clock uncertainty           -0.071    14.122    
    SLICE_X41Y115        FDRE (Setup_fdre_C_R)       -0.429    13.693    core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/s_ip_hdr_ready_reg_reg
  -------------------------------------------------------------------
                         required time                         13.693    
                         arrival time                         -13.272    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_udp_payload_axis_tready_int_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 0.456ns (6.515%)  route 6.543ns (93.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 13.882 - 8.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.631     6.249    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDPE (Prop_fdpe_C_Q)         0.456     6.705 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=305, routed)         6.543    13.249    core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/rst
    SLICE_X43Y111        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_udp_payload_axis_tready_int_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.496    13.882    core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/clk
    SLICE_X43Y111        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_udp_payload_axis_tready_int_reg_reg/C
                         clock pessimism              0.311    14.193    
                         clock uncertainty           -0.071    14.122    
    SLICE_X43Y111        FDRE (Setup_fdre_C_R)       -0.429    13.693    core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_udp_payload_axis_tready_int_reg_reg
  -------------------------------------------------------------------
                         required time                         13.693    
                         arrival time                         -13.249    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_udp_payload_axis_tvalid_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 0.456ns (6.515%)  route 6.543ns (93.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 13.882 - 8.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.631     6.249    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDPE (Prop_fdpe_C_Q)         0.456     6.705 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=305, routed)         6.543    13.249    core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/rst
    SLICE_X43Y111        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_udp_payload_axis_tvalid_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.496    13.882    core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/clk
    SLICE_X43Y111        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_udp_payload_axis_tvalid_reg_reg/C
                         clock pessimism              0.311    14.193    
                         clock uncertainty           -0.071    14.122    
    SLICE_X43Y111        FDRE (Setup_fdre_C_R)       -0.429    13.693    core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_udp_payload_axis_tvalid_reg_reg
  -------------------------------------------------------------------
                         required time                         13.693    
                         arrival time                         -13.249    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/s_udp_hdr_ready_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 0.456ns (6.539%)  route 6.518ns (93.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 13.886 - 8.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.631     6.249    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDPE (Prop_fdpe_C_Q)         0.456     6.705 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=305, routed)         6.518    13.223    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/rst
    SLICE_X29Y114        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/s_udp_hdr_ready_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.500    13.886    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/clk
    SLICE_X29Y114        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/s_udp_hdr_ready_reg_reg/C
                         clock pessimism              0.311    14.197    
                         clock uncertainty           -0.071    14.126    
    SLICE_X29Y114        FDRE (Setup_fdre_C_R)       -0.429    13.697    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/s_udp_hdr_ready_reg_reg
  -------------------------------------------------------------------
                         required time                         13.697    
                         arrival time                         -13.223    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/state_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        6.972ns  (logic 0.456ns (6.540%)  route 6.516ns (93.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.887ns = ( 13.887 - 8.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.631     6.249    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDPE (Prop_fdpe_C_Q)         0.456     6.705 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=305, routed)         6.516    13.222    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/rst
    SLICE_X37Y110        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/state_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.501    13.887    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/clk
    SLICE_X37Y110        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/state_reg_reg[2]/C
                         clock pessimism              0.311    14.198    
                         clock uncertainty           -0.071    14.127    
    SLICE_X37Y110        FDRE (Setup_fdre_C_R)       -0.429    13.698    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                         -13.222    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_frame_valid_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 0.456ns (6.644%)  route 6.407ns (93.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 13.888 - 8.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.631     6.249    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDPE (Prop_fdpe_C_Q)         0.456     6.705 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=305, routed)         6.407    13.112    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/rst
    SLICE_X34Y141        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_frame_valid_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.502    13.888    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/clk
    SLICE_X34Y141        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_frame_valid_reg_reg/C
                         clock pessimism              0.311    14.199    
                         clock uncertainty           -0.071    14.128    
    SLICE_X34Y141        FDRE (Setup_fdre_C_R)       -0.524    13.604    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_frame_valid_reg_reg
  -------------------------------------------------------------------
                         required time                         13.604    
                         arrival time                         -13.112    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/s_ip_payload_axis_tready_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 0.456ns (6.664%)  route 6.387ns (93.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 13.878 - 8.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.631     6.249    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDPE (Prop_fdpe_C_Q)         0.456     6.705 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=305, routed)         6.387    13.092    core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/rst
    SLICE_X46Y114        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/s_ip_payload_axis_tready_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.492    13.878    core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/clk
    SLICE_X46Y114        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/s_ip_payload_axis_tready_reg_reg/C
                         clock pessimism              0.311    14.189    
                         clock uncertainty           -0.071    14.118    
    SLICE_X46Y114        FDRE (Setup_fdre_C_R)       -0.524    13.594    core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/s_ip_payload_axis_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         13.594    
                         arrival time                         -13.092    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_rd_ptr_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 0.456ns (6.612%)  route 6.440ns (93.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 13.881 - 8.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.631     6.249    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDPE (Prop_fdpe_C_Q)         0.456     6.705 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=305, routed)         6.440    13.146    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/rst
    SLICE_X36Y117        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_rd_ptr_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.495    13.881    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/clk
    SLICE_X36Y117        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_rd_ptr_reg_reg[2]/C
                         clock pessimism              0.311    14.192    
                         clock uncertainty           -0.071    14.121    
    SLICE_X36Y117        FDRE (Setup_fdre_C_R)       -0.429    13.692    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_rd_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                         -13.146    
  -------------------------------------------------------------------
                         slack                                  0.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.957%)  route 0.230ns (62.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.565     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/Q
                         net (fo=2, routed)           0.230     2.201    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[27]
    SLICE_X54Y94         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.834     2.377    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X54Y94         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/C
                         clock pessimism             -0.283     2.093    
    SLICE_X54Y94         FDRE (Hold_fdre_C_D)         0.063     2.156    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/serial_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.083%)  route 0.250ns (63.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.560     1.824    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_dclk_i
    SLICE_X53Y86         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[0]/Q
                         net (fo=1, routed)           0.250     2.215    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg_n_0_[0]
    SLICE_X44Y86         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/serial_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.833     2.376    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_dclk_i
    SLICE_X44Y86         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/serial_dout_reg/C
                         clock pessimism             -0.283     2.092    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.075     2.167    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/serial_dout_reg
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.602%)  route 0.175ns (55.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.557     1.821    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X11Y123        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDRE (Prop_fdre_C_Q)         0.141     1.962 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[11]/Q
                         net (fo=2, routed)           0.175     2.138    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[11]
    RAMB18_X0Y48         RAMB18E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.870     2.413    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    RAMB18_X0Y48         RAMB18E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.512     1.901    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     2.084    core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.575     1.839    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/clk
    SLICE_X9Y96          FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141     1.980 r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[9]/Q
                         net (fo=1, routed)           0.156     2.136    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[9]
    RAMB36_X0Y19         RAMB36E1                                     r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.888     2.431    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/clk
    RAMB36_X0Y19         RAMB36E1                                     r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg/CLKBWRCLK
                         clock pessimism             -0.533     1.898    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     2.081    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.672%)  route 0.254ns (64.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.565     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/Q
                         net (fo=2, routed)           0.254     2.225    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[32]
    SLICE_X55Y91         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.833     2.376    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X55Y91         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
                         clock pessimism             -0.283     2.092    
    SLICE_X55Y91         FDRE (Hold_fdre_C_D)         0.075     2.167    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.046%)  route 0.165ns (53.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.567     1.831    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk
    SLICE_X11Y138        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y138        FDRE (Prop_fdre_C_Q)         0.141     1.972 r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[28]/Q
                         net (fo=1, routed)           0.165     2.138    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_mac_reg[28]
    RAMB36_X0Y27         RAMB36E1                                     r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.877     2.420    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk
    RAMB36_X0Y27         RAMB36E1                                     r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKBWRCLK
                         clock pessimism             -0.512     1.908    
    RAMB36_X0Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[28])
                                                      0.155     2.063    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.651%)  route 0.278ns (66.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.556     1.820    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/clk
    SLICE_X44Y117        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_fdre_C_Q)         0.141     1.961 r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_wr_ptr_reg_reg[0]/Q
                         net (fo=157, routed)         0.278     2.239    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_12_17/ADDRD0
    SLICE_X46Y116        RAMD32                                       r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.824     2.367    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_12_17/WCLK
    SLICE_X46Y116        RAMD32                                       r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -0.512     1.854    
    SLICE_X46Y116        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.164    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.651%)  route 0.278ns (66.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.556     1.820    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/clk
    SLICE_X44Y117        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_fdre_C_Q)         0.141     1.961 r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_wr_ptr_reg_reg[0]/Q
                         net (fo=157, routed)         0.278     2.239    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_12_17/ADDRD0
    SLICE_X46Y116        RAMD32                                       r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.824     2.367    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_12_17/WCLK
    SLICE_X46Y116        RAMD32                                       r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_12_17/RAMA_D1/CLK
                         clock pessimism             -0.512     1.854    
    SLICE_X46Y116        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.164    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.651%)  route 0.278ns (66.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.556     1.820    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/clk
    SLICE_X44Y117        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_fdre_C_Q)         0.141     1.961 r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_wr_ptr_reg_reg[0]/Q
                         net (fo=157, routed)         0.278     2.239    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_12_17/ADDRD0
    SLICE_X46Y116        RAMD32                                       r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_12_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.824     2.367    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_12_17/WCLK
    SLICE_X46Y116        RAMD32                                       r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_12_17/RAMB/CLK
                         clock pessimism             -0.512     1.854    
    SLICE_X46Y116        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.164    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.651%)  route 0.278ns (66.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.556     1.820    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/clk
    SLICE_X44Y117        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_fdre_C_Q)         0.141     1.961 r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_wr_ptr_reg_reg[0]/Q
                         net (fo=157, routed)         0.278     2.239    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_12_17/ADDRD0
    SLICE_X46Y116        RAMD32                                       r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.824     2.367    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_12_17/WCLK
    SLICE_X46Y116        RAMD32                                       r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_12_17/RAMB_D1/CLK
                         clock pessimism             -0.512     1.854    
    SLICE_X46Y116        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.164    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mmcm_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y52     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y52     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y27     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y27     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y19     core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y16     core_inst/udp_payload_fifo/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y17     core_inst/udp_payload_fifo/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y36     core_inst/udp_payload_fifo/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y28     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y28     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X10Y133    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X10Y133    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X10Y133    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X10Y133    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X10Y133    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X10Y133    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X10Y133    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X10Y133    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X12Y133    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X12Y133    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X10Y133    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X10Y133    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X10Y133    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X10Y133    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X10Y133    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X10Y133    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X10Y133    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X10Y133    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X12Y133    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X12Y133    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkfb
  To Clock:  mmcm_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.531ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 2.173ns (33.828%)  route 4.251ns (66.172%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.367ns = ( 36.367 - 33.000 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598     3.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419     4.208 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.519     5.728    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X55Y125        LUT4 (Prop_lut4_I2_O)        0.327     6.055 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.806     6.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X54Y126        LUT6 (Prop_lut6_I1_O)        0.326     7.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.028     8.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X51Y125        LUT5 (Prop_lut5_I1_O)        0.119     8.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.897     9.881    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X51Y124        LUT3 (Prop_lut3_I1_O)        0.332    10.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X51Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.481    36.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.383    36.750    
                         clock uncertainty           -0.035    36.715    
    SLICE_X51Y124        FDRE (Setup_fdre_C_D)        0.029    36.744    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.744    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                 26.531    

Slack (MET) :             26.531ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 2.173ns (33.817%)  route 4.253ns (66.183%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.367ns = ( 36.367 - 33.000 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598     3.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419     4.208 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.519     5.728    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X55Y125        LUT4 (Prop_lut4_I2_O)        0.327     6.055 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.806     6.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X54Y126        LUT6 (Prop_lut6_I1_O)        0.326     7.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.028     8.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X51Y125        LUT5 (Prop_lut5_I1_O)        0.119     8.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.899     9.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X51Y124        LUT3 (Prop_lut3_I1_O)        0.332    10.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X51Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.481    36.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.383    36.750    
                         clock uncertainty           -0.035    36.715    
    SLICE_X51Y124        FDRE (Setup_fdre_C_D)        0.031    36.746    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.746    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                 26.531    

Slack (MET) :             26.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 1.970ns (30.698%)  route 4.447ns (69.302%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.367ns = ( 36.367 - 33.000 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598     3.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419     4.208 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.519     5.728    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X55Y125        LUT4 (Prop_lut4_I2_O)        0.327     6.055 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.806     6.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X54Y126        LUT6 (Prop_lut6_I1_O)        0.326     7.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.452     9.289    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X50Y125        LUT6 (Prop_lut6_I5_O)        0.124     9.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.670    10.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X50Y125        LUT6 (Prop_lut6_I5_O)        0.124    10.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.207    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X50Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.481    36.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.400    36.767    
                         clock uncertainty           -0.035    36.732    
    SLICE_X50Y125        FDRE (Setup_fdre_C_D)        0.081    36.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.813    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                 26.606    

Slack (MET) :             26.698ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 2.173ns (34.720%)  route 4.086ns (65.280%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.367ns = ( 36.367 - 33.000 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598     3.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419     4.208 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.519     5.728    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X55Y125        LUT4 (Prop_lut4_I2_O)        0.327     6.055 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.806     6.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X54Y126        LUT6 (Prop_lut6_I1_O)        0.326     7.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.028     8.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X51Y125        LUT5 (Prop_lut5_I1_O)        0.119     8.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.732     9.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X51Y124        LUT3 (Prop_lut3_I1_O)        0.332    10.048 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X51Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.481    36.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.383    36.750    
                         clock uncertainty           -0.035    36.715    
    SLICE_X51Y124        FDRE (Setup_fdre_C_D)        0.031    36.746    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.746    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                 26.698    

Slack (MET) :             26.767ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 2.173ns (34.898%)  route 4.054ns (65.102%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.367ns = ( 36.367 - 33.000 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598     3.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419     4.208 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.519     5.728    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X55Y125        LUT4 (Prop_lut4_I2_O)        0.327     6.055 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.806     6.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X54Y126        LUT6 (Prop_lut6_I1_O)        0.326     7.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.028     8.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X51Y125        LUT5 (Prop_lut5_I1_O)        0.119     8.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.700     9.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I2_O)        0.332    10.016 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X51Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.481    36.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.422    36.789    
                         clock uncertainty           -0.035    36.754    
    SLICE_X51Y125        FDRE (Setup_fdre_C_D)        0.029    36.783    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.783    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                 26.767    

Slack (MET) :             26.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 2.173ns (35.898%)  route 3.880ns (64.102%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 36.360 - 33.000 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598     3.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419     4.208 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.519     5.728    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X55Y125        LUT4 (Prop_lut4_I2_O)        0.327     6.055 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.806     6.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X54Y126        LUT6 (Prop_lut6_I1_O)        0.326     7.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.028     8.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X51Y125        LUT5 (Prop_lut5_I1_O)        0.119     8.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.527     9.510    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X52Y124        LUT3 (Prop_lut3_I1_O)        0.332     9.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.842    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X52Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.474    36.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.312    36.672    
                         clock uncertainty           -0.035    36.637    
    SLICE_X52Y124        FDRE (Setup_fdre_C_D)        0.029    36.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.666    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                 26.823    

Slack (MET) :             26.828ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.050ns  (logic 2.173ns (35.916%)  route 3.877ns (64.084%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 36.360 - 33.000 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598     3.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419     4.208 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.519     5.728    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X55Y125        LUT4 (Prop_lut4_I2_O)        0.327     6.055 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.806     6.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X54Y126        LUT6 (Prop_lut6_I1_O)        0.326     7.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.028     8.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X51Y125        LUT5 (Prop_lut5_I1_O)        0.119     8.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.524     9.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X52Y124        LUT3 (Prop_lut3_I1_O)        0.332     9.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X52Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.474    36.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.312    36.672    
                         clock uncertainty           -0.035    36.637    
    SLICE_X52Y124        FDRE (Setup_fdre_C_D)        0.031    36.668    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.668    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                 26.828    

Slack (MET) :             26.937ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 2.173ns (36.092%)  route 3.848ns (63.908%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.367ns = ( 36.367 - 33.000 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598     3.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419     4.208 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.519     5.728    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X55Y125        LUT4 (Prop_lut4_I2_O)        0.327     6.055 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.806     6.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X54Y126        LUT6 (Prop_lut6_I1_O)        0.326     7.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.028     8.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X51Y125        LUT5 (Prop_lut5_I1_O)        0.119     8.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.494     9.478    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X51Y124        LUT3 (Prop_lut3_I1_O)        0.332     9.810 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.810    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X51Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.481    36.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.383    36.750    
                         clock uncertainty           -0.035    36.715    
    SLICE_X51Y124        FDRE (Setup_fdre_C_D)        0.032    36.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.747    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                 26.937    

Slack (MET) :             27.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 1.021ns (18.870%)  route 4.390ns (81.130%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 36.377 - 33.000 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598     3.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y125        FDRE (Prop_fdre_C_Q)         0.478     4.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.486     5.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y123        LUT5 (Prop_lut5_I1_O)        0.295     6.048 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.699     7.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X47Y108        LUT4 (Prop_lut4_I1_O)        0.124     7.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X47Y108        LUT5 (Prop_lut5_I4_O)        0.124     8.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.772     9.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X52Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.491    36.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X52Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.312    36.689    
                         clock uncertainty           -0.035    36.654    
    SLICE_X52Y106        FDRE (Setup_fdre_C_R)       -0.429    36.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.225    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                 27.025    

Slack (MET) :             27.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 1.021ns (18.870%)  route 4.390ns (81.130%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 36.377 - 33.000 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598     3.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y125        FDRE (Prop_fdre_C_Q)         0.478     4.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.486     5.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y123        LUT5 (Prop_lut5_I1_O)        0.295     6.048 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.699     7.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X47Y108        LUT4 (Prop_lut4_I1_O)        0.124     7.871 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X47Y108        LUT5 (Prop_lut5_I4_O)        0.124     8.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.772     9.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X52Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.491    36.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X52Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.312    36.689    
                         clock uncertainty           -0.035    36.654    
    SLICE_X52Y106        FDRE (Setup_fdre_C_R)       -0.429    36.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.225    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                 27.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.225%)  route 0.438ns (72.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDCE (Prop_fdce_C_Q)         0.164     1.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.438     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X50Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.140     1.689    
    SLICE_X50Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.225%)  route 0.438ns (72.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDCE (Prop_fdce_C_Q)         0.164     1.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.438     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X50Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.140     1.689    
    SLICE_X50Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.225%)  route 0.438ns (72.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDCE (Prop_fdce_C_Q)         0.164     1.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.438     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X50Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.140     1.689    
    SLICE_X50Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.225%)  route 0.438ns (72.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDCE (Prop_fdce_C_Q)         0.164     1.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.438     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X50Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.140     1.689    
    SLICE_X50Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.225%)  route 0.438ns (72.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDCE (Prop_fdce_C_Q)         0.164     1.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.438     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X50Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.140     1.689    
    SLICE_X50Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.225%)  route 0.438ns (72.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDCE (Prop_fdce_C_Q)         0.164     1.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.438     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X50Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.140     1.689    
    SLICE_X50Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.225%)  route 0.438ns (72.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDCE (Prop_fdce_C_Q)         0.164     1.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.438     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X50Y94         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y94         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.140     1.689    
    SLICE_X50Y94         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.225%)  route 0.438ns (72.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDCE (Prop_fdce_C_Q)         0.164     1.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.438     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X50Y94         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y94         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.140     1.689    
    SLICE_X50Y94         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141     1.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.068     1.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X50Y96         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X50Y96         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.392     1.437    
    SLICE_X50Y96         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.270%)  route 0.225ns (54.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.553     1.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.141     1.555 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg/Q
                         net (fo=4, routed)           0.225     1.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag
    SLICE_X53Y128        LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_2/O
                         net (fo=1, routed)           0.000     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/p_1_in__0[28]
    SLICE_X53Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.817     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X53Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/C
                         clock pessimism             -0.140     1.674    
    SLICE_X53Y128        FDRE (Hold_fdre_C_D)         0.091     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X47Y135  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X46Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X47Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X47Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X47Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X47Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X46Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X46Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X46Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  phy_rx_clk
  To Clock:  phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.088ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (phy_rx_clk rise@40.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 2.748ns (36.344%)  route 4.813ns (63.656%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.094ns = ( 43.094 - 40.000 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.973    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     2.484 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.794     3.278    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[2]_0
    SLICE_X5Y117         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.419     3.697 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[2]/Q
                         net (fo=12, routed)          0.825     4.522    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/crc_state_reg[19][2]
    SLICE_X2Y119         LUT4 (Prop_lut4_I3_O)        0.322     4.844 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[26]_i_2/O
                         net (fo=5, routed)           0.876     5.720    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[26]_i_2_n_0
    SLICE_X3Y119         LUT5 (Prop_lut5_I4_O)        0.322     6.042 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[25]_i_2/O
                         net (fo=2, routed)           0.795     6.838    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[25]_i_2_n_0
    SLICE_X3Y119         LUT5 (Prop_lut5_I4_O)        0.354     7.192 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[25]_i_1/O
                         net (fo=2, routed)           0.858     8.050    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_next[25]
    SLICE_X4Y120         LUT6 (Prop_lut6_I0_O)        0.332     8.382 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.382    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/i__carry__1_i_3_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.918 f  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.442     9.360    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1
    SLICE_X2Y121         LUT6 (Prop_lut6_I4_O)        0.313     9.673 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_i_2/O
                         net (fo=1, routed)           0.493    10.166    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_i_2_n_0
    SLICE_X3Y121         LUT5 (Prop_lut5_I4_O)        0.150    10.316 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_i_1/O
                         net (fo=1, routed)           0.523    10.839    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next4_out
    SLICE_X3Y122         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    41.862    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    42.347 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.747    43.094    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[2]_0
    SLICE_X3Y122         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg/C
                         clock pessimism              0.137    43.231    
                         clock uncertainty           -0.035    43.196    
    SLICE_X3Y122         FDRE (Setup_fdre_C_D)       -0.269    42.927    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg
  -------------------------------------------------------------------
                         required time                         42.927    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                 32.088    

Slack (MET) :             33.451ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (phy_rx_clk rise@40.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 2.123ns (34.885%)  route 3.963ns (65.115%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.094ns = ( 43.094 - 40.000 ) 
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.973    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     2.484 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.783     3.267    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.478     3.745 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/Q
                         net (fo=4, routed)           0.940     4.685    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[5]
    SLICE_X4Y126         LUT6 (Prop_lut6_I1_O)        0.298     4.983 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.983    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_3__0_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.533 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.533    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.804 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=9, routed)           1.208     7.013    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y124         LUT6 (Prop_lut6_I3_O)        0.373     7.386 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.803     8.189    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X5Y123         LUT4 (Prop_lut4_I3_O)        0.153     8.342 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          1.011     9.353    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X7Y126         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    41.862    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    42.347 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.747    43.094    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y126         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/C
                         clock pessimism              0.153    43.247    
                         clock uncertainty           -0.035    43.212    
    SLICE_X7Y126         FDRE (Setup_fdre_C_CE)      -0.408    42.804    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         42.804    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                 33.451    

Slack (MET) :             33.451ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (phy_rx_clk rise@40.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 2.123ns (34.885%)  route 3.963ns (65.115%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.094ns = ( 43.094 - 40.000 ) 
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.973    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     2.484 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.783     3.267    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.478     3.745 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/Q
                         net (fo=4, routed)           0.940     4.685    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[5]
    SLICE_X4Y126         LUT6 (Prop_lut6_I1_O)        0.298     4.983 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.983    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_3__0_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.533 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.533    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.804 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=9, routed)           1.208     7.013    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y124         LUT6 (Prop_lut6_I3_O)        0.373     7.386 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.803     8.189    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X5Y123         LUT4 (Prop_lut4_I3_O)        0.153     8.342 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          1.011     9.353    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X7Y126         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    41.862    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    42.347 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.747    43.094    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y126         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
                         clock pessimism              0.153    43.247    
                         clock uncertainty           -0.035    43.212    
    SLICE_X7Y126         FDRE (Setup_fdre_C_CE)      -0.408    42.804    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         42.804    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                 33.451    

Slack (MET) :             33.451ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (phy_rx_clk rise@40.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 2.123ns (34.885%)  route 3.963ns (65.115%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.094ns = ( 43.094 - 40.000 ) 
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.973    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     2.484 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.783     3.267    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.478     3.745 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/Q
                         net (fo=4, routed)           0.940     4.685    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[5]
    SLICE_X4Y126         LUT6 (Prop_lut6_I1_O)        0.298     4.983 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.983    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_3__0_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.533 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.533    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.804 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=9, routed)           1.208     7.013    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y124         LUT6 (Prop_lut6_I3_O)        0.373     7.386 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.803     8.189    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X5Y123         LUT4 (Prop_lut4_I3_O)        0.153     8.342 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          1.011     9.353    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X7Y126         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    41.862    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    42.347 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.747    43.094    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y126         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/C
                         clock pessimism              0.153    43.247    
                         clock uncertainty           -0.035    43.212    
    SLICE_X7Y126         FDRE (Setup_fdre_C_CE)      -0.408    42.804    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         42.804    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                 33.451    

Slack (MET) :             33.451ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (phy_rx_clk rise@40.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 2.123ns (34.885%)  route 3.963ns (65.115%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.094ns = ( 43.094 - 40.000 ) 
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.973    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     2.484 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.783     3.267    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.478     3.745 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/Q
                         net (fo=4, routed)           0.940     4.685    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[5]
    SLICE_X4Y126         LUT6 (Prop_lut6_I1_O)        0.298     4.983 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.983    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_3__0_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.533 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.533    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.804 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=9, routed)           1.208     7.013    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y124         LUT6 (Prop_lut6_I3_O)        0.373     7.386 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.803     8.189    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X5Y123         LUT4 (Prop_lut4_I3_O)        0.153     8.342 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          1.011     9.353    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X7Y126         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    41.862    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    42.347 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.747    43.094    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y126         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                         clock pessimism              0.153    43.247    
                         clock uncertainty           -0.035    43.212    
    SLICE_X7Y126         FDRE (Setup_fdre_C_CE)      -0.408    42.804    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         42.804    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                 33.451    

Slack (MET) :             33.451ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (phy_rx_clk rise@40.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 2.123ns (34.885%)  route 3.963ns (65.115%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.094ns = ( 43.094 - 40.000 ) 
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.973    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     2.484 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.783     3.267    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.478     3.745 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/Q
                         net (fo=4, routed)           0.940     4.685    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[5]
    SLICE_X4Y126         LUT6 (Prop_lut6_I1_O)        0.298     4.983 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.983    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_3__0_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.533 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.533    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.804 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=9, routed)           1.208     7.013    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y124         LUT6 (Prop_lut6_I3_O)        0.373     7.386 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.803     8.189    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X5Y123         LUT4 (Prop_lut4_I3_O)        0.153     8.342 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          1.011     9.353    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X7Y126         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    41.862    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    42.347 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.747    43.094    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y126         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
                         clock pessimism              0.153    43.247    
                         clock uncertainty           -0.035    43.212    
    SLICE_X7Y126         FDRE (Setup_fdre_C_CE)      -0.408    42.804    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         42.804    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                 33.451    

Slack (MET) :             33.591ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (phy_rx_clk rise@40.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 2.123ns (35.718%)  route 3.821ns (64.282%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 43.092 - 40.000 ) 
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.973    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     2.484 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.783     3.267    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.478     3.745 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/Q
                         net (fo=4, routed)           0.940     4.685    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[5]
    SLICE_X4Y126         LUT6 (Prop_lut6_I1_O)        0.298     4.983 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.983    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_3__0_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.533 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.533    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.804 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=9, routed)           1.208     7.013    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y124         LUT6 (Prop_lut6_I3_O)        0.373     7.386 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.803     8.189    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X5Y123         LUT4 (Prop_lut4_I3_O)        0.153     8.342 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.869     9.211    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X7Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    41.862    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    42.347 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.745    43.092    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                         clock pessimism              0.153    43.245    
                         clock uncertainty           -0.035    43.210    
    SLICE_X7Y125         FDRE (Setup_fdre_C_CE)      -0.408    42.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         42.802    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                 33.591    

Slack (MET) :             33.591ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (phy_rx_clk rise@40.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 2.123ns (35.718%)  route 3.821ns (64.282%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 43.092 - 40.000 ) 
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.973    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     2.484 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.783     3.267    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.478     3.745 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/Q
                         net (fo=4, routed)           0.940     4.685    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[5]
    SLICE_X4Y126         LUT6 (Prop_lut6_I1_O)        0.298     4.983 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.983    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_3__0_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.533 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.533    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.804 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=9, routed)           1.208     7.013    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y124         LUT6 (Prop_lut6_I3_O)        0.373     7.386 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.803     8.189    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X5Y123         LUT4 (Prop_lut4_I3_O)        0.153     8.342 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.869     9.211    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X7Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    41.862    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    42.347 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.745    43.092    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                         clock pessimism              0.153    43.245    
                         clock uncertainty           -0.035    43.210    
    SLICE_X7Y125         FDRE (Setup_fdre_C_CE)      -0.408    42.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         42.802    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                 33.591    

Slack (MET) :             33.591ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (phy_rx_clk rise@40.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 2.123ns (35.718%)  route 3.821ns (64.282%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 43.092 - 40.000 ) 
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.973    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     2.484 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.783     3.267    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.478     3.745 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/Q
                         net (fo=4, routed)           0.940     4.685    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[5]
    SLICE_X4Y126         LUT6 (Prop_lut6_I1_O)        0.298     4.983 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.983    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_3__0_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.533 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.533    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.804 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=9, routed)           1.208     7.013    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y124         LUT6 (Prop_lut6_I3_O)        0.373     7.386 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.803     8.189    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X5Y123         LUT4 (Prop_lut4_I3_O)        0.153     8.342 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.869     9.211    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X7Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    41.862    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    42.347 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.745    43.092    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                         clock pessimism              0.153    43.245    
                         clock uncertainty           -0.035    43.210    
    SLICE_X7Y125         FDRE (Setup_fdre_C_CE)      -0.408    42.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         42.802    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                 33.591    

Slack (MET) :             33.591ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (phy_rx_clk rise@40.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 2.123ns (35.718%)  route 3.821ns (64.282%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 43.092 - 40.000 ) 
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.973    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     2.484 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.783     3.267    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.478     3.745 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[5]/Q
                         net (fo=4, routed)           0.940     4.685    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[5]
    SLICE_X4Y126         LUT6 (Prop_lut6_I1_O)        0.298     4.983 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.983    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_3__0_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.533 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.533    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.804 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=9, routed)           1.208     7.013    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y124         LUT6 (Prop_lut6_I3_O)        0.373     7.386 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.803     8.189    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X5Y123         LUT4 (Prop_lut4_I3_O)        0.153     8.342 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.869     9.211    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X7Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    41.862    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    42.347 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.745    43.092    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                         clock pessimism              0.153    43.245    
                         clock uncertainty           -0.035    43.210    
    SLICE_X7Y125         FDRE (Setup_fdre_C_CE)      -0.408    42.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         42.802    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                 33.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.818ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.447    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     0.539 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.279     0.818    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y122         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.141     0.959 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/Q
                         net (fo=1, routed)           0.056     1.015    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[8]
    SLICE_X9Y122         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.740    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     0.994 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.313     1.307    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y122         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C
                         clock pessimism             -0.489     0.818    
    SLICE_X9Y122         FDRE (Hold_fdre_C_D)         0.078     0.896    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.818ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.447    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     0.539 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.279     0.818    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y122         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.141     0.959 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     1.015    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[6]
    SLICE_X9Y122         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.740    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     0.994 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.313     1.307    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y122         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[6]/C
                         clock pessimism             -0.489     0.818    
    SLICE_X9Y122         FDRE (Hold_fdre_C_D)         0.076     0.894    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.818ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.447    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     0.539 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.279     0.818    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y122         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.141     0.959 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.015    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[2]
    SLICE_X9Y122         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.740    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     0.994 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.313     1.307    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y122         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]/C
                         clock pessimism             -0.489     0.818    
    SLICE_X9Y122         FDRE (Hold_fdre_C_D)         0.075     0.893    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.310ns
    Source Clock Delay      (SCD):    0.819ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.447    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     0.539 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.280     0.819    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X11Y120        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y120        FDRE (Prop_fdre_C_Q)         0.141     0.960 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/Q
                         net (fo=1, routed)           0.056     1.016    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[7]
    SLICE_X11Y120        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.740    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     0.994 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.316     1.310    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X11Y120        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]/C
                         clock pessimism             -0.491     0.819    
    SLICE_X11Y120        FDRE (Hold_fdre_C_D)         0.075     0.894    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    0.793ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.447    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     0.539 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.254     0.793    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y120         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.141     0.934 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/Q
                         net (fo=1, routed)           0.056     0.990    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg
    SLICE_X7Y120         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.740    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     0.994 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.289     1.283    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y120         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/C
                         clock pessimism             -0.490     0.793    
    SLICE_X7Y120         FDRE (Hold_fdre_C_D)         0.075     0.868    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.818ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.447    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     0.539 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.279     0.818    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y122         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.141     0.959 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/Q
                         net (fo=1, routed)           0.056     1.015    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[4]
    SLICE_X9Y122         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.740    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     0.994 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.313     1.307    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y122         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/C
                         clock pessimism             -0.489     0.818    
    SLICE_X9Y122         FDRE (Hold_fdre_C_D)         0.071     0.889    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.792ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.447    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     0.539 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.253     0.792    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/clk_bufr
    SLICE_X3Y120         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDPE (Prop_fdpe_C_Q)         0.141     0.933 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     0.989    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg_n_0_[3]
    SLICE_X3Y120         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.740    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     0.994 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.288     1.282    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/clk_bufr
    SLICE_X3Y120         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg[2]/C
                         clock pessimism             -0.490     0.792    
    SLICE_X3Y120         FDPE (Hold_fdpe_C_D)         0.071     0.863    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.128ns (26.941%)  route 0.347ns (73.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.351ns
    Source Clock Delay      (SCD):    0.792ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.447    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     0.539 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.253     0.792    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[2]_0
    SLICE_X7Y121         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y121         FDRE (Prop_fdre_C_Q)         0.128     0.920 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tdata_reg_reg[2]/Q
                         net (fo=1, routed)           0.347     1.267    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_axis[2]
    RAMB36_X0Y25         RAMB36E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.740    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     0.994 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.356     1.351    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    RAMB36_X0Y25         RAMB36E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.455     0.896    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.242     1.138    core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.128ns (26.803%)  route 0.350ns (73.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.351ns
    Source Clock Delay      (SCD):    0.792ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.447    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     0.539 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.253     0.792    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[2]_0
    SLICE_X7Y121         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y121         FDRE (Prop_fdre_C_Q)         0.128     0.920 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tdata_reg_reg[4]/Q
                         net (fo=1, routed)           0.350     1.270    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_axis[4]
    RAMB36_X0Y25         RAMB36E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.740    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     0.994 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.356     1.351    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    RAMB36_X0Y25         RAMB36E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.455     0.896    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.243     1.139    core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.128ns (25.591%)  route 0.372ns (74.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.351ns
    Source Clock Delay      (SCD):    0.792ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.447    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     0.539 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.253     0.792    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[2]_0
    SLICE_X7Y121         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y121         FDRE (Prop_fdre_C_Q)         0.128     0.920 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tdata_reg_reg[6]/Q
                         net (fo=1, routed)           0.372     1.292    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_axis[6]
    RAMB36_X0Y25         RAMB36E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.740    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     0.994 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.356     1.351    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    RAMB36_X0Y25         RAMB36E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.455     0.896    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243     1.139    core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         phy_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { phy_rx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I              n/a            3.174         40.000      36.826     BUFR_X0Y9      core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y25   core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y48   core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     BUFIO/I             n/a            1.666         40.000      38.334     BUFIO_X0Y8     core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/I
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y109  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y123  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y107  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y118  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y108  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y113  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X3Y121   core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X3Y121   core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y121   core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y121   core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y121   core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y121   core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X5Y118   core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X5Y118   core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X6Y118   core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X6Y118   core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X3Y121   core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X3Y121   core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y121   core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y121   core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y121   core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y121   core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X5Y118   core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X5Y118   core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X6Y118   core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X6Y118   core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  phy_tx_clk
  To Clock:  phy_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       34.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.246ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (phy_tx_clk rise@40.000ns - phy_tx_clk rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 1.714ns (31.084%)  route 3.800ns (68.916%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 44.989 - 40.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.708     5.291    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X7Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/Q
                         net (fo=3, routed)           1.450     7.196    core_inst/eth_mac_inst/tx_fifo/fifo_inst/out[2]
    SLICE_X6Y109         LUT6 (Prop_lut6_I5_O)        0.124     7.320 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_4/O
                         net (fo=1, routed)           0.000     7.320    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_4_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.833 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry/CO[3]
                         net (fo=1, routed)           0.000     7.833    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.087 f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry__0/CO[0]
                         net (fo=1, routed)           0.904     8.991    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty
    SLICE_X8Y113         LUT6 (Prop_lut6_I0_O)        0.367     9.358 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2/O
                         net (fo=39, routed)          1.447    10.805    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2_n_0
    SLICE_X7Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.587    44.989    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X7Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[0]/C
                         clock pessimism              0.301    45.291    
                         clock uncertainty           -0.035    45.255    
    SLICE_X7Y106         FDRE (Setup_fdre_C_CE)      -0.205    45.050    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         45.050    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                 34.246    

Slack (MET) :             34.246ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (phy_tx_clk rise@40.000ns - phy_tx_clk rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 1.714ns (31.084%)  route 3.800ns (68.916%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 44.989 - 40.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.708     5.291    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X7Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/Q
                         net (fo=3, routed)           1.450     7.196    core_inst/eth_mac_inst/tx_fifo/fifo_inst/out[2]
    SLICE_X6Y109         LUT6 (Prop_lut6_I5_O)        0.124     7.320 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_4/O
                         net (fo=1, routed)           0.000     7.320    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_4_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.833 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry/CO[3]
                         net (fo=1, routed)           0.000     7.833    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.087 f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry__0/CO[0]
                         net (fo=1, routed)           0.904     8.991    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty
    SLICE_X8Y113         LUT6 (Prop_lut6_I0_O)        0.367     9.358 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2/O
                         net (fo=39, routed)          1.447    10.805    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2_n_0
    SLICE_X7Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.587    44.989    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X7Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[1]/C
                         clock pessimism              0.301    45.291    
                         clock uncertainty           -0.035    45.255    
    SLICE_X7Y106         FDRE (Setup_fdre_C_CE)      -0.205    45.050    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         45.050    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                 34.246    

Slack (MET) :             34.246ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (phy_tx_clk rise@40.000ns - phy_tx_clk rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 1.714ns (31.084%)  route 3.800ns (68.916%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 44.989 - 40.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.708     5.291    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X7Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/Q
                         net (fo=3, routed)           1.450     7.196    core_inst/eth_mac_inst/tx_fifo/fifo_inst/out[2]
    SLICE_X6Y109         LUT6 (Prop_lut6_I5_O)        0.124     7.320 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_4/O
                         net (fo=1, routed)           0.000     7.320    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_4_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.833 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry/CO[3]
                         net (fo=1, routed)           0.000     7.833    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.087 f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry__0/CO[0]
                         net (fo=1, routed)           0.904     8.991    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty
    SLICE_X8Y113         LUT6 (Prop_lut6_I0_O)        0.367     9.358 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2/O
                         net (fo=39, routed)          1.447    10.805    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2_n_0
    SLICE_X7Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.587    44.989    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X7Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/C
                         clock pessimism              0.301    45.291    
                         clock uncertainty           -0.035    45.255    
    SLICE_X7Y106         FDRE (Setup_fdre_C_CE)      -0.205    45.050    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         45.050    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                 34.246    

Slack (MET) :             34.246ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (phy_tx_clk rise@40.000ns - phy_tx_clk rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 1.714ns (31.084%)  route 3.800ns (68.916%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 44.989 - 40.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.708     5.291    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X7Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/Q
                         net (fo=3, routed)           1.450     7.196    core_inst/eth_mac_inst/tx_fifo/fifo_inst/out[2]
    SLICE_X6Y109         LUT6 (Prop_lut6_I5_O)        0.124     7.320 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_4/O
                         net (fo=1, routed)           0.000     7.320    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_4_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.833 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry/CO[3]
                         net (fo=1, routed)           0.000     7.833    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.087 f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry__0/CO[0]
                         net (fo=1, routed)           0.904     8.991    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty
    SLICE_X8Y113         LUT6 (Prop_lut6_I0_O)        0.367     9.358 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2/O
                         net (fo=39, routed)          1.447    10.805    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2_n_0
    SLICE_X7Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.587    44.989    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X7Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[3]/C
                         clock pessimism              0.301    45.291    
                         clock uncertainty           -0.035    45.255    
    SLICE_X7Y106         FDRE (Setup_fdre_C_CE)      -0.205    45.050    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         45.050    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                 34.246    

Slack (MET) :             34.363ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (phy_tx_clk rise@40.000ns - phy_tx_clk rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 1.714ns (31.912%)  route 3.657ns (68.088%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 44.988 - 40.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.708     5.291    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X7Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/Q
                         net (fo=3, routed)           1.450     7.196    core_inst/eth_mac_inst/tx_fifo/fifo_inst/out[2]
    SLICE_X6Y109         LUT6 (Prop_lut6_I5_O)        0.124     7.320 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_4/O
                         net (fo=1, routed)           0.000     7.320    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_4_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.833 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry/CO[3]
                         net (fo=1, routed)           0.000     7.833    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.087 f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry__0/CO[0]
                         net (fo=1, routed)           0.904     8.991    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty
    SLICE_X8Y113         LUT6 (Prop_lut6_I0_O)        0.367     9.358 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2/O
                         net (fo=39, routed)          1.304    10.662    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2_n_0
    SLICE_X7Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.586    44.988    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X7Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[10]/C
                         clock pessimism              0.276    45.265    
                         clock uncertainty           -0.035    45.229    
    SLICE_X7Y108         FDRE (Setup_fdre_C_CE)      -0.205    45.024    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         45.024    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                 34.363    

Slack (MET) :             34.363ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (phy_tx_clk rise@40.000ns - phy_tx_clk rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 1.714ns (31.912%)  route 3.657ns (68.088%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 44.988 - 40.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.708     5.291    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X7Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/Q
                         net (fo=3, routed)           1.450     7.196    core_inst/eth_mac_inst/tx_fifo/fifo_inst/out[2]
    SLICE_X6Y109         LUT6 (Prop_lut6_I5_O)        0.124     7.320 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_4/O
                         net (fo=1, routed)           0.000     7.320    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_4_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.833 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry/CO[3]
                         net (fo=1, routed)           0.000     7.833    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.087 f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry__0/CO[0]
                         net (fo=1, routed)           0.904     8.991    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty
    SLICE_X8Y113         LUT6 (Prop_lut6_I0_O)        0.367     9.358 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2/O
                         net (fo=39, routed)          1.304    10.662    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2_n_0
    SLICE_X7Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.586    44.988    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X7Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[11]/C
                         clock pessimism              0.276    45.265    
                         clock uncertainty           -0.035    45.229    
    SLICE_X7Y108         FDRE (Setup_fdre_C_CE)      -0.205    45.024    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         45.024    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                 34.363    

Slack (MET) :             34.363ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (phy_tx_clk rise@40.000ns - phy_tx_clk rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 1.714ns (31.912%)  route 3.657ns (68.088%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 44.988 - 40.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.708     5.291    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X7Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/Q
                         net (fo=3, routed)           1.450     7.196    core_inst/eth_mac_inst/tx_fifo/fifo_inst/out[2]
    SLICE_X6Y109         LUT6 (Prop_lut6_I5_O)        0.124     7.320 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_4/O
                         net (fo=1, routed)           0.000     7.320    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_4_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.833 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry/CO[3]
                         net (fo=1, routed)           0.000     7.833    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.087 f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry__0/CO[0]
                         net (fo=1, routed)           0.904     8.991    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty
    SLICE_X8Y113         LUT6 (Prop_lut6_I0_O)        0.367     9.358 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2/O
                         net (fo=39, routed)          1.304    10.662    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2_n_0
    SLICE_X7Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.586    44.988    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X7Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[8]/C
                         clock pessimism              0.276    45.265    
                         clock uncertainty           -0.035    45.229    
    SLICE_X7Y108         FDRE (Setup_fdre_C_CE)      -0.205    45.024    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         45.024    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                 34.363    

Slack (MET) :             34.363ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (phy_tx_clk rise@40.000ns - phy_tx_clk rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 1.714ns (31.912%)  route 3.657ns (68.088%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 44.988 - 40.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.708     5.291    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X7Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/Q
                         net (fo=3, routed)           1.450     7.196    core_inst/eth_mac_inst/tx_fifo/fifo_inst/out[2]
    SLICE_X6Y109         LUT6 (Prop_lut6_I5_O)        0.124     7.320 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_4/O
                         net (fo=1, routed)           0.000     7.320    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_4_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.833 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry/CO[3]
                         net (fo=1, routed)           0.000     7.833    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.087 f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry__0/CO[0]
                         net (fo=1, routed)           0.904     8.991    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty
    SLICE_X8Y113         LUT6 (Prop_lut6_I0_O)        0.367     9.358 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2/O
                         net (fo=39, routed)          1.304    10.662    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2_n_0
    SLICE_X7Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.586    44.988    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X7Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[9]/C
                         clock pessimism              0.276    45.265    
                         clock uncertainty           -0.035    45.229    
    SLICE_X7Y108         FDRE (Setup_fdre_C_CE)      -0.205    45.024    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         45.024    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                 34.363    

Slack (MET) :             34.410ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (phy_tx_clk rise@40.000ns - phy_tx_clk rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.714ns (32.195%)  route 3.610ns (67.805%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 44.988 - 40.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.708     5.291    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X7Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/Q
                         net (fo=3, routed)           1.450     7.196    core_inst/eth_mac_inst/tx_fifo/fifo_inst/out[2]
    SLICE_X6Y109         LUT6 (Prop_lut6_I5_O)        0.124     7.320 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_4/O
                         net (fo=1, routed)           0.000     7.320    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_4_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.833 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry/CO[3]
                         net (fo=1, routed)           0.000     7.833    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.087 f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry__0/CO[0]
                         net (fo=1, routed)           0.904     8.991    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty
    SLICE_X8Y113         LUT6 (Prop_lut6_I0_O)        0.367     9.358 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2/O
                         net (fo=39, routed)          1.256    10.614    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2_n_0
    SLICE_X7Y107         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.586    44.988    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X7Y107         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[4]/C
                         clock pessimism              0.276    45.265    
                         clock uncertainty           -0.035    45.229    
    SLICE_X7Y107         FDRE (Setup_fdre_C_CE)      -0.205    45.024    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         45.024    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                 34.410    

Slack (MET) :             34.410ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (phy_tx_clk rise@40.000ns - phy_tx_clk rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.714ns (32.195%)  route 3.610ns (67.805%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 44.988 - 40.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.708     5.291    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X7Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[2]/Q
                         net (fo=3, routed)           1.450     7.196    core_inst/eth_mac_inst/tx_fifo/fifo_inst/out[2]
    SLICE_X6Y109         LUT6 (Prop_lut6_I5_O)        0.124     7.320 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_4/O
                         net (fo=1, routed)           0.000     7.320    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_4_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.833 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry/CO[3]
                         net (fo=1, routed)           0.000     7.833    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.087 f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty_carry__0/CO[0]
                         net (fo=1, routed)           0.904     8.991    core_inst/eth_mac_inst/tx_fifo/fifo_inst/empty
    SLICE_X8Y113         LUT6 (Prop_lut6_I0_O)        0.367     9.358 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2/O
                         net (fo=39, routed)          1.256    10.614    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2_n_0
    SLICE_X7Y107         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.586    44.988    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X7Y107         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/C
                         clock pessimism              0.276    45.265    
                         clock uncertainty           -0.035    45.229    
    SLICE_X7Y107         FDRE (Setup_fdre_C_CE)      -0.205    45.024    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         45.024    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                 34.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[10]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_tx_clk rise@0.000ns - phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.868%)  route 0.210ns (56.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.567     1.472    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X8Y110         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[10]/Q
                         net (fo=1, routed)           0.210     1.846    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[10]
    RAMB36_X0Y22         RAMB36E1                                     r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.880     2.030    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    RAMB36_X0Y22         RAMB36E1                                     r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.500     1.530    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.713    core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_tx_clk rise@0.000ns - phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.387%)  route 0.214ns (56.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.568     1.473    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X8Y109         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[8]/Q
                         net (fo=1, routed)           0.214     1.851    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[8]
    RAMB36_X0Y22         RAMB36E1                                     r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.880     2.030    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    RAMB36_X0Y22         RAMB36E1                                     r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.500     1.530    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.713    core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_tx_clk rise@0.000ns - phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.903%)  route 0.218ns (57.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.568     1.473    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X8Y109         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[7]/Q
                         net (fo=1, routed)           0.218     1.855    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[7]
    RAMB36_X0Y22         RAMB36E1                                     r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.880     2.030    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    RAMB36_X0Y22         RAMB36E1                                     r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.500     1.530    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.713    core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_tx_clk rise@0.000ns - phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.592     1.497    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X7Y116         FDSE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDSE (Prop_fdse_C_Q)         0.141     1.638 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[20]/Q
                         net (fo=2, routed)           0.098     1.736    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/eth_crc_8/Q[20]
    SLICE_X6Y116         LUT5 (Prop_lut5_I4_O)        0.045     1.781 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/eth_crc_8/i_/crc_state[12]_i_1/O
                         net (fo=1, routed)           0.000     1.781    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_next[12]
    SLICE_X6Y116         FDSE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.860     2.011    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X6Y116         FDSE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[12]/C
                         clock pessimism             -0.501     1.510    
    SLICE_X6Y116         FDSE (Hold_fdse_C_D)         0.120     1.630    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_tx_clk rise@0.000ns - phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.593     1.498    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X7Y115         FDSE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDSE (Prop_fdse_C_Q)         0.141     1.639 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[15]/Q
                         net (fo=2, routed)           0.102     1.741    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/eth_crc_8/Q[15]
    SLICE_X6Y115         LUT6 (Prop_lut6_I0_O)        0.045     1.786 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/eth_crc_8/i_/crc_state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.786    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_next[7]
    SLICE_X6Y115         FDSE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.861     2.012    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X6Y115         FDSE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[7]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X6Y115         FDSE (Hold_fdse_C_D)         0.121     1.632    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_tx_clk rise@0.000ns - phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.564     1.469    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X8Y116         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/Q
                         net (fo=1, routed)           0.056     1.689    core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg
    SLICE_X8Y116         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.833     1.983    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X8Y116         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/C
                         clock pessimism             -0.514     1.469    
    SLICE_X8Y116         FDRE (Hold_fdre_C_D)         0.060     1.529    core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_tx_clk rise@0.000ns - phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.566     1.471    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/CLK
    SLICE_X8Y112         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDPE (Prop_fdpe_C_Q)         0.164     1.635 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.691    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg_n_0_[3]
    SLICE_X8Y112         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.836     1.986    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/CLK
    SLICE_X8Y112         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[2]/C
                         clock pessimism             -0.515     1.471    
    SLICE_X8Y112         FDPE (Hold_fdpe_C_D)         0.053     1.524    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_tx_clk rise@0.000ns - phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.336%)  route 0.253ns (60.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.568     1.473    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X8Y109         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[6]/Q
                         net (fo=1, routed)           0.253     1.890    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[6]
    RAMB36_X0Y22         RAMB36E1                                     r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.880     2.030    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    RAMB36_X0Y22         RAMB36E1                                     r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.500     1.530    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.713    core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_tx_clk rise@0.000ns - phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.641%)  route 0.278ns (66.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.568     1.473    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X9Y109         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[0]/Q
                         net (fo=1, routed)           0.278     1.892    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[0]
    RAMB36_X0Y22         RAMB36E1                                     r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.880     2.030    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    RAMB36_X0Y22         RAMB36E1                                     r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.500     1.530    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.713    core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_tx_clk rise@0.000ns - phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.208%)  route 0.134ns (41.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.592     1.497    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X5Y116         FDSE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDSE (Prop_fdse_C_Q)         0.141     1.638 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[0]/Q
                         net (fo=8, routed)           0.134     1.771    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/eth_crc_8/Q[0]
    SLICE_X6Y116         LUT6 (Prop_lut6_I2_O)        0.045     1.816 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/eth_crc_8/i_/crc_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.816    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_next[4]
    SLICE_X6Y116         FDSE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.860     2.011    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X6Y116         FDSE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[4]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X6Y116         FDSE (Hold_fdse_C_D)         0.121     1.632    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         phy_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { phy_tx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y22    core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/I
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y111   core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_tx_en_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y120   core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y112   core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y115   core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y114   core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y113    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y113    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y113    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y113    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y113    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y113    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y113    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y113    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y113    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X5Y116    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X5Y116    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X4Y116    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X4Y116    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y113    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y113    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y113    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y113    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y113    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y113    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X5Y116    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X5Y116    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X4Y116    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X4Y116    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack       31.720ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.058ns  (logic 0.419ns (39.599%)  route 0.639ns (60.401%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X33Y97         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.639     1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X34Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X34Y98         FDCE (Setup_fdce_C_D)       -0.222    32.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.778    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                 31.720    

Slack (MET) :             31.804ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.924ns  (logic 0.478ns (51.713%)  route 0.446ns (48.287%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.446     0.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X53Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X53Y98         FDCE (Setup_fdce_C_D)       -0.272    32.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.728    
                         arrival time                          -0.924    
  -------------------------------------------------------------------
                         slack                                 31.804    

Slack (MET) :             31.806ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.929ns  (logic 0.478ns (51.456%)  route 0.451ns (48.544%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.451     0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X53Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X53Y98         FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                 31.806    

Slack (MET) :             31.809ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.098ns  (logic 0.518ns (47.159%)  route 0.580ns (52.841%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.580     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X53Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X53Y98         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                 31.809    

Slack (MET) :             31.819ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.086ns  (logic 0.518ns (47.701%)  route 0.568ns (52.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.568     1.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X53Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X53Y99         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 31.819    

Slack (MET) :             31.849ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.883ns  (logic 0.419ns (47.469%)  route 0.464ns (52.531%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.464     0.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X36Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y98         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                 31.849    

Slack (MET) :             31.915ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.754%)  route 0.586ns (56.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X33Y97         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.586     1.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X34Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X34Y98         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                 31.915    

Slack (MET) :             32.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.893ns  (logic 0.456ns (51.039%)  route 0.437ns (48.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.437     0.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X36Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y98         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                 32.012    





---------------------------------------------------------------------------------------------------
From Clock:  phy_rx_clk
  To Clock:  clk_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack       38.339ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.339ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.408ns  (logic 0.419ns (29.750%)  route 0.989ns (70.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/Q
                         net (fo=1, routed)           0.989     1.408    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[11]
    SLICE_X11Y124        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X11Y124        FDRE (Setup_fdre_C_D)       -0.253    39.747    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         39.747    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                 38.339    

Slack (MET) :             38.594ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.136ns  (logic 0.419ns (36.868%)  route 0.717ns (63.132%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.717     1.136    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X9Y124         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)       -0.270    39.730    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.730    
                         arrival time                          -1.136    
  -------------------------------------------------------------------
                         slack                                 38.594    

Slack (MET) :             38.609ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.155ns  (logic 0.419ns (36.272%)  route 0.736ns (63.728%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/Q
                         net (fo=1, routed)           0.736     1.155    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[7]
    SLICE_X11Y124        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X11Y124        FDRE (Setup_fdre_C_D)       -0.236    39.764    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         39.764    
                         arrival time                          -1.155    
  -------------------------------------------------------------------
                         slack                                 38.609    

Slack (MET) :             38.626ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.109ns  (logic 0.419ns (37.779%)  route 0.690ns (62.221%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.690     1.109    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X9Y124         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)       -0.265    39.735    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.735    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                 38.626    

Slack (MET) :             38.633ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.147ns  (logic 0.419ns (36.533%)  route 0.728ns (63.467%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.728     1.147    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X9Y124         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)       -0.220    39.780    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         39.780    
                         arrival time                          -1.147    
  -------------------------------------------------------------------
                         slack                                 38.633    

Slack (MET) :             38.642ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.142ns  (logic 0.419ns (36.700%)  route 0.723ns (63.300%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/Q
                         net (fo=1, routed)           0.723     1.142    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[9]
    SLICE_X9Y124         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)       -0.216    39.784    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         39.784    
                         arrival time                          -1.142    
  -------------------------------------------------------------------
                         slack                                 38.642    

Slack (MET) :             38.668ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.265ns  (logic 0.456ns (36.056%)  route 0.809ns (63.944%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           0.809     1.265    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X11Y124        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X11Y124        FDRE (Setup_fdre_C_D)       -0.067    39.933    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.933    
                         arrival time                          -1.265    
  -------------------------------------------------------------------
                         slack                                 38.668    

Slack (MET) :             38.729ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.213ns  (logic 0.456ns (37.581%)  route 0.757ns (62.419%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           0.757     1.213    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[8]
    SLICE_X11Y124        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X11Y124        FDRE (Setup_fdre_C_D)       -0.058    39.942    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         39.942    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                 38.729    

Slack (MET) :             38.789ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.103ns  (logic 0.456ns (41.326%)  route 0.647ns (58.674%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/C
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/Q
                         net (fo=1, routed)           0.647     1.103    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]
    SLICE_X5Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X5Y125         FDRE (Setup_fdre_C_D)       -0.108    39.892    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         39.892    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 38.789    

Slack (MET) :             38.859ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.083ns  (logic 0.456ns (42.102%)  route 0.627ns (57.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.627     1.083    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X9Y124         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)       -0.058    39.942    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         39.942    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                 38.859    





---------------------------------------------------------------------------------------------------
From Clock:  phy_tx_clk
  To Clock:  clk_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack       38.565ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.565ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.171ns  (logic 0.419ns (35.794%)  route 0.752ns (64.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108                                      0.000     0.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.752     1.171    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X4Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X4Y106         FDRE (Setup_fdre_C_D)       -0.264    39.736    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         39.736    
                         arrival time                          -1.171    
  -------------------------------------------------------------------
                         slack                                 38.565    

Slack (MET) :             38.586ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.150ns  (logic 0.478ns (41.577%)  route 0.672ns (58.423%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107                                      0.000     0.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.672     1.150    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X4Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X4Y106         FDRE (Setup_fdre_C_D)       -0.264    39.736    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.736    
                         arrival time                          -1.150    
  -------------------------------------------------------------------
                         slack                                 38.586    

Slack (MET) :             38.587ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.143ns  (logic 0.419ns (36.671%)  route 0.724ns (63.329%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108                                      0.000     0.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/Q
                         net (fo=1, routed)           0.724     1.143    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[9]
    SLICE_X5Y105         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X5Y105         FDRE (Setup_fdre_C_D)       -0.270    39.730    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         39.730    
                         arrival time                          -1.143    
  -------------------------------------------------------------------
                         slack                                 38.587    

Slack (MET) :             38.641ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.093ns  (logic 0.419ns (38.343%)  route 0.674ns (61.657%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108                                      0.000     0.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.674     1.093    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[7]
    SLICE_X4Y107         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X4Y107         FDRE (Setup_fdre_C_D)       -0.266    39.734    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         39.734    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                 38.641    

Slack (MET) :             38.642ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.088ns  (logic 0.419ns (38.511%)  route 0.669ns (61.489%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108                                      0.000     0.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.669     1.088    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X4Y107         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X4Y107         FDRE (Setup_fdre_C_D)       -0.270    39.730    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.730    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 38.642    

Slack (MET) :             38.712ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.183ns  (logic 0.518ns (43.783%)  route 0.665ns (56.217%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110                                      0.000     0.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/C
    SLICE_X8Y110         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/Q
                         net (fo=1, routed)           0.665     1.183    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[12]
    SLICE_X9Y110         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X9Y110         FDRE (Setup_fdre_C_D)       -0.105    39.895    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         39.895    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                 38.712    

Slack (MET) :             38.713ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.192ns  (logic 0.518ns (43.473%)  route 0.674ns (56.527%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107                                      0.000     0.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.674     1.192    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X4Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X4Y106         FDRE (Setup_fdre_C_D)       -0.095    39.905    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                 38.713    

Slack (MET) :             38.714ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.064ns  (logic 0.419ns (39.385%)  route 0.645ns (60.615%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110                                      0.000     0.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/Q
                         net (fo=1, routed)           0.645     1.064    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[11]
    SLICE_X6Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X6Y106         FDRE (Setup_fdre_C_D)       -0.222    39.778    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         39.778    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 38.714    

Slack (MET) :             38.818ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.963ns  (logic 0.419ns (43.496%)  route 0.544ns (56.504%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112                                      0.000     0.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.544     0.963    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X0Y113         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)       -0.219    39.781    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         39.781    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                 38.818    

Slack (MET) :             38.820ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.137ns  (logic 0.456ns (40.100%)  route 0.681ns (59.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108                                      0.000     0.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.681     1.137    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X6Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X6Y106         FDRE (Setup_fdre_C_D)       -0.043    39.957    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.957    
                         arrival time                          -1.137    
  -------------------------------------------------------------------
                         slack                                 38.820    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_out
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        6.568ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.337ns  (logic 0.456ns (34.112%)  route 0.881ns (65.888%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.881     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X35Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X35Y98         FDCE (Setup_fdce_C_D)       -0.095     7.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                  6.568    

Slack (MET) :             6.700ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.032ns  (logic 0.419ns (40.605%)  route 0.613ns (59.395%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.613     1.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X35Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X35Y98         FDCE (Setup_fdce_C_D)       -0.268     7.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -1.032    
  -------------------------------------------------------------------
                         slack                                  6.700    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.424%)  route 0.592ns (58.576%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.592     1.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X54Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X54Y98         FDCE (Setup_fdce_C_D)       -0.222     7.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.068ns  (logic 0.456ns (42.701%)  route 0.612ns (57.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.612     1.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X55Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X55Y98         FDCE (Setup_fdce_C_D)       -0.093     7.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                  6.839    

Slack (MET) :             6.856ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.874ns  (logic 0.419ns (47.928%)  route 0.455ns (52.072%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.455     0.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X55Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X55Y98         FDCE (Setup_fdce_C_D)       -0.270     7.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                  6.856    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.033ns  (logic 0.456ns (44.124%)  route 0.577ns (55.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.577     1.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X33Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X33Y98         FDCE (Setup_fdce_C_D)       -0.095     7.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.022ns  (logic 0.456ns (44.628%)  route 0.566ns (55.372%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.566     1.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X35Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X35Y98         FDCE (Setup_fdce_C_D)       -0.093     7.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.908ns  (logic 0.456ns (50.230%)  route 0.452ns (49.770%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.452     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X55Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X55Y99         FDCE (Setup_fdce_C_D)       -0.095     7.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                  6.997    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_out
  To Clock:  phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.580ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.155ns  (logic 0.419ns (36.277%)  route 0.736ns (63.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.736     1.155    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[4]
    SLICE_X9Y122         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X9Y122         FDRE (Setup_fdre_C_D)       -0.265     7.735    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -1.155    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.225ns  (logic 0.456ns (37.217%)  route 0.769ns (62.783%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119                                      0.000     0.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
    SLICE_X7Y119         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=2, routed)           0.769     1.225    core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg
    SLICE_X7Y120         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y120         FDRE (Setup_fdre_C_D)       -0.095     7.905    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.225    
  -------------------------------------------------------------------
                         slack                                  6.680    

Slack (MET) :             6.765ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.016ns  (logic 0.419ns (41.250%)  route 0.597ns (58.750%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.597     1.016    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X4Y124         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y124         FDRE (Setup_fdre_C_D)       -0.219     7.781    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          7.781    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                  6.765    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.172ns  (logic 0.456ns (38.914%)  route 0.716ns (61.086%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.716     1.172    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[0]
    SLICE_X8Y120         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X8Y120         FDRE (Setup_fdre_C_D)       -0.047     7.953    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.172    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             6.782ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.173ns  (logic 0.456ns (38.860%)  route 0.717ns (61.140%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.717     1.173    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[5]
    SLICE_X12Y124        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y124        FDRE (Setup_fdre_C_D)       -0.045     7.955    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  6.782    

Slack (MET) :             6.785ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.952ns  (logic 0.478ns (50.207%)  route 0.474ns (49.793%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122                                     0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=1, routed)           0.474     0.952    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[8]
    SLICE_X9Y122         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X9Y122         FDRE (Setup_fdre_C_D)       -0.263     7.737    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.737    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                  6.785    

Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.847%)  route 0.588ns (53.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122                                     0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.588     1.106    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[7]
    SLICE_X11Y120        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X11Y120        FDRE (Setup_fdre_C_D)       -0.095     7.905    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  6.799    

Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.153ns  (logic 0.518ns (44.912%)  route 0.635ns (55.088%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123                                     0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/Q
                         net (fo=1, routed)           0.635     1.153    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[11]
    SLICE_X12Y124        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y124        FDRE (Setup_fdre_C_D)       -0.047     7.953    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.153    
  -------------------------------------------------------------------
                         slack                                  6.800    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.973ns  (logic 0.478ns (49.140%)  route 0.495ns (50.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123                                     0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/Q
                         net (fo=1, routed)           0.495     0.973    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[9]
    SLICE_X12Y125        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y125        FDRE (Setup_fdre_C_D)       -0.214     7.786    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.133ns  (logic 0.518ns (45.706%)  route 0.615ns (54.294%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123                                     0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/Q
                         net (fo=1, routed)           0.615     1.133    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[10]
    SLICE_X12Y125        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y125        FDRE (Setup_fdre_C_D)       -0.047     7.953    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                  6.820    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_out
  To Clock:  phy_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.571ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.324ns  (logic 0.518ns (39.119%)  route 0.806ns (60.881%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108                                      0.000     0.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           0.806     1.324    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X3Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y108         FDRE (Setup_fdre_C_D)       -0.105     7.895    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.895    
                         arrival time                          -1.324    
  -------------------------------------------------------------------
                         slack                                  6.571    

Slack (MET) :             6.605ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.292ns  (logic 0.518ns (40.083%)  route 0.774ns (59.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108                                      0.000     0.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.774     1.292    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X3Y109         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y109         FDRE (Setup_fdre_C_D)       -0.103     7.897    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.897    
                         arrival time                          -1.292    
  -------------------------------------------------------------------
                         slack                                  6.605    

Slack (MET) :             6.677ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.260ns  (logic 0.456ns (36.186%)  route 0.804ns (63.814%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110                                      0.000     0.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/C
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/Q
                         net (fo=1, routed)           0.804     1.260    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]
    SLICE_X6Y110         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y110         FDRE (Setup_fdre_C_D)       -0.063     7.937    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          7.937    
                         arrival time                          -1.260    
  -------------------------------------------------------------------
                         slack                                  6.677    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.252ns  (logic 0.456ns (36.420%)  route 0.796ns (63.580%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110                                      0.000     0.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           0.796     1.252    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X6Y110         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y110         FDRE (Setup_fdre_C_D)       -0.056     7.944    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -1.252    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.706ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.263ns  (logic 0.456ns (36.103%)  route 0.807ns (63.897%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111                                      0.000     0.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/Q
                         net (fo=1, routed)           0.807     1.263    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[11]
    SLICE_X6Y111         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y111         FDRE (Setup_fdre_C_D)       -0.031     7.969    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -1.263    
  -------------------------------------------------------------------
                         slack                                  6.706    

Slack (MET) :             6.734ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.417%)  route 0.763ns (62.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108                                      0.000     0.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           0.763     1.219    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[8]
    SLICE_X5Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y108         FDRE (Setup_fdre_C_D)       -0.047     7.953    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                  6.734    

Slack (MET) :             6.765ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.154ns  (logic 0.518ns (44.889%)  route 0.636ns (55.111%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108                                      0.000     0.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.636     1.154    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X5Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y108         FDRE (Setup_fdre_C_D)       -0.081     7.919    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.919    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                  6.765    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.133ns  (logic 0.456ns (40.235%)  route 0.677ns (59.765%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108                                      0.000     0.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.677     1.133    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X5Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y108         FDRE (Setup_fdre_C_D)       -0.095     7.905    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.801ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.152ns  (logic 0.456ns (39.593%)  route 0.696ns (60.407%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119                                      0.000     0.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
    SLICE_X7Y119         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=2, routed)           0.696     1.152    core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg
    SLICE_X8Y116         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X8Y116         FDRE (Setup_fdre_C_D)       -0.047     7.953    core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                  6.801    

Slack (MET) :             6.821ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.114ns  (logic 0.456ns (40.927%)  route 0.658ns (59.073%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110                                      0.000     0.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/Q
                         net (fo=1, routed)           0.658     1.114    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[9]
    SLICE_X6Y110         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y110         FDRE (Setup_fdre_C_D)       -0.065     7.935    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.935    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  6.821    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_mmcm_out
  To Clock:  clk_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        4.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.456ns (14.517%)  route 2.685ns (85.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.962ns = ( 13.962 - 8.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.631     6.249    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDPE (Prop_fdpe_C_Q)         0.456     6.705 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=305, routed)         2.685     9.390    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[0]_0[0]
    SLICE_X7Y119         FDPE                                         f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.576    13.962    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X7Y119         FDPE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              0.311    14.273    
                         clock uncertainty           -0.071    14.202    
    SLICE_X7Y119         FDPE (Recov_fdpe_C_PRE)     -0.359    13.843    core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         13.843    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             5.062ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.773ns (32.197%)  route 1.628ns (67.803%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 13.892 - 8.000 ) 
    Source Clock Delay      (SCD):    6.228ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.610     6.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X54Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100        FDRE (Prop_fdre_C_Q)         0.478     6.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X54Y100        LUT2 (Prop_lut2_I1_O)        0.295     7.855 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.774     8.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X54Y99         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.505    13.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.232    14.124    
                         clock uncertainty           -0.071    14.052    
    SLICE_X54Y99         FDPE (Recov_fdpe_C_PRE)     -0.361    13.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  5.062    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.718ns (30.498%)  route 1.636ns (69.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 13.890 - 8.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.625     6.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X35Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.419     6.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     7.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X35Y100        LUT2 (Prop_lut2_I1_O)        0.299     7.810 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.788     8.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X36Y100        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.504    13.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.328    14.218    
                         clock uncertainty           -0.071    14.147    
    SLICE_X36Y100        FDPE (Recov_fdpe_C_PRE)     -0.359    13.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.788    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.718ns (30.498%)  route 1.636ns (69.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 13.890 - 8.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.625     6.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X35Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.419     6.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     7.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X35Y100        LUT2 (Prop_lut2_I1_O)        0.299     7.810 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.788     8.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X36Y100        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.504    13.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.328    14.218    
                         clock uncertainty           -0.071    14.147    
    SLICE_X36Y100        FDPE (Recov_fdpe_C_PRE)     -0.359    13.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.788    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.718ns (30.498%)  route 1.636ns (69.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 13.890 - 8.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.625     6.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X35Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.419     6.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     7.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X35Y100        LUT2 (Prop_lut2_I1_O)        0.299     7.810 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.788     8.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X36Y100        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.504    13.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.328    14.218    
                         clock uncertainty           -0.071    14.147    
    SLICE_X36Y100        FDPE (Recov_fdpe_C_PRE)     -0.359    13.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.788    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.456ns (20.529%)  route 1.765ns (79.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 13.889 - 8.000 ) 
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.623     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     6.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.765     8.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.503    13.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.328    14.217    
                         clock uncertainty           -0.071    14.146    
    SLICE_X38Y101        FDCE (Recov_fdce_C_CLR)     -0.319    13.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         13.827    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.773ns (35.775%)  route 1.388ns (64.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.875ns = ( 13.875 - 8.000 ) 
    Source Clock Delay      (SCD):    6.228ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.610     6.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X54Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100        FDRE (Prop_fdre_C_Q)         0.478     6.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X54Y100        LUT2 (Prop_lut2_I1_O)        0.295     7.855 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.534     8.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X53Y100        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.489    13.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.328    14.203    
                         clock uncertainty           -0.071    14.132    
    SLICE_X53Y100        FDPE (Recov_fdpe_C_PRE)     -0.359    13.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.773    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.773ns (35.775%)  route 1.388ns (64.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.875ns = ( 13.875 - 8.000 ) 
    Source Clock Delay      (SCD):    6.228ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.610     6.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X54Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100        FDRE (Prop_fdre_C_Q)         0.478     6.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X54Y100        LUT2 (Prop_lut2_I1_O)        0.295     7.855 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.534     8.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X53Y100        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.489    13.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.328    14.203    
                         clock uncertainty           -0.071    14.132    
    SLICE_X53Y100        FDPE (Recov_fdpe_C_PRE)     -0.359    13.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.773    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.456ns (24.110%)  route 1.435ns (75.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 13.890 - 8.000 ) 
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.623     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     6.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.435     8.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.504    13.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism              0.311    14.201    
                         clock uncertainty           -0.071    14.130    
    SLICE_X36Y101        FDCE (Recov_fdce_C_CLR)     -0.405    13.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.456ns (24.110%)  route 1.435ns (75.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 13.890 - 8.000 ) 
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.623     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     6.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.435     8.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162    10.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.504    13.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.311    14.201    
                         clock uncertainty           -0.071    14.130    
    SLICE_X36Y101        FDCE (Recov_fdce_C_CLR)     -0.405    13.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                  5.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.593%)  route 0.182ns (56.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.559     1.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.964 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X51Y100        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.830     2.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X51Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.283     2.089    
    SLICE_X51Y100        FDPE (Remov_fdpe_C_PRE)     -0.095     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.651%)  route 0.198ns (58.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.559     1.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.964 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.198     2.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X52Y99         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.835     2.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X52Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.278     2.099    
    SLICE_X52Y99         FDPE (Remov_fdpe_C_PRE)     -0.095     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.211%)  route 0.210ns (59.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.559     1.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.964 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.210     2.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X53Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.835     2.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X53Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.278     2.099    
    SLICE_X53Y97         FDCE (Remov_fdce_C_CLR)     -0.092     2.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.211%)  route 0.210ns (59.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.559     1.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.964 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.210     2.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X53Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.835     2.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X53Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.278     2.099    
    SLICE_X53Y97         FDCE (Remov_fdce_C_CLR)     -0.092     2.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.211%)  route 0.210ns (59.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.559     1.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.964 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.210     2.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X53Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.835     2.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X53Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.278     2.099    
    SLICE_X53Y97         FDCE (Remov_fdce_C_CLR)     -0.092     2.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.793%)  route 0.213ns (60.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.565     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.213     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X36Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.842     2.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X36Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.278     2.106    
    SLICE_X36Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.793%)  route 0.213ns (60.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.565     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.213     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X36Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.842     2.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X36Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.278     2.106    
    SLICE_X36Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.211%)  route 0.210ns (59.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.559     1.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.964 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.210     2.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X53Y97         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.835     2.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X53Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.278     2.099    
    SLICE_X53Y97         FDPE (Remov_fdpe_C_PRE)     -0.095     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.718%)  route 0.214ns (60.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.559     1.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.964 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.214     2.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X52Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.835     2.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X52Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.278     2.099    
    SLICE_X52Y97         FDCE (Remov_fdce_C_CLR)     -0.092     2.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.718%)  route 0.214ns (60.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.559     1.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.964 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.214     2.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X52Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.835     2.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X52Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.278     2.099    
    SLICE_X52Y97         FDCE (Remov_fdce_C_CLR)     -0.092     2.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.506ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.120ns (22.253%)  route 3.913ns (77.747%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 36.385 - 33.000 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598     3.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDRE (Prop_fdre_C_Q)         0.518     4.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X50Y124        LUT6 (Prop_lut6_I3_O)        0.124     5.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.861     6.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y123        LUT4 (Prop_lut4_I3_O)        0.152     6.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.463     7.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.326     8.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.730     8.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X47Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    36.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X47Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.383    36.768    
                         clock uncertainty           -0.035    36.733    
    SLICE_X47Y108        FDCE (Recov_fdce_C_CLR)     -0.405    36.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.328    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                 27.506    

Slack (MET) :             27.506ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.120ns (22.253%)  route 3.913ns (77.747%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 36.385 - 33.000 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598     3.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDRE (Prop_fdre_C_Q)         0.518     4.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X50Y124        LUT6 (Prop_lut6_I3_O)        0.124     5.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.861     6.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y123        LUT4 (Prop_lut4_I3_O)        0.152     6.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.463     7.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.326     8.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.730     8.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X47Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    36.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X47Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.383    36.768    
                         clock uncertainty           -0.035    36.733    
    SLICE_X47Y108        FDCE (Recov_fdce_C_CLR)     -0.405    36.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.328    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                 27.506    

Slack (MET) :             27.506ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.120ns (22.253%)  route 3.913ns (77.747%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 36.385 - 33.000 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598     3.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDRE (Prop_fdre_C_Q)         0.518     4.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X50Y124        LUT6 (Prop_lut6_I3_O)        0.124     5.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.861     6.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y123        LUT4 (Prop_lut4_I3_O)        0.152     6.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.463     7.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.326     8.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.730     8.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X47Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    36.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X47Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.383    36.768    
                         clock uncertainty           -0.035    36.733    
    SLICE_X47Y108        FDCE (Recov_fdce_C_CLR)     -0.405    36.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.328    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                 27.506    

Slack (MET) :             27.506ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.120ns (22.253%)  route 3.913ns (77.747%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 36.385 - 33.000 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598     3.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDRE (Prop_fdre_C_Q)         0.518     4.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X50Y124        LUT6 (Prop_lut6_I3_O)        0.124     5.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.861     6.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y123        LUT4 (Prop_lut4_I3_O)        0.152     6.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.463     7.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.326     8.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.730     8.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X47Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    36.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X47Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.383    36.768    
                         clock uncertainty           -0.035    36.733    
    SLICE_X47Y108        FDCE (Recov_fdce_C_CLR)     -0.405    36.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.328    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                 27.506    

Slack (MET) :             27.592ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.120ns (22.253%)  route 3.913ns (77.747%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 36.385 - 33.000 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598     3.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDRE (Prop_fdre_C_Q)         0.518     4.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X50Y124        LUT6 (Prop_lut6_I3_O)        0.124     5.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.861     6.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y123        LUT4 (Prop_lut4_I3_O)        0.152     6.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.463     7.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.326     8.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.730     8.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    36.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.383    36.768    
                         clock uncertainty           -0.035    36.733    
    SLICE_X46Y108        FDCE (Recov_fdce_C_CLR)     -0.319    36.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.414    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                 27.592    

Slack (MET) :             27.592ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.120ns (22.253%)  route 3.913ns (77.747%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 36.385 - 33.000 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598     3.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDRE (Prop_fdre_C_Q)         0.518     4.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X50Y124        LUT6 (Prop_lut6_I3_O)        0.124     5.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.861     6.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y123        LUT4 (Prop_lut4_I3_O)        0.152     6.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.463     7.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.326     8.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.730     8.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    36.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.383    36.768    
                         clock uncertainty           -0.035    36.733    
    SLICE_X46Y108        FDCE (Recov_fdce_C_CLR)     -0.319    36.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.414    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                 27.592    

Slack (MET) :             27.592ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.120ns (22.253%)  route 3.913ns (77.747%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 36.385 - 33.000 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598     3.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDRE (Prop_fdre_C_Q)         0.518     4.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X50Y124        LUT6 (Prop_lut6_I3_O)        0.124     5.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.861     6.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y123        LUT4 (Prop_lut4_I3_O)        0.152     6.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.463     7.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.326     8.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.730     8.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    36.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.383    36.768    
                         clock uncertainty           -0.035    36.733    
    SLICE_X46Y108        FDCE (Recov_fdce_C_CLR)     -0.319    36.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.414    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                 27.592    

Slack (MET) :             27.592ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.120ns (22.253%)  route 3.913ns (77.747%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 36.385 - 33.000 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598     3.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDRE (Prop_fdre_C_Q)         0.518     4.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X50Y124        LUT6 (Prop_lut6_I3_O)        0.124     5.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.861     6.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y123        LUT4 (Prop_lut4_I3_O)        0.152     6.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.463     7.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.326     8.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.730     8.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    36.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.383    36.768    
                         clock uncertainty           -0.035    36.733    
    SLICE_X46Y108        FDCE (Recov_fdce_C_CLR)     -0.319    36.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.414    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                 27.592    

Slack (MET) :             27.704ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 1.120ns (23.165%)  route 3.715ns (76.835%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 36.385 - 33.000 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598     3.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDRE (Prop_fdre_C_Q)         0.518     4.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X50Y124        LUT6 (Prop_lut6_I3_O)        0.124     5.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.861     6.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y123        LUT4 (Prop_lut4_I3_O)        0.152     6.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.463     7.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.326     8.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.532     8.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    36.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.383    36.768    
                         clock uncertainty           -0.035    36.733    
    SLICE_X48Y108        FDCE (Recov_fdce_C_CLR)     -0.405    36.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.328    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                 27.704    

Slack (MET) :             27.704ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 1.120ns (23.165%)  route 3.715ns (76.835%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 36.385 - 33.000 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598     3.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDRE (Prop_fdre_C_Q)         0.518     4.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X50Y124        LUT6 (Prop_lut6_I3_O)        0.124     5.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.861     6.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y123        LUT4 (Prop_lut4_I3_O)        0.152     6.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.463     7.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X48Y108        LUT1 (Prop_lut1_I0_O)        0.326     8.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.532     8.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    36.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.383    36.768    
                         clock uncertainty           -0.035    36.733    
    SLICE_X48Y108        FDCE (Recov_fdce_C_CLR)     -0.405    36.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.328    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                 27.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.705%)  route 0.173ns (51.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X50Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164     1.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.173     1.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X51Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism             -0.135     1.694    
    SLICE_X51Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.705%)  route 0.173ns (51.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X50Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164     1.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.173     1.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X51Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism             -0.135     1.694    
    SLICE_X51Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.705%)  route 0.173ns (51.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X50Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164     1.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.173     1.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X51Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism             -0.135     1.694    
    SLICE_X51Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.571%)  route 0.188ns (53.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X50Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164     1.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.188     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X52Y102        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.140     1.687    
    SLICE_X52Y102        FDPE (Remov_fdpe_C_PRE)     -0.095     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.571%)  route 0.188ns (53.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X50Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164     1.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.188     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X52Y102        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.140     1.687    
    SLICE_X52Y102        FDPE (Remov_fdpe_C_PRE)     -0.095     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.597%)  route 0.187ns (59.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDPE (Prop_fdpe_C_Q)         0.128     1.550 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.187     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X51Y102        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.140     1.688    
    SLICE_X51Y102        FDPE (Remov_fdpe_C_PRE)     -0.149     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.258%)  route 0.237ns (62.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.237     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X55Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X55Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.140     1.689    
    SLICE_X55Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.258%)  route 0.237ns (62.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.237     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X55Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X55Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.140     1.689    
    SLICE_X55Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.747%)  route 0.290ns (67.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.290     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X56Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.140     1.690    
    SLICE_X56Y99         FDCE (Remov_fdce_C_CLR)     -0.067     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.747%)  route 0.290ns (67.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.290     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X56Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.140     1.690    
    SLICE_X56Y99         FDCE (Remov_fdce_C_CLR)     -0.067     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  phy_rx_clk
  To Clock:  phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       37.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.882ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.421ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (phy_rx_clk rise@40.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.456ns (20.607%)  route 1.757ns (79.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 43.167 - 40.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.973    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     2.484 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.790     3.274    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/clk_bufr
    SLICE_X3Y120         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDPE (Prop_fdpe_C_Q)         0.456     3.730 f  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg[0]/Q
                         net (fo=44, routed)          1.757     5.487    core_inst/eth_mac_inst/rx_fifo/fifo_inst/SR[0]
    SLICE_X8Y122         FDPE                                         f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    41.862    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    42.347 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.820    43.167    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X8Y122         FDPE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              0.137    43.304    
                         clock uncertainty           -0.035    43.269    
    SLICE_X8Y122         FDPE (Recov_fdpe_C_PRE)     -0.361    42.908    core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         42.908    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                 37.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.141ns (16.192%)  route 0.730ns (83.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.792ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.447    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     0.539 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.253     0.792    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/clk_bufr
    SLICE_X3Y120         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDPE (Prop_fdpe_C_Q)         0.141     0.933 f  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg[0]/Q
                         net (fo=44, routed)          0.730     1.663    core_inst/eth_mac_inst/rx_fifo/fifo_inst/SR[0]
    SLICE_X8Y122         FDPE                                         f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.740    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     0.994 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.313     1.307    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X8Y122         FDPE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.455     0.852    
    SLICE_X8Y122         FDPE (Remov_fdpe_C_PRE)     -0.071     0.781    core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.882    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  phy_tx_clk
  To Clock:  phy_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       38.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.180ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (phy_tx_clk rise@40.000ns - phy_tx_clk rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.518ns (37.005%)  route 0.882ns (62.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 44.905 - 40.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.626     5.209    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/CLK
    SLICE_X8Y112         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDPE (Prop_fdpe_C_Q)         0.518     5.727 f  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[0]/Q
                         net (fo=29, routed)          0.882     6.608    core_inst/eth_mac_inst/tx_fifo/fifo_inst/Q[0]
    SLICE_X9Y114         FDPE                                         f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.503    44.905    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X9Y114         FDPE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism              0.277    45.183    
                         clock uncertainty           -0.035    45.147    
    SLICE_X9Y114         FDPE (Recov_fdpe_C_PRE)     -0.359    44.788    core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         44.788    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                 38.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_tx_clk rise@0.000ns - phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.551%)  route 0.356ns (68.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.566     1.471    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/CLK
    SLICE_X8Y112         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDPE (Prop_fdpe_C_Q)         0.164     1.635 f  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[0]/Q
                         net (fo=29, routed)          0.356     1.991    core_inst/eth_mac_inst/tx_fifo/fifo_inst/Q[0]
    SLICE_X9Y114         FDPE                                         f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.835     1.985    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X9Y114         FDPE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism             -0.500     1.485    
    SLICE_X9Y114         FDPE (Remov_fdpe_C_PRE)     -0.095     1.390    core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.601    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25mhz_mmcm_out
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKOUT1
                            (clock source 'clk_25mhz_mmcm_out'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            phy_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.372ns  (logic 3.640ns (43.474%)  route 4.732ns (56.526%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_mmcm_out fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233    22.715    clk_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    22.803 f  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.719    24.522    clk_25mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    24.618 f  clk_25mhz_bufg_inst/O
                         net (fo=1, routed)           3.013    27.631    phy_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         3.544    31.175 f  phy_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000    31.175    phy_ref_clk
    G18                                                               f  phy_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKOUT1
                            (clock source 'clk_25mhz_mmcm_out'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            phy_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.522ns  (logic 1.270ns (50.375%)  route 1.251ns (49.625%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_25mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_25mhz_bufg_inst/O
                         net (fo=1, routed)           0.752     2.017    phy_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         1.244     3.261 r  phy_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.261    phy_ref_clk
    G18                                                               r  phy_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_mmcm_out
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_reset_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.091ns  (logic 4.147ns (51.261%)  route 3.943ns (48.739%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.631     6.249    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDPE (Prop_fdpe_C_Q)         0.456     6.705 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=305, routed)         2.270     8.975    sync_reset_inst/Q[0]
    SLICE_X1Y109         LUT1 (Prop_lut1_I0_O)        0.124     9.099 r  sync_reset_inst/phy_reset_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.674    10.773    phy_reset_n_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.567    14.340 r  phy_reset_n_OBUF_inst/O
                         net (fo=0)                   0.000    14.340    phy_reset_n
    C16                                                               r  phy_reset_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.766ns  (logic 4.033ns (51.930%)  route 3.733ns (48.070%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.642     6.261    core_inst/clk_int
    SLICE_X28Y93         FDRE                                         r  core_inst/led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     6.717 r  core_inst/led_reg_reg[0]/Q
                         net (fo=1, routed)           3.733    10.450    led7_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.027 r  led7_OBUF_inst/O
                         net (fo=0)                   0.000    14.027    led7
    T10                                                               r  led7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.741ns  (logic 4.030ns (52.065%)  route 3.711ns (47.935%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.642     6.261    core_inst/clk_int
    SLICE_X28Y95         FDRE                                         r  core_inst/led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.456     6.717 r  core_inst/led_reg_reg[1]/Q
                         net (fo=1, routed)           3.711    10.427    led6_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.002 r  led6_OBUF_inst/O
                         net (fo=0)                   0.000    14.002    led6
    T9                                                                r  led6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.583ns  (logic 3.985ns (52.551%)  route 3.598ns (47.449%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.625     6.243    core_inst/clk_int
    SLICE_X32Y104        FDRE                                         r  core_inst/led_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.456     6.699 r  core_inst/led_reg_reg[7]/Q
                         net (fo=1, routed)           3.598    10.298    led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.529    13.827 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.827    led0_g
    F6                                                                r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.499ns  (logic 3.986ns (53.150%)  route 3.513ns (46.850%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.626     6.244    core_inst/clk_int
    SLICE_X32Y101        FDRE                                         r  core_inst/led_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.456     6.700 r  core_inst/led_reg_reg[3]/Q
                         net (fo=1, routed)           3.513    10.214    led4_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    13.743 r  led4_OBUF_inst/O
                         net (fo=0)                   0.000    13.743    led4
    H5                                                                r  led4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led2_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.489ns  (logic 3.971ns (53.022%)  route 3.518ns (46.978%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.625     6.243    core_inst/clk_int
    SLICE_X32Y104        FDRE                                         r  core_inst/led_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.456     6.699 r  core_inst/led_reg_reg[5]/Q
                         net (fo=1, routed)           3.518    10.218    led2_g_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.515    13.733 r  led2_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.733    led2_g
    J2                                                                r  led2_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.480ns  (logic 3.967ns (53.030%)  route 3.513ns (46.970%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.626     6.244    core_inst/clk_int
    SLICE_X32Y100        FDRE                                         r  core_inst/led_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.456     6.700 r  core_inst/led_reg_reg[2]/Q
                         net (fo=1, routed)           3.513    10.214    led5_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    13.724 r  led5_OBUF_inst/O
                         net (fo=0)                   0.000    13.724    led5
    J5                                                                r  led5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.384ns  (logic 3.972ns (53.797%)  route 3.412ns (46.203%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.625     6.243    core_inst/clk_int
    SLICE_X32Y104        FDRE                                         r  core_inst/led_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.456     6.699 r  core_inst/led_reg_reg[6]/Q
                         net (fo=1, routed)           3.412    10.111    led1_g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         3.516    13.628 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.628    led1_g
    J4                                                                r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led3_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.358ns  (logic 3.977ns (54.059%)  route 3.380ns (45.941%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.626     6.244    core_inst/clk_int
    SLICE_X32Y101        FDRE                                         r  core_inst/led_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.456     6.700 r  core_inst/led_reg_reg[4]/Q
                         net (fo=1, routed)           3.380    10.080    led3_g_OBUF
    H6                   OBUF (Prop_obuf_I_O)         3.521    13.602 r  led3_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.602    led3_g
    H6                                                                r  led3_g (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/led_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led3_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.530ns  (logic 1.363ns (53.898%)  route 1.166ns (46.102%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.566     1.830    core_inst/clk_int
    SLICE_X32Y101        FDRE                                         r  core_inst/led_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.141     1.971 r  core_inst/led_reg_reg[4]/Q
                         net (fo=1, routed)           1.166     3.138    led3_g_OBUF
    H6                   OBUF (Prop_obuf_I_O)         1.222     4.360 r  led3_g_OBUF_inst/O
                         net (fo=0)                   0.000     4.360    led3_g
    H6                                                                r  led3_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.547ns  (logic 1.359ns (53.332%)  route 1.189ns (46.668%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.565     1.829    core_inst/clk_int
    SLICE_X32Y104        FDRE                                         r  core_inst/led_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.141     1.970 r  core_inst/led_reg_reg[6]/Q
                         net (fo=1, routed)           1.189     3.159    led1_g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         1.218     4.377 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     4.377    led1_g
    J4                                                                r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led2_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.578ns  (logic 1.357ns (52.651%)  route 1.220ns (47.349%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.565     1.829    core_inst/clk_int
    SLICE_X32Y104        FDRE                                         r  core_inst/led_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.141     1.970 r  core_inst/led_reg_reg[5]/Q
                         net (fo=1, routed)           1.220     3.191    led2_g_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.216     4.407 r  led2_g_OBUF_inst/O
                         net (fo=0)                   0.000     4.407    led2_g
    J2                                                                r  led2_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.353ns (52.431%)  route 1.227ns (47.569%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.566     1.830    core_inst/clk_int
    SLICE_X32Y100        FDRE                                         r  core_inst/led_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.141     1.971 r  core_inst/led_reg_reg[2]/Q
                         net (fo=1, routed)           1.227     3.199    led5_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.212     4.410 r  led5_OBUF_inst/O
                         net (fo=0)                   0.000     4.410    led5
    J5                                                                r  led5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.599ns  (logic 1.372ns (52.776%)  route 1.227ns (47.224%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.566     1.830    core_inst/clk_int
    SLICE_X32Y101        FDRE                                         r  core_inst/led_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.141     1.971 r  core_inst/led_reg_reg[3]/Q
                         net (fo=1, routed)           1.227     3.199    led4_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.231     4.429 r  led4_OBUF_inst/O
                         net (fo=0)                   0.000     4.429    led4
    H5                                                                r  led4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.639ns  (logic 1.371ns (51.947%)  route 1.268ns (48.053%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.565     1.829    core_inst/clk_int
    SLICE_X32Y104        FDRE                                         r  core_inst/led_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.141     1.970 r  core_inst/led_reg_reg[7]/Q
                         net (fo=1, routed)           1.268     3.239    led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         1.230     4.469 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     4.469    led0_g
    F6                                                                r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.760ns  (logic 1.416ns (51.306%)  route 1.344ns (48.693%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.572     1.836    core_inst/clk_int
    SLICE_X28Y95         FDRE                                         r  core_inst/led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  core_inst/led_reg_reg[1]/Q
                         net (fo=1, routed)           1.344     3.321    led6_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.596 r  led6_OBUF_inst/O
                         net (fo=0)                   0.000     4.596    led6
    T9                                                                r  led6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/led_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.781ns  (logic 1.418ns (51.011%)  route 1.362ns (48.989%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.572     1.836    core_inst/clk_int
    SLICE_X28Y93         FDRE                                         r  core_inst/led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  core_inst/led_reg_reg[0]/Q
                         net (fo=1, routed)           1.362     3.340    led7_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.617 r  led7_OBUF_inst/O
                         net (fo=0)                   0.000     4.617    led7
    T10                                                               r  led7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_reset_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.810ns  (logic 1.454ns (51.735%)  route 1.356ns (48.265%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.570     1.834    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDPE (Prop_fdpe_C_Q)         0.141     1.975 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=305, routed)         1.032     3.007    sync_reset_inst/Q[0]
    SLICE_X1Y109         LUT1 (Prop_lut1_I0_O)        0.045     3.052 r  sync_reset_inst/phy_reset_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.325     3.377    phy_reset_n_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.268     4.645 r  phy_reset_n_OBUF_inst/O
                         net (fo=0)                   0.000     4.645    phy_reset_n
    C16                                                               r  phy_reset_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_mmcm_out

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 0.124ns (3.475%)  route 3.444ns (96.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm_inst/LOCKED
                         net (fo=1, routed)           2.916     2.916    sync_reset_inst/mmcm_locked
    SLICE_X15Y101        LUT1 (Prop_lut1_I0_O)        0.124     3.040 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.528     3.568    sync_reset_inst/rst0
    SLICE_X15Y101        FDPE                                         f  sync_reset_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.509     5.895    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 clk_mmcm_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 0.124ns (3.475%)  route 3.444ns (96.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm_inst/LOCKED
                         net (fo=1, routed)           2.916     2.916    sync_reset_inst/mmcm_locked
    SLICE_X15Y101        LUT1 (Prop_lut1_I0_O)        0.124     3.040 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.528     3.568    sync_reset_inst/rst0
    SLICE_X15Y101        FDPE                                         f  sync_reset_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.509     5.895    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 clk_mmcm_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 0.124ns (3.475%)  route 3.444ns (96.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm_inst/LOCKED
                         net (fo=1, routed)           2.916     2.916    sync_reset_inst/mmcm_locked
    SLICE_X15Y101        LUT1 (Prop_lut1_I0_O)        0.124     3.040 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.528     3.568    sync_reset_inst/rst0
    SLICE_X15Y101        FDPE                                         f  sync_reset_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.509     5.895    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 clk_mmcm_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 0.124ns (3.475%)  route 3.444ns (96.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm_inst/LOCKED
                         net (fo=1, routed)           2.916     2.916    sync_reset_inst/mmcm_locked
    SLICE_X15Y101        LUT1 (Prop_lut1_I0_O)        0.124     3.040 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.528     3.568    sync_reset_inst/rst0
    SLICE_X15Y101        FDPE                                         f  sync_reset_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.509     5.895    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.520ns  (logic 0.045ns (2.961%)  route 1.475ns (97.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm_inst/LOCKED
                         net (fo=1, routed)           1.302     1.302    sync_reset_inst/mmcm_locked
    SLICE_X15Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.347 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.173     1.520    sync_reset_inst/rst0
    SLICE_X15Y101        FDPE                                         f  sync_reset_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.841     2.384    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 clk_mmcm_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.520ns  (logic 0.045ns (2.961%)  route 1.475ns (97.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm_inst/LOCKED
                         net (fo=1, routed)           1.302     1.302    sync_reset_inst/mmcm_locked
    SLICE_X15Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.347 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.173     1.520    sync_reset_inst/rst0
    SLICE_X15Y101        FDPE                                         f  sync_reset_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.841     2.384    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 clk_mmcm_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.520ns  (logic 0.045ns (2.961%)  route 1.475ns (97.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm_inst/LOCKED
                         net (fo=1, routed)           1.302     1.302    sync_reset_inst/mmcm_locked
    SLICE_X15Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.347 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.173     1.520    sync_reset_inst/rst0
    SLICE_X15Y101        FDPE                                         f  sync_reset_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.841     2.384    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 clk_mmcm_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.520ns  (logic 0.045ns (2.961%)  route 1.475ns (97.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm_inst/LOCKED
                         net (fo=1, routed)           1.302     1.302    sync_reset_inst/mmcm_locked
    SLICE_X15Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.347 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.173     1.520    sync_reset_inst/rst0
    SLICE_X15Y101        FDPE                                         f  sync_reset_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.841     2.384    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_mmcm_out
  To Clock:  clk_mmcm_out

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.461ns  (logic 2.489ns (55.794%)  route 1.972ns (44.206%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns
    Source Clock Delay      (SCD):    6.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.623     6.242    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X34Y72         SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     7.859 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.524     8.382    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X34Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     9.136 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.847     9.983    u_ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X35Y74         LUT2 (Prop_lut2_I1_O)        0.118    10.101 r  u_ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.601    10.703    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X35Y73         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.504     5.891    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X35Y73         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.388ns  (logic 2.234ns (50.908%)  route 2.154ns (49.092%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.626     6.245    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X14Y74         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.606     7.851 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/Q
                         net (fo=1, routed)           1.268     9.119    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[2]
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     9.623 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.886    10.509    u_ila_0/inst/ila_core_inst/u_ila_regs/DOUT_O
    SLICE_X35Y74         LUT2 (Prop_lut2_I1_O)        0.124    10.633 r  u_ila_0/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.000    10.633    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X35Y74         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.502     5.889    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X35Y74         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.244ns  (logic 2.395ns (56.427%)  route 1.849ns (43.573%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.622     6.241    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X38Y72         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     7.855 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.794     8.649    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[1]
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.306 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.055    10.361    u_ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X36Y74         LUT2 (Prop_lut2_I1_O)        0.124    10.485 r  u_ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.000    10.485    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X36Y74         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.502     5.889    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X36Y74         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.259ns  (logic 1.766ns (54.187%)  route 1.493ns (45.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns
    Source Clock Delay      (SCD):    6.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.620     6.239    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X34Y74         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     7.853 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655     8.508    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X35Y74         LUT3 (Prop_lut3_I2_O)        0.152     8.660 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.838     9.498    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X31Y72         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.506     5.893    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X31Y72         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.259ns  (logic 1.766ns (54.187%)  route 1.493ns (45.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns
    Source Clock Delay      (SCD):    6.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.620     6.239    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X34Y74         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     7.853 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655     8.508    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X35Y74         LUT3 (Prop_lut3_I2_O)        0.152     8.660 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.838     9.498    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X31Y72         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.506     5.893    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X31Y72         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.259ns  (logic 1.766ns (54.187%)  route 1.493ns (45.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns
    Source Clock Delay      (SCD):    6.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.620     6.239    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X34Y74         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     7.853 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655     8.508    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X35Y74         LUT3 (Prop_lut3_I2_O)        0.152     8.660 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.838     9.498    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X31Y72         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.506     5.893    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X31Y72         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.259ns  (logic 1.766ns (54.187%)  route 1.493ns (45.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns
    Source Clock Delay      (SCD):    6.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.620     6.239    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X34Y74         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     7.853 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655     8.508    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X35Y74         LUT3 (Prop_lut3_I2_O)        0.152     8.660 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.838     9.498    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X31Y72         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.506     5.893    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X31Y72         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.259ns  (logic 1.766ns (54.187%)  route 1.493ns (45.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns
    Source Clock Delay      (SCD):    6.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.620     6.239    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X34Y74         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     7.853 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655     8.508    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X35Y74         LUT3 (Prop_lut3_I2_O)        0.152     8.660 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.838     9.498    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X31Y72         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.506     5.893    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X31Y72         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.117ns  (logic 1.766ns (56.650%)  route 1.351ns (43.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns
    Source Clock Delay      (SCD):    6.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.620     6.239    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X34Y74         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     7.853 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655     8.508    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X35Y74         LUT3 (Prop_lut3_I2_O)        0.152     8.660 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.696     9.356    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X32Y73         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.505     5.892    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X32Y73         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.117ns  (logic 1.766ns (56.650%)  route 1.351ns (43.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns
    Source Clock Delay      (SCD):    6.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.620     6.239    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X34Y74         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     7.853 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655     8.508    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X35Y74         LUT3 (Prop_lut3_I2_O)        0.152     8.660 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.696     9.356    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X32Y73         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.505     5.892    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X32Y73         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.560     1.824    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X35Y71         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]/Q
                         net (fo=1, routed)           0.102     2.067    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[0]
    SLICE_X36Y71         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.829     2.372    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X36Y71         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.556     1.820    u_ila_0/inst/ila_core_inst/u_ila_regs/DESIGN_CLK_I
    SLICE_X59Y72         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141     1.961 r  u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/Q
                         net (fo=2, routed)           0.115     2.077    u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag
    SLICE_X59Y72         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.824     2.367    u_ila_0/inst/ila_core_inst/u_ila_regs/S_DCLK_O
    SLICE_X59Y72         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.562     1.826    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X30Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.164     1.990 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/Q
                         net (fo=2, routed)           0.094     2.085    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[5]
    SLICE_X31Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.831     2.374    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X31Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.154%)  route 0.119ns (45.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.562     1.826    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X35Y80         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/Q
                         net (fo=2, routed)           0.119     2.087    u_ila_0/inst/ila_core_inst/debug_data_in[8]
    SLICE_X35Y81         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.832     2.375    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X35Y81         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[8]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.561     1.825    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X37Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.128     1.953 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.135     2.089    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X37Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.830     2.373    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X37Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.562     1.826    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X35Y69         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.128     1.954 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.135     2.089    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X35Y69         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.831     2.374    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X35Y69         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.514%)  route 0.122ns (46.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.562     1.826    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X35Y69         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.122     2.090    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg
    SLICE_X35Y69         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.831     2.374    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X35Y69         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.563     1.827    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X36Y68         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.128     1.955 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.135     2.090    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X36Y68         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.832     2.375    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X36Y68         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.897%)  route 0.114ns (41.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.558     1.822    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X30Y74         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.164     1.986 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/Q
                         net (fo=2, routed)           0.114     2.101    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[9]
    SLICE_X32Y74         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.826     2.369    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X32Y74         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.560     1.824    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X38Y69         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164     1.988 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/Q
                         net (fo=1, routed)           0.113     2.101    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[1]
    SLICE_X38Y68         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.831     2.374    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X38Y68         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_mmcm_out

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.981ns  (logic 1.344ns (67.832%)  route 0.637ns (32.168%))
  Logic Levels:           0  
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.630     3.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y95         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.637     5.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X48Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.513     5.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X48Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.960ns  (logic 1.344ns (68.569%)  route 0.616ns (31.431%))
  Logic Levels:           0  
  Clock Path Skew:        2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.630     3.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.616     5.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.511     5.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.960ns  (logic 1.343ns (68.519%)  route 0.617ns (31.481%))
  Logic Levels:           0  
  Clock Path Skew:        2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.630     3.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.165 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.617     5.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.511     5.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.942ns  (logic 1.336ns (68.803%)  route 0.606ns (31.197%))
  Logic Levels:           0  
  Clock Path Skew:        2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.630     3.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y95         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     5.158 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.606     5.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.511     5.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.930ns  (logic 1.317ns (68.244%)  route 0.613ns (31.756%))
  Logic Levels:           0  
  Clock Path Skew:        2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.630     3.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     5.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.613     5.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.511     5.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.921ns  (logic 1.343ns (69.910%)  route 0.578ns (30.090%))
  Logic Levels:           0  
  Clock Path Skew:        2.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.630     3.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X50Y96         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.165 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.578     5.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X52Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.504     5.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X52Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.898ns  (logic 1.314ns (69.233%)  route 0.584ns (30.767%))
  Logic Levels:           0  
  Clock Path Skew:        2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.630     3.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     5.136 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.584     5.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.511     5.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.834ns  (logic 1.343ns (73.241%)  route 0.491ns (26.759%))
  Logic Levels:           0  
  Clock Path Skew:        2.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.630     3.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y95         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.165 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.491     5.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X52Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.504     5.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X52Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.796ns  (logic 1.344ns (74.826%)  route 0.452ns (25.174%))
  Logic Levels:           0  
  Clock Path Skew:        2.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.630     3.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X50Y96         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.452     5.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X52Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.504     5.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X52Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.784ns  (logic 1.317ns (73.802%)  route 0.467ns (26.198%))
  Logic Levels:           0  
  Clock Path Skew:        2.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.630     3.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X50Y96         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     5.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.467     5.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X52Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.386 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.504     5.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X52Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.635%)  route 0.073ns (36.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X49Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.128     1.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
                         net (fo=2, routed)           0.073     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
    SLICE_X48Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.832     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X48Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.083%)  route 0.078ns (37.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X49Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.078     1.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[2]
    SLICE_X48Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.831     2.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X48Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.443%)  route 0.080ns (38.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X49Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.128     1.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.080     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[16]
    SLICE_X48Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.832     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X48Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.070%)  route 0.069ns (32.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X49Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     1.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.069     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X48Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.832     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X48Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.704%)  route 0.070ns (33.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X49Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.141     1.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.070     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[15]
    SLICE_X48Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.832     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X48Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X43Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.141     1.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.113     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[1]
    SLICE_X44Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.831     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X44Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.350%)  route 0.126ns (49.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X43Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.128     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.126     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[0]
    SLICE_X44Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.831     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X44Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.690%)  route 0.130ns (50.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X49Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.130     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[8]
    SLICE_X48Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.831     2.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X48Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.491%)  route 0.118ns (45.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X49Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.141     1.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.118     1.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X48Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.832     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X48Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.429%)  route 0.123ns (46.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X49Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDRE (Prop_fdre_C_Q)         0.141     1.564 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.123     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X48Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.831     2.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X48Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  phy_rx_clk
  To Clock:  clk_mmcm_out

Max Delay             0 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.143%)  route 0.178ns (55.857%))
  Logic Levels:           0  
  Clock Path Skew:        1.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.447    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     0.539 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.251     0.790    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y126         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.141     0.931 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/Q
                         net (fo=1, routed)           0.178     1.110    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[10]
    SLICE_X5Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.851     2.395    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X5Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.058%)  route 0.202ns (58.942%))
  Logic Levels:           0  
  Clock Path Skew:        1.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.447    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     0.539 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.251     0.790    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y126         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.141     0.931 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/Q
                         net (fo=1, routed)           0.202     1.134    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]
    SLICE_X5Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.851     2.395    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X5Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.766%)  route 0.205ns (59.234%))
  Logic Levels:           0  
  Clock Path Skew:        1.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.447    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     0.539 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.251     0.790    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y123         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.141     0.931 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=4, routed)           0.205     1.136    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg
    SLICE_X4Y123         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.852     2.396    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X4Y123         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.018%)  route 0.164ns (49.982%))
  Logic Levels:           0  
  Clock Path Skew:        1.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    0.818ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.447    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     0.539 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.279     0.818    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X8Y122         FDPE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDPE (Prop_fdpe_C_Q)         0.164     0.982 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.164     1.146    core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_0
    SLICE_X9Y123         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.825     2.368    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X9Y123         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.196%)  route 0.271ns (65.804%))
  Logic Levels:           0  
  Clock Path Skew:        1.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    0.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.447    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     0.539 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.250     0.789    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.141     0.930 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           0.271     1.201    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X9Y124         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.824     2.367    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X9Y124         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.719%)  route 0.277ns (66.281%))
  Logic Levels:           0  
  Clock Path Skew:        1.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    0.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.447    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     0.539 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.250     0.789    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.141     0.930 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/Q
                         net (fo=1, routed)           0.277     1.207    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[6]
    SLICE_X9Y124         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.824     2.367    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X9Y124         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.751%)  route 0.303ns (68.249%))
  Logic Levels:           0  
  Clock Path Skew:        1.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    0.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.447    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     0.539 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.250     0.789    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.141     0.930 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.303     1.233    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X9Y124         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.824     2.367    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X9Y124         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.668%)  route 0.318ns (71.332%))
  Logic Levels:           0  
  Clock Path Skew:        1.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    0.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.447    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     0.539 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.250     0.789    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.128     0.917 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.318     1.236    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X9Y124         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.824     2.367    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X9Y124         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.128ns (28.213%)  route 0.326ns (71.787%))
  Logic Levels:           0  
  Clock Path Skew:        1.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.447    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     0.539 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.251     0.790    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y126         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.128     0.918 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/Q
                         net (fo=1, routed)           0.326     1.244    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[9]
    SLICE_X9Y124         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.824     2.367    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X9Y124         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.128ns (27.953%)  route 0.330ns (72.047%))
  Logic Levels:           0  
  Clock Path Skew:        1.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    0.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.447    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     0.539 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.250     0.789    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y125         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.128     0.917 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.330     1.247    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X9Y124         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.824     2.367    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X9Y124         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  phy_tx_clk
  To Clock:  clk_mmcm_out

Max Delay             0 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.646%)  route 0.117ns (45.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.565     1.470    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X9Y114         FDPE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDPE (Prop_fdpe_C_Q)         0.141     1.611 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.117     1.728    core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg
    SLICE_X10Y114        FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.835     2.378    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X10Y114        FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.713%)  route 0.194ns (60.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.595     1.500    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X0Y112         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.194     1.822    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X0Y113         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.866     2.409    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X0Y113         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.592%)  route 0.198ns (58.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.595     1.500    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X7Y110         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/Q
                         net (fo=1, routed)           0.198     1.839    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[10]
    SLICE_X4Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.867     2.411    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X4Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.248%)  route 0.228ns (61.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.568     1.473    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X9Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.228     1.841    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[6]
    SLICE_X8Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.840     2.383    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X8Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.586%)  route 0.221ns (57.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.567     1.472    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X8Y110         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/Q
                         net (fo=1, routed)           0.221     1.857    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[12]
    SLICE_X9Y110         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.838     2.381    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X9Y110         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.216%)  route 0.259ns (64.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.568     1.473    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X9Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.259     1.873    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X6Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.867     2.411    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X6Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.146%)  route 0.247ns (65.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.595     1.500    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X7Y110         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/Q
                         net (fo=1, routed)           0.247     1.875    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[11]
    SLICE_X6Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.867     2.411    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X6Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.128ns (30.622%)  route 0.290ns (69.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.568     1.473    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X9Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.290     1.891    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X4Y107         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.866     2.410    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X4Y107         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.128ns (29.441%)  route 0.307ns (70.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.568     1.473    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X9Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.307     1.908    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[7]
    SLICE_X4Y107         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.866     2.410    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X4Y107         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.350%)  route 0.295ns (67.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.568     1.473    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X9Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=1, routed)           0.295     1.909    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[8]
    SLICE_X6Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.867     2.411    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X6Y106         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_mmcm_out
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.401ns  (logic 0.456ns (18.994%)  route 1.945ns (81.006%))
  Logic Levels:           0  
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.623     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     6.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.945     8.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X46Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.511     3.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X46Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.401ns  (logic 0.456ns (18.994%)  route 1.945ns (81.006%))
  Logic Levels:           0  
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.623     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     6.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.945     8.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X46Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.511     3.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X46Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.401ns  (logic 0.456ns (18.994%)  route 1.945ns (81.006%))
  Logic Levels:           0  
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.623     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     6.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.945     8.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X46Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.511     3.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X46Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.401ns  (logic 0.456ns (18.994%)  route 1.945ns (81.006%))
  Logic Levels:           0  
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.623     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     6.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.945     8.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X46Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.511     3.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X46Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.401ns  (logic 0.456ns (18.994%)  route 1.945ns (81.006%))
  Logic Levels:           0  
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.623     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     6.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.945     8.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X46Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.511     3.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X46Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.401ns  (logic 0.456ns (18.994%)  route 1.945ns (81.006%))
  Logic Levels:           0  
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.623     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     6.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.945     8.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X46Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.511     3.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X46Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.401ns  (logic 0.456ns (18.994%)  route 1.945ns (81.006%))
  Logic Levels:           0  
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.623     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     6.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.945     8.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X46Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.511     3.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X46Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.401ns  (logic 0.456ns (18.994%)  route 1.945ns (81.006%))
  Logic Levels:           0  
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.623     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     6.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.945     8.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X46Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.511     3.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X46Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.292ns  (logic 0.456ns (19.899%)  route 1.836ns (80.101%))
  Logic Levels:           0  
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.623     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     6.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.836     8.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X46Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.511     3.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X46Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.292ns  (logic 0.456ns (19.899%)  route 1.836ns (80.101%))
  Logic Levels:           0  
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.623     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     6.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.836     8.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X46Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.511     3.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X46Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.561     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X44Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.128     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.119     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X44Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X44Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.562     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X41Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y104        FDRE (Prop_fdre_C_Q)         0.128     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.119     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X41Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X41Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.562     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X40Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.128     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.119     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X40Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X40Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.562     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X44Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.128     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.119     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X44Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X44Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.562     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X42Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y105        FDRE (Prop_fdre_C_Q)         0.148     1.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.113     2.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X42Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X42Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.562     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X42Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.148     1.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.113     2.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X42Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X42Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.561     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X43Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_fdre_C_Q)         0.128     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.174     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X43Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X43Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.562     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X39Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.128     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.174     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X39Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X39Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.562     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X43Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDRE (Prop_fdre_C_Q)         0.128     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.174     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X43Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X43Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.121%)  route 0.176ns (57.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.561     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X45Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.128     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.176     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X45Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X45Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_mmcm_out
  To Clock:  phy_rx_clk

Max Delay             4 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.980ns  (logic 0.456ns (15.300%)  route 2.524ns (84.700%))
  Logic Levels:           0  
  Clock Path Skew:        -3.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.631     6.249    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDPE (Prop_fdpe_C_Q)         0.456     6.705 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=305, routed)         2.524     9.230    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[0]_0[0]
    SLICE_X3Y120         FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459     1.862    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486     2.347 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.750     3.097    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/clk_bufr
    SLICE_X3Y120         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.980ns  (logic 0.456ns (15.300%)  route 2.524ns (84.700%))
  Logic Levels:           0  
  Clock Path Skew:        -3.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.631     6.249    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDPE (Prop_fdpe_C_Q)         0.456     6.705 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=305, routed)         2.524     9.230    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[0]_0[0]
    SLICE_X3Y120         FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459     1.862    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486     2.347 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.750     3.097    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/clk_bufr
    SLICE_X3Y120         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.980ns  (logic 0.456ns (15.300%)  route 2.524ns (84.700%))
  Logic Levels:           0  
  Clock Path Skew:        -3.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.631     6.249    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDPE (Prop_fdpe_C_Q)         0.456     6.705 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=305, routed)         2.524     9.230    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[0]_0[0]
    SLICE_X3Y120         FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459     1.862    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486     2.347 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.750     3.097    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/clk_bufr
    SLICE_X3Y120         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg[3]/PRE
                            (recovery check against rising-edge clock phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.980ns  (logic 0.456ns (15.300%)  route 2.524ns (84.700%))
  Logic Levels:           0  
  Clock Path Skew:        -3.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.631     6.249    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDPE (Prop_fdpe_C_Q)         0.456     6.705 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=305, routed)         2.524     9.230    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[0]_0[0]
    SLICE_X3Y120         FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459     1.862    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486     2.347 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.750     3.097    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/clk_bufr
    SLICE_X3Y120         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_rst_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.753%)  route 0.171ns (57.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.559     1.823    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X9Y121         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.128     1.951 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.171     2.123    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[6]
    SLICE_X9Y122         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.740    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     0.994 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.313     1.307    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y122         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.676%)  route 0.172ns (57.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.559     1.823    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X9Y121         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.128     1.951 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.172     2.123    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[2]
    SLICE_X9Y122         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.740    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     0.994 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.313     1.307    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y122         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.316%)  route 0.170ns (54.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.557     1.821    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X11Y123        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDRE (Prop_fdre_C_Q)         0.141     1.962 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/Q
                         net (fo=1, routed)           0.170     2.133    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[12]
    SLICE_X12Y124        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.740    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     0.994 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.312     1.306    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X12Y124        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.575%)  route 0.177ns (54.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.557     1.821    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X12Y123        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.148     1.969 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/Q
                         net (fo=1, routed)           0.177     2.146    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[9]
    SLICE_X12Y125        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.740    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     0.994 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.312     1.306    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X12Y125        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.480%)  route 0.199ns (58.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.559     1.823    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X9Y121         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.199     2.163    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[1]
    SLICE_X8Y121         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.740    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     0.994 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.314     1.308    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X8Y121         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.148ns (43.394%)  route 0.193ns (56.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.559     1.823    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X12Y122        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.148     1.971 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=1, routed)           0.193     2.164    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[8]
    SLICE_X9Y122         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.740    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     0.994 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.313     1.307    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y122         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.467%)  route 0.205ns (61.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.585     1.849    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X4Y123         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.128     1.977 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.205     2.182    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X4Y124         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.740    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     0.994 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.284     1.278    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X4Y124         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.963%)  route 0.218ns (57.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.310ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.559     1.823    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X12Y122        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.164     1.987 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.218     2.205    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[7]
    SLICE_X11Y120        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.740    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     0.994 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.316     1.310    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X11Y120        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.229%)  route 0.224ns (57.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.557     1.821    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X12Y123        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.164     1.985 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/Q
                         net (fo=1, routed)           0.224     2.210    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[11]
    SLICE_X12Y124        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.740    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     0.994 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.312     1.306    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X12Y124        FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.445%)  route 0.257ns (64.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.560     1.824    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X9Y120         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.257     2.222    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[0]
    SLICE_X8Y120         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.740    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     0.994 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=190, routed)         0.315     1.309    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X8Y120         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_mmcm_out
  To Clock:  phy_tx_clk

Max Delay             4 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.161ns  (logic 0.456ns (21.104%)  route 1.705ns (78.896%))
  Logic Levels:           0  
  Clock Path Skew:        -1.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.631     6.249    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDPE (Prop_fdpe_C_Q)         0.456     6.705 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=305, routed)         1.705     8.410    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[0]_0[0]
    SLICE_X8Y112         FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401     1.401 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.312    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.403 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.504     4.906    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/CLK
    SLICE_X8Y112         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.161ns  (logic 0.456ns (21.104%)  route 1.705ns (78.896%))
  Logic Levels:           0  
  Clock Path Skew:        -1.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.631     6.249    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDPE (Prop_fdpe_C_Q)         0.456     6.705 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=305, routed)         1.705     8.410    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[0]_0[0]
    SLICE_X8Y112         FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401     1.401 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.312    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.403 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.504     4.906    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/CLK
    SLICE_X8Y112         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.161ns  (logic 0.456ns (21.104%)  route 1.705ns (78.896%))
  Logic Levels:           0  
  Clock Path Skew:        -1.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.631     6.249    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDPE (Prop_fdpe_C_Q)         0.456     6.705 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=305, routed)         1.705     8.410    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[0]_0[0]
    SLICE_X8Y112         FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401     1.401 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.312    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.403 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.504     4.906    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/CLK
    SLICE_X8Y112         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[3]/PRE
                            (recovery check against rising-edge clock phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.161ns  (logic 0.456ns (21.104%)  route 1.705ns (78.896%))
  Logic Levels:           0  
  Clock Path Skew:        -1.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_bufg_inst/O
                         net (fo=5336, routed)        1.631     6.249    sync_reset_inst/CLK
    SLICE_X15Y101        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDPE (Prop_fdpe_C_Q)         0.456     6.705 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=305, routed)         1.705     8.410    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[0]_0[0]
    SLICE_X8Y112         FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401     1.401 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.312    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.403 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.504     4.906    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/CLK
    SLICE_X8Y112         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/tx_rst_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.495%)  route 0.183ns (56.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.595     1.859    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X5Y110         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     2.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/Q
                         net (fo=1, routed)           0.183     2.184    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[9]
    SLICE_X6Y110         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.866     2.016    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X6Y110         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.229%)  route 0.185ns (56.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.595     1.859    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X5Y110         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     2.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/Q
                         net (fo=1, routed)           0.185     2.186    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[10]
    SLICE_X6Y110         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.866     2.016    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X6Y110         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.392%)  route 0.226ns (61.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.595     1.859    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X4Y111         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     2.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=17, routed)          0.226     2.227    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_reg
    SLICE_X0Y112         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.867     2.017    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X0Y112         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.359%)  route 0.227ns (61.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.595     1.859    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X5Y111         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141     2.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/Q
                         net (fo=1, routed)           0.227     2.227    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[6]
    SLICE_X6Y111         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.866     2.016    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X6Y111         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.690%)  route 0.203ns (55.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.597     1.861    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X2Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.164     2.025 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.203     2.228    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X5Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.866     2.017    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X5Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.074%)  route 0.229ns (61.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.596     1.860    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X4Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.229     2.231    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X5Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.866     2.017    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X5Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.653%)  route 0.233ns (62.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.596     1.860    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X4Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.233     2.235    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X5Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.866     2.017    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X5Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.540%)  route 0.235ns (62.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.596     1.860    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X4Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/Q
                         net (fo=1, routed)           0.235     2.236    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[7]
    SLICE_X5Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.866     2.017    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X5Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.897%)  route 0.263ns (65.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.595     1.859    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X5Y110         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     2.000 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           0.263     2.263    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X6Y110         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.866     2.016    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X6Y110         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.166%)  route 0.244ns (59.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    clk_mmcm_out
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_bufg_inst/O
                         net (fo=5336, routed)        0.597     1.861    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X2Y108         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.164     2.025 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.244     2.270    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X3Y109         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.870     2.020    core_inst/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X3Y109         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKFBOUT
                            (clock source 'mmcm_clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkfb fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_ibufg_inst/O
                         net (fo=1, routed)           1.233     7.715    clk_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.803 f  clk_mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.817    mmcm_clkfb
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKFBOUT
                            (clock source 'mmcm_clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkfb rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ibufg_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.740 r  clk_mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.745    mmcm_clkfb
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  phy_tx_clk
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            phy_txd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.493ns  (logic 3.492ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.712     5.295    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/CLK
    OLOGIC_X0Y112        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y112        FDRE (Prop_fdre_C_Q)         0.472     5.767 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[1]/Q
                         net (fo=1, routed)           0.001     5.768    phy_txd_OBUF[1]
    J14                  OBUF (Prop_obuf_I_O)         3.020     8.788 r  phy_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.788    phy_txd[1]
    J14                                                               r  phy_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            phy_txd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.494ns  (logic 3.493ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.708     5.291    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/CLK
    OLOGIC_X0Y115        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y115        FDRE (Prop_fdre_C_Q)         0.472     5.763 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[2]/Q
                         net (fo=1, routed)           0.001     5.764    phy_txd_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.021     8.785 r  phy_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.785    phy_txd[2]
    J13                                                               r  phy_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_tx_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            phy_tx_en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.480ns  (logic 3.479ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.712     5.295    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/CLK
    OLOGIC_X0Y111        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_tx_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y111        FDRE (Prop_fdre_C_Q)         0.472     5.767 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_tx_en_reg_reg/Q
                         net (fo=1, routed)           0.001     5.768    phy_tx_en_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.007     8.775 r  phy_tx_en_OBUF_inst/O
                         net (fo=0)                   0.000     8.775    phy_tx_en
    H15                                                               r  phy_tx_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            phy_txd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.461ns  (logic 3.460ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.709     5.292    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/CLK
    OLOGIC_X0Y114        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y114        FDRE (Prop_fdre_C_Q)         0.472     5.764 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[3]/Q
                         net (fo=1, routed)           0.001     5.765    phy_txd_OBUF[3]
    H17                  OBUF (Prop_obuf_I_O)         2.988     8.753 r  phy_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.753    phy_txd[3]
    H17                                                               r  phy_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            phy_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.468ns  (logic 3.467ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         1.701     5.284    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/CLK
    OLOGIC_X0Y120        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y120        FDRE (Prop_fdre_C_Q)         0.472     5.756 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[0]/Q
                         net (fo=1, routed)           0.001     5.757    phy_txd_OBUF[0]
    H14                  OBUF (Prop_obuf_I_O)         2.995     8.752 r  phy_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.752    phy_txd[0]
    H14                                                               r  phy_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            phy_txd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.322ns  (logic 1.321ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.588     1.493    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/CLK
    OLOGIC_X0Y114        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y114        FDRE (Prop_fdre_C_Q)         0.177     1.670 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[3]/Q
                         net (fo=1, routed)           0.001     1.671    phy_txd_OBUF[3]
    H17                  OBUF (Prop_obuf_I_O)         1.144     2.815 r  phy_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.815    phy_txd[3]
    H17                                                               r  phy_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            phy_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.329ns  (logic 1.328ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.585     1.490    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/CLK
    OLOGIC_X0Y120        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y120        FDRE (Prop_fdre_C_Q)         0.177     1.667 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[0]/Q
                         net (fo=1, routed)           0.001     1.668    phy_txd_OBUF[0]
    H14                  OBUF (Prop_obuf_I_O)         1.151     2.819 r  phy_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.819    phy_txd[0]
    H14                                                               r  phy_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_tx_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            phy_tx_en
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.341ns  (logic 1.340ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.590     1.495    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/CLK
    OLOGIC_X0Y111        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_tx_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y111        FDRE (Prop_fdre_C_Q)         0.177     1.672 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_tx_en_reg_reg/Q
                         net (fo=1, routed)           0.001     1.673    phy_tx_en_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.163     2.835 r  phy_tx_en_OBUF_inst/O
                         net (fo=0)                   0.000     2.835    phy_tx_en
    H15                                                               r  phy_tx_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            phy_txd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.354ns  (logic 1.353ns (99.926%)  route 0.001ns (0.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.588     1.493    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/CLK
    OLOGIC_X0Y115        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y115        FDRE (Prop_fdre_C_Q)         0.177     1.670 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[2]/Q
                         net (fo=1, routed)           0.001     1.671    phy_txd_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.176     2.847 r  phy_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.847    phy_txd[2]
    J13                                                               r  phy_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            phy_txd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.354ns  (logic 1.353ns (99.926%)  route 0.001ns (0.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  phy_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  phy_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/mii_bufg_inst/O
                         net (fo=141, routed)         0.590     1.495    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/CLK
    OLOGIC_X0Y112        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y112        FDRE (Prop_fdre_C_Q)         0.177     1.672 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/phy_mii_txd_reg_reg[1]/Q
                         net (fo=1, routed)           0.001     1.673    phy_txd_OBUF[1]
    J14                  OBUF (Prop_obuf_I_O)         1.176     2.848 r  phy_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.848    phy_txd[1]
    J14                                                               r  phy_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.035ns  (logic 0.372ns (6.164%)  route 5.663ns (93.836%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.759     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y123        LUT5 (Prop_lut5_I4_O)        0.124     2.883 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.699     4.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X47Y108        LUT4 (Prop_lut4_I1_O)        0.124     4.705 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     5.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X47Y108        LUT5 (Prop_lut5_I4_O)        0.124     5.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.772     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X52Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.491     3.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X52Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.035ns  (logic 0.372ns (6.164%)  route 5.663ns (93.836%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.759     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y123        LUT5 (Prop_lut5_I4_O)        0.124     2.883 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.699     4.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X47Y108        LUT4 (Prop_lut4_I1_O)        0.124     4.705 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     5.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X47Y108        LUT5 (Prop_lut5_I4_O)        0.124     5.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.772     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X52Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.491     3.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X52Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.035ns  (logic 0.372ns (6.164%)  route 5.663ns (93.836%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.759     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y123        LUT5 (Prop_lut5_I4_O)        0.124     2.883 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.699     4.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X47Y108        LUT4 (Prop_lut4_I1_O)        0.124     4.705 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     5.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X47Y108        LUT5 (Prop_lut5_I4_O)        0.124     5.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.772     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X52Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.491     3.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X52Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.035ns  (logic 0.372ns (6.164%)  route 5.663ns (93.836%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.759     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y123        LUT5 (Prop_lut5_I4_O)        0.124     2.883 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.699     4.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X47Y108        LUT4 (Prop_lut4_I1_O)        0.124     4.705 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     5.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X47Y108        LUT5 (Prop_lut5_I4_O)        0.124     5.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.772     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X52Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.491     3.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X52Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.035ns  (logic 0.372ns (6.164%)  route 5.663ns (93.836%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.759     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y123        LUT5 (Prop_lut5_I4_O)        0.124     2.883 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.699     4.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X47Y108        LUT4 (Prop_lut4_I1_O)        0.124     4.705 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     5.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X47Y108        LUT5 (Prop_lut5_I4_O)        0.124     5.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.772     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X52Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.491     3.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X52Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.035ns  (logic 0.372ns (6.164%)  route 5.663ns (93.836%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.759     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y123        LUT5 (Prop_lut5_I4_O)        0.124     2.883 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.699     4.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X47Y108        LUT4 (Prop_lut4_I1_O)        0.124     4.705 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     5.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X47Y108        LUT5 (Prop_lut5_I4_O)        0.124     5.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.772     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X52Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.491     3.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X52Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.773ns  (logic 0.248ns (4.296%)  route 5.525ns (95.704%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.409     3.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y127        LUT5 (Prop_lut5_I0_O)        0.124     3.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          2.115     5.649    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X46Y138        LUT4 (Prop_lut4_I2_O)        0.124     5.773 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[10]_i_1/O
                         net (fo=1, routed)           0.000     5.773    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[10]
    SLICE_X46Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.497     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X46Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.763ns  (logic 0.248ns (4.304%)  route 5.515ns (95.696%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.409     3.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y127        LUT5 (Prop_lut5_I0_O)        0.124     3.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          2.105     5.639    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X46Y138        LUT4 (Prop_lut4_I2_O)        0.124     5.763 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[15]_i_1/O
                         net (fo=1, routed)           0.000     5.763    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[15]
    SLICE_X46Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.497     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X46Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.762ns  (logic 0.248ns (4.304%)  route 5.514ns (95.696%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.409     3.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y127        LUT5 (Prop_lut5_I0_O)        0.124     3.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          2.104     5.638    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X46Y138        LUT4 (Prop_lut4_I2_O)        0.124     5.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[17]_i_1/O
                         net (fo=1, routed)           0.000     5.762    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[17]
    SLICE_X46Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.497     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X46Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.758ns  (logic 0.248ns (4.307%)  route 5.510ns (95.693%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.409     3.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y127        LUT5 (Prop_lut5_I0_O)        0.124     3.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          2.100     5.634    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X47Y138        LUT4 (Prop_lut4_I2_O)        0.124     5.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[11]_i_1/O
                         net (fo=1, routed)           0.000     5.758    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[11]
    SLICE_X47Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.497     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X47Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.000ns (0.000%)  route 0.855ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.855     0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X51Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X51Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.045ns (4.788%)  route 0.895ns (95.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           0.895     0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X51Y109        LUT3 (Prop_lut3_I1_O)        0.045     0.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.000     0.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X51Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X51Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.000ns (0.000%)  route 1.036ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X51Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     1.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.000ns (0.000%)  route 1.036ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X51Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     1.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.000ns (0.000%)  route 1.036ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X51Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     1.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.000ns (0.000%)  route 1.036ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X51Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     1.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.000ns (0.000%)  route 1.137ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.137     1.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X52Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.813     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.000ns (0.000%)  route 1.137ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.137     1.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X52Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.813     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.000ns (0.000%)  route 1.163ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.163     1.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X51Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     1.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.000ns (0.000%)  route 1.163ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.163     1.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X51Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     1.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  phy_rx_clk

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 phy_rx_er
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.510ns  (logic 1.510ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  phy_rx_er (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_er
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  phy_rx_er_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.510    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]_1[0]
    ILOGIC_X0Y109        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.370     1.773    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFIO_X0Y8           BUFIO (Prop_bufio_I_O)       1.431     3.204 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=6, routed)           0.291     3.495    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y109        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[0]/C

Slack:                    inf
  Source:                 phy_rxd[0]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.500ns  (logic 1.500ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  phy_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[0]
    D18                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  phy_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     1.500    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]_1[2]
    ILOGIC_X0Y107        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.370     1.773    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFIO_X0Y8           BUFIO (Prop_bufio_I_O)       1.431     3.204 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=6, routed)           0.292     3.496    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y107        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[2]/C

Slack:                    inf
  Source:                 phy_rxd[2]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.493ns  (logic 1.493ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  phy_rxd[2] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[2]
    E18                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  phy_rxd_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     1.493    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]_1[4]
    ILOGIC_X0Y108        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.370     1.773    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFIO_X0Y8           BUFIO (Prop_bufio_I_O)       1.431     3.204 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=6, routed)           0.292     3.496    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y108        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[4]/C

Slack:                    inf
  Source:                 phy_rxd[1]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.483ns  (logic 1.483ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  phy_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[1]
    E17                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  phy_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     1.483    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]_1[3]
    ILOGIC_X0Y118        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.370     1.773    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFIO_X0Y8           BUFIO (Prop_bufio_I_O)       1.431     3.204 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=6, routed)           0.284     3.488    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y118        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[3]/C

Slack:                    inf
  Source:                 phy_rxd[3]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.466ns  (logic 1.466ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  phy_rxd[3] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[3]
    G17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  phy_rxd_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     1.466    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]_1[5]
    ILOGIC_X0Y113        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.370     1.773    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFIO_X0Y8           BUFIO (Prop_bufio_I_O)       1.431     3.204 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=6, routed)           0.289     3.493    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y113        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]/C

Slack:                    inf
  Source:                 phy_rx_dv
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.460ns  (logic 1.460ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  phy_rx_dv (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_dv
    G16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  phy_rx_dv_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.460    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]_1[1]
    ILOGIC_X0Y123        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403     1.403 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.370     1.773    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFIO_X0Y8           BUFIO (Prop_bufio_I_O)       1.431     3.204 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=6, routed)           0.275     3.479    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y123        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 phy_rx_dv
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.228ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  phy_rx_dv (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_dv
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  phy_rx_dv_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.228    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]_1[1]
    ILOGIC_X0Y123        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.280     0.709    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFIO_X0Y8           BUFIO (Prop_bufio_I_O)       0.516     1.225 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=6, routed)           0.097     1.322    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y123        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[1]/C

Slack:                    inf
  Source:                 phy_rxd[3]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.234ns  (logic 0.234ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  phy_rxd[3] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[3]
    G17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  phy_rxd_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     0.234    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]_1[5]
    ILOGIC_X0Y113        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.280     0.709    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFIO_X0Y8           BUFIO (Prop_bufio_I_O)       0.516     1.225 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=6, routed)           0.108     1.333    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y113        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]/C

Slack:                    inf
  Source:                 phy_rxd[1]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.251ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  phy_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[1]
    E17                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  phy_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     0.251    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]_1[3]
    ILOGIC_X0Y118        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.280     0.709    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFIO_X0Y8           BUFIO (Prop_bufio_I_O)       0.516     1.225 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=6, routed)           0.105     1.330    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y118        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[3]/C

Slack:                    inf
  Source:                 phy_rxd[2]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.261ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  phy_rxd[2] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[2]
    E18                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  phy_rxd_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     0.261    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]_1[4]
    ILOGIC_X0Y108        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.280     0.709    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFIO_X0Y8           BUFIO (Prop_bufio_I_O)       0.516     1.225 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=6, routed)           0.110     1.335    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y108        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[4]/C

Slack:                    inf
  Source:                 phy_rxd[0]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.268ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  phy_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[0]
    D18                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  phy_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.268    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]_1[2]
    ILOGIC_X0Y107        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.280     0.709    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFIO_X0Y8           BUFIO (Prop_bufio_I_O)       0.516     1.225 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=6, routed)           0.110     1.335    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y107        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[2]/C

Slack:                    inf
  Source:                 phy_rx_er
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.278ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  phy_rx_er (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_er
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  phy_rx_er_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.278    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]_1[0]
    ILOGIC_X0Y109        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.280     0.709    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/phy_rx_clk_IBUF
    BUFIO_X0Y8           BUFIO (Prop_bufio_I_O)       0.516     1.225 r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=6, routed)           0.109     1.334    core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y109        FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[0]/C





