Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb  5 15:15:50 2025
| Host         : DESKTOP-337MGN5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file buzzer_timing_summary_routed.rpt -pb buzzer_timing_summary_routed.pb -rpx buzzer_timing_summary_routed.rpx -warn_on_violation
| Design       : buzzer
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.181        0.000                      0                   33        0.264        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.181        0.000                      0                   33        0.264        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.828ns (21.849%)  route 2.962ns (78.151%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.157    clk_IBUF_BUFG
    SLICE_X36Y6          FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.821     6.434    counter_reg_n_0_[18]
    SLICE_X36Y7          LUT4 (Prop_lut4_I1_O)        0.124     6.558 r  counter[31]_i_10/O
                         net (fo=1, routed)           0.579     7.136    counter[31]_i_10_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.260 r  counter[31]_i_5/O
                         net (fo=33, routed)          1.562     8.823    counter[31]_i_5_n_0
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.124     8.947 r  counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.947    counter[7]
    SLICE_X36Y3          FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.580    14.858    clk_IBUF_BUFG
    SLICE_X36Y3          FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.275    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X36Y3          FDRE (Setup_fdre_C_D)        0.031    15.128    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 2.385ns (62.515%)  route 1.430ns (37.485%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.699     5.155    clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  counter_reg[0]/Q
                         net (fo=34, routed)          0.628     6.239    counter_reg_n_0_[0]
    SLICE_X37Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.819 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.819    counter_reg[4]_i_2_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.933    counter_reg[8]_i_2_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.047    counter_reg[12]_i_2_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.161    counter_reg[16]_i_2_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.275    counter_reg[20]_i_2_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.389    counter_reg[24]_i_2_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.503    counter_reg[28]_i_2_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.837 r  counter_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.802     8.639    data0[30]
    SLICE_X36Y9          LUT5 (Prop_lut5_I4_O)        0.331     8.970 r  counter[30]_i_1/O
                         net (fo=1, routed)           0.000     8.970    counter[30]
    SLICE_X36Y9          FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.578    14.856    clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.300    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X36Y9          FDRE (Setup_fdre_C_D)        0.075    15.195    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  6.225    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.828ns (22.228%)  route 2.897ns (77.772%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.157    clk_IBUF_BUFG
    SLICE_X36Y6          FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.821     6.434    counter_reg_n_0_[18]
    SLICE_X36Y7          LUT4 (Prop_lut4_I1_O)        0.124     6.558 r  counter[31]_i_10/O
                         net (fo=1, routed)           0.579     7.136    counter[31]_i_10_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.260 r  counter[31]_i_5/O
                         net (fo=33, routed)          1.498     8.758    counter[31]_i_5_n_0
    SLICE_X36Y2          LUT5 (Prop_lut5_I3_O)        0.124     8.882 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.882    counter[1]
    SLICE_X36Y2          FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.581    14.859    clk_IBUF_BUFG
    SLICE_X36Y2          FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.275    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X36Y2          FDRE (Setup_fdre_C_D)        0.029    15.127    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 2.261ns (60.374%)  route 1.484ns (39.626%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.699     5.155    clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  counter_reg[0]/Q
                         net (fo=34, routed)          0.628     6.239    counter_reg_n_0_[0]
    SLICE_X37Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.819 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.819    counter_reg[4]_i_2_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.933    counter_reg[8]_i_2_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.047    counter_reg[12]_i_2_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.161    counter_reg[16]_i_2_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.275    counter_reg[20]_i_2_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.389    counter_reg[24]_i_2_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.503    counter_reg[28]_i_2_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.742 r  counter_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.856     8.598    data0[31]
    SLICE_X36Y9          LUT5 (Prop_lut5_I4_O)        0.302     8.900 r  counter[31]_i_2/O
                         net (fo=1, routed)           0.000     8.900    counter[31]
    SLICE_X36Y9          FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.578    14.856    clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  counter_reg[31]/C
                         clock pessimism              0.300    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X36Y9          FDRE (Setup_fdre_C_D)        0.031    15.151    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.828ns (22.295%)  route 2.886ns (77.705%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.157    clk_IBUF_BUFG
    SLICE_X36Y6          FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.821     6.434    counter_reg_n_0_[18]
    SLICE_X36Y7          LUT4 (Prop_lut4_I1_O)        0.124     6.558 r  counter[31]_i_10/O
                         net (fo=1, routed)           0.579     7.136    counter[31]_i_10_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.260 r  counter[31]_i_5/O
                         net (fo=33, routed)          1.486     8.747    counter[31]_i_5_n_0
    SLICE_X36Y2          LUT5 (Prop_lut5_I3_O)        0.124     8.871 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.871    counter[2]
    SLICE_X36Y2          FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.581    14.859    clk_IBUF_BUFG
    SLICE_X36Y2          FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.275    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X36Y2          FDRE (Setup_fdre_C_D)        0.031    15.129    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.267ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 2.241ns (60.100%)  route 1.488ns (39.900%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.699     5.155    clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  counter_reg[0]/Q
                         net (fo=34, routed)          0.628     6.239    counter_reg_n_0_[0]
    SLICE_X37Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.819 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.819    counter_reg[4]_i_2_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.933    counter_reg[8]_i_2_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.047    counter_reg[12]_i_2_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.161    counter_reg[16]_i_2_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.275    counter_reg[20]_i_2_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.389    counter_reg[24]_i_2_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.503    counter_reg[28]_i_2_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.725 r  counter_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.860     8.585    data0[29]
    SLICE_X36Y9          LUT5 (Prop_lut5_I4_O)        0.299     8.884 r  counter[29]_i_1/O
                         net (fo=1, routed)           0.000     8.884    counter[29]
    SLICE_X36Y9          FDRE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.578    14.856    clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.300    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X36Y9          FDRE (Setup_fdre_C_D)        0.031    15.151    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  6.267    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.828ns (22.655%)  route 2.827ns (77.345%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.157    clk_IBUF_BUFG
    SLICE_X36Y6          FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.821     6.434    counter_reg_n_0_[18]
    SLICE_X36Y7          LUT4 (Prop_lut4_I1_O)        0.124     6.558 r  counter[31]_i_10/O
                         net (fo=1, routed)           0.579     7.136    counter[31]_i_10_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.260 r  counter[31]_i_5/O
                         net (fo=33, routed)          1.428     8.688    counter[31]_i_5_n_0
    SLICE_X36Y4          LUT5 (Prop_lut5_I3_O)        0.124     8.812 r  counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.812    counter[11]
    SLICE_X36Y4          FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.580    14.858    clk_IBUF_BUFG
    SLICE_X36Y4          FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.275    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X36Y4          FDRE (Setup_fdre_C_D)        0.031    15.128    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.828ns (22.826%)  route 2.800ns (77.174%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.157    clk_IBUF_BUFG
    SLICE_X36Y6          FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.821     6.434    counter_reg_n_0_[18]
    SLICE_X36Y7          LUT4 (Prop_lut4_I1_O)        0.124     6.558 r  counter[31]_i_10/O
                         net (fo=1, routed)           0.579     7.136    counter[31]_i_10_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.260 r  counter[31]_i_5/O
                         net (fo=33, routed)          1.400     8.661    counter[31]_i_5_n_0
    SLICE_X38Y3          LUT5 (Prop_lut5_I3_O)        0.124     8.785 r  counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.785    counter[8]
    SLICE_X38Y3          FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.580    14.858    clk_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.275    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X38Y3          FDRE (Setup_fdre_C_D)        0.081    15.178    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.828ns (23.387%)  route 2.712ns (76.613%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.157    clk_IBUF_BUFG
    SLICE_X36Y6          FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.821     6.434    counter_reg_n_0_[18]
    SLICE_X36Y7          LUT4 (Prop_lut4_I1_O)        0.124     6.558 r  counter[31]_i_10/O
                         net (fo=1, routed)           0.579     7.136    counter[31]_i_10_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.260 r  counter[31]_i_5/O
                         net (fo=33, routed)          1.313     8.574    counter[31]_i_5_n_0
    SLICE_X36Y9          LUT4 (Prop_lut4_I0_O)        0.124     8.698 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.698    counter[0]
    SLICE_X36Y9          FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.578    14.856    clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.275    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X36Y9          FDRE (Setup_fdre_C_D)        0.029    15.124    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  6.426    

Slack (MET) :             6.457ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 2.225ns (63.299%)  route 1.290ns (36.701%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.699     5.155    clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  counter_reg[0]/Q
                         net (fo=34, routed)          0.628     6.239    counter_reg_n_0_[0]
    SLICE_X37Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.819 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.819    counter_reg[4]_i_2_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.933    counter_reg[8]_i_2_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.047    counter_reg[12]_i_2_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.161    counter_reg[16]_i_2_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.275    counter_reg[20]_i_2_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.389    counter_reg[24]_i_2_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.702 r  counter_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.662     8.364    data0[28]
    SLICE_X36Y8          LUT5 (Prop_lut5_I4_O)        0.306     8.670 r  counter[28]_i_1/O
                         net (fo=1, routed)           0.000     8.670    counter[28]
    SLICE_X36Y8          FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.579    14.857    clk_IBUF_BUFG
    SLICE_X36Y8          FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.275    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X36Y8          FDRE (Setup_fdre_C_D)        0.031    15.127    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  6.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 BuzzerOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BuzzerOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.425    clk_IBUF_BUFG
    SLICE_X38Y7          FDRE                                         r  BuzzerOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDRE (Prop_fdre_C_Q)         0.164     1.589 r  BuzzerOut_reg/Q
                         net (fo=2, routed)           0.175     1.765    BuzzerOut_OBUF
    SLICE_X38Y7          LUT5 (Prop_lut5_I4_O)        0.045     1.810 r  BuzzerOut_i_1/O
                         net (fo=1, routed)           0.000     1.810    BuzzerOut_i_1_n_0
    SLICE_X38Y7          FDRE                                         r  BuzzerOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.939    clk_IBUF_BUFG
    SLICE_X38Y7          FDRE                                         r  BuzzerOut_reg/C
                         clock pessimism             -0.514     1.425    
    SLICE_X38Y7          FDRE (Hold_fdre_C_D)         0.120     1.545    BuzzerOut_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.079%)  route 0.209ns (52.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.425    clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     1.566 r  counter_reg[0]/Q
                         net (fo=34, routed)          0.209     1.775    counter_reg_n_0_[0]
    SLICE_X36Y8          LUT5 (Prop_lut5_I0_O)        0.045     1.820 r  counter[28]_i_1/O
                         net (fo=1, routed)           0.000     1.820    counter[28]
    SLICE_X36Y8          FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.939    clk_IBUF_BUFG
    SLICE_X36Y8          FDRE                                         r  counter_reg[28]/C
                         clock pessimism             -0.498     1.441    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.092     1.533    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.209%)  route 0.235ns (55.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.425    clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     1.566 r  counter_reg[0]/Q
                         net (fo=34, routed)          0.235     1.801    counter_reg_n_0_[0]
    SLICE_X36Y7          LUT5 (Prop_lut5_I0_O)        0.045     1.846 r  counter[24]_i_1/O
                         net (fo=1, routed)           0.000     1.846    counter[24]
    SLICE_X36Y7          FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.939    clk_IBUF_BUFG
    SLICE_X36Y7          FDRE                                         r  counter_reg[24]/C
                         clock pessimism             -0.498     1.441    
    SLICE_X36Y7          FDRE (Hold_fdre_C_D)         0.092     1.533    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.183ns (42.591%)  route 0.247ns (57.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.425    clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     1.566 r  counter_reg[0]/Q
                         net (fo=34, routed)          0.247     1.813    counter_reg_n_0_[0]
    SLICE_X36Y9          LUT5 (Prop_lut5_I0_O)        0.042     1.855 r  counter[30]_i_1/O
                         net (fo=1, routed)           0.000     1.855    counter[30]
    SLICE_X36Y9          FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.939    clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  counter_reg[30]/C
                         clock pessimism             -0.514     1.425    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.107     1.532    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.102%)  route 0.236ns (55.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.425    clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     1.566 r  counter_reg[0]/Q
                         net (fo=34, routed)          0.236     1.802    counter_reg_n_0_[0]
    SLICE_X36Y9          LUT5 (Prop_lut5_I0_O)        0.045     1.847 r  counter[29]_i_1/O
                         net (fo=1, routed)           0.000     1.847    counter[29]
    SLICE_X36Y9          FDRE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.939    clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  counter_reg[29]/C
                         clock pessimism             -0.514     1.425    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.092     1.517    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.989%)  route 0.247ns (57.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.425    clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     1.566 f  counter_reg[0]/Q
                         net (fo=34, routed)          0.247     1.813    counter_reg_n_0_[0]
    SLICE_X36Y9          LUT4 (Prop_lut4_I3_O)        0.045     1.858 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.858    counter[0]
    SLICE_X36Y9          FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.939    clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.514     1.425    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.091     1.516    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.231ns (48.573%)  route 0.245ns (51.427%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.427    clk_IBUF_BUFG
    SLICE_X36Y2          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.141     1.568 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.126     1.694    counter_reg_n_0_[4]
    SLICE_X36Y3          LUT5 (Prop_lut5_I0_O)        0.045     1.739 r  counter[31]_i_4/O
                         net (fo=33, routed)          0.118     1.858    counter[31]_i_4_n_0
    SLICE_X36Y3          LUT5 (Prop_lut5_I2_O)        0.045     1.903 r  counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.903    counter[7]
    SLICE_X36Y3          FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.940    clk_IBUF_BUFG
    SLICE_X36Y3          FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.498     1.442    
    SLICE_X36Y3          FDRE (Hold_fdre_C_D)         0.092     1.534    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.231ns (48.471%)  route 0.246ns (51.529%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.427    clk_IBUF_BUFG
    SLICE_X36Y2          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.141     1.568 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.126     1.694    counter_reg_n_0_[4]
    SLICE_X36Y3          LUT5 (Prop_lut5_I0_O)        0.045     1.739 r  counter[31]_i_4/O
                         net (fo=33, routed)          0.119     1.859    counter[31]_i_4_n_0
    SLICE_X36Y3          LUT5 (Prop_lut5_I2_O)        0.045     1.904 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.904    counter[6]
    SLICE_X36Y3          FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.940    clk_IBUF_BUFG
    SLICE_X36Y3          FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.498     1.442    
    SLICE_X36Y3          FDRE (Hold_fdre_C_D)         0.091     1.533    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.448%)  route 0.298ns (61.552%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.425    clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     1.566 r  counter_reg[0]/Q
                         net (fo=34, routed)          0.298     1.864    counter_reg_n_0_[0]
    SLICE_X36Y8          LUT5 (Prop_lut5_I0_O)        0.045     1.909 r  counter[21]_i_1/O
                         net (fo=1, routed)           0.000     1.909    counter[21]
    SLICE_X36Y8          FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.939    clk_IBUF_BUFG
    SLICE_X36Y8          FDRE                                         r  counter_reg[21]/C
                         clock pessimism             -0.498     1.441    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.091     1.532    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.942%)  route 0.292ns (61.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.425    clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     1.566 r  counter_reg[0]/Q
                         net (fo=34, routed)          0.292     1.858    counter_reg_n_0_[0]
    SLICE_X36Y9          LUT5 (Prop_lut5_I0_O)        0.045     1.903 r  counter[31]_i_2/O
                         net (fo=1, routed)           0.000     1.903    counter[31]
    SLICE_X36Y9          FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.939    clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  counter_reg[31]/C
                         clock pessimism             -0.514     1.425    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.092     1.517    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.386    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y7    BuzzerOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y9    counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y4    counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y4    counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y4    counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y5    counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y5    counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y5    counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y5    counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y4    counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y4    counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y4    counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y5    counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y5    counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y5    counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y5    counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y6    counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y6    counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y6    counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y7    BuzzerOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y7    BuzzerOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y9    counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y9    counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y4    counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y4    counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y4    counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y5    counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y5    counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y5    counter_reg[15]/C



