#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Dec  7 09:56:10 2021
# Process ID: 16784
# Current directory: D:/code/verilog/FPGA_Project/ceres/ceres.runs/synth_1
# Command line: vivado.exe -log rvtop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rvtop.tcl
# Log file: D:/code/verilog/FPGA_Project/ceres/ceres.runs/synth_1/rvtop.vds
# Journal file: D:/code/verilog/FPGA_Project/ceres/ceres.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source rvtop.tcl -notrace
