module wideexpr_00259(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ^($signed((ctrl[4]?$signed((({5'sb11011,((ctrl[5]?s2:3'sb110))-(+(2'b11)),1'sb0})<<(s0))^~(({2{({2{s5}})-($unsigned(s3))}})<((((ctrl[6]?s0:s4))==(+(1'sb1)))>>>((u1)-((ctrl[0]?s6:u0)))))):{1{(ctrl[6]?(s7)==($signed(4'sb0101)):{1{{3{({2{1'sb0}})&(-(4'sb0011))}}}})}})));
  assign y1 = 2'sb11;
  assign y2 = (u4)^~(s6);
  assign y3 = 2'sb10;
  assign y4 = s0;
  assign y5 = (ctrl[5]?((((s2)<<<(((6'sb100100)+(s1))>>>($unsigned(2'sb10))))&($signed(2'sb01)))<<<(s0))>>((&((-($signed(4'b1101)))&($signed($signed(2'sb01)))))>>>(({3{($unsigned(s6))!=((s5)<=(s2))}})>>(4'sb0000))):(2'sb00)<<((($unsigned(s5))-(($unsigned((3'sb101)-(u7)))<<(u4)))==(&(($signed(s7))>>({2{{1{u7}}}})))));
  assign y6 = s7;
  assign y7 = {($signed(s2))-((ctrl[1]?s6:2'sb10)),$unsigned((ctrl[3]?((ctrl[1]?(ctrl[0]?s0:+(+(!(2'sb00)))):s1))&(s0):(ctrl[4]?($signed({5'sb00110,-((s6)^~(s1))}))<<((s0)<<(s0)):$signed(-((((1'b0)>>(u0))>=({s1}))+(u0)))))),$unsigned((((s1)-($signed($signed({1{(6'b001111)>>(5'b10001)}}))))-(3'sb010))==((((ctrl[1]?(-($signed(u2)))|(-(1'sb1)):1'sb0))^~(5'sb01111))&(s6))),s4};
endmodule
