{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606500065416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606500065425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 15:01:05 2020 " "Processing started: Fri Nov 27 15:01:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606500065425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500065425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_A_project -c MIPS_A_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_A_project -c MIPS_A_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500065425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606500067235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/ULA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094700 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500094700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontroleula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontroleula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeControleULA-arch_name " "Found design unit 1: unidadeControleULA-arch_name" {  } { { "unidadeControleULA.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/unidadeControleULA.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094711 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeControleULA " "Found entity 1: unidadeControleULA" {  } { { "unidadeControleULA.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/unidadeControleULA.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500094711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrolefd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrolefd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeControleFD-arch_name " "Found design unit 1: unidadeControleFD-arch_name" {  } { { "unidadeControleFD.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/unidadeControleFD.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094721 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeControleFD " "Found entity 1: unidadeControleFD" {  } { { "unidadeControleFD.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/unidadeControleFD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500094721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094742 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500094742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/somaConstante.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094758 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/somaConstante.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500094758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shftleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shftleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shftLEFT-arch_name " "Found design unit 1: shftLEFT-arch_name" {  } { { "shftLEFT.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/shftLEFT.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094777 ""} { "Info" "ISGN_ENTITY_NAME" "1 shftLEFT " "Found entity 1: shftLEFT" {  } { { "shftLEFT.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/shftLEFT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500094777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094798 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500094798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "RegistradorGenerico.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/RegistradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094822 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "RegistradorGenerico.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/RegistradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500094822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/RAMMIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094871 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500094871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-arch_name " "Found design unit 1: processador-arch_name" {  } { { "processador.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/processador.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094881 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/processador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500094881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094904 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500094904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094926 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500094926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/estendeSinalGenerico.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094946 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500094946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constantesmips.vhd 1 0 " "Found 1 design units, including 0 entities, in source file constantesmips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constantesMIPS " "Found design unit 1: constantesMIPS" {  } { { "constantesMIPS.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/constantesMIPS.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500094959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094980 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500094980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500094980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_a_project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_a_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_A_project-arch_name " "Found design unit 1: MIPS_A_project-arch_name" {  } { { "MIPS_A_project.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/MIPS_A_project.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500095004 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_A_project " "Found entity 1: MIPS_A_project" {  } { { "MIPS_A_project.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/MIPS_A_project.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606500095004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500095004 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_A_project " "Elaborating entity \"MIPS_A_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606500095234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:processador " "Elaborating entity \"processador\" for hierarchy \"processador:processador\"" {  } { { "MIPS_A_project.vhd" "processador" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/MIPS_A_project.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500095289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shftLEFT processador:processador\|shftLEFT:LEFT_sinal_externo " "Elaborating entity \"shftLEFT\" for hierarchy \"processador:processador\|shftLEFT:LEFT_sinal_externo\"" {  } { { "processador.vhd" "LEFT_sinal_externo" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/processador.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500095378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico processador:processador\|somadorGenerico:somador_somador " "Elaborating entity \"somadorGenerico\" for hierarchy \"processador:processador\|somadorGenerico:somador_somador\"" {  } { { "processador.vhd" "somador_somador" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/processador.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500095403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 processador:processador\|muxGenerico2x1:MUX_somador " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"processador:processador\|muxGenerico2x1:MUX_somador\"" {  } { { "processador.vhd" "MUX_somador" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/processador.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500095431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 processador:processador\|muxGenerico4x1:MUX_jump " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"processador:processador\|muxGenerico4x1:MUX_jump\"" {  } { { "processador.vhd" "MUX_jump" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/processador.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500095478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico processador:processador\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"processador:processador\|registradorGenerico:PC\"" {  } { { "processador.vhd" "PC" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/processador.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500095508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante processador:processador\|somaConstante:somadorPC " "Elaborating entity \"somaConstante\" for hierarchy \"processador:processador\|somaConstante:somadorPC\"" {  } { { "processador.vhd" "somadorPC" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/processador.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500095534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS processador:processador\|ROMMIPS:ROM_mips " "Elaborating entity \"ROMMIPS\" for hierarchy \"processador:processador\|ROMMIPS:ROM_mips\"" {  } { { "processador.vhd" "ROM_mips" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/processador.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500095569 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606500095597 "|MIPS_A_project|processador:processador|ROMMIPS:ROM_mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 processador:processador\|muxGenerico4x1:MUX0 " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"processador:processador\|muxGenerico4x1:MUX0\"" {  } { { "processador.vhd" "MUX0" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/processador.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500095604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControleFD processador:processador\|unidadeControleFD:UC " "Elaborating entity \"unidadeControleFD\" for hierarchy \"processador:processador\|unidadeControleFD:UC\"" {  } { { "processador.vhd" "UC" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/processador.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500095631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores processador:processador\|bancoRegistradores:bancoRegistrador " "Elaborating entity \"bancoRegistradores\" for hierarchy \"processador:processador\|bancoRegistradores:bancoRegistrador\"" {  } { { "processador.vhd" "bancoRegistrador" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/processador.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500095684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControleULA processador:processador\|unidadeControleULA:UC_ULA " "Elaborating entity \"unidadeControleULA\" for hierarchy \"processador:processador\|unidadeControleULA:UC_ULA\"" {  } { { "processador.vhd" "UC_ULA" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/processador.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500095722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA processador:processador\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"processador:processador\|ULA:ULA\"" {  } { { "processador.vhd" "ULA" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/processador.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500095760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico processador:processador\|estendeSinalGenerico:extensor " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"processador:processador\|estendeSinalGenerico:extensor\"" {  } { { "processador.vhd" "extensor" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/processador.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500095799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM_mips " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM_mips\"" {  } { { "MIPS_A_project.vhd" "RAM_mips" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/MIPS_A_project.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500095838 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAM_mips\|memRAM " "RAM logic \"RAMMIPS:RAM_mips\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/RAMMIPS.vhd" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1606500096828 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "processador:processador\|bancoRegistradores:bancoRegistrador\|registrador " "RAM logic \"processador:processador\|bancoRegistradores:bancoRegistrador\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/bancoRegistradores.vhd" 59 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1606500096828 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "processador:processador\|ROMMIPS:ROM_mips\|memROM " "RAM logic \"processador:processador\|ROMMIPS:ROM_mips\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1606500096828 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1606500096828 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "46 64 0 3 3 " "46 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 3 warnings found, and 3 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "16 " "Memory Initialization File Address 16 is not initialized" {  } { { "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/ROMcontent.mif" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/ROMcontent.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1606500096838 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "18 30 " "Addresses ranging from 18 to 30 are not initialized" {  } { { "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/ROMcontent.mif" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/ROMcontent.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1606500096838 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "32 63 " "Addresses ranging from 32 to 63 are not initialized" {  } { { "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/ROMcontent.mif" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/ROMcontent.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1606500096838 ""}  } { { "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/ROMcontent.mif" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/MIPS_A_project/ROMcontent.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1606500096838 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606500106458 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606500111711 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606500111711 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4790 " "Implemented 4790 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606500112412 ""} { "Info" "ICUT_CUT_TM_OPINS" "132 " "Implemented 132 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606500112412 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4657 " "Implemented 4657 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606500112412 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606500112412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606500112525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 15:01:52 2020 " "Processing ended: Fri Nov 27 15:01:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606500112525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606500112525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606500112525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606500112525 ""}
