#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e86d30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e86ec0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1e792d0 .functor NOT 1, L_0x1ed89d0, C4<0>, C4<0>, C4<0>;
L_0x1ed87b0 .functor XOR 2, L_0x1ed8650, L_0x1ed8710, C4<00>, C4<00>;
L_0x1ed88c0 .functor XOR 2, L_0x1ed87b0, L_0x1ed8820, C4<00>, C4<00>;
v0x1ed3590_0 .net *"_ivl_10", 1 0, L_0x1ed8820;  1 drivers
v0x1ed3690_0 .net *"_ivl_12", 1 0, L_0x1ed88c0;  1 drivers
v0x1ed3770_0 .net *"_ivl_2", 1 0, L_0x1ed6950;  1 drivers
v0x1ed3830_0 .net *"_ivl_4", 1 0, L_0x1ed8650;  1 drivers
v0x1ed3910_0 .net *"_ivl_6", 1 0, L_0x1ed8710;  1 drivers
v0x1ed3a40_0 .net *"_ivl_8", 1 0, L_0x1ed87b0;  1 drivers
v0x1ed3b20_0 .net "a", 0 0, v0x1ecfd20_0;  1 drivers
v0x1ed3bc0_0 .net "b", 0 0, v0x1ecfdc0_0;  1 drivers
v0x1ed3c60_0 .net "c", 0 0, v0x1ecfe60_0;  1 drivers
v0x1ed3d00_0 .var "clk", 0 0;
v0x1ed3da0_0 .net "d", 0 0, v0x1ecffa0_0;  1 drivers
v0x1ed3e40_0 .net "out_pos_dut", 0 0, L_0x1ed8370;  1 drivers
v0x1ed3ee0_0 .net "out_pos_ref", 0 0, L_0x1ed5410;  1 drivers
v0x1ed3f80_0 .net "out_sop_dut", 0 0, L_0x1ed6370;  1 drivers
v0x1ed4020_0 .net "out_sop_ref", 0 0, L_0x1eaa4d0;  1 drivers
v0x1ed40c0_0 .var/2u "stats1", 223 0;
v0x1ed4160_0 .var/2u "strobe", 0 0;
v0x1ed4200_0 .net "tb_match", 0 0, L_0x1ed89d0;  1 drivers
v0x1ed42d0_0 .net "tb_mismatch", 0 0, L_0x1e792d0;  1 drivers
v0x1ed4370_0 .net "wavedrom_enable", 0 0, v0x1ed0270_0;  1 drivers
v0x1ed4440_0 .net "wavedrom_title", 511 0, v0x1ed0310_0;  1 drivers
L_0x1ed6950 .concat [ 1 1 0 0], L_0x1ed5410, L_0x1eaa4d0;
L_0x1ed8650 .concat [ 1 1 0 0], L_0x1ed5410, L_0x1eaa4d0;
L_0x1ed8710 .concat [ 1 1 0 0], L_0x1ed8370, L_0x1ed6370;
L_0x1ed8820 .concat [ 1 1 0 0], L_0x1ed5410, L_0x1eaa4d0;
L_0x1ed89d0 .cmp/eeq 2, L_0x1ed6950, L_0x1ed88c0;
S_0x1e87050 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1e86ec0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e796b0 .functor AND 1, v0x1ecfe60_0, v0x1ecffa0_0, C4<1>, C4<1>;
L_0x1e79a90 .functor NOT 1, v0x1ecfd20_0, C4<0>, C4<0>, C4<0>;
L_0x1e79e70 .functor NOT 1, v0x1ecfdc0_0, C4<0>, C4<0>, C4<0>;
L_0x1e7a0f0 .functor AND 1, L_0x1e79a90, L_0x1e79e70, C4<1>, C4<1>;
L_0x1e918c0 .functor AND 1, L_0x1e7a0f0, v0x1ecfe60_0, C4<1>, C4<1>;
L_0x1eaa4d0 .functor OR 1, L_0x1e796b0, L_0x1e918c0, C4<0>, C4<0>;
L_0x1ed4890 .functor NOT 1, v0x1ecfdc0_0, C4<0>, C4<0>, C4<0>;
L_0x1ed4900 .functor OR 1, L_0x1ed4890, v0x1ecffa0_0, C4<0>, C4<0>;
L_0x1ed4a10 .functor AND 1, v0x1ecfe60_0, L_0x1ed4900, C4<1>, C4<1>;
L_0x1ed4ad0 .functor NOT 1, v0x1ecfd20_0, C4<0>, C4<0>, C4<0>;
L_0x1ed4ba0 .functor OR 1, L_0x1ed4ad0, v0x1ecfdc0_0, C4<0>, C4<0>;
L_0x1ed4c10 .functor AND 1, L_0x1ed4a10, L_0x1ed4ba0, C4<1>, C4<1>;
L_0x1ed4d90 .functor NOT 1, v0x1ecfdc0_0, C4<0>, C4<0>, C4<0>;
L_0x1ed4e00 .functor OR 1, L_0x1ed4d90, v0x1ecffa0_0, C4<0>, C4<0>;
L_0x1ed4d20 .functor AND 1, v0x1ecfe60_0, L_0x1ed4e00, C4<1>, C4<1>;
L_0x1ed4f90 .functor NOT 1, v0x1ecfd20_0, C4<0>, C4<0>, C4<0>;
L_0x1ed5090 .functor OR 1, L_0x1ed4f90, v0x1ecffa0_0, C4<0>, C4<0>;
L_0x1ed5150 .functor AND 1, L_0x1ed4d20, L_0x1ed5090, C4<1>, C4<1>;
L_0x1ed5300 .functor XNOR 1, L_0x1ed4c10, L_0x1ed5150, C4<0>, C4<0>;
v0x1e78c00_0 .net *"_ivl_0", 0 0, L_0x1e796b0;  1 drivers
v0x1e79000_0 .net *"_ivl_12", 0 0, L_0x1ed4890;  1 drivers
v0x1e793e0_0 .net *"_ivl_14", 0 0, L_0x1ed4900;  1 drivers
v0x1e797c0_0 .net *"_ivl_16", 0 0, L_0x1ed4a10;  1 drivers
v0x1e79ba0_0 .net *"_ivl_18", 0 0, L_0x1ed4ad0;  1 drivers
v0x1e79f80_0 .net *"_ivl_2", 0 0, L_0x1e79a90;  1 drivers
v0x1e7a200_0 .net *"_ivl_20", 0 0, L_0x1ed4ba0;  1 drivers
v0x1ece290_0 .net *"_ivl_24", 0 0, L_0x1ed4d90;  1 drivers
v0x1ece370_0 .net *"_ivl_26", 0 0, L_0x1ed4e00;  1 drivers
v0x1ece450_0 .net *"_ivl_28", 0 0, L_0x1ed4d20;  1 drivers
v0x1ece530_0 .net *"_ivl_30", 0 0, L_0x1ed4f90;  1 drivers
v0x1ece610_0 .net *"_ivl_32", 0 0, L_0x1ed5090;  1 drivers
v0x1ece6f0_0 .net *"_ivl_36", 0 0, L_0x1ed5300;  1 drivers
L_0x7fe00b348018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ece7b0_0 .net *"_ivl_38", 0 0, L_0x7fe00b348018;  1 drivers
v0x1ece890_0 .net *"_ivl_4", 0 0, L_0x1e79e70;  1 drivers
v0x1ece970_0 .net *"_ivl_6", 0 0, L_0x1e7a0f0;  1 drivers
v0x1ecea50_0 .net *"_ivl_8", 0 0, L_0x1e918c0;  1 drivers
v0x1eceb30_0 .net "a", 0 0, v0x1ecfd20_0;  alias, 1 drivers
v0x1ecebf0_0 .net "b", 0 0, v0x1ecfdc0_0;  alias, 1 drivers
v0x1ececb0_0 .net "c", 0 0, v0x1ecfe60_0;  alias, 1 drivers
v0x1eced70_0 .net "d", 0 0, v0x1ecffa0_0;  alias, 1 drivers
v0x1ecee30_0 .net "out_pos", 0 0, L_0x1ed5410;  alias, 1 drivers
v0x1eceef0_0 .net "out_sop", 0 0, L_0x1eaa4d0;  alias, 1 drivers
v0x1ecefb0_0 .net "pos0", 0 0, L_0x1ed4c10;  1 drivers
v0x1ecf070_0 .net "pos1", 0 0, L_0x1ed5150;  1 drivers
L_0x1ed5410 .functor MUXZ 1, L_0x7fe00b348018, L_0x1ed4c10, L_0x1ed5300, C4<>;
S_0x1ecf1f0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1e86ec0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1ecfd20_0 .var "a", 0 0;
v0x1ecfdc0_0 .var "b", 0 0;
v0x1ecfe60_0 .var "c", 0 0;
v0x1ecff00_0 .net "clk", 0 0, v0x1ed3d00_0;  1 drivers
v0x1ecffa0_0 .var "d", 0 0;
v0x1ed0090_0 .var/2u "fail", 0 0;
v0x1ed0130_0 .var/2u "fail1", 0 0;
v0x1ed01d0_0 .net "tb_match", 0 0, L_0x1ed89d0;  alias, 1 drivers
v0x1ed0270_0 .var "wavedrom_enable", 0 0;
v0x1ed0310_0 .var "wavedrom_title", 511 0;
E_0x1e856a0/0 .event negedge, v0x1ecff00_0;
E_0x1e856a0/1 .event posedge, v0x1ecff00_0;
E_0x1e856a0 .event/or E_0x1e856a0/0, E_0x1e856a0/1;
S_0x1ecf520 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1ecf1f0;
 .timescale -12 -12;
v0x1ecf760_0 .var/2s "i", 31 0;
E_0x1e85540 .event posedge, v0x1ecff00_0;
S_0x1ecf860 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1ecf1f0;
 .timescale -12 -12;
v0x1ecfa60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ecfb40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1ecf1f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ed04f0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1e86ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ed55c0 .functor NOT 1, v0x1ecfd20_0, C4<0>, C4<0>, C4<0>;
L_0x1ed5650 .functor NOT 1, v0x1ecfdc0_0, C4<0>, C4<0>, C4<0>;
L_0x1ed57f0 .functor AND 1, L_0x1ed55c0, L_0x1ed5650, C4<1>, C4<1>;
L_0x1ed5900 .functor NOT 1, v0x1ecfe60_0, C4<0>, C4<0>, C4<0>;
L_0x1ed5ab0 .functor AND 1, L_0x1ed57f0, L_0x1ed5900, C4<1>, C4<1>;
L_0x1ed5bc0 .functor AND 1, L_0x1ed5ab0, v0x1ecffa0_0, C4<1>, C4<1>;
L_0x1ed5dd0 .functor AND 1, v0x1ecfd20_0, v0x1ecfdc0_0, C4<1>, C4<1>;
L_0x1ed5f50 .functor AND 1, L_0x1ed5dd0, v0x1ecfe60_0, C4<1>, C4<1>;
L_0x1ed6060 .functor NOT 1, v0x1ecffa0_0, C4<0>, C4<0>, C4<0>;
L_0x1ed60d0 .functor AND 1, L_0x1ed5f50, L_0x1ed6060, C4<1>, C4<1>;
L_0x1ed6240 .functor OR 1, L_0x1ed5bc0, L_0x1ed60d0, C4<0>, C4<0>;
L_0x1ed6300 .functor AND 1, v0x1ecfd20_0, v0x1ecfdc0_0, C4<1>, C4<1>;
L_0x1ed63e0 .functor AND 1, L_0x1ed6300, v0x1ecfe60_0, C4<1>, C4<1>;
L_0x1ed64a0 .functor AND 1, L_0x1ed63e0, v0x1ecffa0_0, C4<1>, C4<1>;
L_0x1ed6370 .functor OR 1, L_0x1ed6240, L_0x1ed64a0, C4<0>, C4<0>;
L_0x1ed66d0 .functor NOT 1, v0x1ecfd20_0, C4<0>, C4<0>, C4<0>;
L_0x1ed67d0 .functor NOT 1, v0x1ecfdc0_0, C4<0>, C4<0>, C4<0>;
L_0x1ed6840 .functor OR 1, L_0x1ed66d0, L_0x1ed67d0, C4<0>, C4<0>;
L_0x1ed69f0 .functor NOT 1, v0x1ecfe60_0, C4<0>, C4<0>, C4<0>;
L_0x1ed6a60 .functor OR 1, L_0x1ed6840, L_0x1ed69f0, C4<0>, C4<0>;
L_0x1ed6c20 .functor OR 1, L_0x1ed6a60, v0x1ecffa0_0, C4<0>, C4<0>;
L_0x1ed6ce0 .functor NOT 1, v0x1ecfdc0_0, C4<0>, C4<0>, C4<0>;
L_0x1ed6e10 .functor OR 1, v0x1ecfd20_0, L_0x1ed6ce0, C4<0>, C4<0>;
L_0x1ed6ed0 .functor NOT 1, v0x1ecfe60_0, C4<0>, C4<0>, C4<0>;
L_0x1ed7010 .functor OR 1, L_0x1ed6e10, L_0x1ed6ed0, C4<0>, C4<0>;
L_0x1ed7120 .functor NOT 1, v0x1ecffa0_0, C4<0>, C4<0>, C4<0>;
L_0x1ed7270 .functor OR 1, L_0x1ed7010, L_0x1ed7120, C4<0>, C4<0>;
L_0x1ed7380 .functor AND 1, L_0x1ed6c20, L_0x1ed7270, C4<1>, C4<1>;
L_0x1ed7580 .functor NOT 1, v0x1ecfd20_0, C4<0>, C4<0>, C4<0>;
L_0x1ed75f0 .functor OR 1, L_0x1ed7580, v0x1ecfdc0_0, C4<0>, C4<0>;
L_0x1ed77b0 .functor NOT 1, v0x1ecfe60_0, C4<0>, C4<0>, C4<0>;
L_0x1ed7820 .functor OR 1, L_0x1ed75f0, L_0x1ed77b0, C4<0>, C4<0>;
L_0x1ed7a40 .functor NOT 1, v0x1ecffa0_0, C4<0>, C4<0>, C4<0>;
L_0x1ed7ab0 .functor OR 1, L_0x1ed7820, L_0x1ed7a40, C4<0>, C4<0>;
L_0x1ed7ce0 .functor AND 1, L_0x1ed7380, L_0x1ed7ab0, C4<1>, C4<1>;
L_0x1ed7df0 .functor NOT 1, v0x1ecfd20_0, C4<0>, C4<0>, C4<0>;
L_0x1ed7f90 .functor NOT 1, v0x1ecfdc0_0, C4<0>, C4<0>, C4<0>;
L_0x1ed8000 .functor OR 1, L_0x1ed7df0, L_0x1ed7f90, C4<0>, C4<0>;
L_0x1ed7e60 .functor OR 1, L_0x1ed8000, v0x1ecfe60_0, C4<0>, C4<0>;
L_0x1ed7f20 .functor NOT 1, v0x1ecffa0_0, C4<0>, C4<0>, C4<0>;
L_0x1ed8260 .functor OR 1, L_0x1ed7e60, L_0x1ed7f20, C4<0>, C4<0>;
L_0x1ed8370 .functor AND 1, L_0x1ed7ce0, L_0x1ed8260, C4<1>, C4<1>;
v0x1ed06b0_0 .net *"_ivl_0", 0 0, L_0x1ed55c0;  1 drivers
v0x1ed0790_0 .net *"_ivl_10", 0 0, L_0x1ed5bc0;  1 drivers
v0x1ed0870_0 .net *"_ivl_12", 0 0, L_0x1ed5dd0;  1 drivers
v0x1ed0960_0 .net *"_ivl_14", 0 0, L_0x1ed5f50;  1 drivers
v0x1ed0a40_0 .net *"_ivl_16", 0 0, L_0x1ed6060;  1 drivers
v0x1ed0b70_0 .net *"_ivl_18", 0 0, L_0x1ed60d0;  1 drivers
v0x1ed0c50_0 .net *"_ivl_2", 0 0, L_0x1ed5650;  1 drivers
v0x1ed0d30_0 .net *"_ivl_20", 0 0, L_0x1ed6240;  1 drivers
v0x1ed0e10_0 .net *"_ivl_22", 0 0, L_0x1ed6300;  1 drivers
v0x1ed0f80_0 .net *"_ivl_24", 0 0, L_0x1ed63e0;  1 drivers
v0x1ed1060_0 .net *"_ivl_26", 0 0, L_0x1ed64a0;  1 drivers
v0x1ed1140_0 .net *"_ivl_30", 0 0, L_0x1ed66d0;  1 drivers
v0x1ed1220_0 .net *"_ivl_32", 0 0, L_0x1ed67d0;  1 drivers
v0x1ed1300_0 .net *"_ivl_34", 0 0, L_0x1ed6840;  1 drivers
v0x1ed13e0_0 .net *"_ivl_36", 0 0, L_0x1ed69f0;  1 drivers
v0x1ed14c0_0 .net *"_ivl_38", 0 0, L_0x1ed6a60;  1 drivers
v0x1ed15a0_0 .net *"_ivl_4", 0 0, L_0x1ed57f0;  1 drivers
v0x1ed1790_0 .net *"_ivl_40", 0 0, L_0x1ed6c20;  1 drivers
v0x1ed1870_0 .net *"_ivl_42", 0 0, L_0x1ed6ce0;  1 drivers
v0x1ed1950_0 .net *"_ivl_44", 0 0, L_0x1ed6e10;  1 drivers
v0x1ed1a30_0 .net *"_ivl_46", 0 0, L_0x1ed6ed0;  1 drivers
v0x1ed1b10_0 .net *"_ivl_48", 0 0, L_0x1ed7010;  1 drivers
v0x1ed1bf0_0 .net *"_ivl_50", 0 0, L_0x1ed7120;  1 drivers
v0x1ed1cd0_0 .net *"_ivl_52", 0 0, L_0x1ed7270;  1 drivers
v0x1ed1db0_0 .net *"_ivl_54", 0 0, L_0x1ed7380;  1 drivers
v0x1ed1e90_0 .net *"_ivl_56", 0 0, L_0x1ed7580;  1 drivers
v0x1ed1f70_0 .net *"_ivl_58", 0 0, L_0x1ed75f0;  1 drivers
v0x1ed2050_0 .net *"_ivl_6", 0 0, L_0x1ed5900;  1 drivers
v0x1ed2130_0 .net *"_ivl_60", 0 0, L_0x1ed77b0;  1 drivers
v0x1ed2210_0 .net *"_ivl_62", 0 0, L_0x1ed7820;  1 drivers
v0x1ed22f0_0 .net *"_ivl_64", 0 0, L_0x1ed7a40;  1 drivers
v0x1ed23d0_0 .net *"_ivl_66", 0 0, L_0x1ed7ab0;  1 drivers
v0x1ed24b0_0 .net *"_ivl_68", 0 0, L_0x1ed7ce0;  1 drivers
v0x1ed27a0_0 .net *"_ivl_70", 0 0, L_0x1ed7df0;  1 drivers
v0x1ed2880_0 .net *"_ivl_72", 0 0, L_0x1ed7f90;  1 drivers
v0x1ed2960_0 .net *"_ivl_74", 0 0, L_0x1ed8000;  1 drivers
v0x1ed2a40_0 .net *"_ivl_76", 0 0, L_0x1ed7e60;  1 drivers
v0x1ed2b20_0 .net *"_ivl_78", 0 0, L_0x1ed7f20;  1 drivers
v0x1ed2c00_0 .net *"_ivl_8", 0 0, L_0x1ed5ab0;  1 drivers
v0x1ed2ce0_0 .net *"_ivl_80", 0 0, L_0x1ed8260;  1 drivers
v0x1ed2dc0_0 .net "a", 0 0, v0x1ecfd20_0;  alias, 1 drivers
v0x1ed2e60_0 .net "b", 0 0, v0x1ecfdc0_0;  alias, 1 drivers
v0x1ed2f50_0 .net "c", 0 0, v0x1ecfe60_0;  alias, 1 drivers
v0x1ed3040_0 .net "d", 0 0, v0x1ecffa0_0;  alias, 1 drivers
v0x1ed3130_0 .net "out_pos", 0 0, L_0x1ed8370;  alias, 1 drivers
v0x1ed31f0_0 .net "out_sop", 0 0, L_0x1ed6370;  alias, 1 drivers
S_0x1ed3370 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1e86ec0;
 .timescale -12 -12;
E_0x1e6e9f0 .event anyedge, v0x1ed4160_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ed4160_0;
    %nor/r;
    %assign/vec4 v0x1ed4160_0, 0;
    %wait E_0x1e6e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ecf1f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ed0090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ed0130_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1ecf1f0;
T_4 ;
    %wait E_0x1e856a0;
    %load/vec4 v0x1ed01d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ed0090_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1ecf1f0;
T_5 ;
    %wait E_0x1e85540;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ecffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfe60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfdc0_0, 0;
    %assign/vec4 v0x1ecfd20_0, 0;
    %wait E_0x1e85540;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ecffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfe60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfdc0_0, 0;
    %assign/vec4 v0x1ecfd20_0, 0;
    %wait E_0x1e85540;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ecffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfe60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfdc0_0, 0;
    %assign/vec4 v0x1ecfd20_0, 0;
    %wait E_0x1e85540;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ecffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfe60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfdc0_0, 0;
    %assign/vec4 v0x1ecfd20_0, 0;
    %wait E_0x1e85540;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ecffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfe60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfdc0_0, 0;
    %assign/vec4 v0x1ecfd20_0, 0;
    %wait E_0x1e85540;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ecffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfe60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfdc0_0, 0;
    %assign/vec4 v0x1ecfd20_0, 0;
    %wait E_0x1e85540;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ecffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfe60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfdc0_0, 0;
    %assign/vec4 v0x1ecfd20_0, 0;
    %wait E_0x1e85540;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ecffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfe60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfdc0_0, 0;
    %assign/vec4 v0x1ecfd20_0, 0;
    %wait E_0x1e85540;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ecffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfe60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfdc0_0, 0;
    %assign/vec4 v0x1ecfd20_0, 0;
    %wait E_0x1e85540;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ecffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfe60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfdc0_0, 0;
    %assign/vec4 v0x1ecfd20_0, 0;
    %wait E_0x1e85540;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ecffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfe60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfdc0_0, 0;
    %assign/vec4 v0x1ecfd20_0, 0;
    %wait E_0x1e85540;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ecffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfe60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfdc0_0, 0;
    %assign/vec4 v0x1ecfd20_0, 0;
    %wait E_0x1e85540;
    %load/vec4 v0x1ed0090_0;
    %store/vec4 v0x1ed0130_0, 0, 1;
    %fork t_1, S_0x1ecf520;
    %jmp t_0;
    .scope S_0x1ecf520;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ecf760_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1ecf760_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1e85540;
    %load/vec4 v0x1ecf760_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ecffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfe60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfdc0_0, 0;
    %assign/vec4 v0x1ecfd20_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ecf760_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1ecf760_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1ecf1f0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e856a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ecffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfe60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ecfdc0_0, 0;
    %assign/vec4 v0x1ecfd20_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1ed0090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1ed0130_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1e86ec0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ed3d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ed4160_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1e86ec0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ed3d00_0;
    %inv;
    %store/vec4 v0x1ed3d00_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1e86ec0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ecff00_0, v0x1ed42d0_0, v0x1ed3b20_0, v0x1ed3bc0_0, v0x1ed3c60_0, v0x1ed3da0_0, v0x1ed4020_0, v0x1ed3f80_0, v0x1ed3ee0_0, v0x1ed3e40_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1e86ec0;
T_9 ;
    %load/vec4 v0x1ed40c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1ed40c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ed40c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1ed40c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1ed40c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ed40c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1ed40c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ed40c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ed40c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ed40c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1e86ec0;
T_10 ;
    %wait E_0x1e856a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ed40c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ed40c0_0, 4, 32;
    %load/vec4 v0x1ed4200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1ed40c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ed40c0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ed40c0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ed40c0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1ed4020_0;
    %load/vec4 v0x1ed4020_0;
    %load/vec4 v0x1ed3f80_0;
    %xor;
    %load/vec4 v0x1ed4020_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1ed40c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ed40c0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1ed40c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ed40c0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1ed3ee0_0;
    %load/vec4 v0x1ed3ee0_0;
    %load/vec4 v0x1ed3e40_0;
    %xor;
    %load/vec4 v0x1ed3ee0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1ed40c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ed40c0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1ed40c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ed40c0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response24/top_module.sv";
