[17:34:23.86] /o 
              /c                          PrimeWave Design Environment 
              /c 
              /c                Version W-2024.09-SP1-2 for linux64 - Jan 15, 2025
              /c              Based on Custom Infrastructure
              /c Version W-2024.09-SP1-2
              /c 
              /c                     Copyright (c) 2004 - 2025 Synopsys, Inc.
              /c    This software and the associated documentation are proprietary to Synopsys,
              /c  Inc. This software may only be used in accordance with the terms and conditions
              /c  of a written license agreement with Synopsys, Inc. All other use, reproduction,
              /c    or distribution of this software is strictly prohibited.  Licensed Products
              /c      communicate with Synopsys servers for the purpose of providing software
              /c     updates, detecting software piracy and verifying that customers are using
              /c     Licensed Products in conformity with the applicable License Key for such
              /c   Licensed Products. Synopsys will use information gathered in connection with
              /c     this process to deliver software updates and pursue software pirates and
              /c                                    infringers.
              /c 
              /c  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
              /c             Inclusivity and Diversity" (Refer to article 000036315 at
              /c                         https://solvnetplus.synopsys.com)
              /c 
              /c Build  (OPT) Config 11252589 compiled on Wed Jan 15 11:01:36 2025 for AlmaLinux 8.4
              /c Invocation: /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/linux64/platform/bin/custom_shell -application primewave -gui 0 -uniqueString 424077b79e1069ee6a81ceb93cfdc8c089b956051c6b00938dd83fb0058eea4ac0d2ccff4ba762967ec78f8f2801ed07 -python 0 -command "source /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.write_logic_cmos_complemen.schematic.session0/sim_server_init.tcl" -log /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/primewave_session0_sim_server_job1 -libDefFile /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/lib.defs
              /c Execution time: Mon Mar 31 17:34:14 2025
              /c Host: grendel42.ece.ncsu.edu
              /c Working directory: /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project
              /c 
[17:34:38.08] /m Information: Registering ICV PERC package...
[17:34:38.94] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[17:34:39.22] /o 
[17:34:39.26] /i source /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.write_logic_cmos_complemen.schematic.session0/sim_server_init.tcl
[17:34:39.76] /o SimServer socket started on grendel42.ece.ncsu.edu:46079
[17:34:40.22] /m Information: Launching Waveform Viewer "cd /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.write_logic_cmos_complemen.schematic.session0/logs &&  /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/auxx/../linux64/swv/bin/swv  -bg_gui -k -cdesigner -ptype wv -spxkey /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/auxx/waveform/sae.spxkey -spxrc /tmp/tmp_sae_spxrc_FY62GD -unique_string 424077b79e1069ee530a423f4ec1029b89b956051c6b00938dd83fb0058eea4adb87396eccbed9c9440c9e63001d7c36a99c857b52a1794f -lic_type 2   -parent_cc_pid 591399  > /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.write_logic_cmos_complemen.schematic.session0/logs/viewer.log 2>&1"
[17:34:40.27] /o ==== Received Msg ====
              /c len=35 sourceSoc=sock45fb3ff0 msgIndex=0 rawMsg=evalCmd ::wf::updateViewerLicense 2
[17:34:40.27] /o 
[17:34:40.28] /o ==== Received Msg ====
              /c len=35 sourceSoc=sock45fb3ff0 msgIndex=1 rawMsg=evalCmd ::wf::updateViewerLicense 2
[17:34:40.28] /o 
[17:35:25.88] /o ==== Received Msg ====
              /c len=224 sourceSoc=sock4600f2f0 msgIndex=0 rawMsg=AppendTask /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.write_logic_cmos_complemen.schematic.session0/task0/sim_script0.tcl 0 saeSession0 1 overwrite
[17:35:25.88] /o 
[17:35:28.82] /m Information: "Starting incremental netlisting for design "group8/write_logic_cmos_complemen/schematic"..." (NETLISTING-010)
[17:35:28.96] /o Loading: Callback files...
[17:35:28.97] /o Loading: scripts/callbacks/callbacks.tcl
[17:35:28.98] /o 
              /c [INFO] : Loading display.drf from /mnt/designkits/ncsu/FreePDK3/syncust/NCSU_TechLib_FreePDK3
              /c 
              /c  if you wish to Load other display.drf, please set shell environment valiable "iPDK_load_display_NCSU_TechLib_FreePDK3" to value = 0
[17:35:28.98] /o 
[17:35:29.02] /w Warning: Could not set the value of preference xtDRCTool because it does not exist. (PREFERENCE-016)
[17:35:29.02] /w Warning: Could not set the value of preference xtDRCICVRunsetFile because it does not exist. (PREFERENCE-016)
[17:35:29.02] /w Warning: Could not set the value of preference xtDRCICVIncludePaths because it does not exist. (PREFERENCE-016)
[17:35:29.02] /w Warning: Could not set the value of preference xtDRCLayDBFormat because it does not exist. (PREFERENCE-016)
[17:35:29.02] /w Warning: Could not set the value of preference xtLVSTool because it does not exist. (PREFERENCE-016)
[17:35:29.02] /w Warning: Could not set the value of preference xtLVSICVRunsetFile because it does not exist. (PREFERENCE-016)
[17:35:29.02] /w Warning: Could not set the value of preference xtLVSICVIncludePaths because it does not exist. (PREFERENCE-016)
[17:35:29.02] /w Warning: Could not set the value of preference xtLVSLayDBFormat because it does not exist. (PREFERENCE-016)
[17:35:29.02] /w Warning: Could not set the value of preference xtLPELVSTool because it does not exist. (PREFERENCE-016)
[17:35:29.02] /w Warning: Could not set the value of preference xtLPETool because it does not exist. (PREFERENCE-016)
[17:35:29.02] /w Warning: Could not set the value of preference xtLPEOpenParasiticView because it does not exist. (PREFERENCE-016)
[17:35:29.02] /w Warning: Could not set the value of preference xtStarTcadGrdFile because it does not exist. (PREFERENCE-016)
[17:35:29.02] /w Warning: Could not set the value of preference xtLPEStarOADeviceMappingFile because it does not exist. (PREFERENCE-016)
[17:35:29.02] /w Warning: Could not set the value of preference xtStarOALayerMappingFile because it does not exist. (PREFERENCE-016)
[17:35:29.02] /o 	#######################################
[17:35:29.02] /o 	CC-PDK Library Name	: FreePDK3
[17:35:29.02] /o 	#######################################
[17:35:29.02] /o 
[17:35:29.11] /o Netlisting
[17:35:29.11] /o Creating output directories
[17:35:29.66] /o No Design Integrity rule violations found in "group8/write_logic_cmos_complemen/schematic"
[17:35:29.66] /o Scanning: group8/write_logic_cmos_complemen/schematic
[17:35:29.93] /o Scanning: group8/inv/schematic
[17:35:29.98] /o Computing terminal lists
[17:35:29.98] /o Processing terminals of module group8/inv/schematic
[17:35:30.03] /o Processing terminals of module group8/write_logic_cmos_complemen/schematic
[17:35:30.03] /o Starting netlisting
[17:35:30.21] /o Formatting group8/inv/schematic
[17:35:30.23] /m Information: "group8 inv schematic" renetlisted. (NETLISTING-056)
[17:35:30.36] /o Formatting group8/write_logic_cmos_complemen/schematic
[17:35:30.39] /m Information: "group8 write_logic_cmos_complemen schematic" renetlisted. (NETLISTING-056)
[17:35:30.63] /m Information: "Netlisting design "group8/write_logic_cmos_complemen/schematic" finished successfully." (NETLISTING-012)
[17:35:30.83] /# Composing simulator input file for design "group8/write_logic_cmos_complemen/schematic"...
[17:35:32.59] /# Simulator input file composed successfully for design "group8/write_logic_cmos_complemen/schematic"
[17:35:32.87] /m Information: Save ouputs to /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/simulation/group8,write_logic_cmos_complemen,schematic/history_1/simulation/default/PrimeSimHSPICE/nominal/results/outputs.tcl for AVA evaluation.
[17:35:34.68] /o 
[17:35:36.53] /o                                          Composing Nominal                                         
[17:35:37.21] /o                             Launching jobs for testbench default started                            
[17:35:37.23] /# Starting PrimeSimHSPICE simulation for design: group8/write_logic_cmos_complemen/schematic
[17:35:37.37] /o                             Creating jobs for testbench default (0 / 1)                            
[17:35:37.49] /o                                Launching 1 jobs for testbench default                               
[17:35:43.75] /o                            Launching jobs for testbench default finished                           
[17:35:45.03] /m Information: 0 of 1 testbench(es) done. (PW_GUI-714)
[17:35:46.10] /m Information: Job distribution master (saeSession0,default.Simulation_Simulation session:session0 testbench:default) : up to 1 job running workers.
[17:36:12.02] /# Simulation completed successfully for design: group8/write_logic_cmos_complemen/schematic  (PW-651)
[17:36:12.19] /# Netlisting and simulation completed for testbench: default in 45s
[17:36:12.21] /# Evaluating and plotting outputs...
[17:36:18.28] /m Information: Jobs distribution master quit! (PW_GUI-822)
[17:36:19.29] /# Evaluating and plotting completed for testbench: default in 7s
[17:36:19.45] /m Information: 1 of 1 testbench(es) done. (PW_GUI-714)
[17:39:14.11] /o ==== Received Msg ====
              /c len=26 sourceSoc=sock4600f2f0 msgIndex=2 rawMsg=evalCmd ::wf::viewerExited
[17:39:14.11] /o 
[17:39:18.25] /o ==== Received Msg ====
              /c len=35 sourceSoc=sock4600f2f0 msgIndex=3 rawMsg=evalCmd ::wf::updateViewerLicense 2
[17:39:18.25] /o 
[17:39:46.03] /o ==== Received Msg ====
              /c len=224 sourceSoc=sock457e9080 msgIndex=1 rawMsg=AppendTask /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.write_logic_cmos_complemen.schematic.session0/task1/sim_script1.tcl 1 saeSession0 1 overwrite
[17:39:46.03] /o 
[17:39:46.23] /m Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
[17:39:46.26] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[17:39:48.76] /m Information: "Starting incremental netlisting for design "group8/write_logic_cmos_complemen/schematic"..." (NETLISTING-010)
[17:39:48.87] /o Netlisting
[17:39:48.87] /o Creating output directories
[17:39:49.07] /o No Design Integrity rule violations found in "group8/write_logic_cmos_complemen/schematic"
[17:39:49.07] /o Scanning: group8/write_logic_cmos_complemen/schematic
[17:39:49.26] /o Scanning: group8/inv/schematic
[17:39:49.30] /o Computing terminal lists
[17:39:49.30] /o Processing terminals of module group8/inv/schematic
[17:39:49.32] /o Processing terminals of module group8/write_logic_cmos_complemen/schematic
[17:39:49.32] /o Starting netlisting
[17:39:49.79] /m Information: "Netlisting design "group8/write_logic_cmos_complemen/schematic" finished successfully." (NETLISTING-012)
[17:39:49.89] /# Composing simulator input file for design "group8/write_logic_cmos_complemen/schematic"...
[17:39:51.59] /# Simulator input file composed successfully for design "group8/write_logic_cmos_complemen/schematic"
[17:39:51.85] /m Information: Save ouputs to /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/simulation/group8,write_logic_cmos_complemen,schematic/history_1/simulation/default/PrimeSimHSPICE/nominal/results/outputs.tcl for AVA evaluation.
[17:39:54.25] /o 
[17:39:56.19] /o                                          Composing Nominal                                         
[17:39:56.73] /o                             Launching jobs for testbench default started                            
[17:39:56.75] /# Starting PrimeSimHSPICE simulation for design: group8/write_logic_cmos_complemen/schematic
[17:39:56.87] /o                             Creating jobs for testbench default (0 / 1)                            
[17:39:56.98] /o                                Launching 1 jobs for testbench default                               
[17:40:03.26] /o                            Launching jobs for testbench default finished                           
[17:40:03.39] /o 
[17:40:04.79] /m Information: 1 of 2 testbench(es) done. (PW_GUI-714)
[17:40:06.00] /m Information: Job distribution master (saeSession0,default.Simulation_Simulation session:session1 testbench:default) : up to 1 job running workers.
[17:40:06.04] /o ==== Received Msg ====
              /c len=8 sourceSoc=sock457e9080 msgIndex=4 rawMsg=idleExit
[17:40:06.04] /o 
[17:40:30.12] /# Simulation completed successfully for design: group8/write_logic_cmos_complemen/schematic  (PW-651)
[17:40:30.29] /# Netlisting and simulation completed for testbench: default in 43s
[17:40:30.31] /# Evaluating and plotting outputs...
[17:40:36.46] /m Information: Jobs distribution master quit! (PW_GUI-822)
[17:40:36.77] /# Evaluating and plotting completed for testbench: default in 6s
[17:40:36.89] /m Information: 2 of 2 testbench(es) done. (PW_GUI-714)
[17:40:36.91] /m Information: Exiting simulation server process. (PW_GUI-984)
[17:40:38.43] /o Shutdown time: Mon Mar 31 17:40:38 2025
[17:40:38.43] /o Elapsed session real time: 6.35 minutes
[17:40:38.43] /o Session terminated. Log is at /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/logs/primewave.hrajesh.2025_3_31_173414_591399.log
