Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 12 14:54:20 2021
| Host         : DESKTOP-MB5IJCE running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-3
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_v_tpg_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_v_tpg_0_0 from xilinx.com:ip:v_tpg:8.0 (Rev. 2) to xilinx.com:ip:v_tpg:8.1






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 12 14:54:20 2021
| Host         : DESKTOP-MB5IJCE running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-3
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_v_tc_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_v_tc_0_0 (xilinx.com:ip:v_tc:6.2) to (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_v_tc_0_0'. These changes may impact your design.


-Upgrade has added port 'sof_state'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 12 14:54:20 2021
| Host         : DESKTOP-MB5IJCE running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-3
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_v_axi4s_vid_out_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_v_axi4s_vid_out_0_0 (xilinx.com:ip:v_axi4s_vid_out:4.0) from (Rev. 10) to (Rev. 11)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_v_axi4s_vid_out_0_0'. These changes may impact your design.


-Upgrade has added port 'sof_state_out'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 12 14:54:20 2021
| Host         : DESKTOP-MB5IJCE running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-3
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_wiz_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:6.0) from (Rev. 4) to (Rev. 6)

