================================================================================ 
Commit: e8b333f5ef35640816d64c818da437175634b2e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:35:49 2021 +0530 
-------------------------------------------------------------------------------- 
Updated SiPkg.dec file
Removed redundant files

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/IioVmdPreMemSiInitLib.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/SmmGlobalsIbl.c
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 34906c944ffe517c73de7b2517370d09f7df92c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:22:13 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2181_00

Hsd-es-id: N/A
Original commit date: Mon Apr 26 01:32:01 2021 -0700
Change-Id: I9e93beeaef86f19a7d9633045ba956fb75509a68
Original commit hash: 83c696d7cac862d591c0ed35df54ba3e78dea961

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5f8c16ac3224ac59dba44cc696a490f6e1629111 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:22:12 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Apr 26 01:22:53 2021 -0700
Change-Id: I91985d280c93e7ef5b523f55c56aac6345dc2faa
Original commit hash: b10a678ba845fad574c969d3af306d06fb7459b5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9e6243ee7f31550fc1c7306316d6dc424a541a09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:22:11 2021 +0530 
-------------------------------------------------------------------------------- 
ADL_G0 Production patchID 0x00000219

Hsd-es-id: 1308656185
Original commit date: Mon Apr 26 10:53:22 2021 +0530
Change-Id: I65da73c4d81c6641c6a9377cddd94cffc5977f08
Original commit hash: 7c02013e38721199a5a014ebeed7fa71a1a820cf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 44dff0bf555f86e37af3a5708f48dcebb9dd7c18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:22:09 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] Integrate GOP V1063

Hsd-es-id: 16013203009
Original commit date: Thu Apr 22 21:46:04 2021 +0530
Change-Id: Ic1a2cf11f109724be6379b18f4832dfb1d5e4ca4
Original commit hash: 077ee25f47e8b157d852d5881a55930dff29d68d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 450ce2938e692de0e7d5b9d51a69f1610fd2c75b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:22:08 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] Add microcode patch m_02_90672_00000002.pdb for ADL-S C0

Hsd-es-id: N/A
Original commit date: Fri Apr 23 16:07:29 2021 +0800
Change-Id: I39a9ab6a08001fed196d0bccc00b0a266ae473d5
Original commit hash: c95059c8d0df21a867b42e78db695f807ba48822

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: a427de9405e833ef9c5fa14784fd9f1cc8d39904 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:22:07 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] fix the "DBGP Reserved field must be zero" in fwts test

[Description]
the error log is:
Medium failures:
 dbgp: DBGP Reserved field must be zero, got 0x005f032f instead

[Resolution]
Use AllocateZeroPool to allocates and zeros the buffer

[Impacted Platform]
ADL

Hsd-es-id: 16012988286
Original commit date: Fri Apr 23 10:42:15 2021 +0800
Change-Id: If932f7b7a89da8622f6ebe2db77301ee7c8fa851
Original commit hash: b4dd32ed44a4dc83141346e5fa4ce0a468756c8f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c

================================================================================ 
Commit: 1c4468079ea0464c4ff5b5b6729917f2d0b02323 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:22:05 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.232

Sun Apr 25 22:50:58 2021 +0000
Original commit date: Sun Apr 25 22:50:58 2021 +0000
Original commit hash: 9f824ed9be252711821e496714a5d136f09a3ebb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7beb1c0a43924376568157763a7c2be0ed8c18a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:22:04 2021 +0530 
-------------------------------------------------------------------------------- 
MRC [ADL]: Fix "'SskpdValue': unreferenced local variable" in SLE/HSLE

Fix build error in SLE/HSLE build:
MemoryInit.c(570): error C2220: the following warning is treated as an error
MemoryInit.c(570): warning C4101: 'SskpdValue': unreferenced local variable

Hsd-es-id: N/A
Original commit date: Sun Apr 25 09:02:08 2021 +0800
Change-Id: I179842b2512e7c047287226a86a8983e9ce4a18b
Original commit hash: 9bdf91b05aee16714f036afc20d7012240cce4ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 8d88d580da5110513dfe29895dcc03def0eb9cb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:22:03 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Apr 25 01:34:46 2021 -0700
Change-Id: Ic1835aff7cb4c7538c42fbe099d40ff3be7ccc18
Original commit hash: 496ebc773b565bffaac39cd959dbcc9190b21716

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e3d874eae7fe1af3c7698b9a65713db3c4227e71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:22:01 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Apr 24 01:23:56 2021 -0700
Change-Id: I9982fe32d830d7d0720d3c3b9f6190625877f91f
Original commit hash: 1d744757be0e80c6559aded9f15b6bdbd957cf2a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0156a5ef87fc6d99c2ab5d8bc8a07dba55a3cdc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:59 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.231

Sat Apr 24 02:46:28 2021 +0000
Original commit date: Sat Apr 24 02:46:28 2021 +0000
Original commit hash: 1a87a2a98ff9b37b39a09a39105598f107c3cf42

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 23070ee3593dd93d556a12439410e0accb3bfe9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:58 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16013206855][ADL-P | LP4 LP5 DDR4 DDR5][Add support for K0 stepping]

Add support for ADL-P K0 stepping.
Registers are same as Q0 stepping, with very minor updates.
Additional changes:
 - Added Inputs->Q0Regs, to indicate that current CPU has Q0 register changes.
   Use this instead of Inputs->Q0, for cleaner stepping checks in MRC.
 - Remove mrIndexMR42, to avoid MrcSave / MrcData size increase - this MR is only used in LP5 PPR and not stored in the host struct.
 - DataDccCtl4.dcc_bits_en should be 0x3FC for Q0 and G0 only.

Hsd-es-id: 16013206855
Original commit date: Fri Apr 23 12:00:36 2021 +0530
Change-Id: Iab6e39ade646080109ac3cb9890482446926c3b9
Original commit hash: a50fbe2d3a5e330b01f840863577ff5746d9e015

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl12xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl12xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 268358679c5ed459acae9ff3675a360392b90551 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:55 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.230

Sat Apr 24 02:05:25 2021 +0000
Original commit date: Sat Apr 24 02:05:25 2021 +0000
Original commit hash: acc6f95766a7f1bb539dc6dfdad1f98c8e02f1ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e403e872c2b189dcda0f0b8feb59a6318d466003 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:54 2021 +0530 
-------------------------------------------------------------------------------- 
MRC [ADL]: Change SSKPD_PCU_SKPD_MEM_TEST_DONE to SSKPD_PCU_SKPD_MRC_RUNNING

[Title] Change SSKPD_PCU_SKPD_MEM_TEST_DONE to SSKPD_PCU_SKPD_MRC_RUNNING

[Issue/Feature Description]
Currently, SSKPD_PCU_SKPD_MEM_TEST_DONE is used for WarmReset if
training fails. It's also used to mark training success. It's
confusing.

[Resolution]
The patch changes it to SSKPD_PCU_SKPD_MRC_RUNNING marking training
starts. MRC keeps this bit set after finishing training successfully.

During booting, MRC will check this flag.
1) If it's set at ColdBoot, MRC forces a ColdBoot for training memory
again instead of fastboot.
2) If it's set at WarmReset, MRC forces a Fastboot or Coldboot.

[Impacted Platform]
ADL all.

Hsd-es-id: 1508900119
Original commit date: Wed Dec 30 21:23:26 2020 +0800
Change-Id: I9dcdb544a99804df2e88398bb7ecb7b5e25af465
Original commit hash: 6bf9983efca56786b9d7d60252055b13c55b8fca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: d3d50899b0eb5b3ccfba7959d2d5b2ff1c5221c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:53 2021 +0530 
-------------------------------------------------------------------------------- 
[TCSS] USB4 BIOS SW CM support - Dynamic PCD switch

1. Remove pcd "PcdUsb4SwCmModeSupport"
2. Enhance code
3. remove DTBT duplication code
4. Modify CMOS init value

Hsd-es-id: 1509006431
Original commit date: Fri Apr 23 21:56:50 2021 +0800
Change-Id: Ifba66721ce75a50dba24e55a160e28177f5dd010
Original commit hash: 307b502a6f5dd9d183d14b8253f93b455551ac0c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeFspPkg/FspPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/Cmos/Include/CmosMap.h
AlderLakePlatSamplePkg/Features/Cmos/Library/PlatformCmosAccessLib/PlatformCmosAccessLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/Setup.inf
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h
AlderLakePlatSamplePkg/Setup/TbtSetup.c
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.inf
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: 65d582747a290747c5b1bf3ae9a4efdf36c63f26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:49 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-P][CNVI][DDR5][LP4x][LP5x][ES1] SUT is not waking from S3/S4/S5 using wake on LAN (WoLAN) by using Magic Packet

Hsd-es-id: 16013171762
Original commit date: Wed Apr 21 19:39:35 2021 +0530
Change-Id: Ibe2f19bc4d41dd798dd9fc2dc934255507172647
Original commit hash: d7de3ee97282ad060f95b31b413aef8b8ebb923e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: faeb989d30bdf3423554a54fedc5f0032db7ba4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:48 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Apr 23 01:31:04 2021 -0700
Change-Id: Id47bfe687431dd9c6e6924073ee65d5882642d36
Original commit hash: 0a2084194211b989e6edf481b0e2da25fa9b3e40

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 180c762baede3976f4549b262794448c4a96a91e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:47 2021 +0530 
-------------------------------------------------------------------------------- 
ADL N [ADL-PCH] New ADL N  Platform VR POR file WW16_2021.

Updated PL1/PL2/PL4, ICCmax, TDC , Loadline values as per spec.

Hsd-es-id: 16013129139
Original commit date: Wed Apr 21 16:49:31 2021 +0530
Change-Id: I7eb15b3a861ea326fecaa954133d9092f9a08710
Original commit hash: 97cdac68b864a6fc16f4bfa7ab99a711e0b85c88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 6e1042802235c221e460cf6750ff8888d5bbd7f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:45 2021 +0530 
-------------------------------------------------------------------------------- 
Remove hard delay that is added for USB4 Firmware CM

- Old codes add a 300ms delay for PCIe tunneling failure with old TBT FW in USB4 Firmware CM mode.
  This causes responsiveness impact.
  PCIe tunneling works properly with latest TBT FW after removing this hard delay.

Hsd-es-id: 1509104821
Original commit date: Thu Apr 22 18:18:16 2021 +0800
Change-Id: I453b3a56ef2cd5aae3e813b7264976d52f3c9785
Original commit hash: 54d19669ebe5cc1960e4e5d0646962bc9f580989

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.h

================================================================================ 
Commit: 30df90af77a8f0dfadffde144c76ffe4f7766e99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:44 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.229

Thu Apr 22 22:44:35 2021 +0000
Original commit date: Thu Apr 22 22:44:35 2021 +0000
Original commit hash: 2d69d7beeb6e21942f84fcb0c45e9f741f60a88c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5cfcadf3f1173402549c0ba425ae8c719407574f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:43 2021 +0530 
-------------------------------------------------------------------------------- 
[Feature][ADL MRC]Post Package Repair for DDR5 and LPDDR5

Adding functionality for DDR5 and LPDDR5 Post Package Repair.
This code contains the repair functionality, but not yet the raster repo
The scanning test will be introduced shortly.

Additional changes:
- Fixed some code to meet whitespace code style

Hsd-es-id: 14011192983
Original commit date: Thu Apr 22 15:29:07 2021 -0700
Change-Id: Id35263bcb1e9565ad35c8fca3960da4b0468a4e7
Original commit hash: 39a2b675dcb4c18926dedaa81f655cd1ffed44a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 7abf75a515565e9aeccd290b9d3d008138ead0a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:40 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.228

Thu Apr 22 16:22:54 2021 +0000
Original commit date: Thu Apr 22 16:22:54 2021 +0000
Original commit hash: b9039566c183fb9d7505339261c5f9b3274afe5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ecae9de12e488185f650a690038b3f562b6a16c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:38 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][SBGA] Support Discrete DP Mux Configuration - 2

Added BoardId check for the setup option

Hsd-es-id: 1508962776
Original commit date: Mon Apr 12 16:37:34 2021 -0700
Change-Id: I86bd8718f43bb56eacf9ead486038bc96d2587ac
Original commit hash: 350ad2acb99f14c97dfbdc18e5c722aef0694200

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: fc4d880b58748a7c2a6a71e2e30a71024d624596 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:37 2021 +0530 
-------------------------------------------------------------------------------- 
[601] Active cores option is greyed out, with 601 showing Active cores as 0 and atom cores  "All" in BIOS page
 - Core Count is getting wrong value.
 - Changed to use Hetero CPUID check

Hsd-es-id: 16013201837
Original commit date: Thu Apr 22 16:43:03 2021 +0530
Change-Id: Iaa286c1cc5c69864d7c521b464e3c23713ea4fdf
Original commit hash: b5a70ffc4727c37c73c7f08ba23fba711187bb22

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: d91472fd1268f8b9227b30be661718213bbe4d3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:36 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][22012958793][ADL-S][C0][DDR4][SAGV] memory corruptions seen after sagv enabled at 3200G1all points  on MC1 with 2R dimms

Issue:
  Memory corruption at the first SAGV transition on DDR4 3200/G1, 2R DIMM on MC1.

Root Cause:
  When ddr4_1dpc feature is enabled, DDR4_MR6_VREF_DIMM1_VALUES_0/1 is only programmed on MC0.
  MC1 has zero in these registers, hence the first SAGV transition will clobber MR6 on the remapped rank.

Solution:
  Update MR6_VREF_DIMM1 registers on both MC0/MC1

Additional change:
 - Add one extra clock to tRDWR_sr for DDR4 above 2933

Hsd-es-id: 22012958793
Original commit date: Thu Apr 22 00:08:59 2021 -0700
Change-Id: I265d96fc6c37031d379281ca8451b649f269e40e
Original commit hash: 6a1542d093dbb24eb84f8cdccbc5c0ca6f390811

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 0e6acc738c6abfa9be73e55f446196f0b0cc24cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:33 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Uncommenting setup option code and adding Castrocove driver in fdf.

Hsd-es-id: 16013118231
Original commit date: Thu Mar 18 13:15:18 2021 +0530
Change-Id: Id8fe11da39f4c38315f3eb99f6eb58f31ef0ad53
Original commit hash: 1262d17e55783bf3624708349082b01abbde4c27

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 0cce1c4c85e13355ca1d62d0d4751e3d0b8b745a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:31 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-M] Adding SPD changes for Rvp2aPpv Sku

[
Hsd-es-id: 16013192360
Original commit date: Thu Apr 22 12:50:19 2021 +0530
Change-Id: I6ffce66a7f94bece33d2d4d6077830e5edeef648
Original commit hash: 602ffb9e794c7b25f8730d917fcdd8b66863ad4b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlMSpdMap.dsc

================================================================================ 
Commit: 578ec58737bb8a033adf5865ef7c931e0b0f400f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:29 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Apr 22 01:42:03 2021 -0700
Change-Id: Ib55190189116a1a62ac7a74f9391c13725bf6855
Original commit hash: 0136b99e8b8caa81fada8ea6fb73ef2797f20473

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: da71b749a80c8ad031a325a09d00ad4c7ef6b7e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:28 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2174_00

Hsd-es-id: N/A
Original commit date: Thu Apr 22 00:04:48 2021 -0700
Change-Id: I0b987f5b8adaa40b42704c60a33655d62ec8763d
Original commit hash: 6bd9207721a3604290e6ec2f3e3a0579a1bd05b1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 41db0a4c117299f110ce972653e06287683ce02b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:27 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Capsule: After Firmware Update OEM ID set on CSME, Capsule Update can't update correctly.

In general, Intel(R) ME Firmware Update ->Firmware Update OEM ID will be
updated by OEM customer from <00000000-0000-0000-0000-000000000000> (Default Value)
to <Specific OEM ID>.

Currently, if customer update the OEM ID, CSME capsule will be skip.

Hsd-es-id: 1509098387
Original commit date: Mon Apr 19 15:43:49 2021 +0800
Change-Id: I90e854669185651c3f7b8b634d5721973f4c7f45
Original commit hash: e43e1a7d582412340d3314c06d4196104076086e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/ComponentUpdateLib/ComponentUpdateLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/ComponentUpdateLib/ComponentUpdateLib.inf

================================================================================ 
Commit: 483d464155a249b2ede6ea921a24d509821bbe8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:26 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16013174758][ADL-P ADL-M LP5] Optimizations for ReadMpr Algorithm, required for High frequency Enabling (> 5200 MHz)

- Optimizations for ReadMpr Algorithm
 - Enable P/N optimization, based on even/odd UI data
 - Enable Per Bit Deskew for Rx
 - Use stronger pattern for LP4/5: 0x5A instead of 0x55
- Disable WriteDqDqsReTraining for Gear4
- Re-enable WRTC2D on Gear4
- Update RankMuxDelay formula for Gear4
- MrcGetSetSideEffect: Update TxDqBit PH90 PI based on the TxDqBit PI
- Added new GetSet:
 - TxDqBitDelay90: DATA0CH0_CR_DDRDATADQRANK0LANE0.txdqperbitdeskew90
- LP5 ERDTC2D: increase RdV sweep range from [100..140] to [20..200]
- LP5 Gear4: Enable DDRCRDATACONTROL0.forcerxon in phy init and keep it enabled after Read Leveling
- MrcWeakWriteTimingCentering: Add WrT per-bit centering

Additional changes:
 - Skip DQS Differential DCC on C0 stepping, it needs further tuning
 - Phy init: keep initial value of 0x1F in the following:
  DDRDATA_CR_DQSTXRXCTL.dqstx_cmn_txdqsprisedelay
  DDRDATA_CR_DQSTXRXCTL.dqstx_cmn_txdqspfalldelay
  DDRDATA_CR_DQSTXRXCTL0.dqstx_cmn_txdqsnrisedelay
  DDRDATA_CR_DQSTXRXCTL0.dqstx_cmn_txdqsnfalldelay

Hsd-es-id: 16013174758
Original commit date: Sat Jan 30 23:44:43 2021 +0530
Change-Id: I4b5f7510c3a596f35df9ae08dcf909cc52b96f32
Original commit hash: 24c08d83969bafb6d8811c6ab7dffc1c15a54d29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: c52a8271b4f5329bef16122c768c3aecc78158a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:23 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/PeiCpuInitLib: Remove programming ConfigLock bit in MSR"

This reverts commit 60d9161ef3dbde284180a83858e026ad4169d97d.

Hsd-es-id: 16012908960
Original commit date: Thu Apr 22 01:48:52 2021 -0700
Change-Id: Ic64abeda768a7d1061131ea74ebde83ace7a7061
Original commit hash: 31e8d59bd0b3c020857f245a58c6fe80a771b324

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
AlderLakePlatSamplePkg/Include/HstiFeatureBit_1_1a.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 8f7d385f3efb2320bb635c46cfe15093dd15f641 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:22 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "C1S/WdtCommonLib: WdtAllowExpectedReset is now stored in OC_WDT_SCRATCH."

This reverts commit 9e630a4330ffc892ea8ffe92656ac1f30aac21a2.

Hsd-es-id: 16013180794, 16013185183
Original commit date: Wed Apr 21 05:29:27 2021 -0700
Change-Id: Ibc999684c2bc6a2b7f941771e72779ba3c6aaea2
Original commit hash: 195e0951498fa5449dfc86fc3d7a542a37d3d0cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Wdt/IncludePrivate/Library/WdtCommonLib.h
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiDxeSmmWdtCommonLib/WdtCommon.c

================================================================================ 
Commit: 3b673a582d43f59c9ea15356ef360cc4aab22a94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:21 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLP] ADLP DDR5 MR Board Has DP Display via TC2,TC3,TC4

Hsd-es-id: 16013184842
Original commit date: Mon Apr 19 15:02:23 2021 +0530
Change-Id: I97dcd0c55247e75277ae85451e2efb8f56bc51fc
Original commit hash: 47fcc85368009feeefed1147e2c7d03639e82aac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 5c5ef893090472e3c095708aa24679767cc93f9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:20 2021 +0530 
-------------------------------------------------------------------------------- 
Loadline value doesnt match as per latest ADL VR Spec
 - Updated LL values for ADL P 282 and corresponding SKU's as per Latest VR Spec

Hsd-es-id: 16013176002
Original commit date: Tue Apr 20 13:48:14 2021 +0530
Change-Id: I999187d02fb5c92340faff28fd39499d22972404
Original commit hash: b773f13967badfac8f378b7419c650173f4f2fa1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: ec1be60f24a5784b1283cdf4bdfaa1581f85320d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:18 2021 +0530 
-------------------------------------------------------------------------------- 
Update stepping for ADL SKU's S, P, M
 - Synced the Stepping ID as per SoC ID HAS

Hsd-es-id: 16013175036
Original commit date: Tue Apr 20 12:59:50 2021 +0530
Change-Id: I70ad62fa4ecaa60f02a12a47d129e87658d791df
Original commit hash: 4d1c1f8e3a3bb60c48b748c377b6ad7e6b36cda2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: b01d6a17b25bbb9160c43cd2c7adb01649c3fd06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:17 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Apr 21 01:25:37 2021 -0700
Change-Id: I9a27d0f27e8ccb59b3c1cc5be863b12ed3de9291
Original commit hash: e2ea7eeb0e2f46d5662713412de7ff1ec4cbeba0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2717a9654a241c45f7b87f0e20ed8a5910657d3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:16 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2172_00

Hsd-es-id: N/A
Original commit date: Tue Apr 20 17:50:00 2021 -0700
Change-Id: Id0b9533ec6ed8eaa39a4685e10269e29f173d95c
Original commit hash: 0f494b58f9b57c4d7db73f4c1164750fc61ccddf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fe824b09b57f5dde4f80cb2ebd6f417779f27f62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:21:03 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] define and install gReadyToSleepProtocolGuid in SMI go to sleep handler

Hsd-es-id: 1509036905
Original commit date: Wed Apr 7 09:55:50 2021 +0800
Change-Id: I2d4c6f03e2975b219d243a2504e05f9cb4d6f308
Original commit hash: 1513e83a4812927743a038de2dca171494c52d28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcher.inf
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmSx.c

================================================================================ 
Commit: 721663f08d41a60a91ae2049e44b594eee052acd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:20:59 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]Display off bit should not be programmed regardless 0 or 1 in SW CM mode.

The implementation of HSD1509013495 was not aligning to the requirement.
The ask is to remove AMO programming but write 0 to the register.
The write action may bring IOM of out TC cold.

1. only set DPOF value when system is not running on SW CM mdoe.

Hsd-es-id: 22012924633
Original commit date: Tue Apr 20 14:48:56 2021 +0800
Change-Id: I3ef122b8d1486ee1a1689edc2702ecf2c1dbc3a9
Original commit hash: d40998a541a05986daad4ef7f2ace6db3bf409f3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 494ac7b95f639e6de48db1f38ed8d012fdc6d30c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:20:58 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Support PCIe-Gen 4 and intel H20(Pyramid Glacier) with a single M.2 with x2 MUX via RVP-M

Added support for Hybrid Storage when it is connected with 2 lanes going to CPU and Pch PCIe rootports.

Hsd-es-id: 16012813288
Original commit date: Wed Mar 17 11:36:09 2021 -0700
Change-Id: I111e1ccfea80c384ce09ec4d1283dd93b8c326f8
Original commit hash: e1c770b3e1da99a4858c0be9892742a2eb899ea9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/HybridStorage/HybridStorageConfig.h
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/Library/PeiHybridStorageLib.h
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/PchHybridStorageHob.h
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.c

================================================================================ 
Commit: 0585d17c65d37a85ac29fc4d95922fe953e1b8a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:20:51 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]: EC standalone capsule upgrade and Downgrade is Failing from OS and EFI

[Description]
Once do the capsule update from OS or EFI shell would get fail
with "FmpDxe(AlderLake EC System Firmware Device): CheckTheImage() -
FmpDeviceLib CheckImage failed. Status = Unsupported".

[Bug-Fixes]
1. Add the function FmpDeviceGetFlashRegion () based on the
   FmpDeviceGetSize ().
2. Add the necessary code to FmpDeviceCheckImageWithStatus () to
   prevent call FmpDeviceGetSize () function which has been
   dropped the support.

[Impacted Platform]
ADL-S
ADL-P
ADL-M

Hsd-es-id: 16013078479
Original commit date: Mon Apr 19 14:18:14 2021 +0800
Change-Id: I1268f1e3a23ccebcb55cdb425fa6fdfdd9b1b634
Original commit hash: 8edea556e38a33a3db442aa11834991d3ad5a52d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLibEc.c

================================================================================ 
Commit: cc6e8dc386c8cee33a88890a932a14eacd8ea6cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:20:50 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Build failures with /W4 warning level in the RC files with latest ADL external CRB Source.

With ADL CRB external Source v2017, when we build the RC files with /W4 complier warning level, we get the below build warnings from RC files.

When /Wx(warning treated as errors) is set, these warnings break the build with error.


1. fix the MemoryAddress is not a pointer variable issue.

Hsd-es-id: 22012205457
Original commit date: Wed Apr 14 16:08:15 2021 +0800
Change-Id: I46f4b472203e24922ec0faf36fd47655b7f379d5
Original commit hash: e534c06a33ec844145a399ad0bd356ac6472ceb9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Dxe/SiInitDxe.c

================================================================================ 
Commit: ab25e022750e6cde6775f0a2930c7e183c7afd31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:20:49 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.226

Tue Apr 20 05:45:39 2021 +0000
Original commit date: Tue Apr 20 05:45:39 2021 +0000
Original commit hash: de76412505682a23026fd389d3aaac51eab12f7b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5f8c820ede29d042bf52c98b69fa2d6efc9f9163 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:20:47 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-M] Support for ADL-M RVP2A Board configuration

RVP2A is a delta SKU with Modphy mapping changed with respect to RVP2
to enable UFS validation

Hsd-es-id: 16013138656
Original commit date: Wed Apr 7 02:10:59 2021 +0530
Change-Id: I8121a835ccec401ea5aa18797e34bbf3003adc18
Original commit hash: 06de4673e465521e4a0fcd68dbb9ccd4ed1716b9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlMPcieClocks.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 9141a1098a35ef3b441237b4c6d51b9ff9dd34a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:20:45 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.225

Tue Apr 20 05:05:32 2021 +0000
Original commit date: Tue Apr 20 05:05:32 2021 +0000
Original commit hash: 21e70a6311662c11807ef7051a2746168010a350

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 87a62ca6d95e44c57f79be5c4f3200e14f3f6d5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:20:43 2021 +0530 
-------------------------------------------------------------------------------- 
Support BIOS to run HSLE model

1. Collect all HSLE specific settings in a separate HSLE Patch Table.
2. Disable BiosGuard through Patch Table.
3. Add CPUID_FULL_FAMILY_MODEL_RAPTORLAKE_DT_HALO Cases.
4. Force to CPU_PCIE_2x8 for HSLE
5. MRC change for HSLE model:
  a. In MemoryInit.c, HSLE use the same memory init flow as SLE
  b. Add new parameter "MrcBootMode" in McStaticConfig API,
    move the Asm code in McInit() to McStaticConfig implementation.
  c. Change Static Memory Configuration for HSLE.

Hsd-es-id: 1508950789
Original commit date: Mon Apr 19 15:55:18 2021 +0800
Change-Id: Iff3d28e80d0ba64b4b593eb8bbf0604066431f2d
Original commit hash: 5b98796c5fa091c56103fdd5843bd0f233bc8fee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 7811fd729afb2a0e8bc50d5e15e7241a3266eb9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:20:41 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.224

Tue Apr 20 02:54:57 2021 +0000
Original commit date: Tue Apr 20 02:54:57 2021 +0000
Original commit hash: 90e916db77c1ce16bacbce371c17cf31c35c9b69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 576450d9aa9603dfd5a8f5b984aab7e095a8d671 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:20:39 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][1508913960][ADL-S][B1] 601, DIMM Size registers are not reflecting the values as per DDRSZ fuse config

Root cause:
  When setting DIMM_L_SIZE, we didn't take DDRSZ into consideration.

Solution:
  Restrict DIMM_L_SIZE and DIMM_S_SIZE to guarantee DIMM_L_SIZE + DIMM_S_SIZE <= DDRSZ.

[
Hsd-es-id: 1508913960
Original commit date: Tue Apr 6 23:05:02 2021 +0800
Change-Id: Ibaf688b487472c379f211fe655c1f20ad5105be7
Original commit hash: 05016cca9980d7ede661d882f5f0d602c38fd1d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c

================================================================================ 
Commit: b0e55b5edc6c52393bea888be8f5b66c6a519aaa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:20:35 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2171_00

Hsd-es-id: N/A
Original commit date: Mon Apr 19 17:50:05 2021 -0700
Change-Id: I8f032735cebe7a3fd0cee77c2d9ac57336a4291c
Original commit hash: d1fdeea93d2be859e14162f796064fdf31afddc7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7260f649d77c78c074c3961f454dcd9ec282b517 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:20:30 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.223

Mon Apr 19 22:02:48 2021 +0000
Original commit date: Mon Apr 19 22:02:48 2021 +0000
Original commit hash: 9f47191e9e879dba756b77ef097c51ceb0007cca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c1225fdd29864ad2c1fb0599bdcd686230b4d2c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:20:27 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][integration_step_event][bios.alderlake][22012921085][2-high][open] [ADL-S][C0][DDR4]Change DIMM Vref control to avoid failures at 3200 G1

Increase the DIMM Vref FSM clock divider at speeds above QCLK = 1600

if QclkFrequency <= 1600:
    HiBwDiv   = 2 ## accumulate 16 samples
    LowBwDiv  = 3 ## accumulate 32 samples
    SampleDiv = 1 ## qclk/4
else:
    HiBwDiv   = 1 ## accumulate 8 samples
    LowBwDiv  = 2 ## accumulate 16 samples
    SampleDiv = 2 ## qclk/8

Additional changes:
 - MrcJedecInitDdr4: Use MR6 PDA only after PDA is enabled (after WRVC1D)
 - MrcForceClkAlignCalibration: poll on all popoulated DATA fubs for clkalign_complete, and print the calibrated code for DATA/CCC.

Hsd-es-id: 22012921085
Original commit date: Fri Apr 16 23:50:29 2021 -0700
Change-Id: Ifd2e178c2f953c618ec65a27a9c286535c2c2842
Original commit hash: a77e390b56bd01c6d47e7df91aeef7150eb07aa8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: a102bd0c4183105263a3fe60a64d46b5d6d89f57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:20:25 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] IIO API for VMD clean before PCH RPs init

Hsd-es-id: 18015974400
Original commit date: Fri Apr 16 18:29:41 2021 +0200
Change-Id: I97ea9e8a21ebb512c14d2b2a78c7b1765980c349
Original commit hash: b7e4789ce84edb0a4ad958b5fe3be8bfff410427

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/IioVmdPreMemSiInitLib.h

================================================================================ 
Commit: 3b6b0b89f018bbe9d0226c2d8d13451393057e38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:20:12 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/WdtCommonLib: WdtAllowExpectedReset is now stored in OC_WDT_SCRATCH.

Since static variables should not be accesses in pre-memory phase
mAllowExpectedReset usage has been replaced with
21 bit of OC_WDT_CTL (OC_WDT_SCRATCH field).

Hsd-es-id: 18015049703
Original commit date: Mon Feb 15 13:31:10 2021 +0100
Change-Id: I9bb6c05d9dec34b33371f38df77685ddaad6662b
Original commit hash: ff091ddf43569fecdcd003c13478de5c219dabb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Wdt/IncludePrivate/Library/WdtCommonLib.h
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiDxeSmmWdtCommonLib/WdtCommon.c

================================================================================ 
Commit: 2160e50835c0ff16941fda000538ace62a580c6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:20:06 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Enabling FSP GCC API VS Release / Debug Builds.

Adding build support to enable FSP GCC API VS builds.

Hsd-es-id: NA
Original commit date: Wed Apr 14 12:25:20 2021 +0530
Change-Id: If0bacdb0e07163b9fa961d986da4aff34d33b6cf
Original commit hash: 31e1f669b45bc8745bc7618582bab5d69cf5bf61

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/bld.bat

================================================================================ 
Commit: ebcae3fcbff26a9e77d12a18ac64ffe382ec37de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:20:04 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Change BIOS code and customer documentation for Inclusive Language support

The commit changes code comments to support inclusive language. links etc.

Hsd-es-id: 16012773720
Original commit date: Mon Apr 12 17:36:13 2021 +0530
Change-Id: I3afc8392fce9a348e5a310bd2be099fdda5161ba
Original commit hash: 5d018421770db54ddfdf813044ad9070369b7e52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/Library/PeiDxeSmmEspiLib/EspiLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c

================================================================================ 
Commit: 50da4180b0e73b2cbd829a8f80ad34dc7ee15fac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:20:00 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Modify Mipi VBT Naming

Hsd-es-id: N/A
Original commit date: Sat Apr 17 16:19:49 2021 +0530
Change-Id: I49caa5479ad2defe170cb8bbb7920e6f45834dcb
Original commit hash: cad43e67203b0130fb3b05128e6384c7152a51fe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 8843b91a0b5c3ee740a369b1172e51745a05b1c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:19:54 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.222

Mon Apr 19 09:06:49 2021 +0000
Original commit date: Mon Apr 19 09:06:49 2021 +0000
Original commit hash: a9a8b831201d76f166ab42d28360970a839c14a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 156ed5008e39c2f08682fa2798bbf51611b83983 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:19:51 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Apr 19 01:33:04 2021 -0700
Change-Id: I9b42cf78af2091eb37093520df94654d49bc7d9c
Original commit hash: 2cb25493b395c9344e22b3e997b152843e7dccfd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0fe463644c4d7f3edbcbcb4dbed837d1d12ee3dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:19:49 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1508971227]MRC: Overclock's tCL need be bigger than STD tCL

[Title]
Overclock's tCL need be bigger than STD tCL

[Issue/Feature Description]
Some XMP memory is very aggressive. MRC calculates tCL based on XMP data and tCK.
Sometimes, XMP's tCL is smaller than STD's tCL.

[Resolution]
Make sure XMP's tCL is bigger than STD's tCL.

[Impacted Platform]
ADL-S DDR4.

Hsd-es-id: 1508971227
Original commit date: Thu Mar 11 00:38:51 2021 +0800
Change-Id: I4d28d69c32ae0d45bc749e57f23e06b6bfb5c66d
Original commit hash: 7ce7f8c67f7929f195d378f2bb639632e4f19a6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 6b75daf8687ef4da8ab220f68ee965f23fc138fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:19:47 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/debugSetup: enable GPRS for ADL-P A0

For ADL-S A0 doesn't support GPRS, so there is the condition that not show gprs for A0.
But ADL-P A0 supports the GPRS. So modify the condition, not show gprs only for ADL DT A0.

Hsd-es-id: 1509061297
Original commit date: Mon Apr 19 11:08:43 2021 +0800
Change-Id: Ie7aabd524d5d3448c01358cf830fdfa20cded3ae
Original commit hash: c7e3c60845103293cba0a2cf5415bc51693c28b8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/DebugSetup.hfr
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: b5a3ee2c181b6e99856146630e986ca2fb61a06e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:19:46 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.221

Mon Apr 19 07:45:55 2021 +0000
Original commit date: Mon Apr 19 07:45:55 2021 +0000
Original commit hash: d0cacf349959169e5006cac99a012b591039e38f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 89f769aa999e95ccd8fc65a1f3b24696581a6e20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:19:42 2021 +0530 
-------------------------------------------------------------------------------- 
ADL: Fix SLE/HSLE BIOS build error

Fix build error:
error C2220: the following warning is treated as an error
warning C4101: 'Channel': unreferenced local variable
warning C4101: 'Controller': unreferenced local variable

Hsd-es-id: N/A
Original commit date: Mon Apr 19 14:11:54 2021 +0800
Change-Id: If82551c7eccc8acc3f57f9010eecc2b6e8043ad3
Original commit hash: 3af1c05afc963cb47287d6b0aeb61bd5688bb6d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 682245cc81841d1bc817ee9c58ff416d237dac8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:19:40 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-N][VP_Platform] : Incorrect values observed in BIOS under Platform Information Menu

ADL N has only small cores.
So there has some mismatch between question value and option value.
Fix this issue by grayout big core knob.

Hsd-es-id: 16012821160
Original commit date: Thu Apr 15 18:07:20 2021 +0530
Change-Id: I2a1863ad080aede641540bf065d72b40a47ffb63
Original commit hash: 8c35212518144e9b431097712d22ddd7cc0b6713

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/Main.vfr

================================================================================ 
Commit: 6cfc6e3a31808f841ad55cb50db5e39d56b8f571 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:19:38 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Removal of PMIC related changes from ADL N build

Removing the PMIC features:PMIC NVM patch.

Hsd-es-id: 16012835278
Original commit date: Mon Apr 12 13:10:28 2021 +0530
Change-Id: Ib2d06a7fe4105331e40879251621e6aca3be3e12
Original commit hash: 6f98e5203404a2eebf9d0e06c9dbb58dd3905c82

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 4171c93a365d503215c1d6dbf9556f0a568e15cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:19:37 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] BIOS to create _DSM(4) for UCSI so that the UCSI driver will not send DR_SWAP

Hsd-es-id: 16013060852
Original commit date: Wed Apr 14 19:26:42 2021 -0700
Change-Id: If950c777b16d7c4557a4b80ac9fb82e4618afd01
Original commit hash: cc53b803f998cd88dd83db06b053038844d3e9e7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: fdd24d951b80021e255d940a8c53f53bd065fb40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:19:33 2021 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp]PCIe PTM is getting enabled even when Device does not support it

Changed the code so that PTM configuration is done only if the endpoint supports PTM

Hsd-es-id: 22012862829
Original commit date: Mon Apr 12 15:14:19 2021 -0700
Change-Id: Ice43548ada6f5fd3d2254fefe6ff587e944b35ef
Original commit hash: 909c0e38903afbd3a39c2ebd0f02862c0b50422a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 1edeb199ead24dfbd7161beae9bd73edb337d913 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:19:29 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL SW CM] BIOS shall remove All-Monitor-Off message

BIOS shall remove AMO message for SW CM configuration
SW CM has its own DP power co-ordination.

1. use _STA to check if TCSS enable

Hsd-es-id: 1509013495
Original commit date: Tue Apr 6 18:18:03 2021 +0800
Change-Id: I49d6e4d75453d23d6782e4b9604ca0b79b739532
Original commit hash: 3e4bd2448a4bf4df2bd05d8fe72551456ac061f2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 1646161a96280f616e8a5f3d7f8a95d10d56d2dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:19:28 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2167_00

Hsd-es-id: N/A
Original commit date: Sun Apr 18 17:50:10 2021 -0700
Change-Id: Ib8291c5b9a50975f4b0e5cc34c0d17814c6dd523
Original commit hash: 3c44e05f13c8f95a1856fa2e6cd658762a6c59de

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 564b277b5dab43f4f435120397680dca50d8bc74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:19:23 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Apr 18 01:28:36 2021 -0700
Change-Id: I48113e2f75b91615717bf9e5b4d4047aafe71417
Original commit hash: 8f421d19fc862603db59da3e0ef71e43468c6ee5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5ab6e6cfe9209a0419e4128bc796d9079d267e74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:19:19 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2166_00

Hsd-es-id: N/A
Original commit date: Sat Apr 17 17:49:39 2021 -0700
Change-Id: I9976973f51cae240cd3f8cbfeb29b8c4cd90b658
Original commit hash: 91a60e7b22c7cf23fb90dd0d3a1a6649162be5be

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b16df813634f2a2ace943ffcc61229402b78f357 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:19:13 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Apr 17 01:29:40 2021 -0700
Change-Id: Ic9404559c47fe80f22fb7a88d2ae15cb9630d20f
Original commit hash: 3786e1c9aec1a77baf2eeb82b75d7a2c6b00ec25

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4434500a0b687ec883d1b35251ba971ff2c0177b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:19:11 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.220

Sat Apr 17 01:53:51 2021 +0000
Original commit date: Sat Apr 17 01:53:51 2021 +0000
Original commit hash: 30eca05bbb3f80edcefb57ec9778dedf13c857c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cb741896682ecbd2bb83750acde42f34634e0fc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:19:10 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22012909387][ADL-S | DDR5] Enable CA Parity Mode for ECC
[Issue/Feature Description]
 CATM Training should implement Command Parity mode for training ECC, to improve accuracy of the trained results.
 Without Parity mode use with ECC, the results from CATM may contain intermittent false passes or false failures depending on the byte/channel.

[Resolution]
 Configure CA Parity mode for DDR5 ECC CATM
 Setup DQ feedback mechanism for ECC Byte in DataTrainFeedback and CmdBusTrain

Hsd-es-id: 22012909387
Original commit date: Thu Apr 15 15:02:41 2021 -0700
Change-Id: Ia263b833ecf26cb1469e52691f0a3fd9bf2baba7
Original commit hash: 80fdc61034aa302e67e7af4f95ae8d4f89e0d817

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 87b53f0c4211516171a01970beff28f8641c129f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:19:08 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2165_00

Hsd-es-id: N/A
Original commit date: Fri Apr 16 17:50:40 2021 -0700
Change-Id: Id793d817357644b14ce2a107f06c63109783d711
Original commit hash: f79028f1b2971d3de5b3163d7d3dca720316a047

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c0f9e8404eb737e7b41aafe4dd9b0d63ebd92e1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:19:05 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Clear P2SB PSTH endpoint mask before IoTrap dispatcher is called

  - P2SB PSTH endpoint is made visible and P2SB is unhidden for the duration
    of the IoTrap callback function
  - At the end of the dispatcher helper function, once the callback function
    has finished executing, P2SB is hidden again and the endpoint mask register
    is restored
  - In the original function where the PSTH mask is set, the EPMASK register
    is now no longer locked

Hsd-es-id: 22012917646
Original commit date: Thu Apr 15 13:04:04 2021 -0700
Change-Id: Ifd49d4bfc789c4187315a8387e73b6a3b7a4024d
Original commit hash: 644e27c3d31ed665dd8c8b38ba616d1df51e5aca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/IoTrap.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcher.inf

================================================================================ 
Commit: 05710b2110f2928efb07e3135fa40dad96a010ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:18:58 2021 +0530 
-------------------------------------------------------------------------------- 
Programming Maximum D0 LTR Value

Hsd-es-id: 16013073208
Original commit date: Tue Apr 6 15:43:44 2021 +0530
Change-Id: I41e3d7add657c2ace01c4334aa132ba615536f79
Original commit hash: 3e5478bac5402ba452c2dfb7580b6497c200904e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSaPolicyDebugLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c

================================================================================ 
Commit: d007247a643bd17721a7734058e20a1dd1cd11c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:18:55 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][C0] - Can't change bios knobs overwrite for PCI express configuration

Hsd-es-id: 1308601061
Original commit date: Fri Apr 16 14:29:07 2021 +0530
Change-Id: Ica8bc2de0c061104479ebbb03b4543bcdd29c601
Original commit hash: 830bebc5e3ab85d5e1b83a629dd28db4ee674b06

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 1cb43ad5a928adf35b65450c9f2a84940e9550b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:18:52 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.219

Fri Apr 16 15:55:52 2021 +0000
Original commit date: Fri Apr 16 15:55:52 2021 +0000
Original commit hash: d3845b88d256f2f352e8aac94723a0b02ae11120

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 86d45a1f995b6539d12f1663af2d44f4dc313b32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:18:51 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22012864457][ADL-S][DDR5][Change LockUI, RDPRE and ReadDqsOffset parameters]

Change LockUI, RDPRE and ReadDqsOffset parameters:

- MrcLockUiCalibration: Shift Read DQS Offset formula to start from 4.5 Lock UI instead of 3.5
- MrcUpdateLockUi:      BlockSDLWithRcven (DDRDATA_CR_SRZCTL.cktop_cmn_bonus[7]): 0 for 1.5 LockUi, 1 otherwise
- MrcGetRpre:           Use 2tCK RDPRE for LockUi 1.5 and 2.5; use 4tCK preamble for higher LockUi
- PerBit1DCentering:    Average RxPbd across ranks at 1.5 LockUi

Also recalculate TAT after Lock UI calibration as tRDPRE depends on UiLock.

Hsd-es-id: 22012864457
Original commit date: Tue Apr 13 12:24:32 2021 -0700
Change-Id: I280c83d95274e69e1bc06316e4ffaa880a343512
Original commit hash: 16a9c3f4379797deb3ed0c5be8912ed7fbc385b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 37f9115d2270e5cc594bd18fafec75289d3d9df1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:18:48 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-PJ1][DDR5][BIOS]: Display is not working at bios page with discrete graphics mode

Hsd-es-id: 16012852440
Original commit date: Fri Apr 16 16:27:21 2021 +0530
Change-Id: I737e22f3e40e7a3980d50fbaa494b56618b6a2ee
Original commit hash: e235ad77ad030c94b76cdc8f406c08aeb5263131

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: f6ce554fc9024d0a2f19876b2ccf7035e9e3e288 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:18:45 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Remove unused PIDs.

Removal of non used PIDs from IBL code.

Hsd-es-id: 1509045832
Original commit date: Fri Apr 9 02:46:46 2021 +0200
Change-Id: I8cdb85c36aa1ffdce194101d20bc4edf93745cbf
Original commit hash: a3947278fd83f95e3b9f885d91018772ba24741a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
ClientOneSiliconPkg/Include/Library/PchDmiAccessLib.h
ClientOneSiliconPkg/Include/Library/SpiAccessLib.h
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiLpcLib/PeiLpcLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/Library/PeiDxeSmmPchDmiAccessLib/PchDmiAccessLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/SpiAccessLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiExtendedDecodeLib/PeiSpiExtendedDecodeLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiExtendedDecodeLib/PeiSpiExtendedDecodeLib.inf

================================================================================ 
Commit: 9ea31ce10e16d9d9f60afa69cd44e4c09daa3bac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:18:43 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Removed PchBdfAssignment.h references

Removed PchBdfAssignment.h references.
Added functions to update SMI_SOURCE/SMM_SOURCE descriptors without using hardcoded values.

Hsd-es-id: 18015919815
Original commit date: Mon Apr 12 13:36:57 2021 +0200
Change-Id: Ide987273c84f903f77692ed8645e1c866cbedb71
Original commit hash: 862316807b69ea963ee96989ed10fe680d7bd1e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiHelper.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmm.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmCore.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmEspi.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmHelpers.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmUsb.c

================================================================================ 
Commit: d5cc41a477798dc8579397986138fc36bb2d4075 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:18:40 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix gerrit build fail in External_Policy_Check_VS

Align revision for policy check

Hsd-es-id: N/A
Original commit date: Fri Apr 16 20:01:30 2021 +0800
Change-Id: Ic60de937c62a31a7b0f1d94af24b538daf3e1c59
Original commit hash: f8cc6ae8ec8f86cc4cbd0b9841874ffcf4bb410f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h

================================================================================ 
Commit: 5061fa11bd1742c3633748cdd7458e862e477b3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:18:35 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] System not booting to OS [Hung] when Reset with D18Q GFx card present due to overwriting of GPIO set by PcieCardSelect menu option

Hsd-es-id: 16013144213
Original commit date: Wed Apr 7 14:15:07 2021 +0530
Change-Id: Ia7cc1f77c51b6fa92558f799ab65036655b9df0d
Original commit hash: b7ae1387bb5343dffc2de67d10f2a52f747e6fe1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 5ee0268c763c7e22b4ec204ea3bbad7115c5b2a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:18:25 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Apr 16 01:54:57 2021 -0700
Change-Id: I08577614cb8cf7c8c2ef4b237baef8451ff35e52
Original commit hash: 459fa4f6fbbc951e22240a3c5e03f69eb8ae641b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fc30220602a03ce13c8d4564bdff54917b567e69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:18:21 2021 +0530 
-------------------------------------------------------------------------------- 
[TGL/RKL/ADL] Add BIOS Menu option (or Policy) to enable PCIE Link Tuning Support on customer platforms

Hsd-es-id: 14012032618
Original commit date: Fri Mar 26 14:42:15 2021 +0530
Change-Id: I73caa17be0c7f11299eea74ee0d6c71825d34263
Original commit hash: b1f261c8c68af4b50bda7d8ec61914ab33c58f51

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.inf

================================================================================ 
Commit: b5f75c4dab45955facbaeb6605a78b14455deb09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:18:20 2021 +0530 
-------------------------------------------------------------------------------- 
Microcode patch m_82_906a1_00000119 update for ADLM Q0

    Updated uCode for ADLM Q0 to m_82_906a1_00000119.pdb

Hsd-es-id: 1308612920
Original commit date: Thu Apr 15 14:26:32 2021 +0530
Change-Id: I5f9e9902a8038b98d9052eb92403c9f6a22d9a6f
Original commit hash: e6de1dd67ae301d50f0f7dc989c010b5e2c096e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5d86bfb40a1c6f0c2cc3bb55a05a7031810aff64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:18:17 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: List minimum core libraries at CoreComponent.dsc

This dsc file lists the minimum core libraries to build any module in C1S.

Hsd-es-id: 16012826254
Original commit date: Fri Apr 16 12:56:18 2021 +0800
Change-Id: Idb370cc0f520ee1d8e63d1c46fd501cdf43e93e2
Original commit hash: f706a9f7753aa67392976770be835a9bbf66f277

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/CoreComponent.dsc

================================================================================ 
Commit: 4ea9a52ce1feabc35231a85a305f1e621436267f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:18:15 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiCpuInitLib: Remove programming ConfigLock bit in MSR

Remove programming ConfigLock bit in LT CONTROL STATUS MSR 0x2E7 since
"this bit is no longer supported from CNL".

Hsd-es-id: 16012729653
Original commit date: Thu Apr 15 15:51:07 2021 +0800
Change-Id: I15def0675367b5aee452c05e28ad10cc2409314d
Original commit hash: f250bbf9e478a65fdb9b79e687b45a7e899de9b5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
AlderLakePlatSamplePkg/Include/HstiFeatureBit_1_1a.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 51e5d98c8110be98a86b62517c3140ea3865d221 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:18:12 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Separate SiPolicyReadyPpi and policy debug prints

Move the debug prints out of early PEI to be independent function to prevent space issue.

Hsd-es-id: 22012822946
Original commit date: Fri Apr 9 14:09:11 2021 +0800
Change-Id: I1563157788d3348376b0b1d87b89714a55752499
Original commit hash: 1dd67c3c6f5762353f52c56ca21dfc850316e1ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Ppi/PeiPreMemSiPolicyPrint.h
ClientOneSiliconPkg/Include/Ppi/PeiSiPolicyPrint.h
ClientOneSiliconPkg/Library/PeiPostMemSiliconPolicyInitLib/PeiPostMemSiliconPolicyInitLib.c
ClientOneSiliconPkg/Library/PeiPostMemSiliconPolicyInitLib/PeiPostMemSiliconPolicyInitLib.inf
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/PeiSiPolicyPrint.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.h
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMem.h
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMemFsp.inf

================================================================================ 
Commit: 7711862b8d914f3261e85bc93be36e368b79ee2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:18:10 2021 +0530 
-------------------------------------------------------------------------------- 
Changing default value of PX32EQCFG2 HAPCSB

Hsd-es-id: 16013130960
Original commit date: Wed Apr 14 10:07:57 2021 +0530
Change-Id: I92b5b05ab1f51340b6578d260fb393de62cce7a4
Original commit hash: 0bf7626aa46e0afc89abd6828b51fa99a37ad7c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: d0bd7882e2f5141c55b3bf962b1935029844b8e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:18:09 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add ClientOneSiliconPkg.dsc

Hsd-es-id: 16012826254
Original commit date: Thu Apr 15 08:17:16 2021 +0800
Change-Id: I3bfb5bf0a4b461c09dc27d0df7b27f014651583a
Original commit hash: 605f8ae5118e938178b64d984a25e99f7effacce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconPkg.dsc

================================================================================ 
Commit: 2ef1de3e4210ea73175248cb0edabf61a04a2da6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:18:08 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Acpi: Add CPU device amount to 63

Add CPU device amount to 63 to match SSDT CPU quantity

Hsd-es-id: 16013117864
Original commit date: Thu Apr 15 10:24:14 2021 +0800
Change-Id: Ibe675a0098e5c65127aa495c657b09bdbcc31cd4
Original commit hash: a0abc2efc9e2af2e47bf0a94e45b0c7cde3b43f6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl

================================================================================ 
Commit: 72577b7e1fe30235cf4c2063e1303c29dfbc7eb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:18:07 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.218

Fri Apr 16 02:25:02 2021 +0000
Original commit date: Fri Apr 16 02:25:02 2021 +0000
Original commit hash: d2c7d35e546e70692a9c52c7b0116c70ba1c14c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2f9388e273d35ea77f1924508b1e1e091fa45f94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:18:05 2021 +0530 
-------------------------------------------------------------------------------- 
MRC: DQTimeCentering1D need use correct RankMask for CmdV at 2 ranks 2DPC case

[Title]
DQTimeCentering1D need use correct RankMask for CmdV at 2 ranks 2DPC case

[Issue/Feature Description]
Rank 2 and Rank3's CmdV training data is incorrect.
DQTimeCentering1D uses Rank as RankMask, but MrcUpdateVref uses RankMask
as a bitmap when updating CmdV for DDR4.

[Resolution]
Fix it by using real RankMask.

[Impacted Platform]
ADL-S DDR4.

Hsd-es-id: 1509005158
Original commit date: Tue Mar 30 22:15:16 2021 +0800
Change-Id: Ib11910636c4e318231ef2c52a33ac92116e30153
Original commit hash: 9a2c06d126c67f42efbe60eea1891a15804d110b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a07940f93660e54c79ebfa525053800b76914ca1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:17:55 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2164_00

Hsd-es-id: N/A
Original commit date: Thu Apr 15 17:50:34 2021 -0700
Change-Id: I6017b02a1350c8e4df34814995d7b31439a19358
Original commit hash: c63ea05fd121e284854a324a9816c15395835225

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 61c181bed68c70765c10596595c2a7a7f1030ecb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:17:54 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.217

Thu Apr 15 23:46:05 2021 +0000
Original commit date: Thu Apr 15 23:46:05 2021 +0000
Original commit hash: 1fcbd6e489a9476efaa6c310cc985db961b5d85c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f56378365f0c90a18bb7477110aa5c491ec5de88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:17:52 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22012130745][ADL-P | LP5] Enable Gear4 Higher Frequencies on LPDDR5

Enable Higher Frequency bins on LP5 5600/6000/6400 at Gear4.
- Use 2-toggle RDPRE for UiLock < 5.5, and 4-toggle otherwise
- Phy init: Fixed rstnumpre formula, which should be NumTrpreToggles + 2
- Read Leveling: Enable static low preamble during training (MR46[0] - Enhanced RDQS Training mode)
- Read MPR: fix to avoid bubbles during B2B reads at 6400:
 - Reduce LC from 10 to 4
 - Reduce NumCL from 32 to 9
- EarlyWriteTimingCentering2D: increase TxVref sweep range on left edge from -12 to -36, for LP5 G4
- Fix Caching issue in DataTimingCentering2D algorithm
- TxControl0Ph90 need not be updated in Phyinit, it's taken care in Getset of Ph0
- Set DDRPHY_COMP_CR_DLLCOMP_LDOCTRL1_NEW.dllcomp_cmn_rxdqmindlypat = 0 in Unmatched Rx
- Set DDRPHY_COMP_CR_RXDQSCOMP_CMN_CTRL1.rxdqscomp_cmn_rxmctlecap = 0x3 for LP5/G4
- Set DDRPHY_COMP_CR_RXDQSCOMP_CMN_CTRL1.rxdqscomp_cmn_rxmctleeq  = 0xF for LP5/G4
- Align DQS Rx CTLE controls (rxmctlecap, rxmctleeq, rxmctleres, rxmtailctl) between DDRPHY_COMP_CR_RXDQSCOMP_CMN_CTRL1 and DATA_CR_DQSTXRXCTL.
- Set DATA_CR_MDLLCTL2.mdll_cmn_ldoffreadsegen = 1 for LP5/G4

Hsd-es-id: 22012130745
Original commit date: Fri Jan 29 13:38:44 2021 +0530
Change-Id: Ieb6859d73bee4b02fe9ac84ca9429badaabe21c2
Original commit hash: 2a3f3fff0669b8dfc628499e9550935653e8b959

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: c170f17703fda27bae0fcf5e85627babc9d5c61a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:17:47 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Possible NULL pointer in UEFI Thc Driver

- Fixed by adding check for NULL pointer while buffer is getting allocated.

Hsd-es-id: 22012884943
Original commit date: Thu Apr 15 07:02:58 2021 -0700
Change-Id: I9aba9875fc44d540970d5d8d2e97d4e34d13b382
Original commit hash: 8e26db0ac04018365285119d4090d4403d48360b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.h

================================================================================ 
Commit: 4a777b9c9b8f545bc62abeb91f576eeae80937d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:16:25 2021 +0530 
-------------------------------------------------------------------------------- 
[Bluetooth] iLE: Check for Public Key, Confirm value

As per Errata - 15668 we should not accept identical Public Key received
As per Errata - 15671 we should not accept identical Confirm value received

Hsd-es-id: 22012744651
Original commit date: Tue Mar 30 17:17:11 2021 +0530
Change-Id: I939a7ae6a0b697cf2029790d437ef2a1e7a3fb94
Original commit hash: d42ab8878c34b4ea868b4bebf7d25c55325b0bdb

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/smp.c

================================================================================ 
Commit: ea2a85132db8663b8372f6aeaaee9cf63e94a1a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:16:18 2021 +0530 
-------------------------------------------------------------------------------- 
[TCSS][ADL] FSP use PCH XHCI UPD configuration wrongly to enable/disbale CPU xHCI ports.

Configuring PCH xHCI UPD configuration(PortUsb30Enable) affects CPU xHCI configuration configured for TCSS.
The existing UPDs configuration is expected to be used to configure only PCH XHCI.
Need to define separarate UPD (like UsbTcPortEn  in TGL platform) to control CPU XHCI port/TCSS.

Hsd-es-id: 16013127178
Original commit date: Thu Apr 15 08:52:10 2021 +0530
Change-Id: I8d69145e7a1c2fd8576b3cb8a0e2fcf775fec712
Original commit hash: e850213bc3347cd233d358ee4a03c52c1b2644eb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiPchPolicyUpdatePostMem.c

================================================================================ 
Commit: 58e6ca3439bac59e339c27c9a77797fa23f6fb0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:16:12 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Capsule: Generate ME capsule

capsulebuild.bat me -mever XX.X.XX.XXXX -mesku default failure for
unknown option.

Hsd-es-id: 22010555301
Original commit date: Thu Apr 15 18:01:40 2021 +0800
Change-Id: Ia8ca3dda08287af36b46715cedaaae38d7a1984f
Original commit hash: cc92d19d8cc3ed77677d9639a4e7e3cef13566e1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat

================================================================================ 
Commit: d12855d6375ef97fe4d98c3b57a1dd18316571b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:16:09 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Remove access to not existing TCO bits in IBL

Following bits has been removed from IBL's
TCO1_STS Register (TSTS1)-Offset 4h:
BIOSWR 	    BIT8
NEWCENTURY  BIT7
TIMEOUT     BIT3
TCO_INT     BIT2
SW_TCO_SMI  BIT1
This change removes references for the bits in SMM dispatcher.

Hsd-es-id: 22012626662
Original commit date: Tue Mar 30 15:33:04 2021 +0200
Change-Id: Iad4d2e34ae61ea62a929eeee10fd79844019f662
Original commit hash: 5d80c637c1c92add3ecbd21f2273bd94d2f61f39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcher.inf
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchxSmmHelpers.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/SmmGlobalsIbl.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/SmmGlobalsPch.c

================================================================================ 
Commit: ac727695b4731855e2864b42cc52775a6caa41eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:16:00 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Apr 15 01:23:31 2021 -0700
Change-Id: Id0317ffca635afc5de48012bc9e0eaba50e24054
Original commit hash: 36e310c5785d1d0bbdb044462bfac7ef4f15c75f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 07fa0571205cf31f8aa5df29309d88473fc3f707 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:15:54 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Outdated functions removal

Removed functions related to unsupported programs from PchInfoLib, along
with corresponding code.

Hsd-es-id: 18015646272
Original commit date: Tue Apr 13 12:03:08 2021 +0200
Change-Id: Ic0d614c2b299a5ba7baa9b86a99eaa2c754cc15a
Original commit hash: fe53406d889044a3f686d70d9f22638a914a3e61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/FiaSocLib/FiaSocLibAdlP.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSataInit.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi14.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/RstCrLibVer2.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/SerialIoI2cMasterCommonLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: fda9f342e61b5cd775ece48fc1f58f1e215cdfa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:15:52 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] The system will hang up when entering the "Hardware Health Monitor" page in debug mode.

Use one trigger to update all sensor data, instead of using multi trigger to update multi sensor data.

Hsd-es-id: 1509042417
Original commit date: Sat Apr 10 10:39:09 2021 +0800
Change-Id: If6bd698f114c295e40afc345a51e2868029b3505
Original commit hash: 0fd0e6b52e09e905b8bac18e3834d0fe6dd1d310

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/EcSetup.c
AlderLakePlatSamplePkg/Setup/HhmSetup.hfr
AlderLakePlatSamplePkg/Setup/SetupCallbackList.h
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: e74762d2aeb294c28f7721a4314784f0ae3e8648 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:15:51 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.216

Thu Apr 15 06:02:03 2021 +0000
Original commit date: Thu Apr 15 06:02:03 2021 +0000
Original commit hash: c3f0bd637cca05c9b08ee91273604cc6a5eeab72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 21541d625ab4dd0c381313323aaa49b4bccfb6e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:15:50 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pmc: Adding support for IPC command 0xD0.

Bios to send completion status on PCI enumeration and memory calibration.

Hsd-es-id: 16012942981
Original commit date: Mon Mar 22 10:51:39 2021 +0530
Change-Id: Ia2bf46b1b856e0cbeddcdf85c8b300b579c1f59a
Original commit hash: 2726c84b5ad4dbca1a6443978979087fac0ebaba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMemFsp.inf

================================================================================ 
Commit: ff917b77f223b57d9ee1597b1b808caf5cc77ac5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:15:49 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][J1][LP5][LP4] LP5/LP4 DQS2DQ Retraining not propagated to all DDRPHY bytes

Issue:
DeltaPiCodes are not toggling for few of the bytes in Lp4 and Lp5 systems

Root Cause:
InitTrain field was not set to 0 for all bytes at the end of Training

Fix:
Program InitTrain to 0 for all bytes at the end of Training

Hsd-es-id: 16013031177
Original commit date: Fri Mar 26 00:04:09 2021 +0530
Change-Id: I3a2c89dffa6bb4fdeb8c4595f0f4fcdd1482378c
Original commit hash: 156f16050ec486000b25b61f9dd3c8568062186c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: ac6dd6b208530bd4908711a1cb3537143bf18f1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:15:47 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update OpenSSL Tool version 1.1.1j at PlatformPkg\Tools\OpenSSL

[Description]
OpenSSL 1.1.1j address the CVE-2021-23840 and CVE-2021-23841.
EDKII project also fixed in CryptoPkg. To align in PlatformPkg
to avoid any conflicts.

[Add]
1. Add Readme.md file as a BKM to build from source code.

[Update]
1. Update the OpenSSL binaries tool version from 1.1.0j to 1.1.1j.
2. Update the OpenSSL license file copyright year.

[Impacted Platform]
ADL

Hsd-es-id: 1509068092
Original commit date: Mon Apr 12 13:26:26 2021 +0800
Change-Id: I4b92fa2a5a5e30f1a41116fd3d04a6c6da8d3d91
Original commit hash: 28fafb95a48da96e3f03933506bd5b6236be884a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Tools/OpenSSL/Readme.md
AlderLakePlatSamplePkg/Tools/OpenSSL/libcrypto-1_1.dll
AlderLakePlatSamplePkg/Tools/OpenSSL/libssl-1_1.dll
AlderLakePlatSamplePkg/Tools/OpenSSL/license.txt
AlderLakePlatSamplePkg/Tools/OpenSSL/openssl.exe

================================================================================ 
Commit: 1de7f223dbcbdaa4b62ce6f2fd73d3da2a9eee01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:15:46 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.215

Thu Apr 15 05:22:34 2021 +0000
Original commit date: Thu Apr 15 05:22:34 2021 +0000
Original commit hash: 6ae7e9b25ec513a224b0d4abdcaf2685ccdcb3ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bffc28d88167c001da28449e0cfc16b238feb31e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:15:44 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-P][J1][LP4X] Fail to collect log through Socwatch with connecting touchpanel-display to THC1 port and setting CMS_S0i3 & RTD3 in BIOS

Hsd-es-id: 1508994372
Original commit date: Fri Apr 9 11:52:22 2021 +0530
Change-Id: I0e1babee38721d46823dbbbb767742975b11d367
Original commit hash: 4e8509a25c25bf397ef9111f6483f0f616bf2ad3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 93dbc453003ec1fdfb60107168b447e29e95ee54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:15:43 2021 +0530 
-------------------------------------------------------------------------------- 
[ISE][ADL-M ADL-P][LP4 | LP5] Enable Write Voltage Centering 2D Training and Read Voltage Centering 2D Training

Hsd-es-id: 22012130956, 22012130959, 22012130832
Original commit date: Fri Apr 9 13:07:53 2021 +0530
Change-Id: I760159ed5b8f8e4aac7541dec0039f59228b0e44
Original commit hash: dbaa7c0c33876c7fc69cae5ac02a8c392a5984d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 3734643cccdc23f77d1c572a24753682b737549a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:15:42 2021 +0530 
-------------------------------------------------------------------------------- 
Merge SW CM POC drop to ADL-P/M

Fixed build error.

Hsd-es-id: 22012163654
Original commit date: Wed Apr 14 15:22:11 2021 +0800
Change-Id: I820f4db366b8bd2340973ba737ba09af1c9180ab
Original commit hash: ef426ce3a582f1e218d356e6cc0fc278ab747992

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Usb4CtrlPkt.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Usb4HiCore.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpPath.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Router.c

================================================================================ 
Commit: cb8166c44ad88c9710966adf408fa8b8b934b5bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:15:40 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-SBGA ERB PO] Update GPIO Mapping

Update TBT GPIO/Touch Panel

Hsd-es-id: 22012857749
Original commit date: Mon Apr 5 20:07:16 2021 -0700
Change-Id: I8da55e50b1600162a2aa8addd39d62c16dfd1b36
Original commit hash: a22e58eb5a064900e6a3aa4157da5c0f47ce790d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: 110fa27e68b14f3afead2ebf95ced191af581a09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:15:37 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.214

Thu Apr 15 03:24:18 2021 +0000
Original commit date: Thu Apr 15 03:24:18 2021 +0000
Original commit hash: d493464da3e4f2e4e22700f4a5884566334622b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 96fb108918d9a97e583a885c04510bb540267bd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:15:34 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Cat error appears after set Platform Debug Consent (All + TraceHub)

Correct ICTOT/ISTOT programming

Hsd-es-id: 1509074198
Original commit date: Wed Apr 14 22:41:15 2021 +0800
Change-Id: I83ca3806354b2abbf84d6413244070ed9e4e0c9e
Original commit hash: 98a2d8e402f94d6cfc6da02094202a4b88d63f3b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubLib/PeiPchTraceHubLib.c

================================================================================ 
Commit: 8abfc3a49af3dc608d57b925a86c00842881b739 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:15:32 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509060367] MC LPDDR5x tRCDW support and enable master CTE.

Changes:
1. Add the tRCDW program support and program the tRCDW with the same value for tRCD in non-LP5x configuration.

Other changes:
2. Disable weaklocken in CTE for now.
3. Read and write back CR_RH_TRR_CONTROL_REG in CTE to pass the CTE checker.
4. Skip MrcEnableDimmPmic (MrcData) and MrcDdr5VoltageCheckAndSwitch (MrcData) in CTE as it takes a long time in CTE.
5. Read and write back CR_WCK_SECOND_CONFIG_REG in RPL CTE to pass the CTE checker
6. Add 192 for DDR5 and 128 for DDR4 G2  to the initial receive enable PI.

[
Hsd-es-id: 1509060367
Original commit date: Mon Apr 12 10:54:27 2021 +0800
Change-Id: Ibde9a47fa882239fd7df51f14216361100d40cc1
Original commit hash: 691913816bdd3b7e5f3980e7c719d2c2ebe57225

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 59279fb12d6a874f8256676b3f24f8d7e6ff35a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:15:24 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2163_01

Hsd-es-id: N/A
Original commit date: Wed Apr 14 17:56:44 2021 -0700
Change-Id: Ie1a2692db509debe7562b68a670367e4b04702ac
Original commit hash: 0c56a4bd152fcc28d1ebfd5d45e5137f29b91ca2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: be4d9ea3d6b1c175599e234f86fdaa6cabdcce1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:15:23 2021 +0530 
-------------------------------------------------------------------------------- 
ADLS: Modify SLP_S0 counter frequency per BWG update

Hsd-es-id: 22012890850
Original commit date: Fri Apr 2 12:29:24 2021 +0800
Change-Id: I90dc80aced214e9ad41d4d87bcb423dc152e200b
Original commit hash: 14749075a3bf64fa845bf215e6b43ddeedb5f26f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c

================================================================================ 
Commit: 4cf7f97b6580535003e487c8a84b625f84f16654 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:15:16 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][Z690] OC Discrete Renesas_RC26008 BCLK fails to be programmed from BIOS setup

Implement external clock generator program feature.

Hsd-es-id: 1509002978
Original commit date: Thu Mar 25 16:26:30 2021 +0800
Change-Id: Icb0330e3638967c711abc11ca7e7bbc9524beb44
Original commit hash: 2ba399ea9eba12f43a995fcb6751f1d6e4df64c6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/Library/DccProgramLib.h
AlderLakeBoardPkg/Library/DccProgramLib/DccProgramLib.c
AlderLakeBoardPkg/Library/DccProgramLib/DccProgramLib.inf
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/IccSetup.c
AlderLakePlatSamplePkg/Setup/IccSetup.hfr
AlderLakePlatSamplePkg/Setup/IccSetup.uni

================================================================================ 
Commit: c8118086efb376430491ff49f494e70f03099358 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:15:14 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix for detection of DGPU as GFX

The ISGX method detects whether a particular device is a
graphics device. The method was too restrictive in determining
whether a device is GFX. Only the base class code needs to be
checked, therefore the two other checks performed were
removed.

Hsd-es-id: 22012816896
Original commit date: Thu Apr 8 20:57:44 2021 -0700
Change-Id: I334199d7bae16d47a4ab74b25f8aa413b2aa9975
Original commit hash: 508bcaa2b8be83d4c329ddcb6957a7d6d799de6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/Acpitables/Pcie/PcieEpSel.asl

================================================================================ 
Commit: 95132d4833df2c2e66bf8a1a55971f8dfcfad19a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:15:12 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] fix the \_SB._OSC.PCON AE_NOT_FOUND in fwts test

[Description]
the error log is:
Critical failures: 2
 klog: CRITICAL Kernel message: [    0.686684] ACPI BIOS Error (bug): Could not resolve symbol [\_SB._OSC.PCON], AE_NOT_FOUND (20200717/psargs-330)
 klog: CRITICAL Kernel message: [    0.686716] ACPI Error: Aborting method \_SB._OSC due to previous error (AE_NOT_FOUND) (20200717/psparse-529)

[Resolution]
To Fix Critical Issues.
Adding condition check "If (CondRefOf (PCON))"

[Impacted Platform]
ADL

Hsd-es-id: 16012988286
Original commit date: Fri Apr 9 14:44:52 2021 +0800
Change-Id: Ief19c452419fcb98fe1142d6ccc6ea0e78867b07
Original commit hash: 2d3a2f276c418b4dbeea8125b20f16240046dafd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: 89cf85278ffca7d33d890f870a0e8d154d41158a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:15:06 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.213

Wed Apr 14 19:31:28 2021 +0000
Original commit date: Wed Apr 14 19:31:28 2021 +0000
Original commit hash: 365d2eb09b69365f050fab1c0e2a3903b1b22592

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4fb9ac8e1404fbde6ec0ae70941fbb4570cedbd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:15:04 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509075120][ADL] Program compupdtovr_sel for all steppings except A0.

Changes:
1. Differential DCC: Program compupdtovr_sel for all steppings except A0.
2. Re-enable differential DCC step on C0.

[
Hsd-es-id: 1509075120
Original commit date: Wed Apr 14 14:57:14 2021 +0800
Change-Id: I5e5b32f19d95983c27be0aba6c58b114b65722d8
Original commit hash: c8d43e77c8f1d67ac01134c071b925e27f27b864

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: da81eaf7ab97191ebb1ad5c93d2aaa03dc59eec2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:14:57 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/OneClickRecovery: Fix OCR from clearing RPE bit for Boot Option state

Fix issue where OCR would clear other Boot Option State bits when setting OCR bits.

Hsd-es-id: 1308560516
Original commit date: Thu Apr 8 11:35:10 2021 -0700
Change-Id: I6d0b4bccea3ab0b243ad3c6375388b6d800fb068
Original commit hash: bdaaf413daf3dd9027c68175a790a94b0ae7dbb2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c

================================================================================ 
Commit: c5037968765c49b46efe81c4114b2fbeb583a09c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:14:51 2021 +0530 
-------------------------------------------------------------------------------- 
[ME] ME-BIOS flow for PCH.IO mode - Disable HECI interfaces on EndOfPei

When IO Expander is detected all HECI devices /except HECI-1/
will be closed in PEI phase.
HECI-1 devices will be closed later from SMM when all
communication in DXE will be completed.

Change implements:
1. PSF interfaces to manage HECI devices on IOE
2. Setup option to manage HECI devices, added new AutoConfiguration
   entry (one option for all devices)

Hsd-es-id: 18015920048
Original commit date: Tue Mar 30 17:27:50 2021 +0200
Change-Id: Id514248fd2956353073a9c01d8d4b53389cfac6d
Original commit hash: cef3d728514d1d72c4d9885713b02b8075f31a8a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c

================================================================================ 
Commit: b95c7b1555d1812a71f0dfd0491fa24806624890 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:14:47 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2163_00

Hsd-es-id: N/A
Original commit date: Wed Apr 14 05:03:32 2021 -0700
Change-Id: I6b0fdf4c3f11f0f2a90b10da826e29686830016c
Original commit hash: d6b220cd88a05371ac8cf31c51dc230fdc69dfd9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0e4dff568019c0eae6dc40adfa9d3665784dbbf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon May 10 18:14:43 2021 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Tue Apr 20 02:28:28 2021 -0700
Original commit date: Tue Apr 20 02:28:28 2021 -0700
Original commit hash: 06c6979ab78fa211a3edd768e955a234088136f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubLib/PeiPchTraceHubLib.c
