Running: D:\Apps\ISE_Design_Suite\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/ISE Design/CAW_01/full_adder_tb_isim_beh.exe -prj D:/ISE Design/CAW_01/full_adder_tb_beh.prj work.full_adder_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/ISE Design/CAW_01/xor_gate.vhd" into library work
Parsing VHDL file "D:/ISE Design/CAW_01/and_gate.vhd" into library work
Parsing VHDL file "D:/ISE Design/CAW_01/or_gate.vhd" into library work
Parsing VHDL file "D:/ISE Design/CAW_01/half_adder.vhd" into library work
Parsing VHDL file "D:/ISE Design/CAW_01/full_adder.vhd" into library work
Parsing VHDL file "D:/ISE Design/CAW_01/full_adder_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity xor_gate [xor_gate_default]
Compiling architecture behavioral of entity and_gate [and_gate_default]
Compiling architecture behavioral of entity half_adder [half_adder_default]
Compiling architecture behavioral of entity or_gate [or_gate_default]
Compiling architecture behavioral of entity full_adder [full_adder_default]
Compiling architecture tb of entity full_adder_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable D:/ISE Design/CAW_01/full_adder_tb_isim_beh.exe
Fuse Memory Usage: 29724 KB
Fuse CPU Usage: 421 ms
