Warning (10268): Verilog HDL information at counter.v(46): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.0/modelsim_ase/examples/tutorials/verilog/projects/counter.v Line: 46
