
---------- Begin Simulation Statistics ----------
simSeconds                                   0.232002                       # Number of seconds simulated (Second)
simTicks                                 232002177000                       # Number of ticks simulated (Tick)
finalTick                                235114693000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    253.13                       # Real time elapsed on the host (Second)
hostTickRate                                916526758                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     707724                       # Number of bytes of host memory used (Byte)
simInsts                                     59081866                       # Number of instructions simulated (Count)
simOps                                       80267926                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   233403                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     317099                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        232002177                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.926792                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.254661                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts             59081866                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               80267926                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.926792                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.254661                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          80267926                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         29524611                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         4260098                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     44386065     55.30%     55.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      2097152      2.61%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     29524611     36.78%     94.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      4260098      5.31%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     80267926                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      2146692                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      2146691                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl            1                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      2130177                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        16515                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall            1                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn            1                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       33535053                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          33535053                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      33535053                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         33535053                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       249656                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          249656                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       249656                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         249656                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  17210670000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  17210670000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  17210670000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  17210670000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     33784709                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      33784709                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     33784709                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     33784709                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.007390                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.007390                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.007390                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.007390                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 68937.538052                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 68937.538052                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 68937.538052                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 68937.538052                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         5260                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              5260                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       249656                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       249656                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       249656                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       249656                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  16711358000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  16711358000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  16711358000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  16711358000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.007390                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.007390                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.007390                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.007390                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 66937.538052                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 66937.538052                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 66937.538052                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 66937.538052                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 249656                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     29278422                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        29278422                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       246189                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        246189                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  17073152000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  17073152000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     29524611                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     29524611                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.008338                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.008338                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 69349.775985                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 69349.775985                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       246189                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       246189                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  16580774000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  16580774000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.008338                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.008338                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 67349.775985                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 67349.775985                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      4256631                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4256631                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         3467                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         3467                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    137518000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    137518000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4260098                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4260098                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000814                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000814                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 39664.839919                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 39664.839919                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         3467                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         3467                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    130584000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    130584000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000814                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000814                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 37664.839919                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 37664.839919                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 235114693000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             33775680                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             249656                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             135.288877                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           43                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          334                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          132                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           67819074                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          67819074                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 235114693000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            2                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles    232002177                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       33784709                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     80267926                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads     109709970                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     71730959                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          33784709                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     38078092                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts              59081866                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                80267926                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.254661                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            2146692                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.009253                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       73860619                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          73860619                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      73860619                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         73860619                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            3                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total               3                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            3                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total              3                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst       159000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total       159000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst       159000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total       159000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     73860622                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      73860622                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     73860622                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     73860622                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst        53000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total        53000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst        53000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total        53000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst            3                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total            3                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst       153000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total       153000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst       153000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total       153000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst        51000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total        51000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst        51000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total        51000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      3                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     73860619                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        73860619                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            3                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total             3                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst       159000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total       159000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     73860622                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     73860622                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst        53000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total        53000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst            3                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total            3                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst       153000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total       153000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst        51000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total        51000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 235114693000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 5865                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  3                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                   1955                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          147721247                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         147721247                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 235114693000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses                29524611                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 4260098                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 235114693000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                73860622                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 235114693000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 235114693000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples      1654.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    245011.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.033800426500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            92                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            92                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               554880                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                1563                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       249659                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        5260                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     249659                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      5260                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    4645                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   3606                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.46                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 249659                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  5260                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   245014                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      91                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      91                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           92                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     2636.956522                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     960.851763                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    1781.544847                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255             28     30.43%     30.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-1023            1      1.09%     31.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-2815            2      2.17%     33.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3328-3583           17     18.48%     52.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-3839           23     25.00%     77.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3840-4095           11     11.96%     89.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4351            2      2.17%     91.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4352-4607            4      4.35%     95.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-4863            3      3.26%     98.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4864-5119            1      1.09%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             92                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           92                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.978261                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.976970                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.208514                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 1      1.09%      1.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                91     98.91%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             92                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   297280                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 15978176                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                336640                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               68870802.01837933                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               1451020.86692919                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   232002159000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      910101.48                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     15680704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       105856                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 827.578441214368                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 67588607.153457880020                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 456271.580589521793                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       249656                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         5260                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst        56250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   8658795750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 5387938845750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     18750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     34682.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 1024322974.48                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     15977984                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        15978176                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       336640                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       336640                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst             3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        249656                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           249659                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         5260                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            5260                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst             828                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        68869974                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           68870802                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst          828                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total            828                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      1451021                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           1451021                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      1451021                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst            828                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       68869974                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          70321823                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                245014                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 1654                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         13438                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         19716                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         14526                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         17906                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         14039                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         21448                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          8613                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         12673                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          8535                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          9116                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         7110                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        12853                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         7394                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        43108                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        14643                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        19896                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           200                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           169                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           174                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           178                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           182                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           161                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            63                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            44                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            44                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            49                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           48                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           44                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           44                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           66                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           93                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           95                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               4064839500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1225070000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          8658852000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 16590.23                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            35340.23                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                58903                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                1415                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             24.04                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            85.55                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       186359                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean    84.720437                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    77.636497                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    48.660951                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       141374     75.86%     75.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        41229     22.12%     97.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         3076      1.65%     99.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          515      0.28%     99.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           93      0.05%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            8      0.00%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           12      0.01%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            9      0.00%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           43      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       186359                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           15680896                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          105856                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                67.589435                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 0.456272                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.53                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.53                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                24.45                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 235114693000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        669460680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        355822995                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       873750360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        6133500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 18314428080.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  69100019280                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  30900951840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   120220566735                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    518.187236                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  79670057500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   7747220000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 144589080500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        661199700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        351435975                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       875806680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        2583900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 18314428080.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  75778081710                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  25276659840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   121260195885                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    522.668354                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  64986210000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   7747220000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 159271209000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 235114693000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              246192                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          5260                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            244399                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               3467                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              3467                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         246192                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrl.port            9                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total            9                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrl.port       748968                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total       748968                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  748977                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrl.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrl.port     16314624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total     16314624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 16314816                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             249659                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   249659    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               249659                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 235114693000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           520358000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy              15750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1358220250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         499318                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       249659                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.233510                       # Number of seconds simulated (Second)
simTicks                                 233510389000                       # Number of ticks simulated (Tick)
finalTick                                236622905000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    255.39                       # Real time elapsed on the host (Second)
hostTickRate                                914310494                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     709772                       # Number of bytes of host memory used (Byte)
simInsts                                     59437848                       # Number of instructions simulated (Count)
simOps                                       80831571                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   232729                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     316496                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        233510389                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.928648                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.254540                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts             59437850                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               80831574                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.928648                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.254540                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               6935                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          80827959                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         29696961                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         4303297                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          466      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     44730956     55.34%     55.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      2097164      2.59%     57.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     57.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          761      0.00%     57.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     57.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     57.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     57.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     57.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     57.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     57.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     57.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     57.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     57.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          786      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt           20      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         1163      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     57.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     29696182     36.74%     94.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      4301385      5.32%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          779      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         1912      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     80831574                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      2181672                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      2180035                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         1637                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      2161777                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        19895                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall         1211                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn         1210                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       33748784                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          33748784                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      33748784                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         33748784                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       251430                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          251430                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       251430                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         251430                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  17315457000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  17315457000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  17315457000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  17315457000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     34000214                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      34000214                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     34000214                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     34000214                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.007395                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.007395                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.007395                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.007395                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 68867.903591                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 68867.903591                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 68867.903591                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 68867.903591                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         5576                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              5576                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       251430                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       251430                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       251430                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       251430                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  16812597000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  16812597000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  16812597000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  16812597000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.007395                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.007395                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.007395                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.007395                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 66867.903591                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 66867.903591                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 66867.903591                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 66867.903591                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 251432                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           20                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           20                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       162000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       162000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           22                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           22                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.090909                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.090909                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data        81000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total        81000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       360000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       360000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.090909                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.090909                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data       180000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total       180000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           22                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           22                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           22                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           22                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     29448998                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        29448998                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       247941                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        247941                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  17176805000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  17176805000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     29696939                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     29696939                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.008349                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.008349                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 69277.791894                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 69277.791894                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       247941                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       247941                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  16680923000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  16680923000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.008349                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.008349                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 67277.791894                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 67277.791894                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      4299786                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4299786                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         3489                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         3489                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    138652000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    138652000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4303275                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4303275                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000811                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000811                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 39739.753511                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 39739.753511                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         3489                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         3489                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    131674000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    131674000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000811                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000811                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 37739.753511                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 37739.753511                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 236622905000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             34031774                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             251944                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             135.076739                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           34                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          115                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          363                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           68251948                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          68251948                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 236622905000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns         2421                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 233510388.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       34000258                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses         6935                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads           7751                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          4631                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     80827959                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads     110390039                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     72180483                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          34000258                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     38366467                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts              59437850                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                80831574                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.254540                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            2181672                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.009343                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       74343643                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          74343643                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      74343643                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         74343643                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          149                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             149                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          149                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            149                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      9472000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      9472000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      9472000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      9472000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     74343792                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      74343792                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     74343792                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     74343792                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000002                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000002                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000002                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000002                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 63570.469799                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 63570.469799                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 63570.469799                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 63570.469799                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          149                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          149                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          149                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          149                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      9174000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      9174000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      9174000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      9174000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000002                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000002                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000002                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000002                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 61570.469799                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 61570.469799                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 61570.469799                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 61570.469799                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    149                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     74343643                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        74343643                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          149                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           149                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      9472000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      9472000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     74343792                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     74343792                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000002                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000002                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 63570.469799                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 63570.469799                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          149                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          149                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      9174000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      9174000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 61570.469799                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 61570.469799                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 236622905000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             75229459                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                405                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           185751.750617                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           71                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           34                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           25                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          122                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          148687733                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         148687733                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 236622905000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses                29696962                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 4303297                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        65                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 236622905000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                74343797                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        13                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 236622905000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 236622905000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples      1968.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       149.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    246756.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.033800426500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           110                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           110                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               559361                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                1865                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       251581                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        5576                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     251581                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      5576                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    4676                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   3608                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.46                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 251581                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  5576                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   246905                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     107                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     107                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     110                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     110                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     110                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     110                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     110                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     109                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     109                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     109                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     109                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     109                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     109                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     110                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     110                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     110                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     110                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     110                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          110                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     2244.172727                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     591.733733                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    1874.601310                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255             44     40.00%     40.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-1023            2      1.82%     41.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-2815            3      2.73%     44.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3328-3583           17     15.45%     60.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-3839           23     20.91%     80.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3840-4095           11     10.00%     90.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4351            2      1.82%     92.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4352-4607            4      3.64%     96.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-4863            3      2.73%     99.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4864-5119            1      0.91%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            110                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          110                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.945455                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.942272                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.327245                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 3      2.73%      2.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               107     97.27%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            110                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   299264                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 16101184                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                356864                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               68952752.24778114                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               1528257.48579435                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   233510339000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      908045.82                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst         9536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     15792384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       126336                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 40837.583461864728                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 67630327.145744249225                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 541029.461434368975                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          149                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       251432                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         5576                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst      4354750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   8703144500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 5502565268250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29226.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     34614.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 986830213.10                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst         9536                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     16091648                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        16101184                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst         9536                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total         9536                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       356864                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       356864                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           149                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        251432                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           251581                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         5576                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            5576                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst           40838                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        68911915                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           68952752                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst        40838                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total          40838                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      1528257                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           1528257                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      1528257                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst          40838                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       68911915                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          70481010                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                246905                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 1974                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         13589                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         19862                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         14658                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         18056                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         14170                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         21603                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          8688                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         12762                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          8605                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          9209                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         7186                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        12924                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         7490                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        43278                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        14780                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        20045                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           233                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           188                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           190                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           201                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           194                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           200                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            88                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            57                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            57                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            63                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           60                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           56                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           57                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           91                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          117                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          122                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               4078030500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1234525000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          8707499250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 16516.60                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            35266.60                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                60405                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                1678                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             24.46                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            85.01                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       186798                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean    85.271320                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    77.833396                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    51.099274                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       141490     75.74%     75.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        41299     22.11%     97.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         3120      1.67%     99.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          621      0.33%     99.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          153      0.08%     99.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           26      0.01%     99.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           32      0.02%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           10      0.01%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           47      0.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       186798                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           15801920                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          126336                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                67.671165                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 0.541029                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.53                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.53                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                24.95                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 236622905000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        671031480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        356646510                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       881097420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        7073100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 18433053600.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  69499073430                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  31144059360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   120992034900                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    518.144119                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  80298802250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   7797400000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 145418367750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        662813340                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        352278465                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       881961360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        3314700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 18433053600.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  76139507310                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  25551454560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   122024383335                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    522.565115                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  65697486750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   7797400000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 160017964250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 236622905000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              248090                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          5576                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            246005                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               3491                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              3491                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         248090                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrl.port          447                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total          447                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrl.port       754296                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total       754296                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  754743                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrl.port         9536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total         9536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrl.port     16448512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total     16448512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 16458048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             251581                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   251581    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               251581                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 236622905000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           525466000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy             795250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1367626500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         503162                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       251581                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
