--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Nexys3v6.twx Nexys3v6.ncd -o Nexys3v6.twr Nexys3v6.pcf

Design file:              Nexys3v6.ncd
Physical constraint file: Nexys3v6.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock mclk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn<0>      |    3.412(R)|      SLOW  |   -1.788(R)|      FAST  |clk100            |   0.000|
btn<1>      |    3.512(R)|      SLOW  |   -1.861(R)|      FAST  |clk100            |   0.000|
btn<2>      |    3.364(R)|      SLOW  |   -1.741(R)|      FAST  |clk100            |   0.000|
btn<3>      |    3.539(R)|      SLOW  |   -1.835(R)|      FAST  |clk100            |   0.000|
btn<4>      |    3.327(R)|      SLOW  |   -1.686(R)|      FAST  |clk100            |   0.000|
sw<0>       |    2.992(F)|      SLOW  |   -1.518(F)|      FAST  |clk50             |   0.000|
sw<1>       |    3.022(F)|      SLOW  |   -1.497(F)|      FAST  |clk50             |   0.000|
sw<2>       |    2.828(F)|      SLOW  |   -1.392(F)|      FAST  |clk50             |   0.000|
sw<3>       |    2.766(F)|      SLOW  |   -1.314(F)|      FAST  |clk50             |   0.000|
sw<4>       |    3.155(F)|      SLOW  |   -1.566(F)|      FAST  |clk50             |   0.000|
sw<5>       |    3.203(F)|      SLOW  |   -1.617(F)|      FAST  |clk50             |   0.000|
sw<6>       |    3.219(F)|      SLOW  |   -1.630(F)|      FAST  |clk50             |   0.000|
sw<7>       |    3.045(F)|      SLOW  |   -1.504(F)|      FAST  |clk50             |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock mclk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a_to_g<0>   |         9.022(R)|      SLOW  |         5.184(R)|      FAST  |clk100            |   0.000|
            |         7.608(R)|      SLOW  |         4.475(R)|      FAST  |clk50             |   0.000|
            |        10.418(F)|      SLOW  |         4.894(F)|      FAST  |clk50             |   0.000|
a_to_g<1>   |         8.976(R)|      SLOW  |         4.668(R)|      FAST  |clk100            |   0.000|
            |         9.289(R)|      SLOW  |         4.439(R)|      FAST  |clk50             |   0.000|
            |        10.372(F)|      SLOW  |         4.730(F)|      FAST  |clk50             |   0.000|
a_to_g<2>   |         8.903(R)|      SLOW  |         4.981(R)|      FAST  |clk100            |   0.000|
            |         7.598(R)|      SLOW  |         4.180(R)|      FAST  |clk50             |   0.000|
            |        10.046(F)|      SLOW  |         4.691(F)|      FAST  |clk50             |   0.000|
a_to_g<3>   |         8.818(R)|      SLOW  |         4.871(R)|      FAST  |clk100            |   0.000|
            |         7.547(R)|      SLOW  |         4.089(R)|      FAST  |clk50             |   0.000|
            |         9.962(F)|      SLOW  |         4.675(F)|      FAST  |clk50             |   0.000|
a_to_g<4>   |         8.647(R)|      SLOW  |         4.642(R)|      FAST  |clk100            |   0.000|
            |         9.071(R)|      SLOW  |         4.465(R)|      FAST  |clk50             |   0.000|
            |        10.043(F)|      SLOW  |         4.421(F)|      FAST  |clk50             |   0.000|
a_to_g<5>   |         8.074(R)|      SLOW  |         4.661(R)|      FAST  |clk100            |   0.000|
            |         7.503(R)|      SLOW  |         3.970(R)|      FAST  |clk50             |   0.000|
            |         9.470(F)|      SLOW  |         4.304(F)|      FAST  |clk50             |   0.000|
a_to_g<6>   |         8.587(R)|      SLOW  |         4.315(R)|      FAST  |clk100            |   0.000|
            |         9.269(R)|      SLOW  |         4.229(R)|      FAST  |clk50             |   0.000|
            |         9.983(F)|      SLOW  |         4.288(F)|      FAST  |clk50             |   0.000|
an<0>       |         5.118(R)|      SLOW  |         3.175(R)|      FAST  |clk100            |   0.000|
an<1>       |         5.140(R)|      SLOW  |         3.176(R)|      FAST  |clk100            |   0.000|
an<2>       |         5.140(R)|      SLOW  |         3.176(R)|      FAST  |clk100            |   0.000|
an<3>       |         5.326(R)|      SLOW  |         3.314(R)|      FAST  |clk100            |   0.000|
led<0>      |         6.016(F)|      SLOW  |         3.729(F)|      FAST  |clk50             |   0.000|
led<1>      |         6.318(F)|      SLOW  |         3.924(F)|      FAST  |clk50             |   0.000|
led<2>      |         6.075(F)|      SLOW  |         3.773(F)|      FAST  |clk50             |   0.000|
led<3>      |         5.987(F)|      SLOW  |         3.697(F)|      FAST  |clk50             |   0.000|
led<4>      |         5.852(F)|      SLOW  |         3.627(F)|      FAST  |clk50             |   0.000|
led<5>      |         5.519(F)|      SLOW  |         3.400(F)|      FAST  |clk50             |   0.000|
led<6>      |         5.753(F)|      SLOW  |         3.543(F)|      FAST  |clk50             |   0.000|
led<7>      |         5.626(F)|      SLOW  |         3.487(F)|      FAST  |clk50             |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   14.213|    5.826|    5.082|    8.124|
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 16 10:49:54 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 336 MB



