// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_axi_decision_function_45 (
        ap_ready,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        ap_return
);


output   ap_ready;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
input  [31:0] p_read4;
output  [31:0] ap_return;

wire   [0:0] comparison_fu_82_p2;
wire   [0:0] comparison_54_fu_88_p2;
wire   [0:0] xor_ln195_fu_124_p2;
wire   [0:0] comparison_50_fu_94_p2;
wire   [0:0] activation_63_fu_118_p2;
wire   [0:0] comparison_51_fu_100_p2;
wire   [0:0] activation_65_fu_130_p2;
wire   [0:0] comparison_52_fu_106_p2;
wire   [0:0] activation_66_fu_136_p2;
wire   [0:0] comparison_53_fu_112_p2;
wire   [0:0] and_ln193_fu_160_p2;
wire   [0:0] xor_ln195_19_fu_142_p2;
wire   [0:0] activation_fu_148_p2;
wire   [0:0] or_ln208_fu_172_p2;
wire   [1:0] zext_ln208_fu_178_p1;
wire   [0:0] or_ln208_32_fu_182_p2;
wire   [0:0] activation_67_fu_154_p2;
wire   [1:0] select_ln208_fu_188_p3;
wire   [1:0] select_ln208_39_fu_202_p3;
wire   [0:0] or_ln208_33_fu_196_p2;
wire   [2:0] zext_ln208_10_fu_210_p1;
wire   [0:0] or_ln208_34_fu_214_p2;
wire   [0:0] activation_68_fu_166_p2;
wire   [2:0] select_ln208_40_fu_220_p3;
wire   [0:0] or_ln208_35_fu_228_p2;
wire   [2:0] select_ln208_41_fu_234_p3;
wire   [2:0] tmp_fu_256_p8;
wire   [0:0] or_ln208_36_fu_242_p2;
wire   [31:0] tmp_fu_256_p9;
wire    ap_ce_reg;

myproject_axi_mux_73_32_1_1_x0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_x0_U99(
    .din0(32'd101781),
    .din1(32'd8719),
    .din2(32'd50520),
    .din3(32'd18928),
    .din4(32'd74228),
    .din5(32'd4294948278),
    .din6(32'd24301),
    .din7(tmp_fu_256_p8),
    .dout(tmp_fu_256_p9)
);

assign activation_63_fu_118_p2 = (comparison_fu_82_p2 ^ 1'd1);

assign activation_65_fu_130_p2 = (xor_ln195_fu_124_p2 & comparison_fu_82_p2);

assign activation_66_fu_136_p2 = (comparison_50_fu_94_p2 & activation_63_fu_118_p2);

assign activation_67_fu_154_p2 = (comparison_52_fu_106_p2 & activation_66_fu_136_p2);

assign activation_68_fu_166_p2 = (xor_ln195_19_fu_142_p2 & and_ln193_fu_160_p2);

assign activation_fu_148_p2 = (comparison_51_fu_100_p2 & activation_65_fu_130_p2);

assign and_ln193_fu_160_p2 = (comparison_53_fu_112_p2 & activation_63_fu_118_p2);

assign ap_ready = 1'b1;

assign ap_return = ((or_ln208_36_fu_242_p2[0:0] == 1'b1) ? tmp_fu_256_p9 : 32'd0);

assign comparison_50_fu_94_p2 = (($signed(p_read2) < $signed(32'd4294864107)) ? 1'b1 : 1'b0);

assign comparison_51_fu_100_p2 = (($signed(p_read3) < $signed(32'd16876)) ? 1'b1 : 1'b0);

assign comparison_52_fu_106_p2 = (($signed(p_read1) < $signed(32'd4294915077)) ? 1'b1 : 1'b0);

assign comparison_53_fu_112_p2 = (($signed(p_read4) < $signed(32'd62878)) ? 1'b1 : 1'b0);

assign comparison_54_fu_88_p2 = (($signed(p_read4) < $signed(32'd4294822728)) ? 1'b1 : 1'b0);

assign comparison_fu_82_p2 = (($signed(p_read4) < $signed(32'd4294903645)) ? 1'b1 : 1'b0);

assign or_ln208_32_fu_182_p2 = (comparison_54_fu_88_p2 | activation_65_fu_130_p2);

assign or_ln208_33_fu_196_p2 = (or_ln208_32_fu_182_p2 | activation_67_fu_154_p2);

assign or_ln208_34_fu_214_p2 = (or_ln208_32_fu_182_p2 | activation_66_fu_136_p2);

assign or_ln208_35_fu_228_p2 = (or_ln208_34_fu_214_p2 | activation_68_fu_166_p2);

assign or_ln208_36_fu_242_p2 = (or_ln208_32_fu_182_p2 | activation_63_fu_118_p2);

assign or_ln208_fu_172_p2 = (comparison_54_fu_88_p2 | activation_fu_148_p2);

assign select_ln208_39_fu_202_p3 = ((or_ln208_32_fu_182_p2[0:0] == 1'b1) ? select_ln208_fu_188_p3 : 2'd3);

assign select_ln208_40_fu_220_p3 = ((or_ln208_33_fu_196_p2[0:0] == 1'b1) ? zext_ln208_10_fu_210_p1 : 3'd4);

assign select_ln208_41_fu_234_p3 = ((or_ln208_34_fu_214_p2[0:0] == 1'b1) ? select_ln208_40_fu_220_p3 : 3'd5);

assign select_ln208_fu_188_p3 = ((or_ln208_fu_172_p2[0:0] == 1'b1) ? zext_ln208_fu_178_p1 : 2'd2);

assign tmp_fu_256_p8 = ((or_ln208_35_fu_228_p2[0:0] == 1'b1) ? select_ln208_41_fu_234_p3 : 3'd6);

assign xor_ln195_19_fu_142_p2 = (comparison_50_fu_94_p2 ^ 1'd1);

assign xor_ln195_fu_124_p2 = (comparison_54_fu_88_p2 ^ 1'd1);

assign zext_ln208_10_fu_210_p1 = select_ln208_39_fu_202_p3;

assign zext_ln208_fu_178_p1 = xor_ln195_fu_124_p2;

endmodule //myproject_axi_decision_function_45
