<profile>
    <ReportVersion>
        <Version>2022.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>ms_mergesort</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.265</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>210</Best-caseLatency>
            <Average-caseLatency>20263959</Average-caseLatency>
            <Worst-caseLatency>69363735</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.050 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.101 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.347 sec</Worst-caseRealTimeLatency>
            <Interval-min>211</Interval-min>
            <Interval-max>69363736</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <mergesort_label1>
                <Slack>3.65</Slack>
                <TripCount>11</TripCount>
                <Latency>
                    <range>
                        <min>209</min>
                        <max>69363734</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>1045</min>
                        <max>346818670</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>19</min>
                        <max>6305794</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <mergesort_label2>
                    <Slack>3.65</Slack>
                    <TripCount>
                        <range>
                            <min>1</min>
                            <max>1024</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>17</min>
                            <max>6305792</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>85</min>
                            <max>31528960</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>17</min>
                            <max>6158</max>
                        </range>
                    </IterationLatency>
                    <InstanceList/>
                </mergesort_label2>
            </mergesort_label1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>4</BRAM_18K>
            <FF>776</FF>
            <LUT>1130</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>ms_mergesort</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>ms_mergesort</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>ms_mergesort</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>ms_mergesort</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>ms_mergesort</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>ms_mergesort</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>a_address0</name>
            <Object>a</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_ce0</name>
            <Object>a</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_we0</name>
            <Object>a</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_d0</name>
            <Object>a</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_q0</name>
            <Object>a</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>ms_mergesort</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_merge_1_fu_64</InstName>
                    <ModuleName>merge_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>64</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merge_1_Pipeline_merge_label1_fu_56</InstName>
                            <ModuleName>merge_1_Pipeline_merge_label1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <BindInstances>add_ln7_1_fu_112_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_merge_1_Pipeline_merge_label2_fu_67</InstName>
                            <ModuleName>merge_1_Pipeline_merge_label2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>67</ID>
                            <BindInstances>sub_ln14_fu_123_p2 add_ln12_fu_128_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_merge_1_Pipeline_merge_label3_fu_77</InstName>
                            <ModuleName>merge_1_Pipeline_merge_label3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>77</ID>
                            <BindInstances>i_4_fu_192_p2 j_2_fu_202_p2 add_ln20_fu_171_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>temp_U add_ln7_fu_92_p2 j_fu_107_p2 add_ln12_fu_125_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>to_fu_132_p2 i_fu_157_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>merge_1_Pipeline_merge_label1</Name>
            <Loops>
                <merge_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.406</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>2050</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 2050</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_label1>
                        <Name>merge_label1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>2048</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 2048</Latency>
                        <AbsoluteTimeLatency>5.000 ns ~ 10.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>67</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>97</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_1_fu_112_p2" SOURCE="sort.c:7" URAM="0" VARIABLE="add_ln7_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_1_Pipeline_merge_label2</Name>
            <Loops>
                <merge_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.406</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>2050</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 2050</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_label2>
                        <Name>merge_label2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>2048</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 2048</Latency>
                        <AbsoluteTimeLatency>5.000 ns ~ 10.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>156</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_label2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln14_fu_123_p2" SOURCE="sort.c:14" URAM="0" VARIABLE="sub_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_128_p2" SOURCE="sort.c:12" URAM="0" VARIABLE="add_ln12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_1_Pipeline_merge_label3</Name>
            <Loops>
                <merge_label3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.265</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>1538</Average-caseLatency>
                    <Worst-caseLatency>2050</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 2050</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_label3>
                        <Name>merge_label3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>2048</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 2048</Latency>
                        <AbsoluteTimeLatency>5.000 ns ~ 10.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_label3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>271</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>286</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_label3" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_192_p2" SOURCE="sort.c:29" URAM="0" VARIABLE="i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_label3" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_202_p2" SOURCE="sort.c:26" URAM="0" VARIABLE="j_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_171_p2" SOURCE="sort.c:20" URAM="0" VARIABLE="add_ln20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.265</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>3595</Average-caseLatency>
                    <Worst-caseLatency>6155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>17.975 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.775 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14 ~ 6155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>609</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>854</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_U" SOURCE="sort.c:4" URAM="0" VARIABLE="temp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_92_p2" SOURCE="sort.c:7" URAM="0" VARIABLE="add_ln7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_107_p2" SOURCE="sort.c:12" URAM="0" VARIABLE="j"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_125_p2" SOURCE="sort.c:12" URAM="0" VARIABLE="add_ln12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ms_mergesort</Name>
            <Loops>
                <mergesort_label1>
                    <mergesort_label2/>
                </mergesort_label1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.265</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>210</Best-caseLatency>
                    <Average-caseLatency>20263959</Average-caseLatency>
                    <Worst-caseLatency>69363735</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.050 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.101 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.347 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>211 ~ 69363736</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <mergesort_label1>
                        <Name>mergesort_label1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>11</TripCount>
                        <Latency>209 ~ 69363734</Latency>
                        <AbsoluteTimeLatency>1.045 us ~ 0.347 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>19</min>
                                <max>6305794</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>19 ~ 6305794</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <mergesort_label2>
                            <Name>mergesort_label2</Name>
                            <Slack>3.65</Slack>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>17 ~ 6305792</Latency>
                            <AbsoluteTimeLatency>85.000 ns ~ 31.529 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>17</min>
                                    <max>6158</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>17 ~ 6158</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_merge_1_fu_64</Instance>
                            </InstanceList>
                        </mergesort_label2>
                    </mergesort_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>776</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1130</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mergesort_label2" OPTYPE="add" PRAGMA="" RTLNAME="to_fu_132_p2" SOURCE="sort.c:47" URAM="0" VARIABLE="to"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mergesort_label2" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_157_p2" SOURCE="sort.c:43" URAM="0" VARIABLE="i"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="a" index="0" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="a_address0" name="a_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="a_ce0" name="a_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="a_we0" name="a_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="a_d0" name="a_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="a_q0" name="a_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="a_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="a_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="a_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="a_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="a_address0">11, , </column>
                    <column name="a_d0">32, , </column>
                    <column name="a_q0">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="a">inout, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="a">a_address0, port, offset, </column>
                    <column name="a">a_ce0, port, , </column>
                    <column name="a">a_we0, port, , </column>
                    <column name="a">a_d0, port, , </column>
                    <column name="a">a_q0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="loop_tripcount" location="sort.c:8" status="valid" parentFunction="merge" variable="" isDirective="0" options="min=1 max=2048 avg=2048/2"/>
        <Pragma type="loop_tripcount" location="sort.c:13" status="valid" parentFunction="merge" variable="" isDirective="0" options="min=1 max=2048 avg=2048/2"/>
        <Pragma type="loop_tripcount" location="sort.c:21" status="valid" parentFunction="merge" variable="" isDirective="0" options="min=1 max=2048 avg=2048*3/4"/>
        <Pragma type="loop_tripcount" location="sort.c:42" status="valid" parentFunction="ms_mergesort" variable="" isDirective="0" options="min=1 max=2048 avg=2048"/>
        <Pragma type="loop_tripcount" location="sort.c:44" status="valid" parentFunction="ms_mergesort" variable="" isDirective="0" options="min=1 max=2048/(2*1) avg=2048/(4*1)"/>
    </PragmaReport>
</profile>

