#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000016129a6ce80 .scope module, "tb_and_gate" "tb_and_gate" 2 2;
 .timescale -9 -12;
v0000016129a67b50_0 .var "a", 0 0;
v0000016129a67bf0_0 .var "b", 0 0;
v0000016129a68c40_0 .net "y", 0 0, L_0000016129a66b40;  1 drivers
S_0000016129a650c0 .scope module, "uut" "and_gate" 2 6, 3 1 0, S_0000016129a6ce80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0000016129a66b40 .functor AND 1, v0000016129a67b50_0, v0000016129a67bf0_0, C4<1>, C4<1>;
v0000016129a23090_0 .net "a", 0 0, v0000016129a67b50_0;  1 drivers
v0000016129a65250_0 .net "b", 0 0, v0000016129a67bf0_0;  1 drivers
v0000016129a652f0_0 .net "y", 0 0, L_0000016129a66b40;  alias, 1 drivers
S_0000016129a6d010 .scope module, "tb_nand_gate" "tb_nand_gate" 4 2;
 .timescale -9 -12;
v0000016129abf510_0 .var "a", 0 0;
v0000016129abf830_0 .var "b", 0 0;
v0000016129abf1f0_0 .net "y", 0 0, L_0000016129a672b0;  1 drivers
S_0000016129a5f560 .scope module, "uut" "nand_gate" 4 6, 5 1 0, S_0000016129a6d010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0000016129a672b0 .functor NAND 1, v0000016129abf510_0, v0000016129abf830_0, C4<1>, C4<1>;
v0000016129a68ce0_0 .net "a", 0 0, v0000016129abf510_0;  1 drivers
v0000016129a6d1a0_0 .net "b", 0 0, v0000016129abf830_0;  1 drivers
v0000016129a6d240_0 .net "y", 0 0, L_0000016129a672b0;  alias, 1 drivers
S_0000016129a68920 .scope module, "tb_nor_gate" "tb_nor_gate" 6 2;
 .timescale -9 -12;
v0000016129abfd30_0 .var "a", 0 0;
v0000016129abf8d0_0 .var "b", 0 0;
v0000016129abfdd0_0 .net "y", 0 0, L_0000016129a67320;  1 drivers
S_0000016129a5f6f0 .scope module, "uut" "nor_gate" 6 6, 7 1 0, S_0000016129a68920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0000016129a67320 .functor NOR 1, v0000016129abfd30_0, v0000016129abf8d0_0, C4<0>, C4<0>;
v0000016129abfab0_0 .net "a", 0 0, v0000016129abfd30_0;  1 drivers
v0000016129abfbf0_0 .net "b", 0 0, v0000016129abf8d0_0;  1 drivers
v0000016129abf970_0 .net "y", 0 0, L_0000016129a67320;  alias, 1 drivers
S_0000016129a68ab0 .scope module, "tb_not_gate" "tb_not_gate" 8 2;
 .timescale -9 -12;
v0000016129abf650_0 .var "a", 0 0;
v0000016129abfc90_0 .net "y", 0 0, L_0000016129a66980;  1 drivers
S_0000016129a5ce30 .scope module, "uut" "not_gate" 8 7, 9 1 0, S_0000016129a68ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0000016129a66980 .functor NOT 1, v0000016129abf650_0, C4<0>, C4<0>, C4<0>;
v0000016129abfa10_0 .net "a", 0 0, v0000016129abf650_0;  1 drivers
v0000016129abfb50_0 .net "y", 0 0, L_0000016129a66980;  alias, 1 drivers
S_0000016129a67830 .scope module, "tb_or_gate" "tb_or_gate" 10 2;
 .timescale -9 -12;
v0000016129abf150_0 .var "a", 0 0;
v0000016129abffb0_0 .var "b", 0 0;
v0000016129abf0b0_0 .net "y", 0 0, L_0000016129a66830;  1 drivers
S_0000016129a5cfc0 .scope module, "uut" "or_gate" 10 6, 11 1 0, S_0000016129a67830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0000016129a66830 .functor OR 1, v0000016129abf150_0, v0000016129abffb0_0, C4<0>, C4<0>;
v0000016129abfe70_0 .net "a", 0 0, v0000016129abf150_0;  1 drivers
v0000016129abff10_0 .net "b", 0 0, v0000016129abffb0_0;  1 drivers
v0000016129abf6f0_0 .net "y", 0 0, L_0000016129a66830;  alias, 1 drivers
S_0000016129a679c0 .scope module, "tb_xnor_gate" "tb_xnor_gate" 12 2;
 .timescale -9 -12;
v0000016129abf470_0 .var "a", 0 0;
v0000016129abf5b0_0 .var "b", 0 0;
v0000016129ac03e0_0 .net "y", 0 0, L_0000016129a66a60;  1 drivers
S_0000016129a54410 .scope module, "uut" "xnor_gate" 12 6, 13 1 0, S_0000016129a679c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0000016129a66d70 .functor XOR 1, v0000016129abf470_0, v0000016129abf5b0_0, C4<0>, C4<0>;
L_0000016129a66a60 .functor NOT 1, L_0000016129a66d70, C4<0>, C4<0>, C4<0>;
v0000016129abf290_0 .net *"_ivl_0", 0 0, L_0000016129a66d70;  1 drivers
v0000016129abf330_0 .net "a", 0 0, v0000016129abf470_0;  1 drivers
v0000016129abf790_0 .net "b", 0 0, v0000016129abf5b0_0;  1 drivers
v0000016129abf3d0_0 .net "y", 0 0, L_0000016129a66a60;  alias, 1 drivers
S_0000016129a64f30 .scope module, "tb_xor_gate" "tb_xor_gate" 14 2;
 .timescale -9 -12;
v0000016129ac19c0_0 .var "a", 0 0;
v0000016129ac0340_0 .var "b", 0 0;
v0000016129ac1b00_0 .net "y", 0 0, L_0000016129a67400;  1 drivers
S_0000016129a545a0 .scope module, "uut" "xor_gate" 14 6, 15 1 0, S_0000016129a64f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0000016129a67400 .functor XOR 1, v0000016129ac19c0_0, v0000016129ac0340_0, C4<0>, C4<0>;
v0000016129ac02a0_0 .net "a", 0 0, v0000016129ac19c0_0;  1 drivers
v0000016129ac1ce0_0 .net "b", 0 0, v0000016129ac0340_0;  1 drivers
v0000016129ac0200_0 .net "y", 0 0, L_0000016129a67400;  alias, 1 drivers
    .scope S_0000016129a6ce80;
T_0 ;
    %vpi_call 2 9 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000016129a6ce80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016129a67b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016129a67bf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016129a67b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016129a67bf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016129a67b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016129a67bf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016129a67b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016129a67bf0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000016129a6d010;
T_1 ;
    %vpi_call 4 9 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 4 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000016129a6d010 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016129abf510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016129abf830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016129abf510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016129abf830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016129abf510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016129abf830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016129abf510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016129abf830_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 4 17 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000016129a68920;
T_2 ;
    %vpi_call 6 9 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 6 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000016129a68920 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016129abfd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016129abf8d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016129abfd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016129abf8d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016129abfd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016129abf8d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016129abfd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016129abf8d0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 6 17 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000016129a68ab0;
T_3 ;
    %vpi_call 8 11 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 8 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000016129a68ab0 {0 0 0};
    %vpi_call 8 15 "$monitor", "time=%0t a=%b y=%b", $time, v0000016129abf650_0, v0000016129abfc90_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016129abf650_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016129abf650_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 8 21 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000016129a67830;
T_4 ;
    %vpi_call 10 9 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 10 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000016129a67830 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016129abf150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016129abffb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016129abf150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016129abffb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016129abf150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016129abffb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016129abf150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016129abffb0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 10 17 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000016129a679c0;
T_5 ;
    %vpi_call 12 9 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 12 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000016129a679c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016129abf470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016129abf5b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016129abf470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016129abf5b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016129abf470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016129abf5b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016129abf470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016129abf5b0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 12 17 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000016129a64f30;
T_6 ;
    %vpi_call 14 9 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 14 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000016129a64f30 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016129ac19c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016129ac0340_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016129ac19c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016129ac0340_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016129ac19c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016129ac0340_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016129ac19c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016129ac0340_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 14 17 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "tb_and_gate.v";
    "and_gate.v";
    "tb_nand_gate.v";
    "nand_gate.v";
    "tb_nor_gate.v";
    "nor_gate.v";
    "tb_not_gate.v";
    "not_gate.v";
    "tb_or_gate.v";
    "or_gate.v";
    "tb_xnor_gate.v";
    "xnor_gate.v";
    "tb_xor_gate.v";
    "xor_gate.v";
