==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 21 15:06:43 2025...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 184.098 ; gain = 92.574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 184.098 ; gain = 92.574
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.098 ; gain = 92.574
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.098 ; gain = 92.574
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.098 ; gain = 92.574
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.098 ; gain = 92.574
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.873 seconds; current allocated memory: 100.413 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 100.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/index' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel3_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel3_fadd_32nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel3_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3'.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 100.890 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 184.098 ; gain = 92.574
INFO: [VHDL 208-304] Generating VHDL RTL for kernel3.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel3.
INFO: [HLS 200-112] Total elapsed time: 5.66 seconds; peak allocated memory: 100.890 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 184.465 ; gain = 92.895
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 184.465 ; gain = 92.895
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.465 ; gain = 92.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.465 ; gain = 92.895
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.465 ; gain = 92.895
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.465 ; gain = 92.895
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.958 seconds; current allocated memory: 100.360 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 100.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/index' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel3_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel3_fadd_32nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel3_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3'.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 100.889 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 184.465 ; gain = 92.895
INFO: [VHDL 208-304] Generating VHDL RTL for kernel3.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel3.
INFO: [HLS 200-112] Total elapsed time: 5.686 seconds; peak allocated memory: 100.889 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 184.680 ; gain = 93.102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 184.680 ; gain = 93.102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.680 ; gain = 93.102
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.680 ; gain = 93.102
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.680 ; gain = 93.102
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.680 ; gain = 93.102
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP1'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: LOOP1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('a_addr_write_ln7', kernel3.cpp:7) of variable 'tmp', kernel3.cpp:7 on array 'a' and 'load' operation ('a_load', kernel3.cpp:7) on array 'a'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: LOOP1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('a_addr_write_ln7', kernel3.cpp:7) of variable 'tmp', kernel3.cpp:7 on array 'a' and 'load' operation ('a_load', kernel3.cpp:7) on array 'a'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: LOOP1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('a_addr_write_ln7', kernel3.cpp:7) of variable 'tmp', kernel3.cpp:7 on array 'a' and 'load' operation ('a_load', kernel3.cpp:7) on array 'a'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: LOOP1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('a_addr_write_ln7', kernel3.cpp:7) of variable 'tmp', kernel3.cpp:7 on array 'a' and 'load' operation ('a_load', kernel3.cpp:7) on array 'a'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: LOOP1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('a_addr_write_ln7', kernel3.cpp:7) of variable 'tmp', kernel3.cpp:7 on array 'a' and 'load' operation ('a_load', kernel3.cpp:7) on array 'a'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: LOOP1): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'store' operation ('a_addr_write_ln7', kernel3.cpp:7) of variable 'tmp', kernel3.cpp:7 on array 'a' and 'load' operation ('a_load', kernel3.cpp:7) on array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.017 seconds; current allocated memory: 100.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 100.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/index' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel3_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel3_fadd_32nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel3_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3'.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 100.966 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 184.680 ; gain = 93.102
INFO: [VHDL 208-304] Generating VHDL RTL for kernel3.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel3.
INFO: [HLS 200-112] Total elapsed time: 5.773 seconds; peak allocated memory: 100.966 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 183.742 ; gain = 92.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 183.742 ; gain = 92.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 183.742 ; gain = 92.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 183.742 ; gain = 92.176
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 183.742 ; gain = 92.176
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 183.742 ; gain = 92.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.86 seconds; current allocated memory: 100.360 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 100.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/index' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel3_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel3_fadd_32nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel3_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3'.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 100.889 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 183.742 ; gain = 92.176
INFO: [VHDL 208-304] Generating VHDL RTL for kernel3.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel3.
INFO: [HLS 200-112] Total elapsed time: 5.595 seconds; peak allocated memory: 100.889 MB.
