
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_RS232_Uart_1_RX_pin = fpga_0_RS232_Uart_1_RX_pin, DIR = I, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_RS232_Uart_1_TX_pin = fpga_0_RS232_Uart_1_TX_pin, DIR = O, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_RS232_Uart_2_RX_pin = fpga_0_RS232_Uart_2_RX_pin, DIR = I, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_RS232_Uart_2_TX_pin = fpga_0_RS232_Uart_2_TX_pin, DIR = O, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_SRAM_Mem_A_pin = fpga_0_SRAM_Mem_A_pin_vslice_7_30_concat, DIR = O, VEC = [7:30], ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_SRAM_Mem_CEN_pin = fpga_0_SRAM_Mem_CEN_pin, DIR = O, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_SRAM_Mem_OEN_pin = fpga_0_SRAM_Mem_OEN_pin, DIR = O, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_SRAM_Mem_WEN_pin = fpga_0_SRAM_Mem_WEN_pin, DIR = O, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_SRAM_Mem_BEN_pin = fpga_0_SRAM_Mem_BEN_pin, DIR = O, VEC = [0:3], ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_SRAM_Mem_ADV_LDN_pin = fpga_0_SRAM_Mem_ADV_LDN_pin, DIR = O, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_SRAM_Mem_DQ_pin = fpga_0_SRAM_Mem_DQ_pin, DIR = IO, VEC = [0:31], ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = TRUE, ENABLE = SINGLE, TRI_I = , TRI_O = , TRI_T = , IOB_STATE = INFER
 PORT fpga_0_SRAM_ZBT_CLK_OUT_pin = SRAM_CLK_OUT_s, DIR = O, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_SRAM_ZBT_CLK_FB_pin = SRAM_CLK_FB_s, DIR = I, SIGIS = CLK, CLK_FREQ = 83333333, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_DDR2_SDRAM_DDR2_Clk_pin = fpga_0_DDR2_SDRAM_DDR2_Clk_pin, DIR = O, VEC = [1:0], ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin = fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin, DIR = O, VEC = [1:0], ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_DDR2_SDRAM_DDR2_CE_pin = fpga_0_DDR2_SDRAM_DDR2_CE_pin, DIR = O, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_DDR2_SDRAM_DDR2_CS_n_pin = fpga_0_DDR2_SDRAM_DDR2_CS_n_pin, DIR = O, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_DDR2_SDRAM_DDR2_ODT_pin = fpga_0_DDR2_SDRAM_DDR2_ODT_pin, DIR = O, VEC = [1:0], ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin = fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin, DIR = O, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin = fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin, DIR = O, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_DDR2_SDRAM_DDR2_WE_n_pin = fpga_0_DDR2_SDRAM_DDR2_WE_n_pin, DIR = O, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin = fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin, DIR = O, VEC = [1:0], ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_DDR2_SDRAM_DDR2_Addr_pin = fpga_0_DDR2_SDRAM_DDR2_Addr_pin, DIR = O, VEC = [12:0], ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_DDR2_SDRAM_DDR2_DQ_pin = fpga_0_DDR2_SDRAM_DDR2_DQ_pin, DIR = IO, VEC = [63:0], ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = TRUE, ENABLE = SINGLE, TRI_I = , TRI_O = , TRI_T = , IOB_STATE = INFER
 PORT fpga_0_DDR2_SDRAM_DDR2_DM_pin = fpga_0_DDR2_SDRAM_DDR2_DM_pin, DIR = O, VEC = [7:0], ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_DDR2_SDRAM_DDR2_DQS_pin = fpga_0_DDR2_SDRAM_DDR2_DQS_pin, DIR = IO, VEC = [7:0], ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = TRUE, ENABLE = SINGLE, TRI_I = , TRI_O = , TRI_T = , IOB_STATE = INFER
 PORT fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin = fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin, DIR = IO, VEC = [7:0], ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = TRUE, ENABLE = SINGLE, TRI_I = , TRI_O = , TRI_T = , IOB_STATE = INFER
 PORT fpga_0_SysACE_CompactFlash_SysACE_MPA_pin = fpga_0_SysACE_CompactFlash_SysACE_MPA_pin, DIR = O, VEC = [6:0], ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_SysACE_CompactFlash_SysACE_CLK_pin = fpga_0_SysACE_CompactFlash_SysACE_CLK_pin, DIR = I, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin = fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin, DIR = I, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_SysACE_CompactFlash_SysACE_CEN_pin = fpga_0_SysACE_CompactFlash_SysACE_CEN_pin, DIR = O, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_SysACE_CompactFlash_SysACE_OEN_pin = fpga_0_SysACE_CompactFlash_SysACE_OEN_pin, DIR = O, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_SysACE_CompactFlash_SysACE_WEN_pin = fpga_0_SysACE_CompactFlash_SysACE_WEN_pin, DIR = O, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_SysACE_CompactFlash_SysACE_MPD_pin = fpga_0_SysACE_CompactFlash_SysACE_MPD_pin, DIR = IO, VEC = [15:0], ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = TRUE, ENABLE = SINGLE, TRI_I = , TRI_O = , TRI_T = , IOB_STATE = INFER
 PORT fpga_0_clk_1_sys_clk_pin = CLK_S, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 0, ASSIGNMENT = OPTIONAL, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER


BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER C_INTERCONNECT_M_AXI_DP_BASE_ID = 0x00, DT = std_logic_vector, TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Unique Master ID, LONG_DESC = The unique master ID of the master interface. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BITWIDTH = 8, BUS = M_AXI_DP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0x00, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_DP_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_DP_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = M_AXI_DP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_DP_ARB_PRIORITY = 0, DT = integer, RANGE = (0:15), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Arbitration Priority, LONG_DESC = Arbitration priority. Higher values indicate higher priority. Round-robin arbitration is used among all masters with priority value 0, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_DP_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_DP_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_DP_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_DP_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_DP_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_DP_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_DP_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_DP_WRITE_ISSUING = 1, RANGE = (1, 2, 4, 8, 16, 32), ASSOCIATION = MASTER, DESC = Write Transaction Issuance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can generate. This parameter is ignored when the IP is connected to an interconnect in SASD mode., CONST_RANGE = , IS_RANGE_CONST = TRUE, AXI_VER = 1.01.a, BUS_TYPE = MASTER, ISVALID = (C_INTERCONNECT == 2), DT = integer, BUS = M_AXI_DP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_DP_READ_ISSUING = 1, RANGE = (1, 2, 4, 8, 16, 32), ASSOCIATION = MASTER, DESC = Read Transaction Issuance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can generate. This parameter is ignored when the IP is connected to an interconnect in SASD mode., CONST_RANGE = , IS_RANGE_CONST = TRUE, AXI_VER = 1.01.a, BUS_TYPE = MASTER, ISVALID = (C_INTERCONNECT == 2), DT = integer, BUS = M_AXI_DP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_M_AXI_DP_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_M_AXI_DP_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_INTERCONNECT_M_AXI_IP_BASE_ID = 0x00, DT = std_logic_vector, TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Unique Master ID, LONG_DESC = The unique master ID of the master interface. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BITWIDTH = 8, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0x00, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_ARB_PRIORITY = 0, DT = integer, RANGE = (0:15), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Arbitration Priority, LONG_DESC = Arbitration priority. Higher values indicate higher priority. Round-robin arbitration is used among all masters with priority value 0, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_WRITE_ISSUING = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Issuance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can generate. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IP, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IP_READ_ISSUING = 1, RANGE = (1, 2, 4, 8, 16, 32), ASSOCIATION = MASTER, DESC = Read Transaction Issuance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can generate. This parameter is ignored when the IP is connected to an interconnect in SASD mode., CONST_RANGE = , IS_RANGE_CONST = TRUE, AXI_VER = 1.01.a, BUS_TYPE = MASTER, ISVALID = (C_INTERCONNECT == 2), DT = integer, BUS = M_AXI_IP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IP_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_M_AXI_IP_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_INTERCONNECT_M_AXI_DC_BASE_ID = 0x00, DT = std_logic_vector, TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Unique Master ID, LONG_DESC = The unique master ID of the master interface. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BITWIDTH = 8, BUS = M_AXI_DC, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0x00, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_DC_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_DC_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = M_AXI_DC, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_DC_ARB_PRIORITY = 0, DT = integer, RANGE = (0:15), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Arbitration Priority, LONG_DESC = Arbitration priority. Higher values indicate higher priority. Round-robin arbitration is used among all masters with priority value 0, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_DC_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_DC_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_DC_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_DC_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_DC_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_DC_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_DC_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_DC, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_DC_WRITE_ISSUING = 32, ASSOCIATION = MASTER, DESC = Write Transaction Issuance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can generate. This parameter is ignored when the IP is connected to an interconnect in SASD mode., AXI_VER = 1.01.a, BUS_TYPE = MASTER, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), DT = integer, RANGE = (1, 2, 4, 8, 16, 32), BUS = M_AXI_DC, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_DC_READ_ISSUING = 2, ASSOCIATION = MASTER, DESC = Read Transaction Issuance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can generate. This parameter is ignored when the IP is connected to an interconnect in SASD mode., AXI_VER = 1.01.a, BUS_TYPE = MASTER, ISVALID = (C_INTERCONNECT == 2 && C_USE_DCACHE == 1), DT = integer, RANGE = (1, 2), BUS = M_AXI_DC, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 2, RESOLVED_BUS = 
 PARAMETER C_M_AXI_DC_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_M_AXI_DC_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_INTERCONNECT_M_AXI_IC_BASE_ID = 0x00, DT = std_logic_vector, TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Unique Master ID, LONG_DESC = The unique master ID of the master interface. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BITWIDTH = 8, BUS = M_AXI_IC, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0x00, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IC_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IC_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = M_AXI_IC, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IC_ARB_PRIORITY = 0, DT = integer, RANGE = (0:15), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Arbitration Priority, LONG_DESC = Arbitration priority. Higher values indicate higher priority. Round-robin arbitration is used among all masters with priority value 0, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IC_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IC_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IC_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IC_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IC_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IC_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IC_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IC_WRITE_ISSUING = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = MASTER, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Issuance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can generate. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = M_AXI_IC, AXI_VER = 1.01.a, BUS_TYPE = MASTER, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_M_AXI_IC_READ_ISSUING = 2, ASSOCIATION = MASTER, DESC = Read Transaction Issuance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can generate. This parameter is ignored when the IP is connected to an interconnect in SASD mode., AXI_VER = 1.01.a, BUS_TYPE = MASTER, ISVALID = (C_INTERCONNECT == 2 && C_USE_ICACHE == 1), DT = integer, RANGE = (1, 2, 4, 8), BUS = M_AXI_IC, ASSIGNMENT = OPTIONAL_UPDATE, TYPE = NON_HDL, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_m_axi_ic_read_issuing, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 2, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IC_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_M_AXI_IC_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_SCO = 0, DT = integer, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_FREQ = 0, DT = integer, IO_IS = clk_freq, CLK_PORT = CLK, CLK_UNIT = HZ, ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_DATA_SIZE = 32, DT = integer, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_DYNAMIC_BUS_SIZING = 1, DT = integer, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1
 PARAMETER C_FAMILY = virtex5, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex5
 PARAMETER C_INSTANCE = microblaze, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = microblaze
 PARAMETER C_AVOID_PRIMITIVES = 0, DT = integer, RANGE = (0:3), VALUES = (0=NONE, 1=SRL16, 2=LUTRAM, 3=BOTH), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_FAULT_TOLERANT = 0, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_fault_tolerant, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_ECC_USE_CE_EXCEPTION:C_ICACHE_DATA_WIDTH:C_DCACHE_USE_WRITEBACK:C_DCACHE_DATA_WIDTH, MPD_VALUE = 0
 PARAMETER C_ECC_USE_CE_EXCEPTION = 0, DT = integer, RANGE = (0:1), ISVALID = (C_FAULT_TOLERANT == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_LOCKSTEP_SLAVE = 0, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ENDIANNESS = 0, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL_UPDATE, VALUES = (0=BIG, 1=LITTLE), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_endianness, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_AREA_OPTIMIZED = 0, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_USE_STACK_PROTECTION:C_ICACHE_VICTIMS:C_ICACHE_STREAMS:C_ICACHE_DATA_WIDTH:C_DCACHE_VICTIMS:C_DCACHE_DATA_WIDTH:C_USE_MMU:C_MMU_DTLB_SIZE:C_MMU_ITLB_SIZE:C_MMU_TLB_ACCESS:C_MMU_ZONES:C_MMU_PRIVILEGED_INSTR:C_USE_BRANCH_TARGET_CACHE:C_BRANCH_TARGET_CACHE_SIZE, MPD_VALUE = 0
 PARAMETER C_OPTIMIZATION = 0, DT = integer, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_INTERCONNECT = 1, DT = integer, RANGE = (1,2), VALUES = (1=PLBv46, 2=AXI), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_M_AXI_DP_EXCLUSIVE_ACCESS:C_M_AXI_I_BUS_EXCEPTION:C_M_AXI_D_BUS_EXCEPTION:C_IPLB_BUS_EXCEPTION:C_DPLB_BUS_EXCEPTION:C_ICACHE_INTERFACE:C_ICACHE_DATA_WIDTH:C_M_AXI_IC_USER_VALUE:C_DCACHE_INTERFACE:C_DCACHE_DATA_WIDTH:C_M_AXI_DC_EXCLUSIVE_ACCESS:C_M_AXI_DC_USER_VALUE, MPD_VALUE = 1
 PARAMETER C_STREAM_INTERCONNECT = 0, DT = integer, RANGE = (0,1), VALUES = (0=FSL, 1=AXI), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_DPLB_DWIDTH = 32, DT = integer, RANGE = (32,64,128), BUS = DPLB, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = DPLB_M_BE:DPLB_M_wrDBus:DPLB_MRdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = DPLB
 PARAMETER C_DPLB_NATIVE_DWIDTH = 32, DT = integer, RANGE = (32:32), ASSIGNMENT = CONSTANT, BUS = DPLB, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = DPLB
 PARAMETER C_DPLB_BURST_EN = 0, DT = integer, RANGE = (0:0), ASSIGNMENT = CONSTANT, BUS = DPLB, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = DPLB
 PARAMETER C_DPLB_P2P = 0, DT = integer, RANGE = (0:1), BUS = DPLB, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = DPLB
 PARAMETER C_IPLB_DWIDTH = 32, DT = integer, RANGE = (32,64,128), BUS = IPLB, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = IPLB_M_BE:IPLB_M_wrDBus:IPLB_MRdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = IPLB
 PARAMETER C_IPLB_NATIVE_DWIDTH = 32, DT = integer, RANGE = (32:32), ASSIGNMENT = CONSTANT, BUS = IPLB, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = IPLB
 PARAMETER C_IPLB_BURST_EN = 0, DT = integer, RANGE = (0:0), ASSIGNMENT = CONSTANT, BUS = IPLB, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = IPLB
 PARAMETER C_IPLB_P2P = 0, DT = integer, RANGE = (0:1), BUS = IPLB, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = IPLB
 PARAMETER C_M_AXI_DP_SUPPORTS_THREADS = 0, DT = integer, BUS = M_AXI_DP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_M_AXI_DP_THREAD_ID_WIDTH = 1, DT = integer, BUS = M_AXI_DP, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DP_AWID:M_AXI_DP_BID:M_AXI_DP_ARID:M_AXI_DP_RID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_M_AXI_DP_SUPPORTS_READ = 1, DT = integer, BUS = M_AXI_DP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_M_AXI_DP_SUPPORTS_WRITE = 1, DT = integer, BUS = M_AXI_DP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_M_AXI_DP_SUPPORTS_NARROW_BURST = 0, DT = integer, BUS = M_AXI_DP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_M_AXI_DP_DATA_WIDTH = 32, DT = integer, RANGE = (32), BUS = M_AXI_DP, AFFECTS_PORTS_VEC = M_AXI_DP_WDATA:M_AXI_DP_WSTRB:M_AXI_DP_RDATA, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_M_AXI_DP_ADDR_WIDTH = 32, DT = integer, RANGE = (32), BUS = M_AXI_DP, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DP_AWADDR:M_AXI_DP_ARADDR, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_M_AXI_DP_PROTOCOL = AXI4LITE, DT = string, TYPE = NON_HDL, ASSIGNMENT = UPDATE, BUS = M_AXI_DP, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_m_axi_dp_protocol, GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = 
 PARAMETER C_M_AXI_DP_EXCLUSIVE_ACCESS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_INTERCONNECT == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_M_AXI_IP_SUPPORTS_THREADS = 0, DT = integer, BUS = M_AXI_IP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IP_THREAD_ID_WIDTH = 1, DT = integer, BUS = M_AXI_IP, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IP_AWID:M_AXI_IP_BID:M_AXI_IP_ARID:M_AXI_IP_RID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IP_SUPPORTS_READ = 1, DT = integer, BUS = M_AXI_IP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IP_SUPPORTS_WRITE = 0, DT = integer, BUS = M_AXI_IP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IP_SUPPORTS_NARROW_BURST = 0, DT = integer, BUS = M_AXI_IP, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IP_DATA_WIDTH = 32, DT = integer, RANGE = (32), BUS = M_AXI_IP, AFFECTS_PORTS_VEC = M_AXI_IP_WDATA:M_AXI_IP_WSTRB:M_AXI_IP_RDATA, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IP_ADDR_WIDTH = 32, DT = integer, RANGE = (32), BUS = M_AXI_IP, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IP_AWADDR:M_AXI_IP_ARADDR, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IP_PROTOCOL = AXI4LITE, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M_AXI_IP, GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = 
 PARAMETER C_D_AXI = 0, DT = integer, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_d_axi, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_D_PLB = 0, DT = integer, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_d_plb, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_D_LMB = 1, DT = integer, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_d_lmb, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1
 PARAMETER C_I_AXI = 0, DT = integer, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_i_axi, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_I_PLB = 0, DT = integer, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_i_plb, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_I_LMB = 1, DT = integer, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_i_lmb, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1
 PARAMETER C_USE_MSR_INSTR = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_USE_PCMP_INSTR = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_USE_BARREL = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_USE_DIV = 0, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_DIV_ZERO_EXCEPTION, MPD_VALUE = 0
 PARAMETER C_USE_HW_MUL = 1, DT = integer, VALUES = (0= NONE, 1= MUL32, 2= MUL64), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1
 PARAMETER C_USE_FPU = 0, DT = integer, VALUES = (0= NONE, 1= BASIC, 2= EXTENDED), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_FPU_EXCEPTION, MPD_VALUE = 0
 PARAMETER C_UNALIGNED_EXCEPTIONS = 0, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ILL_OPCODE_EXCEPTION = 0, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_M_AXI_I_BUS_EXCEPTION = 0, DT = integer, RANGE = (0,1), ISVALID = (C_INTERCONNECT == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_M_AXI_D_BUS_EXCEPTION = 0, DT = integer, RANGE = (0,1), ISVALID = (C_INTERCONNECT == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_IPLB_BUS_EXCEPTION = 0, DT = integer, RANGE = (0:1), ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_DPLB_BUS_EXCEPTION = 0, DT = integer, RANGE = (0:1), ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_DIV_ZERO_EXCEPTION = 0, DT = integer, RANGE = (0:1), ISVALID = (C_USE_DIV == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_FPU_EXCEPTION = 0, DT = integer, RANGE = (0:1), ISVALID = (C_USE_FPU >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_FSL_EXCEPTION = 0, DT = integer, RANGE = (0:1), ISVALID = (C_FSL_LINKS >= 1 && C_USE_EXTENDED_FSL_INSTR >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_USE_STACK_PROTECTION = 0, DT = integer, RANGE = (0:1), ISVALID = (C_USE_MMU == 0 || C_AREA_OPTIMIZED == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_PVR = 0, DT = integer, VALUES = (0= NONE, 1= BASIC, 2= FULL), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_PVR_USER1 = 0x00, DT = std_logic_vector(0 to 7), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 8, MPD_VALUE = 0x00
 PARAMETER C_PVR_USER2 = 0x00000000, DT = std_logic_vector(0 to 31), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00000000
 PARAMETER C_DEBUG_ENABLED = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_NUMBER_OF_PC_BRK = 1, DT = integer, RANGE = (0:8), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_NUMBER_OF_RD_ADDR_BRK = 0, DT = integer, RANGE = (0:4), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_NUMBER_OF_WR_ADDR_BRK = 0, DT = integer, RANGE = (0:4), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_INTERRUPT_IS_EDGE = 0, DT = integer, RANGE = (0:1), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_interrupt_edge, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_EDGE_IS_POSITIVE = 1, DT = integer, RANGE = (0:1), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_edge_positive, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_RESET_MSR = 0x00000000, DT = std_logic_vector, VALUES = (0x0000= NONE, 0x0020= ICE, 0x0080= DCE, 0x00a0= ICE_DCE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00000000
 PARAMETER C_OPCODE_0x0_ILLEGAL = 0, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_FSL_LINKS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_FSL_EXCEPTION:C_USE_EXTENDED_FSL_INSTR, MPD_VALUE = 0
 PARAMETER C_FSL_DATA_SIZE = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = FSL0_S_DATA:FSL0_M_DATA:FSL1_S_DATA:FSL1_M_DATA:FSL2_S_DATA:FSL2_M_DATA:FSL3_S_DATA:FSL3_M_DATA:FSL4_S_DATA:FSL4_M_DATA:FSL5_S_DATA:FSL5_M_DATA:FSL6_S_DATA:FSL6_M_DATA:FSL7_S_DATA:FSL7_M_DATA:FSL8_S_DATA:FSL8_M_DATA:FSL9_S_DATA:FSL9_M_DATA:FSL10_S_DATA:FSL10_M_DATA:FSL11_S_DATA:FSL11_M_DATA:FSL12_S_DATA:FSL12_M_DATA:FSL13_S_DATA:FSL13_M_DATA:FSL14_S_DATA:FSL14_M_DATA:FSL15_S_DATA:FSL15_M_DATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_USE_EXTENDED_FSL_INSTR = 0, DT = integer, RANGE = (0:1), ISVALID = (C_FSL_LINKS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_FSL_EXCEPTION, MPD_VALUE = 0
 PARAMETER C_M0_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M0_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S0_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S0_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M1_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M1_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S1_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S1_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M2_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M2_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S2_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S2_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M3_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M3_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S3_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S3_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M4_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M4_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S4_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S4_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M5_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M5_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S5_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S5_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M6_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M6_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S6_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S6_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M7_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M7_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S7_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S7_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M8_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M8_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S8_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S8_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M9_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M9_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S9_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S9_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M10_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M10_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S10_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S10_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M11_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M11_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S11_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S11_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M12_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M12_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S12_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S12_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M13_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M13_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S13_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S13_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M14_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M14_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S14_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S14_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M15_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M15_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_S15_AXIS_PROTOCOL = GENERIC, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = S15_AXIS, GUI_PERMIT = , MPD_VALUE = GENERIC, RESOLVED_BUS = 
 PARAMETER C_M0_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M0_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S0_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S0_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M1_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M1_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S1_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S1_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M2_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M2_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S2_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S2_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M3_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M3_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S3_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S3_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M4_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M4_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S4_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S4_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M5_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M5_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S5_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S5_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M6_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M6_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S6_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S6_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M7_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M7_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S7_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S7_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M8_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M8_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S8_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S8_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M9_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M9_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S9_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S9_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M10_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M10_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S10_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S10_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M11_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M11_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S11_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S11_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M12_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M12_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S12_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S12_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M13_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M13_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S13_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S13_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M14_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M14_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S14_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S14_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_M15_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M15_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_S15_AXIS_DATA_WIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = S15_AXIS_TDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_ICACHE_BASEADDR = 0x8a300000, DT = std_logic_vector, ADDRESS = NONE, ASSIGNMENT = OPTIONAL, SYSLEVEL_UPDATE_VALUE_PROC = update_icache_baseaddr, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00000000, MHS_VALUE = 0x8a300000
 PARAMETER C_ICACHE_HIGHADDR = 0x8a3fffff, DT = std_logic_vector, ADDRESS = NONE, ASSIGNMENT = OPTIONAL, SYSLEVEL_UPDATE_VALUE_PROC = update_icache_highaddr, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x3FFFFFFF, MHS_VALUE = 0x8a3fffff
 PARAMETER C_USE_ICACHE = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_ALLOW_ICACHE_WR = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_ADDR_TAG_BITS = 17, DT = integer, RANGE = (0:25), ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = update_icache_tag_bits, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 17
 PARAMETER C_CACHE_BYTE_SIZE = 4096, DT = integer, VALUES = (64= 64B, 128= 128B, 256= 256B, 512= 512B, 1024= 1kB, 2048= 2kB,4096= 4kB,8192= 8kB,16384= 16kB,32768= 32kB,65536= 64kB), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_ICACHE_FORCE_TAG_LUTRAM:C_ICACHE_DATA_WIDTH, MPD_VALUE = 8192, MHS_VALUE = 4096
 PARAMETER C_ICACHE_USE_FSL = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_cache_use_fsl, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_ICACHE_LINE_LEN = 4, DT = integer, RANGE = (4, 8), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_ICACHE_FORCE_TAG_LUTRAM:C_ICACHE_DATA_WIDTH, MPD_VALUE = 4
 PARAMETER C_ICACHE_ALWAYS_USED = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_ICACHE_INTERFACE = 0, DT = integer, RANGE = (0,1), VALUES = (0=IXCL, 1=IXCL2), ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ICACHE_VICTIMS = 0, DT = integer, RANGE = (0,2,4,8), ISVALID = (C_AREA_OPTIMIZED != 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ICACHE_STREAMS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_AREA_OPTIMIZED != 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ICACHE_FORCE_TAG_LUTRAM = 0, DT = integer, RANGE = (0:1), ISVALID = (C_CACHE_BYTE_SIZE <= (2048 * C_ICACHE_LINE_LEN)), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ICACHE_DATA_WIDTH = 0, DT = integer, RANGE = (0:2), VALUES = (0=32-bit, 1=Full Cacheline, 2=512-bit), ISVALID = (C_AREA_OPTIMIZED != 1 && C_INTERCONNECT == 2 && C_FAULT_TOLERANT == 0 && C_CACHE_BYTE_SIZE >= (2048 * C_ICACHE_LINE_LEN)), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_M_AXI_IC_SUPPORTS_THREADS = 0, DT = integer, BUS = M_AXI_IC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IC_THREAD_ID_WIDTH = 1, DT = integer, BUS = M_AXI_IC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IC_AWID:M_AXI_IC_BID:M_AXI_IC_ARID:M_AXI_IC_RID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IC_SUPPORTS_READ = 1, DT = integer, BUS = M_AXI_IC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IC_SUPPORTS_WRITE = 0, DT = integer, BUS = M_AXI_IC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IC_SUPPORTS_NARROW_BURST = 0, DT = integer, BUS = M_AXI_IC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IC_DATA_WIDTH = 32, DT = integer, RANGE = (32, 128, 256, 512), BUS = M_AXI_IC, ASSIGNMENT = UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_m_axi_ic_data_width, AFFECTS_PORTS_VEC = M_AXI_IC_WDATA:M_AXI_IC_WSTRB:M_AXI_IC_RDATA, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IC_ADDR_WIDTH = 32, DT = integer, RANGE = (32), BUS = M_AXI_IC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IC_AWADDR:M_AXI_IC_ARADDR, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IC_PROTOCOL = AXI4, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M_AXI_IC, GUI_PERMIT = , MPD_VALUE = AXI4, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IC_USER_VALUE = 0b11111, DT = integer, RANGE = (0:31), ISVALID = (C_INTERCONNECT == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0b11111
 PARAMETER C_M_AXI_IC_SUPPORTS_USER_SIGNALS = 1, DT = integer, BUS = M_AXI_IC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IC_AWUSER_WIDTH = 5, DT = integer, BUS = M_AXI_IC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IC_AWUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 5, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IC_ARUSER_WIDTH = 5, DT = integer, BUS = M_AXI_IC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IC_ARUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 5, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IC_WUSER_WIDTH = 1, DT = integer, BUS = M_AXI_IC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IC_WUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IC_RUSER_WIDTH = 1, DT = integer, BUS = M_AXI_IC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IC_RUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_M_AXI_IC_BUSER_WIDTH = 1, DT = integer, BUS = M_AXI_IC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_IC_BUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_DCACHE_BASEADDR = 0x8a300000, DT = std_logic_vector, ADDRESS = NONE, ASSIGNMENT = OPTIONAL, SYSLEVEL_UPDATE_VALUE_PROC = update_dcache_baseaddr, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00000000, MHS_VALUE = 0x8a300000
 PARAMETER C_DCACHE_HIGHADDR = 0x8a3fffff, DT = std_logic_vector, ADDRESS = NONE, ASSIGNMENT = OPTIONAL, SYSLEVEL_UPDATE_VALUE_PROC = update_dcache_highaddr, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x3FFFFFFF, MHS_VALUE = 0x8a3fffff
 PARAMETER C_USE_DCACHE = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_ALLOW_DCACHE_WR = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_DCACHE_ADDR_TAG = 17, DT = integer, RANGE = (0:25), ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = update_dcache_tag_bits, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 17
 PARAMETER C_DCACHE_BYTE_SIZE = 4096, DT = integer, VALUES = (64= 64B, 128= 128B, 256= 256B, 512= 512B, 1024= 1kB, 2048= 2kB,4096= 4kB,8192= 8kB,16384= 16kB,32768= 32kB,65536= 64kB), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_DCACHE_FORCE_TAG_LUTRAM:C_DCACHE_DATA_WIDTH, MPD_VALUE = 8192, MHS_VALUE = 4096
 PARAMETER C_DCACHE_USE_FSL = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_cache_use_fsl, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_DCACHE_LINE_LEN = 4, DT = integer, RANGE = (4, 8), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_DCACHE_FORCE_TAG_LUTRAM:C_DCACHE_DATA_WIDTH, MPD_VALUE = 4
 PARAMETER C_DCACHE_ALWAYS_USED = 1, DT = integer, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_DCACHE_INTERFACE = 0, DT = integer, RANGE = (0,1), VALUES = (0=DXCL, 1=DXCL2), ASSIGNMENT = OPTIONAL_UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_dcache_interface, ISVALID = (C_INTERCONNECT == 1), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_DCACHE_USE_WRITEBACK = 0, DT = integer, RANGE = (0:1), ISVALID = (C_FAULT_TOLERANT == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_DCACHE_VICTIMS:C_DCACHE_DATA_WIDTH, MPD_VALUE = 0
 PARAMETER C_DCACHE_VICTIMS = 0, DT = integer, RANGE = (0,2,4,8), ISVALID = (C_AREA_OPTIMIZED != 1 && C_DCACHE_USE_WRITEBACK == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_DCACHE_FORCE_TAG_LUTRAM = 0, DT = integer, RANGE = (0:1), ISVALID = (C_DCACHE_BYTE_SIZE <= (2048 * C_DCACHE_LINE_LEN)), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_DCACHE_DATA_WIDTH = 0, DT = integer, RANGE = (0:2), VALUES = (0=32-bit, 1=Full Cacheline, 2=512-bit), ISVALID = (C_AREA_OPTIMIZED != 1 && C_INTERCONNECT == 2 && C_FAULT_TOLERANT == 0 && C_DCACHE_USE_WRITEBACK == 1 && C_DCACHE_BYTE_SIZE >= (2048 * C_DCACHE_LINE_LEN)), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_M_AXI_DC_SUPPORTS_THREADS = 0, DT = integer, BUS = M_AXI_DC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_M_AXI_DC_THREAD_ID_WIDTH = 1, DT = integer, BUS = M_AXI_DC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DC_AWID:M_AXI_DC_BID:M_AXI_DC_ARID:M_AXI_DC_RID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_M_AXI_DC_SUPPORTS_READ = 1, DT = integer, BUS = M_AXI_DC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_M_AXI_DC_SUPPORTS_WRITE = 1, DT = integer, BUS = M_AXI_DC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_M_AXI_DC_SUPPORTS_NARROW_BURST = 0, DT = integer, BUS = M_AXI_DC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_M_AXI_DC_DATA_WIDTH = 32, DT = integer, RANGE = (32, 128, 256, 512), BUS = M_AXI_DC, ASSIGNMENT = UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_m_axi_dc_data_width, AFFECTS_PORTS_VEC = M_AXI_DC_WDATA:M_AXI_DC_WSTRB:M_AXI_DC_RDATA, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_M_AXI_DC_ADDR_WIDTH = 32, DT = integer, RANGE = (32), BUS = M_AXI_DC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DC_AWADDR:M_AXI_DC_ARADDR, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_M_AXI_DC_PROTOCOL = AXI4, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = M_AXI_DC, GUI_PERMIT = , MPD_VALUE = AXI4, RESOLVED_BUS = 
 PARAMETER C_M_AXI_DC_EXCLUSIVE_ACCESS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_INTERCONNECT == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_M_AXI_DC_USER_VALUE = 0b11111, DT = integer, RANGE = (0:31), ISVALID = (C_INTERCONNECT == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0b11111
 PARAMETER C_M_AXI_DC_SUPPORTS_USER_SIGNALS = 1, DT = integer, BUS = M_AXI_DC, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_M_AXI_DC_AWUSER_WIDTH = 5, DT = integer, BUS = M_AXI_DC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DC_AWUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 5, RESOLVED_BUS = 
 PARAMETER C_M_AXI_DC_ARUSER_WIDTH = 5, DT = integer, BUS = M_AXI_DC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DC_ARUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 5, RESOLVED_BUS = 
 PARAMETER C_M_AXI_DC_WUSER_WIDTH = 1, DT = integer, BUS = M_AXI_DC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DC_WUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_M_AXI_DC_RUSER_WIDTH = 1, DT = integer, BUS = M_AXI_DC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DC_RUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_M_AXI_DC_BUSER_WIDTH = 1, DT = integer, BUS = M_AXI_DC, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_AXI_DC_BUSER, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_USE_MMU = 0, DT = integer, VALUES = (0= NONE, 1=USERMODE, 2=PROTECTION, 3=VIRTUAL), ISVALID = (C_AREA_OPTIMIZED == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_USE_STACK_PROTECTION:C_MMU_DTLB_SIZE:C_MMU_ITLB_SIZE:C_MMU_TLB_ACCESS:C_MMU_ZONES:C_MMU_PRIVILEGED_INSTR, MPD_VALUE = 0
 PARAMETER C_MMU_DTLB_SIZE = 4, DT = integer, VALUES = (1= 1, 2= 2, 4= 4, 8= 8), ISVALID = (C_USE_MMU >= 2 && C_AREA_OPTIMIZED == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 4
 PARAMETER C_MMU_ITLB_SIZE = 2, DT = integer, VALUES = (1= 1, 2= 2, 4= 4, 8= 8), ISVALID = (C_USE_MMU >= 2 && C_AREA_OPTIMIZED == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 2
 PARAMETER C_MMU_TLB_ACCESS = 3, DT = integer, VALUES = (0=MINIMAL, 1=READ, 2=WRITE, 3=FULL), ISVALID = (C_USE_MMU >= 2 && C_AREA_OPTIMIZED == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 3
 PARAMETER C_MMU_ZONES = 16, DT = integer, RANGE = (0:16), ISVALID = (C_USE_MMU >= 2 && C_AREA_OPTIMIZED == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 16
 PARAMETER C_MMU_PRIVILEGED_INSTR = 0, DT = integer, VALUES = (0=FULL_PROTECTION, 1=ALLOW_STREAM_INSTR), ISVALID = (C_USE_MMU >= 1 && C_AREA_OPTIMIZED == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_USE_INTERRUPT = 0, DT = integer, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_use_interrupt, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_USE_EXT_BRK = 0, DT = integer, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_use_ext_brk, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_USE_EXT_NM_BRK = 0, DT = integer, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_use_ext_nm_brk, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_USE_BRANCH_TARGET_CACHE = 0, DT = integer, RANGE = (0:1), ISVALID = (C_AREA_OPTIMIZED == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_BRANCH_TARGET_CACHE_SIZE = 0, DT = integer, VALUES = (0=DEFAULT, 1=   8 ENTRIES, 2=  16 ENTRIES, 3=  32 ENTRIES, 4=  64 ENTRIES, 5= 512 ENTRIES, 6=1024 ENTRIES, 7=2048 ENTRIES), ISVALID = (C_AREA_OPTIMIZED == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER HW_VER = 8.20.b
 BUS_INTERFACE DLMB = dlmb, BUS_STD = LMB, BUS_TYPE = MASTER, SHARES_ADDR = DPLB
 BUS_INTERFACE ILMB = ilmb, BUS_STD = LMB, BUS_TYPE = MASTER, SHARES_ADDR = IPLB
 BUS_INTERFACE DPLB = mb_plb, BUS_STD = PLBV46, BUS_TYPE = MASTER, SHARES_ADDR = DLMB, ISVALID = (C_INTERCONNECT == 1)
 BUS_INTERFACE IPLB = mb_plb, BUS_STD = PLBV46, BUS_TYPE = MASTER, SHARES_ADDR = ILMB, ISVALID = (C_INTERCONNECT == 1)
 BUS_INTERFACE DXCL = microblaze_0_DXCL, BUS_STD = XIL_MEMORY_CHANNEL, BUS_TYPE = INITIATOR, ISVALID = (C_INTERCONNECT == 1)
 BUS_INTERFACE IXCL = microblaze_0_IXCL, BUS_STD = XIL_MEMORY_CHANNEL, BUS_TYPE = INITIATOR, ISVALID = (C_INTERCONNECT == 1)
 BUS_INTERFACE DEBUG = microblaze_0_mdm_bus, BUS_STD = XIL_MBDEBUG3, BUS_TYPE = TARGET
 PORT RESET = LMB_Rst, DIR = I, SIGIS = RST, BUS = DLMB:ILMB, DEFAULT = LMB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB:ILMB
 PORT MB_RESET = mb_reset, DIR = I, SIGIS = RST, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = mb_reset
 PORT INTERRUPT = microblaze_0_Interrupt, DIR = I, LEVEL = HIGH, SIGIS = INTERRUPT, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SENSITIVITY = LEVEL_HIGH, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = microblaze_0_Interrupt
 PORT EXT_BRK = Ext_BRK, DIR = I, DEFAULT = Ext_BRK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT EXT_NM_BRK = Ext_NM_BRK, DIR = I, DEFAULT = Ext_NM_BRK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LOCKSTEP_MASTER_OUT = microblaze_0_LOCKSTEP_MASTER_OUT, DIR = O, VEC = [0:4095], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = microblaze_0_LOCKSTEP_MASTER_OUT
 PORT INSTR = LMB_ReadDBus, DIR = I, VEC = [0:31], BUS = ILMB, DEFAULT = LMB_ReadDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = ILMB
 PORT IREADY = LMB_Ready, DIR = I, BUS = ILMB, DEFAULT = LMB_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = ILMB
 PORT IWAIT = LMB_Wait, DIR = I, BUS = ILMB, DEFAULT = LMB_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = ILMB
 PORT ICE = LMB_CE, DIR = I, BUS = ILMB, DEFAULT = LMB_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = ILMB
 PORT IUE = LMB_UE, DIR = I, BUS = ILMB, DEFAULT = LMB_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = ILMB
 PORT INSTR_ADDR = M_ABus, DIR = O, VEC = [0:31], BUS = ILMB, DEFAULT = M_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = ILMB
 PORT IFETCH = M_ReadStrobe, DIR = O, BUS = ILMB, DEFAULT = M_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = ILMB
 PORT I_AS = M_AddrStrobe, DIR = O, BUS = ILMB, DEFAULT = M_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = ILMB
 PORT IPLB_M_ABort = M_ABort, DIR = O, BUS = IPLB, DEFAULT = M_ABort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_M_ABus = M_ABus, DIR = O, VEC = [0:31], BUS = IPLB, DEFAULT = M_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_M_UABus = M_UABus, DIR = O, VEC = [0:31], BUS = IPLB, DEFAULT = M_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_M_BE = M_BE, DIR = O, VEC = [0:(C_IPLB_DWIDTH-1)/8], BUS = IPLB, DEFAULT = M_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_M_busLock = M_busLock, DIR = O, BUS = IPLB, DEFAULT = M_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_M_lockErr = M_lockErr, DIR = O, BUS = IPLB, DEFAULT = M_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_M_MSize = M_MSize, DIR = O, VEC = [0:1], BUS = IPLB, DEFAULT = M_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_M_priority = M_priority, DIR = O, VEC = [0:1], BUS = IPLB, DEFAULT = M_priority, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_M_rdBurst = M_rdBurst, DIR = O, BUS = IPLB, DEFAULT = M_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_M_request = M_request, DIR = O, BUS = IPLB, DEFAULT = M_request, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_M_RNW = M_RNW, DIR = O, BUS = IPLB, DEFAULT = M_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_M_size = M_size, DIR = O, VEC = [0:3], BUS = IPLB, DEFAULT = M_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_M_TAttribute = M_TAttribute, DIR = O, VEC = [0:15], BUS = IPLB, DEFAULT = M_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_M_type = M_type, DIR = O, VEC = [0:2], BUS = IPLB, DEFAULT = M_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_M_wrBurst = M_wrBurst, DIR = O, BUS = IPLB, DEFAULT = M_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_M_wrDBus = M_wrDBus, DIR = O, VEC = [0:C_IPLB_DWIDTH-1], BUS = IPLB, DEFAULT = M_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_MBusy = PLB_MBusy, DIR = I, BUS = IPLB, DEFAULT = PLB_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_MRdErr = PLB_MRdErr, DIR = I, BUS = IPLB, DEFAULT = PLB_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_MWrErr = PLB_MWrErr, DIR = I, BUS = IPLB, DEFAULT = PLB_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_MIRQ = PLB_MIRQ, DIR = I, BUS = IPLB, DEFAULT = PLB_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_MWrBTerm = PLB_MWrBTerm, DIR = I, BUS = IPLB, DEFAULT = PLB_MWrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_MWrDAck = PLB_MWrDAck, DIR = I, BUS = IPLB, DEFAULT = PLB_MWrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_MAddrAck = PLB_MAddrAck, DIR = I, BUS = IPLB, DEFAULT = PLB_MAddrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_MRdBTerm = PLB_MRdBTerm, DIR = I, BUS = IPLB, DEFAULT = PLB_MRdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_MRdDAck = PLB_MRdDAck, DIR = I, BUS = IPLB, DEFAULT = PLB_MRdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_MRdDBus = PLB_MRdDBus, DIR = I, VEC = [0:C_IPLB_DWIDTH-1], BUS = IPLB, DEFAULT = PLB_MRdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_MRdWdAddr = PLB_MRdWdAddr, DIR = I, VEC = [0:3], BUS = IPLB, DEFAULT = PLB_MRdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_MRearbitrate = PLB_MRearbitrate, DIR = I, BUS = IPLB, DEFAULT = PLB_MRearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_MSSize = PLB_MSSize, DIR = I, VEC = [0:1], BUS = IPLB, DEFAULT = PLB_MSSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT IPLB_MTimeout = PLB_MTimeout, DIR = I, BUS = IPLB, DEFAULT = PLB_MTimeout, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IPLB
 PORT DATA_READ = LMB_ReadDBus, DIR = I, VEC = [0:31], BUS = DLMB, DEFAULT = LMB_ReadDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT DREADY = LMB_Ready, DIR = I, BUS = DLMB, DEFAULT = LMB_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT DWAIT = LMB_Wait, DIR = I, BUS = DLMB, DEFAULT = LMB_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT DCE = LMB_CE, DIR = I, BUS = DLMB, DEFAULT = LMB_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT DUE = LMB_UE, DIR = I, BUS = DLMB, DEFAULT = LMB_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT DATA_WRITE = M_DBus, DIR = O, VEC = [0:31], BUS = DLMB, DEFAULT = M_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT DATA_ADDR = M_ABus, DIR = O, VEC = [0:31], BUS = DLMB, DEFAULT = M_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT D_AS = M_AddrStrobe, DIR = O, BUS = DLMB, DEFAULT = M_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT READ_STROBE = M_ReadStrobe, DIR = O, BUS = DLMB, DEFAULT = M_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT WRITE_STROBE = M_WriteStrobe, DIR = O, BUS = DLMB, DEFAULT = M_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT BYTE_ENABLE = M_BE, DIR = O, VEC = [0:3], BUS = DLMB, DEFAULT = M_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DLMB
 PORT DPLB_M_ABort = M_ABort, DIR = O, BUS = DPLB, DEFAULT = M_ABort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_M_ABus = M_ABus, DIR = O, VEC = [0:31], BUS = DPLB, DEFAULT = M_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_M_UABus = M_UABus, DIR = O, VEC = [0:31], BUS = DPLB, DEFAULT = M_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_M_BE = M_BE, DIR = O, VEC = [0:(C_DPLB_DWIDTH-1)/8], BUS = DPLB, DEFAULT = M_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_M_busLock = M_busLock, DIR = O, BUS = DPLB, DEFAULT = M_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_M_lockErr = M_lockErr, DIR = O, BUS = DPLB, DEFAULT = M_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_M_MSize = M_MSize, DIR = O, VEC = [0:1], BUS = DPLB, DEFAULT = M_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_M_priority = M_priority, DIR = O, VEC = [0:1], BUS = DPLB, DEFAULT = M_priority, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_M_rdBurst = M_rdBurst, DIR = O, BUS = DPLB, DEFAULT = M_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_M_request = M_request, DIR = O, BUS = DPLB, DEFAULT = M_request, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_M_RNW = M_RNW, DIR = O, BUS = DPLB, DEFAULT = M_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_M_size = M_size, DIR = O, VEC = [0:3], BUS = DPLB, DEFAULT = M_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_M_TAttribute = M_TAttribute, DIR = O, VEC = [0:15], BUS = DPLB, DEFAULT = M_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_M_type = M_type, DIR = O, VEC = [0:2], BUS = DPLB, DEFAULT = M_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_M_wrBurst = M_wrBurst, DIR = O, BUS = DPLB, DEFAULT = M_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_M_wrDBus = M_wrDBus, DIR = O, VEC = [0:C_DPLB_DWIDTH-1], BUS = DPLB, DEFAULT = M_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_MBusy = PLB_MBusy, DIR = I, BUS = DPLB, DEFAULT = PLB_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_MRdErr = PLB_MRdErr, DIR = I, BUS = DPLB, DEFAULT = PLB_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_MWrErr = PLB_MWrErr, DIR = I, BUS = DPLB, DEFAULT = PLB_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_MIRQ = PLB_MIRQ, DIR = I, BUS = DPLB, DEFAULT = PLB_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_MWrBTerm = PLB_MWrBTerm, DIR = I, BUS = DPLB, DEFAULT = PLB_MWrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_MWrDAck = PLB_MWrDAck, DIR = I, BUS = DPLB, DEFAULT = PLB_MWrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_MAddrAck = PLB_MAddrAck, DIR = I, BUS = DPLB, DEFAULT = PLB_MAddrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_MRdBTerm = PLB_MRdBTerm, DIR = I, BUS = DPLB, DEFAULT = PLB_MRdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_MRdDAck = PLB_MRdDAck, DIR = I, BUS = DPLB, DEFAULT = PLB_MRdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_MRdDBus = PLB_MRdDBus, DIR = I, VEC = [0:C_DPLB_DWIDTH-1], BUS = DPLB, DEFAULT = PLB_MRdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_MRdWdAddr = PLB_MRdWdAddr, DIR = I, VEC = [0:3], BUS = DPLB, DEFAULT = PLB_MRdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_MRearbitrate = PLB_MRearbitrate, DIR = I, BUS = DPLB, DEFAULT = PLB_MRearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_MSSize = PLB_MSSize, DIR = I, VEC = [0:1], BUS = DPLB, DEFAULT = PLB_MSSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT DPLB_MTimeout = PLB_MTimeout, DIR = I, BUS = DPLB, DEFAULT = PLB_MTimeout, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DPLB
 PORT M_AXI_IP_AWID = AWID, DIR = O, VEC = [(C_M_AXI_IP_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = AWID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWADDR = AWADDR, DIR = O, VEC = [(C_M_AXI_IP_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWLEN = AWLEN, DIR = O, VEC = [7:0], BUS = M_AXI_IP, DEFAULT = AWLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWSIZE = AWSIZE, DIR = O, VEC = [2:0], BUS = M_AXI_IP, DEFAULT = AWSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWBURST = AWBURST, DIR = O, VEC = [1:0], BUS = M_AXI_IP, DEFAULT = AWBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWLOCK = AWLOCK, DIR = O, BUS = M_AXI_IP, DEFAULT = AWLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWCACHE = AWCACHE, DIR = O, VEC = [3:0], BUS = M_AXI_IP, DEFAULT = AWCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWPROT = AWPROT, DIR = O, VEC = [2:0], BUS = M_AXI_IP, DEFAULT = AWPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWQOS = AWQOS, DIR = O, VEC = [3:0], BUS = M_AXI_IP, DEFAULT = AWQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWVALID = AWVALID, DIR = O, BUS = M_AXI_IP, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_AWREADY = AWREADY, DIR = I, BUS = M_AXI_IP, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_WDATA = WDATA, DIR = O, VEC = [(C_M_AXI_IP_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_WSTRB = WSTRB, DIR = O, VEC = [((C_M_AXI_IP_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_WLAST = WLAST, DIR = O, BUS = M_AXI_IP, DEFAULT = WLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_WVALID = WVALID, DIR = O, BUS = M_AXI_IP, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_WREADY = WREADY, DIR = I, BUS = M_AXI_IP, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_BID = BID, DIR = I, VEC = [(C_M_AXI_IP_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = BID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_BRESP = BRESP, DIR = I, VEC = [1:0], BUS = M_AXI_IP, DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_BVALID = BVALID, DIR = I, BUS = M_AXI_IP, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_BREADY = BREADY, DIR = O, BUS = M_AXI_IP, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARID = ARID, DIR = O, VEC = [(C_M_AXI_IP_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = ARID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARADDR = ARADDR, DIR = O, VEC = [(C_M_AXI_IP_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARLEN = ARLEN, DIR = O, VEC = [7:0], BUS = M_AXI_IP, DEFAULT = ARLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARSIZE = ARSIZE, DIR = O, VEC = [2:0], BUS = M_AXI_IP, DEFAULT = ARSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARBURST = ARBURST, DIR = O, VEC = [1:0], BUS = M_AXI_IP, DEFAULT = ARBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARLOCK = ARLOCK, DIR = O, BUS = M_AXI_IP, DEFAULT = ARLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARCACHE = ARCACHE, DIR = O, VEC = [3:0], BUS = M_AXI_IP, DEFAULT = ARCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARPROT = ARPROT, DIR = O, VEC = [2:0], BUS = M_AXI_IP, DEFAULT = ARPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARQOS = ARQOS, DIR = O, VEC = [3:0], BUS = M_AXI_IP, DEFAULT = ARQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARVALID = ARVALID, DIR = O, BUS = M_AXI_IP, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_ARREADY = ARREADY, DIR = I, BUS = M_AXI_IP, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_RID = RID, DIR = I, VEC = [(C_M_AXI_IP_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = RID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_RDATA = RDATA, DIR = I, VEC = [(C_M_AXI_IP_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IP, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_RRESP = RRESP, DIR = I, VEC = [1:0], BUS = M_AXI_IP, DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_RLAST = RLAST, DIR = I, BUS = M_AXI_IP, DEFAULT = RLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_RVALID = RVALID, DIR = I, BUS = M_AXI_IP, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IP_RREADY = RREADY, DIR = O, BUS = M_AXI_IP, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_AWID = AWID, DIR = O, VEC = [(C_M_AXI_DP_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = AWID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_AWADDR = AWADDR, DIR = O, VEC = [(C_M_AXI_DP_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_AWLEN = AWLEN, DIR = O, VEC = [7:0], BUS = M_AXI_DP, DEFAULT = AWLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_AWSIZE = AWSIZE, DIR = O, VEC = [2:0], BUS = M_AXI_DP, DEFAULT = AWSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_AWBURST = AWBURST, DIR = O, VEC = [1:0], BUS = M_AXI_DP, DEFAULT = AWBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_AWLOCK = AWLOCK, DIR = O, BUS = M_AXI_DP, DEFAULT = AWLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_AWCACHE = AWCACHE, DIR = O, VEC = [3:0], BUS = M_AXI_DP, DEFAULT = AWCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_AWPROT = AWPROT, DIR = O, VEC = [2:0], BUS = M_AXI_DP, DEFAULT = AWPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_AWQOS = AWQOS, DIR = O, VEC = [3:0], BUS = M_AXI_DP, DEFAULT = AWQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_AWVALID = AWVALID, DIR = O, BUS = M_AXI_DP, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_AWREADY = AWREADY, DIR = I, BUS = M_AXI_DP, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_WDATA = WDATA, DIR = O, VEC = [(C_M_AXI_DP_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_WSTRB = WSTRB, DIR = O, VEC = [((C_M_AXI_DP_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_WLAST = WLAST, DIR = O, BUS = M_AXI_DP, DEFAULT = WLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_WVALID = WVALID, DIR = O, BUS = M_AXI_DP, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_WREADY = WREADY, DIR = I, BUS = M_AXI_DP, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_BID = BID, DIR = I, VEC = [(C_M_AXI_DP_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = BID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_BRESP = BRESP, DIR = I, VEC = [1:0], BUS = M_AXI_DP, DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_BVALID = BVALID, DIR = I, BUS = M_AXI_DP, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_BREADY = BREADY, DIR = O, BUS = M_AXI_DP, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_ARID = ARID, DIR = O, VEC = [(C_M_AXI_DP_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = ARID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_ARADDR = ARADDR, DIR = O, VEC = [(C_M_AXI_DP_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_ARLEN = ARLEN, DIR = O, VEC = [7:0], BUS = M_AXI_DP, DEFAULT = ARLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_ARSIZE = ARSIZE, DIR = O, VEC = [2:0], BUS = M_AXI_DP, DEFAULT = ARSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_ARBURST = ARBURST, DIR = O, VEC = [1:0], BUS = M_AXI_DP, DEFAULT = ARBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_ARLOCK = ARLOCK, DIR = O, BUS = M_AXI_DP, DEFAULT = ARLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_ARCACHE = ARCACHE, DIR = O, VEC = [3:0], BUS = M_AXI_DP, DEFAULT = ARCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_ARPROT = ARPROT, DIR = O, VEC = [2:0], BUS = M_AXI_DP, DEFAULT = ARPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_ARQOS = ARQOS, DIR = O, VEC = [3:0], BUS = M_AXI_DP, DEFAULT = ARQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_ARVALID = ARVALID, DIR = O, BUS = M_AXI_DP, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_ARREADY = ARREADY, DIR = I, BUS = M_AXI_DP, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_RID = RID, DIR = I, VEC = [(C_M_AXI_DP_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = RID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_RDATA = RDATA, DIR = I, VEC = [(C_M_AXI_DP_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DP, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_RRESP = RRESP, DIR = I, VEC = [1:0], BUS = M_AXI_DP, DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_RLAST = RLAST, DIR = I, BUS = M_AXI_DP, DEFAULT = RLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_RVALID = RVALID, DIR = I, BUS = M_AXI_DP, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DP_RREADY = RREADY, DIR = O, BUS = M_AXI_DP, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_AWID = AWID, DIR = O, VEC = [(C_M_AXI_IC_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC, DEFAULT = AWID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_AWADDR = AWADDR, DIR = O, VEC = [(C_M_AXI_IC_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_AWLEN = AWLEN, DIR = O, VEC = [7:0], BUS = M_AXI_IC, DEFAULT = AWLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_AWSIZE = AWSIZE, DIR = O, VEC = [2:0], BUS = M_AXI_IC, DEFAULT = AWSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_AWBURST = AWBURST, DIR = O, VEC = [1:0], BUS = M_AXI_IC, DEFAULT = AWBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_AWLOCK = AWLOCK, DIR = O, BUS = M_AXI_IC, DEFAULT = AWLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_AWCACHE = AWCACHE, DIR = O, VEC = [3:0], BUS = M_AXI_IC, DEFAULT = AWCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_AWPROT = AWPROT, DIR = O, VEC = [2:0], BUS = M_AXI_IC, DEFAULT = AWPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_AWQOS = AWQOS, DIR = O, VEC = [3:0], BUS = M_AXI_IC, DEFAULT = AWQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_AWVALID = AWVALID, DIR = O, BUS = M_AXI_IC, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_AWREADY = AWREADY, DIR = I, BUS = M_AXI_IC, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_AWUSER = AWUSER, DIR = O, VEC = [(C_M_AXI_IC_AWUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC, DEFAULT = AWUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_WDATA = WDATA, DIR = O, VEC = [(C_M_AXI_IC_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_WSTRB = WSTRB, DIR = O, VEC = [((C_M_AXI_IC_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_WLAST = WLAST, DIR = O, BUS = M_AXI_IC, DEFAULT = WLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_WVALID = WVALID, DIR = O, BUS = M_AXI_IC, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_WREADY = WREADY, DIR = I, BUS = M_AXI_IC, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_WUSER = WUSER, DIR = O, VEC = [(C_M_AXI_IC_WUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC, DEFAULT = WUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_BID = BID, DIR = I, VEC = [(C_M_AXI_IC_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC, DEFAULT = BID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_BRESP = BRESP, DIR = I, VEC = [1:0], BUS = M_AXI_IC, DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_BVALID = BVALID, DIR = I, BUS = M_AXI_IC, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_BREADY = BREADY, DIR = O, BUS = M_AXI_IC, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_BUSER = BUSER, DIR = I, VEC = [(C_M_AXI_IC_BUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC, DEFAULT = BUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ARID = ARID, DIR = O, VEC = [(C_M_AXI_IC_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC, DEFAULT = ARID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ARADDR = ARADDR, DIR = O, VEC = [(C_M_AXI_IC_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ARLEN = ARLEN, DIR = O, VEC = [7:0], BUS = M_AXI_IC, DEFAULT = ARLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ARSIZE = ARSIZE, DIR = O, VEC = [2:0], BUS = M_AXI_IC, DEFAULT = ARSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ARBURST = ARBURST, DIR = O, VEC = [1:0], BUS = M_AXI_IC, DEFAULT = ARBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ARLOCK = ARLOCK, DIR = O, BUS = M_AXI_IC, DEFAULT = ARLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ARCACHE = ARCACHE, DIR = O, VEC = [3:0], BUS = M_AXI_IC, DEFAULT = ARCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ARPROT = ARPROT, DIR = O, VEC = [2:0], BUS = M_AXI_IC, DEFAULT = ARPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ARQOS = ARQOS, DIR = O, VEC = [3:0], BUS = M_AXI_IC, DEFAULT = ARQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ARVALID = ARVALID, DIR = O, BUS = M_AXI_IC, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ARREADY = ARREADY, DIR = I, BUS = M_AXI_IC, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_ARUSER = ARUSER, DIR = O, VEC = [(C_M_AXI_IC_ARUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC, DEFAULT = ARUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_RID = RID, DIR = I, VEC = [(C_M_AXI_IC_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC, DEFAULT = RID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_RDATA = RDATA, DIR = I, VEC = [(C_M_AXI_IC_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_RRESP = RRESP, DIR = I, VEC = [1:0], BUS = M_AXI_IC, DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_RLAST = RLAST, DIR = I, BUS = M_AXI_IC, DEFAULT = RLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_RVALID = RVALID, DIR = I, BUS = M_AXI_IC, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_RREADY = RREADY, DIR = O, BUS = M_AXI_IC, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_IC_RUSER = RUSER, DIR = I, VEC = [(C_M_AXI_IC_RUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_IC, DEFAULT = RUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_AWID = AWID, DIR = O, VEC = [(C_M_AXI_DC_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC, DEFAULT = AWID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_AWADDR = AWADDR, DIR = O, VEC = [(C_M_AXI_DC_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_AWLEN = AWLEN, DIR = O, VEC = [7:0], BUS = M_AXI_DC, DEFAULT = AWLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_AWSIZE = AWSIZE, DIR = O, VEC = [2:0], BUS = M_AXI_DC, DEFAULT = AWSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_AWBURST = AWBURST, DIR = O, VEC = [1:0], BUS = M_AXI_DC, DEFAULT = AWBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_AWLOCK = AWLOCK, DIR = O, BUS = M_AXI_DC, DEFAULT = AWLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_AWCACHE = AWCACHE, DIR = O, VEC = [3:0], BUS = M_AXI_DC, DEFAULT = AWCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_AWPROT = AWPROT, DIR = O, VEC = [2:0], BUS = M_AXI_DC, DEFAULT = AWPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_AWQOS = AWQOS, DIR = O, VEC = [3:0], BUS = M_AXI_DC, DEFAULT = AWQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_AWVALID = AWVALID, DIR = O, BUS = M_AXI_DC, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_AWREADY = AWREADY, DIR = I, BUS = M_AXI_DC, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_AWUSER = AWUSER, DIR = O, VEC = [(C_M_AXI_DC_AWUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC, DEFAULT = AWUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_WDATA = WDATA, DIR = O, VEC = [(C_M_AXI_DC_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_WSTRB = WSTRB, DIR = O, VEC = [((C_M_AXI_DC_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_WLAST = WLAST, DIR = O, BUS = M_AXI_DC, DEFAULT = WLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_WVALID = WVALID, DIR = O, BUS = M_AXI_DC, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_WREADY = WREADY, DIR = I, BUS = M_AXI_DC, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_WUSER = WUSER, DIR = O, VEC = [(C_M_AXI_DC_WUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC, DEFAULT = WUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_BID = BID, DIR = I, VEC = [(C_M_AXI_DC_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC, DEFAULT = BID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_BRESP = BRESP, DIR = I, VEC = [1:0], BUS = M_AXI_DC, DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_BVALID = BVALID, DIR = I, BUS = M_AXI_DC, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_BREADY = BREADY, DIR = O, BUS = M_AXI_DC, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_BUSER = BUSER, DIR = I, VEC = [(C_M_AXI_DC_BUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC, DEFAULT = BUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ARID = ARID, DIR = O, VEC = [(C_M_AXI_DC_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC, DEFAULT = ARID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ARADDR = ARADDR, DIR = O, VEC = [(C_M_AXI_DC_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ARLEN = ARLEN, DIR = O, VEC = [7:0], BUS = M_AXI_DC, DEFAULT = ARLEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ARSIZE = ARSIZE, DIR = O, VEC = [2:0], BUS = M_AXI_DC, DEFAULT = ARSIZE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ARBURST = ARBURST, DIR = O, VEC = [1:0], BUS = M_AXI_DC, DEFAULT = ARBURST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ARLOCK = ARLOCK, DIR = O, BUS = M_AXI_DC, DEFAULT = ARLOCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ARCACHE = ARCACHE, DIR = O, VEC = [3:0], BUS = M_AXI_DC, DEFAULT = ARCACHE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ARPROT = ARPROT, DIR = O, VEC = [2:0], BUS = M_AXI_DC, DEFAULT = ARPROT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ARQOS = ARQOS, DIR = O, VEC = [3:0], BUS = M_AXI_DC, DEFAULT = ARQOS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ARVALID = ARVALID, DIR = O, BUS = M_AXI_DC, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ARREADY = ARREADY, DIR = I, BUS = M_AXI_DC, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_ARUSER = ARUSER, DIR = O, VEC = [(C_M_AXI_DC_ARUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC, DEFAULT = ARUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_RID = RID, DIR = I, VEC = [(C_M_AXI_DC_THREAD_ID_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC, DEFAULT = RID, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_RDATA = RDATA, DIR = I, VEC = [(C_M_AXI_DC_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_RRESP = RRESP, DIR = I, VEC = [1:0], BUS = M_AXI_DC, DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_RLAST = RLAST, DIR = I, BUS = M_AXI_DC, DEFAULT = RLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_RVALID = RVALID, DIR = I, BUS = M_AXI_DC, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_RREADY = RREADY, DIR = O, BUS = M_AXI_DC, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_AXI_DC_RUSER = RUSER, DIR = I, VEC = [(C_M_AXI_DC_RUSER_WIDTH-1):0], ENDIAN = LITTLE, BUS = M_AXI_DC, DEFAULT = RUSER, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DBG_CLK = Dbg_Clk, DIR = I, BUS = DEBUG, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DEBUG
 PORT DBG_TDI = Dbg_TDI, DIR = I, BUS = DEBUG, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DEBUG
 PORT DBG_TDO = Dbg_TDO, DIR = O, BUS = DEBUG, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DEBUG
 PORT DBG_REG_EN = Dbg_Reg_En, DIR = I, VEC = [0:7], BUS = DEBUG, DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DEBUG
 PORT DBG_SHIFT = Dbg_Shift, DIR = I, BUS = DEBUG, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DEBUG
 PORT DBG_CAPTURE = Dbg_Capture, DIR = I, BUS = DEBUG, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DEBUG
 PORT DBG_UPDATE = Dbg_Update, DIR = I, BUS = DEBUG, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DEBUG
 PORT DEBUG_RST = Debug_Rst, DIR = I, SIGIS = RST, BUS = DEBUG, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DEBUG
 PORT Trace_Instruction = Trace_Instruction, DIR = O, VEC = [0:31], BUS = TRACE, DEFAULT = Trace_Instruction, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Valid_Instr = Trace_Valid_Instr, DIR = O, BUS = TRACE, DEFAULT = Trace_Valid_Instr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_PC = Trace_PC, DIR = O, VEC = [0:31], BUS = TRACE, DEFAULT = Trace_PC, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Reg_Write = Trace_Reg_Write, DIR = O, BUS = TRACE, DEFAULT = Trace_Reg_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Reg_Addr = Trace_Reg_Addr, DIR = O, VEC = [0:4], BUS = TRACE, DEFAULT = Trace_Reg_Addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_MSR_Reg = Trace_MSR_Reg, DIR = O, VEC = [0:14], BUS = TRACE, DEFAULT = Trace_MSR_Reg, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_PID_Reg = Trace_PID_Reg, DIR = O, VEC = [0:7], BUS = TRACE, DEFAULT = Trace_PID_Reg, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_New_Reg_Value = Trace_New_Reg_Value, DIR = O, VEC = [0:31], BUS = TRACE, DEFAULT = Trace_New_Reg_Value, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Exception_Taken = Trace_Exception_Taken, DIR = O, BUS = TRACE, DEFAULT = Trace_Exception_Taken, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Exception_Kind = Trace_Exception_Kind, DIR = O, VEC = [0:4], BUS = TRACE, DEFAULT = Trace_Exception_Kind, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Jump_Taken = Trace_Jump_Taken, DIR = O, BUS = TRACE, DEFAULT = Trace_Jump_Taken, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Delay_Slot = Trace_Delay_Slot, DIR = O, BUS = TRACE, DEFAULT = Trace_Delay_Slot, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Data_Address = Trace_Data_Address, DIR = O, VEC = [0:31], BUS = TRACE, DEFAULT = Trace_Data_Address, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Data_Access = Trace_Data_Access, DIR = O, BUS = TRACE, DEFAULT = Trace_Data_Access, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Data_Read = Trace_Data_Read, DIR = O, BUS = TRACE, DEFAULT = Trace_Data_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Data_Write = Trace_Data_Write, DIR = O, BUS = TRACE, DEFAULT = Trace_Data_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Data_Write_Value = Trace_Data_Write_Value, DIR = O, VEC = [0:31], BUS = TRACE, DEFAULT = Trace_Data_Write_Value, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Data_Byte_Enable = Trace_Data_Byte_Enable, DIR = O, VEC = [0:3], BUS = TRACE, DEFAULT = Trace_Data_Byte_Enable, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_DCache_Req = Trace_DCache_Req, DIR = O, BUS = TRACE, DEFAULT = Trace_DCache_Req, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_DCache_Hit = Trace_DCache_Hit, DIR = O, BUS = TRACE, DEFAULT = Trace_DCache_Hit, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_DCache_Rdy = Trace_DCache_Rdy, DIR = O, BUS = TRACE, DEFAULT = Trace_DCache_Rdy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_DCache_Read = Trace_DCache_Read, DIR = O, BUS = TRACE, DEFAULT = Trace_DCache_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_ICache_Req = Trace_ICache_Req, DIR = O, BUS = TRACE, DEFAULT = Trace_ICache_Req, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_ICache_Hit = Trace_ICache_Hit, DIR = O, BUS = TRACE, DEFAULT = Trace_ICache_Hit, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_ICache_Rdy = Trace_ICache_Rdy, DIR = O, BUS = TRACE, DEFAULT = Trace_ICache_Rdy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_OF_PipeRun = Trace_OF_PipeRun, DIR = O, BUS = TRACE, DEFAULT = Trace_OF_PipeRun, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_EX_PipeRun = Trace_EX_PipeRun, DIR = O, BUS = TRACE, DEFAULT = Trace_EX_PipeRun, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_MEM_PipeRun = Trace_MEM_PipeRun, DIR = O, BUS = TRACE, DEFAULT = Trace_MEM_PipeRun, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_MB_Halted = Trace_MB_Halted, DIR = O, BUS = TRACE, DEFAULT = Trace_MB_Halted, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Trace_Jump_Hit = Trace_Jump_Hit, DIR = O, BUS = TRACE, DEFAULT = Trace_Jump_Hit, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL0:DRFSL0, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_S_READ = FSL_S_Read, DIR = O, BUS = SFSL0:DRFSL0, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL0:DRFSL0, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL0:DRFSL0, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL0:DRFSL0, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL0:DWFSL0, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL0:DWFSL0, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL0:DWFSL0, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL0:DWFSL0, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL0:DWFSL0, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL1:DRFSL1, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_S_READ = FSL_S_Read, DIR = O, BUS = SFSL1:DRFSL1, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL1:DRFSL1, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL1:DRFSL1, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL1:DRFSL1, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL1:DWFSL1, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL1:DWFSL1, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL1:DWFSL1, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL1:DWFSL1, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL1:DWFSL1, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL2:DRFSL2, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_S_READ = FSL_S_Read, DIR = O, BUS = SFSL2:DRFSL2, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL2:DRFSL2, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL2:DRFSL2, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL2:DRFSL2, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL2:DWFSL2, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL2:DWFSL2, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL2:DWFSL2, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL2:DWFSL2, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL2:DWFSL2, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL3:DRFSL3, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_S_READ = FSL_S_Read, DIR = O, BUS = SFSL3:DRFSL3, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL3:DRFSL3, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL3:DRFSL3, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL3:DRFSL3, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL3:DWFSL3, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL3:DWFSL3, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL3:DWFSL3, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL3:DWFSL3, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL3:DWFSL3, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL4:DRFSL4, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_S_READ = FSL_S_Read, DIR = O, BUS = SFSL4:DRFSL4, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL4:DRFSL4, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL4:DRFSL4, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL4:DRFSL4, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL4:DWFSL4, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL4:DWFSL4, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL4:DWFSL4, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL4:DWFSL4, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL4:DWFSL4, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL5:DRFSL5, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_S_READ = FSL_S_Read, DIR = O, BUS = SFSL5:DRFSL5, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL5:DRFSL5, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL5:DRFSL5, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL5:DRFSL5, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL5:DWFSL5, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL5:DWFSL5, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL5:DWFSL5, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL5:DWFSL5, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL5:DWFSL5, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL6:DRFSL6, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_S_READ = FSL_S_Read, DIR = O, BUS = SFSL6:DRFSL6, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL6:DRFSL6, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL6:DRFSL6, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL6:DRFSL6, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL6:DWFSL6, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL6:DWFSL6, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL6:DWFSL6, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL6:DWFSL6, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL6:DWFSL6, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL7:DRFSL7, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_S_READ = FSL_S_Read, DIR = O, BUS = SFSL7:DRFSL7, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL7:DRFSL7, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL7:DRFSL7, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL7:DRFSL7, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL7:DWFSL7, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL7:DWFSL7, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL7:DWFSL7, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL7:DWFSL7, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL7:DWFSL7, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL8:DRFSL8, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_S_READ = FSL_S_Read, DIR = O, BUS = SFSL8:DRFSL8, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL8:DRFSL8, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL8:DRFSL8, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL8:DRFSL8, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL8:DWFSL8, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL8:DWFSL8, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL8:DWFSL8, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL8:DWFSL8, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL8_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL8:DWFSL8, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL9:DRFSL9, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_S_READ = FSL_S_Read, DIR = O, BUS = SFSL9:DRFSL9, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL9:DRFSL9, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL9:DRFSL9, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL9:DRFSL9, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL9:DWFSL9, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL9:DWFSL9, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL9:DWFSL9, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL9:DWFSL9, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL9_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL9:DWFSL9, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL10:DRFSL10, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_S_READ = FSL_S_Read, DIR = O, BUS = SFSL10:DRFSL10, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL10:DRFSL10, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL10:DRFSL10, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL10:DRFSL10, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL10:DWFSL10, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL10:DWFSL10, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL10:DWFSL10, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL10:DWFSL10, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL10_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL10:DWFSL10, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL11:DRFSL11, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_S_READ = FSL_S_Read, DIR = O, BUS = SFSL11:DRFSL11, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL11:DRFSL11, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL11:DRFSL11, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL11:DRFSL11, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL11:DWFSL11, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL11:DWFSL11, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL11:DWFSL11, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL11:DWFSL11, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL11_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL11:DWFSL11, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL12:DRFSL12, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_S_READ = FSL_S_Read, DIR = O, BUS = SFSL12:DRFSL12, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL12:DRFSL12, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL12:DRFSL12, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL12:DRFSL12, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL12:DWFSL12, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL12:DWFSL12, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL12:DWFSL12, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL12:DWFSL12, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL12_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL12:DWFSL12, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL13:DRFSL13, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_S_READ = FSL_S_Read, DIR = O, BUS = SFSL13:DRFSL13, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL13:DRFSL13, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL13:DRFSL13, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL13:DRFSL13, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL13:DWFSL13, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL13:DWFSL13, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL13:DWFSL13, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL13:DWFSL13, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL13_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL13:DWFSL13, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL14:DRFSL14, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_S_READ = FSL_S_Read, DIR = O, BUS = SFSL14:DRFSL14, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL14:DRFSL14, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL14:DRFSL14, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL14:DRFSL14, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL14:DWFSL14, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL14:DWFSL14, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL14:DWFSL14, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL14:DWFSL14, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL14_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL14:DWFSL14, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_S_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = SFSL15:DRFSL15, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_S_READ = FSL_S_Read, DIR = O, BUS = SFSL15:DRFSL15, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_S_DATA = FSL_S_Data, DIR = I, VEC = [0:C_FSL_DATA_SIZE-1], BUS = SFSL15:DRFSL15, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_S_CONTROL = FSL_S_Control, DIR = I, BUS = SFSL15:DRFSL15, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_S_EXISTS = FSL_S_Exists, DIR = I, BUS = SFSL15:DRFSL15, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_M_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = MFSL15:DWFSL15, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_M_WRITE = FSL_M_Write, DIR = O, BUS = MFSL15:DWFSL15, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_M_DATA = FSL_M_Data, DIR = O, VEC = [0:C_FSL_DATA_SIZE-1], BUS = MFSL15:DWFSL15, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_M_CONTROL = FSL_M_Control, DIR = O, BUS = MFSL15:DWFSL15, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL15_M_FULL = FSL_M_Full, DIR = I, BUS = MFSL15:DWFSL15, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M0_AXIS_TLAST = TLAST, BUS = M0_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M0_AXIS_TDATA = TDATA, BUS = M0_AXIS, DIR = O, VEC = [C_M0_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M0_AXIS_TVALID = TVALID, BUS = M0_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M0_AXIS_TREADY = TREADY, BUS = M0_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S0_AXIS_TLAST = TLAST, BUS = S0_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S0_AXIS_TDATA = TDATA, BUS = S0_AXIS, DIR = I, VEC = [C_S0_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S0_AXIS_TVALID = TVALID, BUS = S0_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S0_AXIS_TREADY = TREADY, BUS = S0_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M1_AXIS_TLAST = TLAST, BUS = M1_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M1_AXIS_TDATA = TDATA, BUS = M1_AXIS, DIR = O, VEC = [C_M1_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M1_AXIS_TVALID = TVALID, BUS = M1_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M1_AXIS_TREADY = TREADY, BUS = M1_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXIS_TLAST = TLAST, BUS = S1_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXIS_TDATA = TDATA, BUS = S1_AXIS, DIR = I, VEC = [C_S1_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXIS_TVALID = TVALID, BUS = S1_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S1_AXIS_TREADY = TREADY, BUS = S1_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M2_AXIS_TLAST = TLAST, BUS = M2_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M2_AXIS_TDATA = TDATA, BUS = M2_AXIS, DIR = O, VEC = [C_M2_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M2_AXIS_TVALID = TVALID, BUS = M2_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M2_AXIS_TREADY = TREADY, BUS = M2_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXIS_TLAST = TLAST, BUS = S2_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXIS_TDATA = TDATA, BUS = S2_AXIS, DIR = I, VEC = [C_S2_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXIS_TVALID = TVALID, BUS = S2_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S2_AXIS_TREADY = TREADY, BUS = S2_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M3_AXIS_TLAST = TLAST, BUS = M3_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M3_AXIS_TDATA = TDATA, BUS = M3_AXIS, DIR = O, VEC = [C_M3_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M3_AXIS_TVALID = TVALID, BUS = M3_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M3_AXIS_TREADY = TREADY, BUS = M3_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXIS_TLAST = TLAST, BUS = S3_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXIS_TDATA = TDATA, BUS = S3_AXIS, DIR = I, VEC = [C_S3_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXIS_TVALID = TVALID, BUS = S3_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S3_AXIS_TREADY = TREADY, BUS = S3_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M4_AXIS_TLAST = TLAST, BUS = M4_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M4_AXIS_TDATA = TDATA, BUS = M4_AXIS, DIR = O, VEC = [C_M4_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M4_AXIS_TVALID = TVALID, BUS = M4_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M4_AXIS_TREADY = TREADY, BUS = M4_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXIS_TLAST = TLAST, BUS = S4_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXIS_TDATA = TDATA, BUS = S4_AXIS, DIR = I, VEC = [C_S4_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXIS_TVALID = TVALID, BUS = S4_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S4_AXIS_TREADY = TREADY, BUS = S4_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M5_AXIS_TLAST = TLAST, BUS = M5_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M5_AXIS_TDATA = TDATA, BUS = M5_AXIS, DIR = O, VEC = [C_M5_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M5_AXIS_TVALID = TVALID, BUS = M5_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M5_AXIS_TREADY = TREADY, BUS = M5_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXIS_TLAST = TLAST, BUS = S5_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXIS_TDATA = TDATA, BUS = S5_AXIS, DIR = I, VEC = [C_S5_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXIS_TVALID = TVALID, BUS = S5_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S5_AXIS_TREADY = TREADY, BUS = S5_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M6_AXIS_TLAST = TLAST, BUS = M6_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M6_AXIS_TDATA = TDATA, BUS = M6_AXIS, DIR = O, VEC = [C_M6_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M6_AXIS_TVALID = TVALID, BUS = M6_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M6_AXIS_TREADY = TREADY, BUS = M6_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXIS_TLAST = TLAST, BUS = S6_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXIS_TDATA = TDATA, BUS = S6_AXIS, DIR = I, VEC = [C_S6_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXIS_TVALID = TVALID, BUS = S6_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S6_AXIS_TREADY = TREADY, BUS = S6_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M7_AXIS_TLAST = TLAST, BUS = M7_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M7_AXIS_TDATA = TDATA, BUS = M7_AXIS, DIR = O, VEC = [C_M7_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M7_AXIS_TVALID = TVALID, BUS = M7_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M7_AXIS_TREADY = TREADY, BUS = M7_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXIS_TLAST = TLAST, BUS = S7_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXIS_TDATA = TDATA, BUS = S7_AXIS, DIR = I, VEC = [C_S7_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXIS_TVALID = TVALID, BUS = S7_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S7_AXIS_TREADY = TREADY, BUS = S7_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M8_AXIS_TLAST = TLAST, BUS = M8_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M8_AXIS_TDATA = TDATA, BUS = M8_AXIS, DIR = O, VEC = [C_M8_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M8_AXIS_TVALID = TVALID, BUS = M8_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M8_AXIS_TREADY = TREADY, BUS = M8_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S8_AXIS_TLAST = TLAST, BUS = S8_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S8_AXIS_TDATA = TDATA, BUS = S8_AXIS, DIR = I, VEC = [C_S8_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S8_AXIS_TVALID = TVALID, BUS = S8_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S8_AXIS_TREADY = TREADY, BUS = S8_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M9_AXIS_TLAST = TLAST, BUS = M9_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M9_AXIS_TDATA = TDATA, BUS = M9_AXIS, DIR = O, VEC = [C_M9_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M9_AXIS_TVALID = TVALID, BUS = M9_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M9_AXIS_TREADY = TREADY, BUS = M9_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S9_AXIS_TLAST = TLAST, BUS = S9_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S9_AXIS_TDATA = TDATA, BUS = S9_AXIS, DIR = I, VEC = [C_S9_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S9_AXIS_TVALID = TVALID, BUS = S9_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S9_AXIS_TREADY = TREADY, BUS = S9_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M10_AXIS_TLAST = TLAST, BUS = M10_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M10_AXIS_TDATA = TDATA, BUS = M10_AXIS, DIR = O, VEC = [C_M10_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M10_AXIS_TVALID = TVALID, BUS = M10_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M10_AXIS_TREADY = TREADY, BUS = M10_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S10_AXIS_TLAST = TLAST, BUS = S10_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S10_AXIS_TDATA = TDATA, BUS = S10_AXIS, DIR = I, VEC = [C_S10_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S10_AXIS_TVALID = TVALID, BUS = S10_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S10_AXIS_TREADY = TREADY, BUS = S10_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M11_AXIS_TLAST = TLAST, BUS = M11_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M11_AXIS_TDATA = TDATA, BUS = M11_AXIS, DIR = O, VEC = [C_M11_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M11_AXIS_TVALID = TVALID, BUS = M11_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M11_AXIS_TREADY = TREADY, BUS = M11_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S11_AXIS_TLAST = TLAST, BUS = S11_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S11_AXIS_TDATA = TDATA, BUS = S11_AXIS, DIR = I, VEC = [C_S11_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S11_AXIS_TVALID = TVALID, BUS = S11_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S11_AXIS_TREADY = TREADY, BUS = S11_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M12_AXIS_TLAST = TLAST, BUS = M12_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M12_AXIS_TDATA = TDATA, BUS = M12_AXIS, DIR = O, VEC = [C_M12_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M12_AXIS_TVALID = TVALID, BUS = M12_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M12_AXIS_TREADY = TREADY, BUS = M12_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S12_AXIS_TLAST = TLAST, BUS = S12_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S12_AXIS_TDATA = TDATA, BUS = S12_AXIS, DIR = I, VEC = [C_S12_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S12_AXIS_TVALID = TVALID, BUS = S12_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S12_AXIS_TREADY = TREADY, BUS = S12_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M13_AXIS_TLAST = TLAST, BUS = M13_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M13_AXIS_TDATA = TDATA, BUS = M13_AXIS, DIR = O, VEC = [C_M13_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M13_AXIS_TVALID = TVALID, BUS = M13_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M13_AXIS_TREADY = TREADY, BUS = M13_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S13_AXIS_TLAST = TLAST, BUS = S13_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S13_AXIS_TDATA = TDATA, BUS = S13_AXIS, DIR = I, VEC = [C_S13_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S13_AXIS_TVALID = TVALID, BUS = S13_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S13_AXIS_TREADY = TREADY, BUS = S13_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M14_AXIS_TLAST = TLAST, BUS = M14_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M14_AXIS_TDATA = TDATA, BUS = M14_AXIS, DIR = O, VEC = [C_M14_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M14_AXIS_TVALID = TVALID, BUS = M14_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M14_AXIS_TREADY = TREADY, BUS = M14_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S14_AXIS_TLAST = TLAST, BUS = S14_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S14_AXIS_TDATA = TDATA, BUS = S14_AXIS, DIR = I, VEC = [C_S14_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S14_AXIS_TVALID = TVALID, BUS = S14_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S14_AXIS_TREADY = TREADY, BUS = S14_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M15_AXIS_TLAST = TLAST, BUS = M15_AXIS, DIR = O, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M15_AXIS_TDATA = TDATA, BUS = M15_AXIS, DIR = O, VEC = [C_M15_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M15_AXIS_TVALID = TVALID, BUS = M15_AXIS, DIR = O, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M15_AXIS_TREADY = TREADY, BUS = M15_AXIS, DIR = I, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S15_AXIS_TLAST = TLAST, BUS = S15_AXIS, DIR = I, DEFAULT = TLAST, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S15_AXIS_TDATA = TDATA, BUS = S15_AXIS, DIR = I, VEC = [C_S15_AXIS_DATA_WIDTH-1:0], DEFAULT = TDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S15_AXIS_TVALID = TVALID, BUS = S15_AXIS, DIR = I, DEFAULT = TVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S15_AXIS_TREADY = TREADY, BUS = S15_AXIS, DIR = O, DEFAULT = TREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT ICACHE_FSL_IN_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = IXCL, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IXCL
 PORT ICACHE_FSL_IN_READ = FSL_S_Read, DIR = O, BUS = IXCL, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IXCL
 PORT ICACHE_FSL_IN_DATA = FSL_S_Data, DIR = I, VEC = [0:31], BUS = IXCL, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IXCL
 PORT ICACHE_FSL_IN_CONTROL = FSL_S_Control, DIR = I, BUS = IXCL, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IXCL
 PORT ICACHE_FSL_IN_EXISTS = FSL_S_Exists, DIR = I, BUS = IXCL, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IXCL
 PORT ICACHE_FSL_OUT_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = IXCL, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IXCL
 PORT ICACHE_FSL_OUT_WRITE = FSL_M_Write, DIR = O, BUS = IXCL, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IXCL
 PORT ICACHE_FSL_OUT_DATA = FSL_M_Data, DIR = O, VEC = [0:31], BUS = IXCL, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IXCL
 PORT ICACHE_FSL_OUT_CONTROL = FSL_M_Control, DIR = O, BUS = IXCL, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IXCL
 PORT ICACHE_FSL_OUT_FULL = FSL_M_Full, DIR = I, BUS = IXCL, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = IXCL
 PORT DCACHE_FSL_IN_CLK = FSL_S_Clk, DIR = O, SIGIS = CLK, BUS = DXCL, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DXCL
 PORT DCACHE_FSL_IN_READ = FSL_S_Read, DIR = O, BUS = DXCL, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DXCL
 PORT DCACHE_FSL_IN_DATA = FSL_S_Data, DIR = I, VEC = [0:31], BUS = DXCL, DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DXCL
 PORT DCACHE_FSL_IN_CONTROL = FSL_S_Control, DIR = I, BUS = DXCL, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DXCL
 PORT DCACHE_FSL_IN_EXISTS = FSL_S_Exists, DIR = I, BUS = DXCL, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DXCL
 PORT DCACHE_FSL_OUT_CLK = FSL_M_Clk, DIR = O, SIGIS = CLK, BUS = DXCL, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DXCL
 PORT DCACHE_FSL_OUT_WRITE = FSL_M_Write, DIR = O, BUS = DXCL, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DXCL
 PORT DCACHE_FSL_OUT_DATA = FSL_M_Data, DIR = O, VEC = [0:31], BUS = DXCL, DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DXCL
 PORT DCACHE_FSL_OUT_CONTROL = FSL_M_Control, DIR = O, BUS = DXCL, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DXCL
 PORT DCACHE_FSL_OUT_FULL = FSL_M_Full, DIR = I, BUS = DXCL, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = DXCL
END

BEGIN plb_v46
 PARAMETER INSTANCE = mb_plb
 PARAMETER C_PLBV46_NUM_MASTERS = 4, DT = integer, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = MPLB_Rst:M_ABus:M_UABus:M_BE:M_RNW:M_abort:M_busLock:M_TAttribute:M_lockErr:M_MSize:M_priority:M_rdBurst:M_request:M_size:M_type:M_wrBurst:M_wrDBus:Sl_MRdErr:Sl_MWrErr:Sl_MBusy:Sl_MIRQ:PLB_MIRQ:PLB_MAddrAck:PLB_MTimeout:PLB_MBusy:PLB_MRdErr:PLB_MWrErr:PLB_MRdBTerm:PLB_MRdDAck:PLB_MRdDBus:PLB_MRdWdAddr:PLB_MRearbitrate:PLB_MWrBTerm:PLB_MWrDAck:PLB_MSSize:PLB_SMRdErr:PLB_SMWrErr:PLB_SMBusy, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 4
 PARAMETER C_PLBV46_NUM_SLAVES = 8, DT = integer, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB_Rst:Sl_addrAck:Sl_MRdErr:Sl_MWrErr:Sl_MBusy:Sl_rdBTerm:Sl_rdComp:Sl_rdDAck:Sl_rdDBus:Sl_rdWdAddr:Sl_rearbitrate:Sl_SSize:Sl_wait:Sl_wrBTerm:Sl_wrComp:Sl_wrDAck:Sl_MIRQ:PLB_rdPrim:PLB_wrPrim, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 8
 PARAMETER C_PLBV46_MID_WIDTH = 2, DT = integer, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB_masterID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 2
 PARAMETER C_PLBV46_AWIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_PLBV46_DWIDTH = 64, DT = integer, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = M_BE:M_wrDBus:Sl_rdDBus:PLB_BE:PLB_MRdDBus:PLB_wrDBus:PLB_SrdDBus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 64
 PARAMETER C_DCR_INTFCE = 0, DT = integer, BUS = SDCR, RANGE = (0,1), ISVALID = (C_P2P==0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_BASEADDR:C_HIGHADDR, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_BASEADDR = 0b1111111111, DT = std_logic_vector, BUS = SDCR, MIN_SIZE = 0x08, ASSIGNMENT = REQUIRE, ISVALID = (C_DCR_INTFCE==1), ADDR_TYPE = REGISTER, PAIR = C_HIGHADDR, ADDRESS = BASE, BITWIDTH = 10, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0b1111111111, RESOLVED_BUS = 
 PARAMETER C_HIGHADDR = 0b0000000000, DT = std_logic_vector, ASSIGNMENT = REQUIRE, ISVALID = (C_DCR_INTFCE==1), BUS = SDCR, ADDR_TYPE = REGISTER, PAIR = C_BASEADDR, ADDRESS = HIGH, BITWIDTH = 10, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0b0000000000, RESOLVED_BUS = 
 PARAMETER C_DCR_AWIDTH = 10, DT = integer, BUS = SDCR, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = DCR_ABus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 10, RESOLVED_BUS = 
 PARAMETER C_DCR_DWIDTH = 32, DT = integer, BUS = SDCR, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = PLB_dcrDBus:DCR_DBus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_EXT_RESET_HIGH = 1, DT = integer, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_IRQ_ACTIVE = 1, DT = std_logic, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_NUM_CLK_PLB2OPB_REARB = 5, DT = integer, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 5
 PARAMETER C_ADDR_PIPELINING_TYPE = 1, DT = integer, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_FAMILY = virtex5, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex5
 PARAMETER C_P2P = 0, DT = integer, RANGE = (0,1), ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_DCR_INTFCE, MPD_VALUE = 0
 PARAMETER C_ARB_TYPE = 0, DT = integer, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_83_3333MHzPLL0, DIR = I, SIGIS = CLK, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_83_3333MHzPLL0
 PORT SYS_Rst = sys_bus_reset, DIR = I, SIGIS = RST, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = sys_bus_reset
 PORT PLB_Rst = PLB_Rst, DIR = O, SIGIS = RST, DEFAULT = PLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT SPLB_Rst = SPLB_Rst, DIR = O, VEC = [0:C_PLBV46_NUM_SLAVES-1], SIGIS = RST, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT MPLB_Rst = MPLB_Rst, DIR = O, VEC = [0:C_PLBV46_NUM_MASTERS-1], SIGIS = RST, DEFAULT = MPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_dcrAck = Sl_dcrAck, DIR = O, BUS = SDCR, DEFAULT = Sl_dcrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_dcrDBus = Sl_dcrDBus, DIR = O, VEC = [0:C_DCR_DWIDTH-1], BUS = SDCR, DEFAULT = Sl_dcrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DCR_ABus = DCR_ABus, DIR = I, VEC = [0:C_DCR_AWIDTH-1], BUS = SDCR, DEFAULT = DCR_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DCR_DBus = DCR_Sl_DBus, DIR = I, VEC = [0:C_DCR_DWIDTH-1], BUS = SDCR, DEFAULT = DCR_Sl_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DCR_Read = DCR_Read, DIR = I, BUS = SDCR, DEFAULT = DCR_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT DCR_Write = DCR_Write, DIR = I, BUS = SDCR, DEFAULT = DCR_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT M_ABus = M_ABus, DIR = I, VEC = [0:(C_PLBV46_NUM_MASTERS*32)-1], DEFAULT = M_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_UABus = M_UABus, DIR = I, VEC = [0:(C_PLBV46_NUM_MASTERS*32)-1], DEFAULT = M_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_BE = M_BE, DIR = I, VEC = [0:(C_PLBV46_NUM_MASTERS*(C_PLBV46_DWIDTH/8))-1], DEFAULT = M_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_RNW = M_RNW, DIR = I, VEC = [0:C_PLBV46_NUM_MASTERS-1], DEFAULT = M_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_abort = M_abort, DIR = I, VEC = [0:C_PLBV46_NUM_MASTERS-1], DEFAULT = M_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_busLock = M_busLock, DIR = I, VEC = [0:C_PLBV46_NUM_MASTERS-1], DEFAULT = M_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_TAttribute = M_TAttribute, DIR = I, VEC = [0:(C_PLBV46_NUM_MASTERS*16)-1], DEFAULT = M_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_lockErr = M_lockErr, DIR = I, VEC = [0:C_PLBV46_NUM_MASTERS-1], DEFAULT = M_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_MSize = M_MSize, DIR = I, VEC = [0:(C_PLBV46_NUM_MASTERS*2)-1], DEFAULT = M_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_priority = M_priority, DIR = I, VEC = [0:(C_PLBV46_NUM_MASTERS*2)-1], DEFAULT = M_priority, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_rdBurst = M_rdBurst, DIR = I, VEC = [0:C_PLBV46_NUM_MASTERS-1], DEFAULT = M_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_request = M_request, DIR = I, VEC = [0:C_PLBV46_NUM_MASTERS-1], DEFAULT = M_request, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_size = M_size, DIR = I, VEC = [0:(C_PLBV46_NUM_MASTERS*4)-1], DEFAULT = M_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_type = M_type, DIR = I, VEC = [0:(C_PLBV46_NUM_MASTERS*3)-1], DEFAULT = M_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_wrBurst = M_wrBurst, DIR = I, VEC = [0:C_PLBV46_NUM_MASTERS-1], DEFAULT = M_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_wrDBus = M_wrDBus, DIR = I, VEC = [0:(C_PLBV46_NUM_MASTERS*C_PLBV46_DWIDTH)-1], DEFAULT = M_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_addrAck = Sl_addrAck, DIR = I, VEC = [0:C_PLBV46_NUM_SLAVES-1], DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_MRdErr = Sl_MRdErr, DIR = I, VEC = [0:(C_PLBV46_NUM_SLAVES*C_PLBV46_NUM_MASTERS)-1], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_MWrErr = Sl_MWrErr, DIR = I, VEC = [0:(C_PLBV46_NUM_SLAVES*C_PLBV46_NUM_MASTERS)-1], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_MBusy = Sl_MBusy, DIR = I, VEC = [0:C_PLBV46_NUM_SLAVES*C_PLBV46_NUM_MASTERS - 1 ], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_rdBTerm = Sl_rdBTerm, DIR = I, VEC = [0:C_PLBV46_NUM_SLAVES-1], DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_rdComp = Sl_rdComp, DIR = I, VEC = [0:C_PLBV46_NUM_SLAVES-1], DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_rdDAck = Sl_rdDAck, DIR = I, VEC = [0:C_PLBV46_NUM_SLAVES-1], DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_rdDBus = Sl_rdDBus, DIR = I, VEC = [0:C_PLBV46_NUM_SLAVES*C_PLBV46_DWIDTH-1], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_rdWdAddr = Sl_rdWdAddr, DIR = I, VEC = [0:C_PLBV46_NUM_SLAVES*4-1], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_rearbitrate = Sl_rearbitrate, DIR = I, VEC = [0:C_PLBV46_NUM_SLAVES-1], DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_SSize = Sl_SSize, DIR = I, VEC = [0:C_PLBV46_NUM_SLAVES*2-1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_wait = Sl_wait, DIR = I, VEC = [0:C_PLBV46_NUM_SLAVES-1], DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_wrBTerm = Sl_wrBTerm, DIR = I, VEC = [0:C_PLBV46_NUM_SLAVES-1], DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_wrComp = Sl_wrComp, DIR = I, VEC = [0:C_PLBV46_NUM_SLAVES-1], DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_wrDAck = Sl_wrDAck, DIR = I, VEC = [0:C_PLBV46_NUM_SLAVES-1], DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_MIRQ = Sl_MIRQ, DIR = I, VEC = [0:C_PLBV46_NUM_SLAVES*C_PLBV46_NUM_MASTERS-1], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_MIRQ = PLB_MIRQ, DIR = O, VEC = [0:C_PLBV46_NUM_MASTERS-1], DEFAULT = PLB_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_ABus = PLB_ABus, DIR = O, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_UABus = PLB_UABus, DIR = O, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_BE = PLB_BE, DIR = O, VEC = [0:(C_PLBV46_DWIDTH/8)-1], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_MAddrAck = PLB_MAddrAck, DIR = O, VEC = [0:C_PLBV46_NUM_MASTERS-1], DEFAULT = PLB_MAddrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_MTimeout = PLB_MTimeout, DIR = O, VEC = [0:C_PLBV46_NUM_MASTERS-1], DEFAULT = PLB_MTimeout, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_MBusy = PLB_MBusy, DIR = O, VEC = [0:C_PLBV46_NUM_MASTERS-1], DEFAULT = PLB_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_MRdErr = PLB_MRdErr, DIR = O, VEC = [0:C_PLBV46_NUM_MASTERS-1], DEFAULT = PLB_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_MWrErr = PLB_MWrErr, DIR = O, VEC = [0:C_PLBV46_NUM_MASTERS-1], DEFAULT = PLB_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_MRdBTerm = PLB_MRdBTerm, DIR = O, VEC = [0:C_PLBV46_NUM_MASTERS-1], DEFAULT = PLB_MRdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_MRdDAck = PLB_MRdDAck, DIR = O, VEC = [0:C_PLBV46_NUM_MASTERS-1], DEFAULT = PLB_MRdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_MRdDBus = PLB_MRdDBus, DIR = O, VEC = [0:(C_PLBV46_NUM_MASTERS*C_PLBV46_DWIDTH)-1], DEFAULT = PLB_MRdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_MRdWdAddr = PLB_MRdWdAddr, DIR = O, VEC = [0:(C_PLBV46_NUM_MASTERS*4)-1], DEFAULT = PLB_MRdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_MRearbitrate = PLB_MRearbitrate, DIR = O, VEC = [0:C_PLBV46_NUM_MASTERS-1], DEFAULT = PLB_MRearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_MWrBTerm = PLB_MWrBTerm, DIR = O, VEC = [0:C_PLBV46_NUM_MASTERS-1], DEFAULT = PLB_MWrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_MWrDAck = PLB_MWrDAck, DIR = O, VEC = [0:C_PLBV46_NUM_MASTERS-1], DEFAULT = PLB_MWrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_MSSize = PLB_MSSize, DIR = O, VEC = [0:(C_PLBV46_NUM_MASTERS*2)-1], DEFAULT = PLB_MSSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_PAValid = PLB_PAValid, DIR = O, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_RNW = PLB_RNW, DIR = O, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_SAValid = PLB_SAValid, DIR = O, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_abort = PLB_abort, DIR = O, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_busLock = PLB_busLock, DIR = O, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_TAttribute = PLB_TAttribute, DIR = O, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_lockErr = PLB_lockErr, DIR = O, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_masterID = PLB_masterID, DIR = O, VEC = [0:C_PLBV46_MID_WIDTH-1], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_MSize = PLB_MSize, DIR = O, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_rdPendPri = PLB_rdPendPri, DIR = O, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_wrPendPri = PLB_wrPendPri, DIR = O, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_rdPendReq = PLB_rdPendReq, DIR = O, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_wrPendReq = PLB_wrPendReq, DIR = O, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_rdBurst = PLB_rdBurst, DIR = O, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_rdPrim = PLB_rdPrim, DIR = O, VEC = [0:C_PLBV46_NUM_SLAVES-1], DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_reqPri = PLB_reqPri, DIR = O, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_size = PLB_size, DIR = O, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_type = PLB_type, DIR = O, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_wrBurst = PLB_wrBurst, DIR = O, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_wrDBus = PLB_wrDBus, DIR = O, VEC = [0:C_PLBV46_DWIDTH-1], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_wrPrim = PLB_wrPrim, DIR = O, VEC = [0:C_PLBV46_NUM_SLAVES-1], DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_SaddrAck = PLB_SaddrAck, DIR = O, DEFAULT = PLB_SaddrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_SMRdErr = PLB_SMRdErr, DIR = O, VEC = [0:C_PLBV46_NUM_MASTERS-1], DEFAULT = PLB_SMRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_SMWrErr = PLB_SMWrErr, DIR = O, VEC = [0:C_PLBV46_NUM_MASTERS-1], DEFAULT = PLB_SMWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_SMBusy = PLB_SMBusy, DIR = O, VEC = [0:C_PLBV46_NUM_MASTERS-1], DEFAULT = PLB_SMBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_SrdBTerm = PLB_SrdBTerm, DIR = O, DEFAULT = PLB_SrdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_SrdComp = PLB_SrdComp, DIR = O, DEFAULT = PLB_SrdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_SrdDAck = PLB_SrdDAck, DIR = O, DEFAULT = PLB_SrdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_SrdDBus = PLB_SrdDBus, DIR = O, VEC = [0:C_PLBV46_DWIDTH-1], DEFAULT = PLB_SrdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_SrdWdAddr = PLB_SrdWdAddr, DIR = O, VEC = [0:3], DEFAULT = PLB_SrdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_Srearbitrate = PLB_Srearbitrate, DIR = O, DEFAULT = PLB_Srearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_Sssize = PLB_Sssize, DIR = O, VEC = [0:1], DEFAULT = PLB_Sssize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_Swait = PLB_Swait, DIR = O, DEFAULT = PLB_Swait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_SwrBTerm = PLB_SwrBTerm, DIR = O, DEFAULT = PLB_SwrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_SwrComp = PLB_SwrComp, DIR = O, DEFAULT = PLB_SwrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT PLB_SwrDAck = PLB_SwrDAck, DIR = O, DEFAULT = PLB_SwrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER C_LMB_NUM_SLAVES = 4, DT = integer, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = Sl_DBus:Sl_Ready:Sl_Wait:Sl_UE:Sl_CE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 4
 PARAMETER C_LMB_AWIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_ABus:LMB_ABus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_LMB_DWIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_DBus:M_BE:Sl_DBus:LMB_ReadDBus:LMB_WriteDBus:LMB_BE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_EXT_RESET_HIGH = 1, DT = integer, RANGE = (0,1), IO_IF = reset_0, IO_IS = polarity, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_83_3333MHzPLL0, DIR = I, SIGIS = CLK, ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_83_3333MHzPLL0
 PORT SYS_Rst = sys_bus_reset, DIR = I, SIGIS = RST, ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = sys_bus_reset
 PORT LMB_Rst = LMB_Rst, DIR = O, SIGIS = RST, DEFAULT = LMB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_ABus = M_ABus, DIR = I, VEC = [0:C_LMB_AWIDTH-1], DEFAULT = M_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_ReadStrobe = M_ReadStrobe, DIR = I, DEFAULT = M_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_WriteStrobe = M_WriteStrobe, DIR = I, DEFAULT = M_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AddrStrobe = M_AddrStrobe, DIR = I, DEFAULT = M_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_DBus = M_DBus, DIR = I, VEC = [0:C_LMB_DWIDTH-1], DEFAULT = M_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_BE = M_BE, DIR = I, VEC = [0:(C_LMB_DWIDTH+7)/8-1], DEFAULT = M_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_DBus = Sl_DBus, DIR = I, VEC = [0:(C_LMB_DWIDTH*C_LMB_NUM_SLAVES)-1], INITIALVAL = VCC, DEFAULT = Sl_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_Ready = Sl_Ready, DIR = I, VEC = [0:C_LMB_NUM_SLAVES-1], INITIALVAL = VCC, DEFAULT = Sl_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_Wait = Sl_Wait, DIR = I, VEC = [0:C_LMB_NUM_SLAVES-1], INITIALVAL = GND, DEFAULT = Sl_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_UE = Sl_UE, DIR = I, VEC = [0:C_LMB_NUM_SLAVES-1], INITIALVAL = GND, DEFAULT = Sl_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_CE = Sl_CE, DIR = I, VEC = [0:C_LMB_NUM_SLAVES-1], INITIALVAL = GND, DEFAULT = Sl_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_ABus = LMB_ABus, DIR = O, VEC = [0:C_LMB_AWIDTH-1], DEFAULT = LMB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_ReadStrobe = LMB_ReadStrobe, DIR = O, DEFAULT = LMB_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_WriteStrobe = LMB_WriteStrobe, DIR = O, DEFAULT = LMB_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_AddrStrobe = LMB_AddrStrobe, DIR = O, DEFAULT = LMB_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_ReadDBus = LMB_ReadDBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], DEFAULT = LMB_ReadDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_WriteDBus = LMB_WriteDBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], DEFAULT = LMB_WriteDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_Ready = LMB_Ready, DIR = O, DEFAULT = LMB_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_Wait = LMB_Wait, DIR = O, DEFAULT = LMB_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_UE = LMB_UE, DIR = O, DEFAULT = LMB_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_CE = LMB_CE, DIR = O, DEFAULT = LMB_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_BE = LMB_BE, DIR = O, VEC = [0:(C_LMB_DWIDTH+7)/8-1], DEFAULT = LMB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER C_LMB_NUM_SLAVES = 4, DT = integer, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = Sl_DBus:Sl_Ready:Sl_Wait:Sl_UE:Sl_CE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 4
 PARAMETER C_LMB_AWIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_ABus:LMB_ABus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_LMB_DWIDTH = 32, DT = integer, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = M_DBus:M_BE:Sl_DBus:LMB_ReadDBus:LMB_WriteDBus:LMB_BE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32
 PARAMETER C_EXT_RESET_HIGH = 1, DT = integer, RANGE = (0,1), IO_IF = reset_0, IO_IS = polarity, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_83_3333MHzPLL0, DIR = I, SIGIS = CLK, ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_83_3333MHzPLL0
 PORT SYS_Rst = sys_bus_reset, DIR = I, SIGIS = RST, ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = sys_bus_reset
 PORT LMB_Rst = LMB_Rst, DIR = O, SIGIS = RST, DEFAULT = LMB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_ABus = M_ABus, DIR = I, VEC = [0:C_LMB_AWIDTH-1], DEFAULT = M_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_ReadStrobe = M_ReadStrobe, DIR = I, DEFAULT = M_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_WriteStrobe = M_WriteStrobe, DIR = I, DEFAULT = M_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_AddrStrobe = M_AddrStrobe, DIR = I, DEFAULT = M_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_DBus = M_DBus, DIR = I, VEC = [0:C_LMB_DWIDTH-1], DEFAULT = M_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT M_BE = M_BE, DIR = I, VEC = [0:(C_LMB_DWIDTH+7)/8-1], DEFAULT = M_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_DBus = Sl_DBus, DIR = I, VEC = [0:(C_LMB_DWIDTH*C_LMB_NUM_SLAVES)-1], INITIALVAL = VCC, DEFAULT = Sl_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_Ready = Sl_Ready, DIR = I, VEC = [0:C_LMB_NUM_SLAVES-1], INITIALVAL = VCC, DEFAULT = Sl_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_Wait = Sl_Wait, DIR = I, VEC = [0:C_LMB_NUM_SLAVES-1], INITIALVAL = GND, DEFAULT = Sl_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_UE = Sl_UE, DIR = I, VEC = [0:C_LMB_NUM_SLAVES-1], INITIALVAL = GND, DEFAULT = Sl_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Sl_CE = Sl_CE, DIR = I, VEC = [0:C_LMB_NUM_SLAVES-1], INITIALVAL = GND, DEFAULT = Sl_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_ABus = LMB_ABus, DIR = O, VEC = [0:C_LMB_AWIDTH-1], DEFAULT = LMB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_ReadStrobe = LMB_ReadStrobe, DIR = O, DEFAULT = LMB_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_WriteStrobe = LMB_WriteStrobe, DIR = O, DEFAULT = LMB_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_AddrStrobe = LMB_AddrStrobe, DIR = O, DEFAULT = LMB_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_ReadDBus = LMB_ReadDBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], DEFAULT = LMB_ReadDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_WriteDBus = LMB_WriteDBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], DEFAULT = LMB_WriteDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_Ready = LMB_Ready, DIR = O, DEFAULT = LMB_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_Wait = LMB_Wait, DIR = O, DEFAULT = LMB_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_UE = LMB_UE, DIR = O, DEFAULT = LMB_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_CE = LMB_CE, DIR = O, DEFAULT = LMB_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT LMB_BE = LMB_BE, DIR = O, VEC = [0:(C_LMB_DWIDTH+7)/8-1], DEFAULT = LMB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_WRITE_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_READ_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S_AXI_CTRL_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_BASEADDR = 0x00000000, DT = std_logic_vector(0 to 31), BUS = SLMB, ADDRESS = BASE, PAIR = C_HIGHADDR, MIN_SIZE = 0x800, ADDR_TYPE = MEMORY, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, MHS_VALUE = 0x00000000, RESOLVED_BUS = SLMB
 PARAMETER C_HIGHADDR = 0x00001fff, DT = std_logic_vector(0 to 31), BUS = SLMB, ADDRESS = HIGH, PAIR = C_BASEADDR, ADDR_TYPE = MEMORY, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0x00001fff, RESOLVED_BUS = SLMB
 PARAMETER C_FAMILY = virtex5, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex5
 PARAMETER C_MASK = 0x00800000, DT = std_logic_vector(0 to 31), SYSLEVEL_UPDATE_VALUE_PROC = update_syslevel_mask, ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00800000
 PARAMETER C_LMB_AWIDTH = 32, DT = integer, BUS = SLMB, RANGE = (32:32), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = LMB_ABus:BRAM_Addr_A, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = SLMB
 PARAMETER C_LMB_DWIDTH = 32, DT = integer, BUS = SLMB, RANGE = (32:32), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = LMB_WriteDBus:LMB_BE:Sl_DBus:BRAM_WEN_A:BRAM_Din_A:BRAM_Dout_A, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = SLMB
 PARAMETER C_ECC = 0, DT = integer, RANGE = (0:1), AFFECTS_PORTS_VEC = BRAM_WEN_A:BRAM_Din_A:BRAM_Dout_A, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_INTERCONNECT:C_FAULT_INJECT:C_CE_FAILING_REGISTERS:C_UE_FAILING_REGISTERS:C_ECC_STATUS_REGISTERS:C_ECC_ONOFF_REGISTER:C_ECC_ONOFF_RESET_VALUE:C_CE_COUNTER_WIDTH:C_WRITE_ACCESS, MPD_VALUE = 0
 PARAMETER C_INTERCONNECT = 0, DT = integer, RANGE = (0:2), VALUES = (0=None, 1=PLBv46, 2=AXI), ISVALID = (C_ECC == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_FAULT_INJECT:C_CE_FAILING_REGISTERS:C_UE_FAILING_REGISTERS:C_ECC_STATUS_REGISTERS:C_ECC_ONOFF_REGISTER:C_ECC_ONOFF_RESET_VALUE:C_CE_COUNTER_WIDTH:C_SPLB_CTRL_BASEADDR:C_SPLB_CTRL_HIGHADDR:C_SPLB_CTRL_AWIDTH:C_SPLB_CTRL_DWIDTH:C_SPLB_CTRL_P2P:C_SPLB_CTRL_MID_WIDTH:C_SPLB_CTRL_NUM_MASTERS:C_SPLB_CTRL_SUPPORT_BURSTS:C_SPLB_CTRL_NATIVE_DWIDTH:C_SPLB_CTRL_CLK_FREQ_HZ:C_S_AXI_CTRL_ACLK_FREQ_HZ:C_S_AXI_CTRL_BASEADDR:C_S_AXI_CTRL_HIGHADDR:C_S_AXI_CTRL_ADDR_WIDTH:C_S_AXI_CTRL_DATA_WIDTH:C_S_AXI_CTRL_PROTOCOL, MPD_VALUE = 0
 PARAMETER C_FAULT_INJECT = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0 && C_WRITE_ACCESS != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_CE_FAILING_REGISTERS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_UE_FAILING_REGISTERS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ECC_STATUS_REGISTERS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ECC_ONOFF_REGISTER = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ECC_ONOFF_RESET_VALUE = 1, DT = integer, RANGE = (0:1), VALUES = (0=0, 1=1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_CE_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:31), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_WRITE_ACCESS = 2, DT = integer, RANGE = (0:2), VALUES = (0=NONE,1=WORD_ONLY,2=FULL), ISVALID = (C_ECC == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_FAULT_INJECT, MPD_VALUE = 2
 PARAMETER C_SPLB_CTRL_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector, BUS = SPLB_CTRL, ADDRESS = BASE, PAIR = C_SPLB_CTRL_HIGHADDR, ASSIGNMENT = REQUIRE, MIN_SIZE = 0x100, ISVALID = (C_INTERCONNECT == 1), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_HIGHADDR = 0x00000000, DT = std_logic_vector, BUS = SPLB_CTRL, ADDRESS = HIGH, PAIR = C_SPLB_CTRL_BASEADDR, ASSIGNMENT = REQUIRE, ISVALID = (C_INTERCONNECT == 1), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_AWIDTH = 32, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_DWIDTH = 32, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB_CTRL_PLB_BE:SPLB_CTRL_PLB_wrDBus:SPLB_CTRL_Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_P2P = 0, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB_CTRL_PLB_masterID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB_CTRL_Sl_MBusy:SPLB_CTRL_Sl_MWrErr:SPLB_CTRL_Sl_MRdErr:SPLB_CTRL_Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB_CTRL, RANGE = (32:32), ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT == 1), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_CLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), IO_IS = clk_freq, CLK_PORT = LMB_Clk, CLK_UNIT = HZ, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL_UPDATE, GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_ACLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = S_AXI_CTRL, ASSIGNMENT = OPTIONAL_UPDATE, IO_IS = clk_freq, CLK_PORT = LMB_Clk, CLK_UNIT = HZ, TYPE = NON_HDL, ISVALID = (C_INTERCONNECT == 2), GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector(31 downto 0), PAIR = C_S_AXI_CTRL_HIGHADDR, ADDRESS = BASE, BUS = S_AXI_CTRL, ASSIGNMENT = REQUIRE, MIN_SIZE = 0x100, ISVALID = (C_INTERCONNECT == 2), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_HIGHADDR = 0x00000000, DT = std_logic_vector(31 downto 0), PAIR = C_S_AXI_CTRL_BASEADDR, ADDRESS = HIGH, BUS = S_AXI_CTRL, ASSIGNMENT = REQUIRE, ISVALID = (C_INTERCONNECT == 2), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_ADDR_WIDTH = 32, DT = INTEGER, BUS = S_AXI_CTRL, ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT == 2), AFFECTS_PORTS_VEC = S_AXI_CTRL_AWADDR:S_AXI_CTRL_ARADDR, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_DATA_WIDTH = 32, DT = INTEGER, BUS = S_AXI_CTRL, ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT == 2), AFFECTS_PORTS_VEC = S_AXI_CTRL_WDATA:S_AXI_CTRL_WSTRB:S_AXI_CTRL_RDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_PROTOCOL = AXI4LITE, DT = STRING, BUS = S_AXI_CTRL, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, ISVALID = (C_INTERCONNECT == 2), GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = 
 PARAMETER HW_VER = 3.00.b
 BUS_INTERFACE SLMB = dlmb, BUS_STD = LMB, BUS_TYPE = SLAVE
 BUS_INTERFACE BRAM_PORT = dlmb_port, BUS_STD = XIL_BRAM, BUS_TYPE = INITIATOR
 PORT LMB_Rst = LMB_Rst, DIR = I, SIGIS = RST, BUS = SLMB, DEFAULT = LMB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_ABus = LMB_ABus, DIR = I, VEC = [0:C_LMB_AWIDTH-1], BUS = SLMB, DEFAULT = LMB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_WriteDBus = LMB_WriteDBus, DIR = I, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB, DEFAULT = LMB_WriteDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_AddrStrobe = LMB_AddrStrobe, DIR = I, BUS = SLMB, DEFAULT = LMB_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_ReadStrobe = LMB_ReadStrobe, DIR = I, BUS = SLMB, DEFAULT = LMB_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_WriteStrobe = LMB_WriteStrobe, DIR = I, BUS = SLMB, DEFAULT = LMB_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_BE = LMB_BE, DIR = I, VEC = [0:C_LMB_DWIDTH/8-1], BUS = SLMB, DEFAULT = LMB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_DBus = Sl_DBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB, DEFAULT = Sl_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_Ready = Sl_Ready, DIR = O, BUS = SLMB, DEFAULT = Sl_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_Wait = Sl_Wait, DIR = O, BUS = SLMB, DEFAULT = Sl_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_UE = Sl_UE, DIR = O, BUS = SLMB, DEFAULT = Sl_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_CE = Sl_CE, DIR = O, BUS = SLMB, DEFAULT = Sl_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT BRAM_Rst_A = BRAM_Rst, DIR = O, SIGIS = RST, BUS = BRAM_PORT, DEFAULT = BRAM_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_Clk_A = BRAM_Clk, DIR = O, SIGIS = CLK, BUS = BRAM_PORT, DEFAULT = BRAM_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_EN_A = BRAM_EN, DIR = O, BUS = BRAM_PORT, DEFAULT = BRAM_EN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_WEN_A = BRAM_WEN, DIR = O, VEC = [0:((C_LMB_DWIDTH+8*C_ECC)/8)-1], BUS = BRAM_PORT, DEFAULT = BRAM_WEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_Addr_A = BRAM_Addr, DIR = O, VEC = [0:C_LMB_AWIDTH-1], BUS = BRAM_PORT, DEFAULT = BRAM_Addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_Din_A = BRAM_Din, DIR = I, VEC = [0:C_LMB_DWIDTH-1+8*C_ECC], BUS = BRAM_PORT, DEFAULT = BRAM_Din, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_Dout_A = BRAM_Dout, DIR = O, VEC = [0:C_LMB_DWIDTH-1+8*C_ECC], BUS = BRAM_PORT, DEFAULT = BRAM_Dout, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT SPLB_CTRL_PLB_ABus = PLB_ABus, DIR = I, VEC = [0:31], BUS = SPLB_CTRL, DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_masterID = PLB_masterID, DIR = I, VEC = [0:(C_SPLB_CTRL_MID_WIDTH-1)], BUS = SPLB_CTRL, DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_BE = PLB_BE, DIR = I, VEC = [0:((C_SPLB_CTRL_DWIDTH/8)-1)], BUS = SPLB_CTRL, DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_size = PLB_size, DIR = I, VEC = [0:3], BUS = SPLB_CTRL, DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_type = PLB_type, DIR = I, VEC = [0:2], BUS = SPLB_CTRL, DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrDBus = PLB_wrDBus, DIR = I, VEC = [0:(C_SPLB_CTRL_DWIDTH-1)], BUS = SPLB_CTRL, DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_SSize = Sl_SSize, DIR = O, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_wait = Sl_wait, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdDBus = Sl_rdDBus, DIR = O, VEC = [0:(C_SPLB_CTRL_DWIDTH-1)], BUS = SPLB_CTRL, DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_MBusy = Sl_MBusy, DIR = O, VEC = [0:(C_SPLB_CTRL_NUM_MASTERS-1)], BUS = SPLB_CTRL, DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_MWrErr = Sl_MWrErr, DIR = O, VEC = [0:(C_SPLB_CTRL_NUM_MASTERS-1)], BUS = SPLB_CTRL, DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_MRdErr = Sl_MRdErr, DIR = O, VEC = [0:(C_SPLB_CTRL_NUM_MASTERS-1)], BUS = SPLB_CTRL, DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_UABus = PLB_UABus, DIR = I, VEC = [0:31], BUS = SPLB_CTRL, DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_abort = PLB_abort, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_MSize = PLB_MSize, DIR = I, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrPendPri = PLB_wrPendPri, DIR = I, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_rdPendPri = PLB_rdPendPri, DIR = I, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_reqPri = PLB_reqPri, DIR = I, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_TAttribute = PLB_TAttribute, DIR = I, VEC = [0:15], BUS = SPLB_CTRL, DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, VEC = [0:3], BUS = SPLB_CTRL, DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_MIRQ = Sl_MIRQ, DIR = O, VEC = [0:(C_SPLB_CTRL_NUM_MASTERS-1)], BUS = SPLB_CTRL, DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARESETN = ARESETN, DIR = I, BUS = S_AXI_CTRL, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_INTERCONNECT == 2), DEFAULT = ARESETN, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_AWADDR = AWADDR, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_AWVALID = AWVALID, DIR = I, BUS = S_AXI_CTRL, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_AWREADY = AWREADY, DIR = O, BUS = S_AXI_CTRL, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WDATA = WDATA, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WSTRB = WSTRB, DIR = I, BUS = S_AXI_CTRL, VEC = [((C_S_AXI_CTRL_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WVALID = WVALID, DIR = I, BUS = S_AXI_CTRL, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WREADY = WREADY, DIR = O, BUS = S_AXI_CTRL, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_BRESP = BRESP, DIR = O, BUS = S_AXI_CTRL, VEC = [1:0], DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_BVALID = BVALID, DIR = O, BUS = S_AXI_CTRL, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_BREADY = BREADY, DIR = I, BUS = S_AXI_CTRL, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARADDR = ARADDR, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARVALID = ARVALID, DIR = I, BUS = S_AXI_CTRL, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARREADY = ARREADY, DIR = O, BUS = S_AXI_CTRL, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RDATA = RDATA, DIR = O, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RRESP = RRESP, DIR = O, BUS = S_AXI_CTRL, VEC = [1:0], DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RVALID = RVALID, DIR = O, BUS = S_AXI_CTRL, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RREADY = RREADY, DIR = I, BUS = S_AXI_CTRL, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_WRITE_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_CTRL_READ_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI_CTRL, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = (C_INTERCONNECT == 2), RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S_AXI_CTRL_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_BASEADDR = 0x00000000, DT = std_logic_vector(0 to 31), BUS = SLMB, ADDRESS = BASE, PAIR = C_HIGHADDR, MIN_SIZE = 0x800, ADDR_TYPE = MEMORY, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, MHS_VALUE = 0x00000000, RESOLVED_BUS = SLMB
 PARAMETER C_HIGHADDR = 0x00001fff, DT = std_logic_vector(0 to 31), BUS = SLMB, ADDRESS = HIGH, PAIR = C_BASEADDR, ADDR_TYPE = MEMORY, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0x00001fff, RESOLVED_BUS = SLMB
 PARAMETER C_FAMILY = virtex5, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex5
 PARAMETER C_MASK = 0x00800000, DT = std_logic_vector(0 to 31), SYSLEVEL_UPDATE_VALUE_PROC = update_syslevel_mask, ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00800000
 PARAMETER C_LMB_AWIDTH = 32, DT = integer, BUS = SLMB, RANGE = (32:32), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = LMB_ABus:BRAM_Addr_A, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = SLMB
 PARAMETER C_LMB_DWIDTH = 32, DT = integer, BUS = SLMB, RANGE = (32:32), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = LMB_WriteDBus:LMB_BE:Sl_DBus:BRAM_WEN_A:BRAM_Din_A:BRAM_Dout_A, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = SLMB
 PARAMETER C_ECC = 0, DT = integer, RANGE = (0:1), AFFECTS_PORTS_VEC = BRAM_WEN_A:BRAM_Din_A:BRAM_Dout_A, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_INTERCONNECT:C_FAULT_INJECT:C_CE_FAILING_REGISTERS:C_UE_FAILING_REGISTERS:C_ECC_STATUS_REGISTERS:C_ECC_ONOFF_REGISTER:C_ECC_ONOFF_RESET_VALUE:C_CE_COUNTER_WIDTH:C_WRITE_ACCESS, MPD_VALUE = 0
 PARAMETER C_INTERCONNECT = 0, DT = integer, RANGE = (0:2), VALUES = (0=None, 1=PLBv46, 2=AXI), ISVALID = (C_ECC == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_FAULT_INJECT:C_CE_FAILING_REGISTERS:C_UE_FAILING_REGISTERS:C_ECC_STATUS_REGISTERS:C_ECC_ONOFF_REGISTER:C_ECC_ONOFF_RESET_VALUE:C_CE_COUNTER_WIDTH:C_SPLB_CTRL_BASEADDR:C_SPLB_CTRL_HIGHADDR:C_SPLB_CTRL_AWIDTH:C_SPLB_CTRL_DWIDTH:C_SPLB_CTRL_P2P:C_SPLB_CTRL_MID_WIDTH:C_SPLB_CTRL_NUM_MASTERS:C_SPLB_CTRL_SUPPORT_BURSTS:C_SPLB_CTRL_NATIVE_DWIDTH:C_SPLB_CTRL_CLK_FREQ_HZ:C_S_AXI_CTRL_ACLK_FREQ_HZ:C_S_AXI_CTRL_BASEADDR:C_S_AXI_CTRL_HIGHADDR:C_S_AXI_CTRL_ADDR_WIDTH:C_S_AXI_CTRL_DATA_WIDTH:C_S_AXI_CTRL_PROTOCOL, MPD_VALUE = 0
 PARAMETER C_FAULT_INJECT = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0 && C_WRITE_ACCESS != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_CE_FAILING_REGISTERS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_UE_FAILING_REGISTERS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ECC_STATUS_REGISTERS = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ECC_ONOFF_REGISTER = 0, DT = integer, RANGE = (0:1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ECC_ONOFF_RESET_VALUE = 1, DT = integer, RANGE = (0:1), VALUES = (0=0, 1=1), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_CE_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:31), ISVALID = (C_ECC == 1 && C_INTERCONNECT != 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_WRITE_ACCESS = 2, DT = integer, RANGE = (0:2), VALUES = (0=NONE,1=WORD_ONLY,2=FULL), ISVALID = (C_ECC == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_FAULT_INJECT, MPD_VALUE = 2
 PARAMETER C_SPLB_CTRL_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector, BUS = SPLB_CTRL, ADDRESS = BASE, PAIR = C_SPLB_CTRL_HIGHADDR, ASSIGNMENT = REQUIRE, MIN_SIZE = 0x100, ISVALID = (C_INTERCONNECT == 1), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_HIGHADDR = 0x00000000, DT = std_logic_vector, BUS = SPLB_CTRL, ADDRESS = HIGH, PAIR = C_SPLB_CTRL_BASEADDR, ASSIGNMENT = REQUIRE, ISVALID = (C_INTERCONNECT == 1), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_AWIDTH = 32, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_DWIDTH = 32, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB_CTRL_PLB_BE:SPLB_CTRL_PLB_wrDBus:SPLB_CTRL_Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_P2P = 0, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB_CTRL_PLB_masterID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB_CTRL_Sl_MBusy:SPLB_CTRL_Sl_MWrErr:SPLB_CTRL_Sl_MRdErr:SPLB_CTRL_Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB_CTRL, RANGE = (32:32), ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT == 1), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB_CTRL_CLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = SPLB_CTRL, ISVALID = (C_INTERCONNECT == 1), IO_IS = clk_freq, CLK_PORT = LMB_Clk, CLK_UNIT = HZ, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL_UPDATE, GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_ACLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = S_AXI_CTRL, ASSIGNMENT = OPTIONAL_UPDATE, IO_IS = clk_freq, CLK_PORT = LMB_Clk, CLK_UNIT = HZ, TYPE = NON_HDL, ISVALID = (C_INTERCONNECT == 2), GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_BASEADDR = 0xFFFFFFFF, DT = std_logic_vector(31 downto 0), PAIR = C_S_AXI_CTRL_HIGHADDR, ADDRESS = BASE, BUS = S_AXI_CTRL, ASSIGNMENT = REQUIRE, MIN_SIZE = 0x100, ISVALID = (C_INTERCONNECT == 2), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_HIGHADDR = 0x00000000, DT = std_logic_vector(31 downto 0), PAIR = C_S_AXI_CTRL_BASEADDR, ADDRESS = HIGH, BUS = S_AXI_CTRL, ASSIGNMENT = REQUIRE, ISVALID = (C_INTERCONNECT == 2), ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_ADDR_WIDTH = 32, DT = INTEGER, BUS = S_AXI_CTRL, ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT == 2), AFFECTS_PORTS_VEC = S_AXI_CTRL_AWADDR:S_AXI_CTRL_ARADDR, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_DATA_WIDTH = 32, DT = INTEGER, BUS = S_AXI_CTRL, ASSIGNMENT = CONSTANT, ISVALID = (C_INTERCONNECT == 2), AFFECTS_PORTS_VEC = S_AXI_CTRL_WDATA:S_AXI_CTRL_WSTRB:S_AXI_CTRL_RDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S_AXI_CTRL_PROTOCOL = AXI4LITE, DT = STRING, BUS = S_AXI_CTRL, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, ISVALID = (C_INTERCONNECT == 2), GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = 
 PARAMETER HW_VER = 3.00.b
 BUS_INTERFACE SLMB = ilmb, BUS_STD = LMB, BUS_TYPE = SLAVE
 BUS_INTERFACE BRAM_PORT = ilmb_port, BUS_STD = XIL_BRAM, BUS_TYPE = INITIATOR
 PORT LMB_Rst = LMB_Rst, DIR = I, SIGIS = RST, BUS = SLMB, DEFAULT = LMB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_ABus = LMB_ABus, DIR = I, VEC = [0:C_LMB_AWIDTH-1], BUS = SLMB, DEFAULT = LMB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_WriteDBus = LMB_WriteDBus, DIR = I, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB, DEFAULT = LMB_WriteDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_AddrStrobe = LMB_AddrStrobe, DIR = I, BUS = SLMB, DEFAULT = LMB_AddrStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_ReadStrobe = LMB_ReadStrobe, DIR = I, BUS = SLMB, DEFAULT = LMB_ReadStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_WriteStrobe = LMB_WriteStrobe, DIR = I, BUS = SLMB, DEFAULT = LMB_WriteStrobe, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT LMB_BE = LMB_BE, DIR = I, VEC = [0:C_LMB_DWIDTH/8-1], BUS = SLMB, DEFAULT = LMB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_DBus = Sl_DBus, DIR = O, VEC = [0:C_LMB_DWIDTH-1], BUS = SLMB, DEFAULT = Sl_DBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_Ready = Sl_Ready, DIR = O, BUS = SLMB, DEFAULT = Sl_Ready, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_Wait = Sl_Wait, DIR = O, BUS = SLMB, DEFAULT = Sl_Wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_UE = Sl_UE, DIR = O, BUS = SLMB, DEFAULT = Sl_UE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT Sl_CE = Sl_CE, DIR = O, BUS = SLMB, DEFAULT = Sl_CE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SLMB
 PORT BRAM_Rst_A = BRAM_Rst, DIR = O, SIGIS = RST, BUS = BRAM_PORT, DEFAULT = BRAM_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_Clk_A = BRAM_Clk, DIR = O, SIGIS = CLK, BUS = BRAM_PORT, DEFAULT = BRAM_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_EN_A = BRAM_EN, DIR = O, BUS = BRAM_PORT, DEFAULT = BRAM_EN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_WEN_A = BRAM_WEN, DIR = O, VEC = [0:((C_LMB_DWIDTH+8*C_ECC)/8)-1], BUS = BRAM_PORT, DEFAULT = BRAM_WEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_Addr_A = BRAM_Addr, DIR = O, VEC = [0:C_LMB_AWIDTH-1], BUS = BRAM_PORT, DEFAULT = BRAM_Addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_Din_A = BRAM_Din, DIR = I, VEC = [0:C_LMB_DWIDTH-1+8*C_ECC], BUS = BRAM_PORT, DEFAULT = BRAM_Din, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT BRAM_Dout_A = BRAM_Dout, DIR = O, VEC = [0:C_LMB_DWIDTH-1+8*C_ECC], BUS = BRAM_PORT, DEFAULT = BRAM_Dout, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = BRAM_PORT
 PORT SPLB_CTRL_PLB_ABus = PLB_ABus, DIR = I, VEC = [0:31], BUS = SPLB_CTRL, DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_masterID = PLB_masterID, DIR = I, VEC = [0:(C_SPLB_CTRL_MID_WIDTH-1)], BUS = SPLB_CTRL, DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_BE = PLB_BE, DIR = I, VEC = [0:((C_SPLB_CTRL_DWIDTH/8)-1)], BUS = SPLB_CTRL, DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_size = PLB_size, DIR = I, VEC = [0:3], BUS = SPLB_CTRL, DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_type = PLB_type, DIR = I, VEC = [0:2], BUS = SPLB_CTRL, DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrDBus = PLB_wrDBus, DIR = I, VEC = [0:(C_SPLB_CTRL_DWIDTH-1)], BUS = SPLB_CTRL, DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_SSize = Sl_SSize, DIR = O, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_wait = Sl_wait, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdDBus = Sl_rdDBus, DIR = O, VEC = [0:(C_SPLB_CTRL_DWIDTH-1)], BUS = SPLB_CTRL, DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_MBusy = Sl_MBusy, DIR = O, VEC = [0:(C_SPLB_CTRL_NUM_MASTERS-1)], BUS = SPLB_CTRL, DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_MWrErr = Sl_MWrErr, DIR = O, VEC = [0:(C_SPLB_CTRL_NUM_MASTERS-1)], BUS = SPLB_CTRL, DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_MRdErr = Sl_MRdErr, DIR = O, VEC = [0:(C_SPLB_CTRL_NUM_MASTERS-1)], BUS = SPLB_CTRL, DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_UABus = PLB_UABus, DIR = I, VEC = [0:31], BUS = SPLB_CTRL, DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_abort = PLB_abort, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_MSize = PLB_MSize, DIR = I, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB_CTRL, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_wrPendPri = PLB_wrPendPri, DIR = I, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_rdPendPri = PLB_rdPendPri, DIR = I, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_reqPri = PLB_reqPri, DIR = I, VEC = [0:1], BUS = SPLB_CTRL, DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_PLB_TAttribute = PLB_TAttribute, DIR = I, VEC = [0:15], BUS = SPLB_CTRL, DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, VEC = [0:3], BUS = SPLB_CTRL, DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB_CTRL, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_CTRL_Sl_MIRQ = Sl_MIRQ, DIR = O, VEC = [0:(C_SPLB_CTRL_NUM_MASTERS-1)], BUS = SPLB_CTRL, DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARESETN = ARESETN, DIR = I, BUS = S_AXI_CTRL, SIGIS = RST, ASSIGNMENT = OPTIONAL, ISVALID = (C_INTERCONNECT == 2), DEFAULT = ARESETN, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_AWADDR = AWADDR, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_AWVALID = AWVALID, DIR = I, BUS = S_AXI_CTRL, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_AWREADY = AWREADY, DIR = O, BUS = S_AXI_CTRL, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WDATA = WDATA, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WSTRB = WSTRB, DIR = I, BUS = S_AXI_CTRL, VEC = [((C_S_AXI_CTRL_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WVALID = WVALID, DIR = I, BUS = S_AXI_CTRL, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_WREADY = WREADY, DIR = O, BUS = S_AXI_CTRL, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_BRESP = BRESP, DIR = O, BUS = S_AXI_CTRL, VEC = [1:0], DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_BVALID = BVALID, DIR = O, BUS = S_AXI_CTRL, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_BREADY = BREADY, DIR = I, BUS = S_AXI_CTRL, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARADDR = ARADDR, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARVALID = ARVALID, DIR = I, BUS = S_AXI_CTRL, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_ARREADY = ARREADY, DIR = O, BUS = S_AXI_CTRL, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RDATA = RDATA, DIR = O, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RRESP = RRESP, DIR = O, BUS = S_AXI_CTRL, VEC = [1:0], DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RVALID = RVALID, DIR = O, BUS = S_AXI_CTRL, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_CTRL_RREADY = RREADY, DIR = I, BUS = S_AXI_CTRL, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER C_MEMSIZE = 2048, DT = integer, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 2048
 PARAMETER C_PORT_DWIDTH = 32, DT = integer, BUS = PORTA:PORTB, RANGE = (32, 40, 64, 72, 128, 144, 256, 512, 1024), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = BRAM_Din_A:BRAM_Dout_A:BRAM_Din_B:BRAM_Dout_B, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = PORTA:PORTB
 PARAMETER C_PORT_AWIDTH = 32, DT = integer, BUS = PORTA:PORTB, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = BRAM_Addr_A:BRAM_Addr_B, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = PORTA:PORTB
 PARAMETER C_NUM_WE = 4, DT = integer, RANGE = (1, 2, 4, 5, 8, 9, 16, 18, 32, 64, 128), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = BRAM_WEN_A:BRAM_WEN_B, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4
 PARAMETER C_FAMILY = virtex2, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex2
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port, BUS_STD = XIL_BRAM, BUS_TYPE = TARGET
 BUS_INTERFACE PORTB = dlmb_port, BUS_STD = XIL_BRAM, BUS_TYPE = TARGET
 PORT BRAM_Rst_A = BRAM_Rst, DIR = I, BUS = PORTA, DEFAULT = BRAM_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTA
 PORT BRAM_Clk_A = BRAM_Clk, DIR = I, BUS = PORTA, SIGIS = CLK, DEFAULT = BRAM_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTA
 PORT BRAM_EN_A = BRAM_EN, DIR = I, BUS = PORTA, DEFAULT = BRAM_EN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTA
 PORT BRAM_WEN_A = BRAM_WEN, DIR = I, VEC = [0:C_NUM_WE-1], BUS = PORTA, DEFAULT = BRAM_WEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTA
 PORT BRAM_Addr_A = BRAM_Addr, DIR = I, VEC = [0:C_PORT_AWIDTH-1], BUS = PORTA, DEFAULT = BRAM_Addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTA
 PORT BRAM_Din_A = BRAM_Din, DIR = O, VEC = [0:C_PORT_DWIDTH-1], BUS = PORTA, DEFAULT = BRAM_Din, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTA
 PORT BRAM_Dout_A = BRAM_Dout, DIR = I, VEC = [0:C_PORT_DWIDTH-1], BUS = PORTA, DEFAULT = BRAM_Dout, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTA
 PORT BRAM_Rst_B = BRAM_Rst, DIR = I, BUS = PORTB, DEFAULT = BRAM_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTB
 PORT BRAM_Clk_B = BRAM_Clk, DIR = I, BUS = PORTB, SIGIS = CLK, DEFAULT = BRAM_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTB
 PORT BRAM_EN_B = BRAM_EN, DIR = I, BUS = PORTB, DEFAULT = BRAM_EN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTB
 PORT BRAM_WEN_B = BRAM_WEN, DIR = I, VEC = [0:C_NUM_WE-1], BUS = PORTB, DEFAULT = BRAM_WEN, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTB
 PORT BRAM_Addr_B = BRAM_Addr, DIR = I, VEC = [0:C_PORT_AWIDTH-1], BUS = PORTB, DEFAULT = BRAM_Addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTB
 PORT BRAM_Din_B = BRAM_Din, DIR = O, VEC = [0:C_PORT_DWIDTH-1], BUS = PORTB, DEFAULT = BRAM_Din, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTB
 PORT BRAM_Dout_B = BRAM_Dout, DIR = I, VEC = [0:C_PORT_DWIDTH-1], BUS = PORTB, DEFAULT = BRAM_Dout, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = PORTB
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = RS232_Uart_1
 PARAMETER C_FAMILY = virtex5, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex5
 PARAMETER C_SPLB_CLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = SPLB, IO_IS = clk_freq, CLK_PORT = SPLB_Clk, CLK_UNIT = HZ, ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = SPLB
 PARAMETER C_BASEADDR = 0x84020000, DT = std_logic_vector(0 to 31), BUS = SPLB, ADDRESS = BASE, PAIR = C_HIGHADDR, MIN_SIZE = 0x10, ASSIGNMENT = REQUIRE, ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xffffffff, MHS_VALUE = 0x84020000, RESOLVED_BUS = SPLB
 PARAMETER C_HIGHADDR = 0x8402ffff, DT = std_logic_vector(0 to 31), BUS = SPLB, ADDRESS = HIGH, PAIR = C_BASEADDR, ASSIGNMENT = REQUIRE, ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0x8402ffff, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_AWIDTH = 32, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_DWIDTH = 32, DT = INTEGER, BUS = SPLB, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB_BE:PLB_wrDBus:Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_P2P = 0, DT = INTEGER, BUS = SPLB, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB_masterID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = Sl_MBusy:Sl_MWrErr:Sl_MRdErr:Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = SPLB
 PARAMETER C_BAUDRATE = 9600, DT = INTEGER, DESC = Baudrate, PERMIT = BASE_USER, VALUES = (110= 110 , 300= 300 , 1200= 1200 , 2400= 2400 , 4800= 4800 , 9600= 9600 , 19200= 19200 , 38400= 38400 , 57600= 57600 , 115200= 115200 , 128000= 128000 , 230400= 230400 , 460800= 460800 , 921600= 921600 ), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 9600, MHS_VALUE = 9600
 PARAMETER C_DATA_BITS = 8, DT = INTEGER, RANGE = (5:8), DESC = Num Data Bits, PERMIT = BASE_USER, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8, MHS_VALUE = 8
 PARAMETER C_USE_PARITY = 0, DT = INTEGER, RANGE = (0,1), DESC = Use Parity, PERMIT = BASE_USER, VALUES = (0=FALSE, 1=TRUE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, MHS_VALUE = 0
 PARAMETER C_ODD_PARITY = 0, DT = INTEGER, RANGE = (0,1), DESC = Parity Type, PERMIT = BASE_USER, VALUES = (0= EVEN , 1= ODD ), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, MHS_VALUE = 0
 PARAMETER HW_VER = 1.02.a
 BUS_INTERFACE SPLB = mb_plb, BUS_TYPE = SLAVE, BUS_STD = PLBV46
 PORT SPLB_Rst = SPLB_Rst, DIR = I, SIGIS = RST, BUS = SPLB, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_ABus = PLB_ABus, DIR = I, VEC = [0:31], BUS = SPLB, DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_masterID = PLB_masterID, DIR = I, VEC = [0:(C_SPLB_MID_WIDTH-1)], BUS = SPLB, DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_BE = PLB_BE, DIR = I, VEC = [0:((C_SPLB_DWIDTH/8)-1)], BUS = SPLB, DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_size = PLB_size, DIR = I, VEC = [0:3], BUS = SPLB, DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_type = PLB_type, DIR = I, VEC = [0:2], BUS = SPLB, DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrDBus = PLB_wrDBus, DIR = I, VEC = [0:(C_SPLB_DWIDTH-1)], BUS = SPLB, DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_UABus = PLB_UABus, DIR = I, VEC = [0:31], BUS = SPLB, DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_abort = PLB_abort, DIR = I, BUS = SPLB, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_MSize = PLB_MSize, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrPendPri = PLB_wrPendPri, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdPendPri = PLB_rdPendPri, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_reqPri = PLB_reqPri, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_TAttribute = PLB_TAttribute, DIR = I, VEC = [0:15], BUS = SPLB, DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_SSize = Sl_SSize, DIR = O, VEC = [0:1], BUS = SPLB, DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wait = Sl_wait, DIR = O, BUS = SPLB, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdDBus = Sl_rdDBus, DIR = O, VEC = [0:(C_SPLB_DWIDTH-1)], BUS = SPLB, DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MBusy = Sl_MBusy, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MWrErr = Sl_MWrErr, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MRdErr = Sl_MRdErr, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, VEC = [0:3], BUS = SPLB, DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MIRQ = Sl_MIRQ, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT RX = fpga_0_RS232_Uart_1_RX_pin, DIR = I, PERMIT = BASE_USER, DESC = 'Serial Data In', IO_IF = uart_0, IO_IS = serial_in, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_RS232_Uart_1_RX_pin
 PORT TX = fpga_0_RS232_Uart_1_TX_pin, DIR = O, PERMIT = BASE_USER, DESC = 'Serial Data Out', IO_IF = uart_0, IO_IS = serial_out, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_RS232_Uart_1_TX_pin
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = RS232_Uart_2
 PARAMETER C_FAMILY = virtex5, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex5
 PARAMETER C_SPLB_CLK_FREQ_HZ = 100000000, DT = INTEGER, BUS = SPLB, IO_IS = clk_freq, CLK_PORT = SPLB_Clk, CLK_UNIT = HZ, ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 100000000, RESOLVED_BUS = SPLB
 PARAMETER C_BASEADDR = 0x84000000, DT = std_logic_vector(0 to 31), BUS = SPLB, ADDRESS = BASE, PAIR = C_HIGHADDR, MIN_SIZE = 0x10, ASSIGNMENT = REQUIRE, ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xffffffff, MHS_VALUE = 0x84000000, RESOLVED_BUS = SPLB
 PARAMETER C_HIGHADDR = 0x8400ffff, DT = std_logic_vector(0 to 31), BUS = SPLB, ADDRESS = HIGH, PAIR = C_BASEADDR, ASSIGNMENT = REQUIRE, ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0x8400ffff, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_AWIDTH = 32, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_DWIDTH = 32, DT = INTEGER, BUS = SPLB, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB_BE:PLB_wrDBus:Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_P2P = 0, DT = INTEGER, BUS = SPLB, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB_masterID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = Sl_MBusy:Sl_MWrErr:Sl_MRdErr:Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = SPLB
 PARAMETER C_BAUDRATE = 9600, DT = INTEGER, DESC = Baudrate, PERMIT = BASE_USER, VALUES = (110= 110 , 300= 300 , 1200= 1200 , 2400= 2400 , 4800= 4800 , 9600= 9600 , 19200= 19200 , 38400= 38400 , 57600= 57600 , 115200= 115200 , 128000= 128000 , 230400= 230400 , 460800= 460800 , 921600= 921600 ), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 9600, MHS_VALUE = 9600
 PARAMETER C_DATA_BITS = 8, DT = INTEGER, RANGE = (5:8), DESC = Num Data Bits, PERMIT = BASE_USER, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8, MHS_VALUE = 8
 PARAMETER C_USE_PARITY = 0, DT = INTEGER, RANGE = (0,1), DESC = Use Parity, PERMIT = BASE_USER, VALUES = (0=FALSE, 1=TRUE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, MHS_VALUE = 0
 PARAMETER C_ODD_PARITY = 0, DT = INTEGER, RANGE = (0,1), DESC = Parity Type, PERMIT = BASE_USER, VALUES = (0= EVEN , 1= ODD ), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, MHS_VALUE = 0
 PARAMETER HW_VER = 1.02.a
 BUS_INTERFACE SPLB = mb_plb, BUS_TYPE = SLAVE, BUS_STD = PLBV46
 PORT SPLB_Rst = SPLB_Rst, DIR = I, SIGIS = RST, BUS = SPLB, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_ABus = PLB_ABus, DIR = I, VEC = [0:31], BUS = SPLB, DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_masterID = PLB_masterID, DIR = I, VEC = [0:(C_SPLB_MID_WIDTH-1)], BUS = SPLB, DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_BE = PLB_BE, DIR = I, VEC = [0:((C_SPLB_DWIDTH/8)-1)], BUS = SPLB, DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_size = PLB_size, DIR = I, VEC = [0:3], BUS = SPLB, DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_type = PLB_type, DIR = I, VEC = [0:2], BUS = SPLB, DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrDBus = PLB_wrDBus, DIR = I, VEC = [0:(C_SPLB_DWIDTH-1)], BUS = SPLB, DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_UABus = PLB_UABus, DIR = I, VEC = [0:31], BUS = SPLB, DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_abort = PLB_abort, DIR = I, BUS = SPLB, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_MSize = PLB_MSize, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrPendPri = PLB_wrPendPri, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdPendPri = PLB_rdPendPri, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_reqPri = PLB_reqPri, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_TAttribute = PLB_TAttribute, DIR = I, VEC = [0:15], BUS = SPLB, DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_SSize = Sl_SSize, DIR = O, VEC = [0:1], BUS = SPLB, DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wait = Sl_wait, DIR = O, BUS = SPLB, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdDBus = Sl_rdDBus, DIR = O, VEC = [0:(C_SPLB_DWIDTH-1)], BUS = SPLB, DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MBusy = Sl_MBusy, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MWrErr = Sl_MWrErr, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MRdErr = Sl_MRdErr, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, VEC = [0:3], BUS = SPLB, DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MIRQ = Sl_MIRQ, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT RX = fpga_0_RS232_Uart_2_RX_pin, DIR = I, PERMIT = BASE_USER, DESC = 'Serial Data In', IO_IF = uart_0, IO_IS = serial_in, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_RS232_Uart_2_RX_pin
 PORT TX = fpga_0_RS232_Uart_2_TX_pin, DIR = O, PERMIT = BASE_USER, DESC = 'Serial Data Out', IO_IF = uart_0, IO_IS = serial_out, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_RS232_Uart_2_TX_pin
END

BEGIN xps_mch_emc
 PARAMETER INSTANCE = SRAM
 PARAMETER C_FAMILY = virtex5, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex5
 PARAMETER C_NUM_BANKS_MEM = 1, DT = INTEGER, RANGE = (1:4), IO_IF = emc_0, IO_IS = C_NUM_BANKS_MEM, AFFECTS_PORTS_VEC = Mem_CEN:Mem_OEN:Mem_CE, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_MEM0_BASEADDR:C_MEM0_HIGHADDR:C_MEM1_BASEADDR:C_MEM1_HIGHADDR:C_MEM2_BASEADDR:C_MEM2_HIGHADDR:C_MEM3_BASEADDR:C_MEM3_HIGHADDR, MPD_VALUE = 1, MHS_VALUE = 1
 PARAMETER C_NUM_CHANNELS = 2, DT = INTEGER, RANGE = (0:4), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_MCH0_PROTOCOL:C_MCH1_PROTOCOL:C_MCH2_PROTOCOL:C_MCH3_PROTOCOL, MPD_VALUE = 2, MHS_VALUE = 2
 PARAMETER C_PRIORITY_MODE = 0, DT = INTEGER, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_INCLUDE_PLB_IPIF = 1, DT = INTEGER, BUS = SPLB, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = SPLB
 PARAMETER C_INCLUDE_WRBUF = 1, DT = INTEGER, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_SPLB_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB_masterID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = Sl_MBusy:Sl_MWrErr:Sl_MRdErr:Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_P2P = 0, DT = INTEGER, BUS = SPLB, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_DWIDTH = 32, DT = INTEGER, BUS = SPLB, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB_BE:PLB_wrDBus:Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = SPLB
 PARAMETER C_MCH_SPLB_AWIDTH = 32, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT, AFFECTS_PORTS_VEC = Mem_A, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SPLB, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = SPLB
 PARAMETER C_MCH_NATIVE_DWIDTH = 32, DT = INTEGER, RANGE = (32,64), AFFECTS_PORTS_VEC = MCH0_Access_Data:MCH0_ReadData_Data:MCH1_Access_Data:MCH1_ReadData_Data:MCH2_Access_Data:MCH2_ReadData_Data:MCH3_Access_Data:MCH3_ReadData_Data, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32
 PARAMETER C_MCH_SPLB_CLK_PERIOD_PS = 10000, DT = INTEGER, BUS = SPLB, IO_IS = clk_freq, ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , CLK_UNIT = PS, CLK_PORT = MCH_SPLB_CLK, MPD_VALUE = 10000, RESOLVED_BUS = SPLB
 PARAMETER C_MEM0_BASEADDR = 0x8a300000, DT = std_logic_vector, BUS = SPLB:MCH0:MCH1:MCH2:MCH3, ADDRESS = BASE, PAIR = C_MEM0_HIGHADDR, IO_IS = C_MEM0_BASEADDR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, PERMIT = BASE_USER, ISVALID = (C_NUM_BANKS_MEM>=1), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xffffffff, MHS_VALUE = 0x8a300000, RESOLVED_BUS = SPLB:MCH0:MCH1
 PARAMETER C_MEM0_HIGHADDR = 0x8a3fffff, DT = std_logic_vector, BUS = SPLB:MCH0:MCH1:MCH2:MCH3, ADDRESS = HIGH, PAIR = C_MEM0_BASEADDR, IO_IS = C_MEM0_HIGHADDR, PERMIT = BASE_USER, ISVALID = (C_NUM_BANKS_MEM>=1), ASSIGNMENT = REQUIRE, ADDR_TYPE = MEMORY, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0x8a3fffff, RESOLVED_BUS = SPLB:MCH0:MCH1
 PARAMETER C_MEM1_BASEADDR = 0xffffffff, DT = std_logic_vector, BUS = SPLB:MCH0:MCH1:MCH2:MCH3, ADDRESS = BASE, PAIR = C_MEM1_HIGHADDR, IO_IS = C_MEM1_BASEADDR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = (C_NUM_BANKS_MEM>=2), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xffffffff, RESOLVED_BUS = SPLB:MCH0:MCH1
 PARAMETER C_MEM1_HIGHADDR = 0x00000000, DT = std_logic_vector, BUS = SPLB:MCH0:MCH1:MCH2:MCH3, ADDRESS = HIGH, PAIR = C_MEM1_BASEADDR, IO_IS = C_MEM1_HIGHADDR, ISVALID = (C_NUM_BANKS_MEM>=2), ASSIGNMENT = REQUIRE, ADDR_TYPE = MEMORY, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = SPLB:MCH0:MCH1
 PARAMETER C_MEM2_BASEADDR = 0xffffffff, DT = std_logic_vector, BUS = SPLB:MCH0:MCH1:MCH2:MCH3, ADDRESS = BASE, PAIR = C_MEM2_HIGHADDR, IO_IS = C_MEM2_BASEADDR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = (C_NUM_BANKS_MEM>=3), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xffffffff, RESOLVED_BUS = SPLB:MCH0:MCH1
 PARAMETER C_MEM2_HIGHADDR = 0x00000000, DT = std_logic_vector, BUS = SPLB:MCH0:MCH1:MCH2:MCH3, ADDRESS = HIGH, PAIR = C_MEM2_BASEADDR, IO_IS = C_MEM2_HIGHADDR, ISVALID = (C_NUM_BANKS_MEM>=3), ASSIGNMENT = REQUIRE, ADDR_TYPE = MEMORY, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = SPLB:MCH0:MCH1
 PARAMETER C_MEM3_BASEADDR = 0xffffffff, DT = std_logic_vector, BUS = SPLB:MCH0:MCH1:MCH2:MCH3, ADDRESS = BASE, PAIR = C_MEM3_HIGHADDR, IO_IS = C_MEM3_BASEADDR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = (C_NUM_BANKS_MEM>=4), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xffffffff, RESOLVED_BUS = SPLB:MCH0:MCH1
 PARAMETER C_MEM3_HIGHADDR = 0x00000000, DT = std_logic_vector, BUS = SPLB:MCH0:MCH1:MCH2:MCH3, ADDRESS = HIGH, PAIR = C_MEM3_BASEADDR, IO_IS = C_MEM3_HIGHADDR, ISVALID = (C_NUM_BANKS_MEM>=4), ASSIGNMENT = REQUIRE, ADDR_TYPE = MEMORY, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = SPLB:MCH0:MCH1
 PARAMETER C_PAGEMODE_FLASH_0 = 0, DT = INTEGER, RANGE = (0:1), IO_IF = emc_0, IO_IS = C_PAGEMODE_FLASH_0, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_PAGEMODE_FLASH_1 = 0, DT = INTEGER, RANGE = (0:1), IO_IF = emc_0, IO_IS = C_PAGEMODE_FLASH_1, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_PAGEMODE_FLASH_2 = 0, DT = INTEGER, RANGE = (0:1), IO_IF = emc_0, IO_IS = C_PAGEMODE_FLASH_2, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_PAGEMODE_FLASH_3 = 0, DT = INTEGER, RANGE = (0:1), IO_IF = emc_0, IO_IS = C_PAGEMODE_FLASH_3, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_INCLUDE_NEGEDGE_IOREGS = 0, DT = INTEGER, RANGE = (0:1), IO_IF = emc_0, IO_IS = C_INCLUDE_NEGEDGE_IOREGS, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MEM0_WIDTH = 32, DT = INTEGER, RANGE = (8,16,32,64), PERMIT = BASE_USER, DESC = Data Width, IO_IF = emc_0, IO_IS = C_MEM0_WIDTH, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, MHS_VALUE = 32
 PARAMETER C_MEM1_WIDTH = 32, DT = INTEGER, RANGE = (8,16,32,64), DESC = Bank 1 Data Bus Width, IO_IF = emc_0, IO_IS = C_MEM1_WIDTH, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32
 PARAMETER C_MEM2_WIDTH = 32, DT = INTEGER, RANGE = (8,16,32,64), DESC = Bank 2 Data Bus Width, IO_IF = emc_0, IO_IS = C_MEM2_WIDTH, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32
 PARAMETER C_MEM3_WIDTH = 32, DT = INTEGER, RANGE = (8,16,32,64), DESC = Bank 3 Data Bus Width, IO_IF = emc_0, IO_IS = C_MEM3_WIDTH, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32
 PARAMETER C_MAX_MEM_WIDTH = 32, DT = INTEGER, RANGE = (8,16,32, 64), PERMIT = BASE_USER, DESC = Maximum Data Width, IO_IF = emc_0, IO_IS = C_MAX_MEM_WIDTH, AFFECTS_PORTS_VEC = Mem_DQ_I:Mem_DQ_O:Mem_DQ_T:Mem_QWEN:Mem_BEN:Mem_DQ, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, MHS_VALUE = 32
 PARAMETER C_INCLUDE_DATAWIDTH_MATCHING_0 = 0, DT = INTEGER, RANGE = (0:1), IO_IF = emc_0, IO_IS = C_INCLUDE_DATAWIDTH_MATCHING_0, PERMIT = BASE_USER, DESC = Match width of memory data bus to OPB data bus, VALUES = (0= FALSE , 1= TRUE ), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 0
 PARAMETER C_INCLUDE_DATAWIDTH_MATCHING_1 = 0, DT = INTEGER, RANGE = (0:1), DESC = Match data bus width of Mem Bank 1 to OPB, IO_IF = emc_0, IO_IS = C_INCLUDE_DATAWIDTH_MATCHING_1, VALUES = (0= FALSE , 1= TRUE ), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_INCLUDE_DATAWIDTH_MATCHING_2 = 0, DT = INTEGER, RANGE = (0:1), DESC = Match data bus width of Mem Bank 2 to OPB, IO_IF = emc_0, IO_IS = C_INCLUDE_DATAWIDTH_MATCHING_2, VALUES = (0= FALSE , 1= TRUE ), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_INCLUDE_DATAWIDTH_MATCHING_3 = 0, DT = INTEGER, RANGE = (0:1), DESC = Match data bus width of Mem Bank 3 to OPB, IO_IF = emc_0, IO_IS = C_INCLUDE_DATAWIDTH_MATCHING_3, VALUES = (0= FALSE , 1= TRUE ), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_SYNCH_MEM_0 = 1, DT = INTEGER, RANGE = (0:1), IO_IF = emc_0, IO_IS = C_SYNCH_MEM_0, PERMIT = BASE_USER, DESC = Memory Type, VALUES = (0= Asynchronous , 1= Synchronous ), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_SYNCH_PIPEDELAY_0 = 2, DT = INTEGER, RANGE = (1:2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 2
 PARAMETER C_TCEDV_PS_MEM_0 = 0, DT = INTEGER, IO_IF = emc_0, IO_IS = C_READ_ADDR_TO_OUT_SLOW_PS_0, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 15000, MHS_VALUE = 0
 PARAMETER C_TAVDV_PS_MEM_0 = 0, DT = INTEGER, IO_IF = emc_0, IO_IS = C_READ_ADDR_TO_OUT_FAST_PS_0, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 15000, MHS_VALUE = 0
 PARAMETER C_TPACC_PS_FLASH_0 = 25000, DT = INTEGER, IO_IF = emc_0, IO_IS = C_READ_ADDR_TO_OUT_PAGEMODE_PS_0, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 25000
 PARAMETER C_THZCE_PS_MEM_0 = 0, DT = INTEGER, IO_IF = emc_0, IO_IS = C_READ_RECOVERY_BEFORE_WRITE_PS_0, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 7000, MHS_VALUE = 0
 PARAMETER C_THZOE_PS_MEM_0 = 0, DT = INTEGER, IO_IF = emc_0, IO_IS = C_READ_RECOVERY_BEFORE_WRITE_2_PS_0, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 7000, MHS_VALUE = 0
 PARAMETER C_TWC_PS_MEM_0 = 0, DT = INTEGER, IO_IF = emc_0, IO_IS = C_WRITE_ADDR_TO_OUT_SLOW_PS_0, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 15000, MHS_VALUE = 0
 PARAMETER C_TWP_PS_MEM_0 = 0, DT = INTEGER, IO_IF = emc_0, IO_IS = C_WRITE_ADDR_TO_OUT_FAST_PS_0, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 12000, MHS_VALUE = 0
 PARAMETER C_TLZWE_PS_MEM_0 = 0, DT = INTEGER, IO_IF = emc_0, IO_IS = C_WRITE_RECOVERY_BEFORE_READ_PS_0, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, MHS_VALUE = 0
 PARAMETER C_SYNCH_MEM_1 = 0, DT = INTEGER, RANGE = (0:1), IO_IF = emc_0, IO_IS = C_SYNCH_MEM_1, VALUES = (0= Asynchronous , 1= Synchronous ), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_SYNCH_PIPEDELAY_1 = 2, DT = INTEGER, RANGE = (1:2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 2
 PARAMETER C_TCEDV_PS_MEM_1 = 15000, DT = INTEGER, IO_IF = emc_0, IO_IS = C_READ_ADDR_TO_OUT_SLOW_PS_1, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 15000
 PARAMETER C_TAVDV_PS_MEM_1 = 15000, DT = INTEGER, IO_IF = emc_0, IO_IS = C_READ_ADDR_TO_OUT_FAST_PS_1, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 15000
 PARAMETER C_TPACC_PS_FLASH_1 = 25000, DT = INTEGER, IO_IF = emc_0, IO_IS = C_READ_ADDR_TO_OUT_PAGEMODE_PS_1, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 25000
 PARAMETER C_THZCE_PS_MEM_1 = 7000, DT = INTEGER, IO_IF = emc_0, IO_IS = C_READ_RECOVERY_BEFORE_WRITE_PS_1, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 7000
 PARAMETER C_THZOE_PS_MEM_1 = 7000, DT = INTEGER, IO_IF = emc_0, IO_IS = C_READ_RECOVERY_BEFORE_WRITE_2_PS_1, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 7000
 PARAMETER C_TWC_PS_MEM_1 = 15000, DT = INTEGER, IO_IF = emc_0, IO_IS = C_WRITE_ADDR_TO_OUT_SLOW_PS_1, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 15000
 PARAMETER C_TWP_PS_MEM_1 = 12000, DT = INTEGER, IO_IF = emc_0, IO_IS = C_WRITE_ADDR_TO_OUT_FAST_PS_1, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 12000
 PARAMETER C_TLZWE_PS_MEM_1 = 0, DT = INTEGER, IO_IF = emc_0, IO_IS = C_WRITE_RECOVERY_BEFORE_READ_PS_1, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_SYNCH_MEM_2 = 0, DT = INTEGER, RANGE = (0:1), VALUES = (0= Asynchronous , 1= Synchronous ), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_SYNCH_PIPEDELAY_2 = 2, DT = INTEGER, RANGE = (1:2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 2
 PARAMETER C_TCEDV_PS_MEM_2 = 15000, DT = INTEGER, IO_IF = emc_0, IO_IS = C_READ_ADDR_TO_OUT_SLOW_PS_2, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 15000
 PARAMETER C_TAVDV_PS_MEM_2 = 15000, DT = INTEGER, IO_IF = emc_0, IO_IS = C_READ_ADDR_TO_OUT_FAST_PS_2, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 15000
 PARAMETER C_TPACC_PS_FLASH_2 = 25000, DT = INTEGER, IO_IF = emc_0, IO_IS = C_READ_ADDR_TO_OUT_PAGEMODE_PS_2, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 25000
 PARAMETER C_THZCE_PS_MEM_2 = 7000, DT = INTEGER, IO_IF = emc_0, IO_IS = C_READ_RECOVERY_BEFORE_WRITE_PS_2, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 7000
 PARAMETER C_THZOE_PS_MEM_2 = 7000, DT = INTEGER, IO_IF = emc_0, IO_IS = C_READ_RECOVERY_BEFORE_WRITE_2_PS_2, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 7000
 PARAMETER C_TWC_PS_MEM_2 = 15000, DT = INTEGER, IO_IF = emc_0, IO_IS = C_WRITE_ADDR_TO_OUT_SLOW_PS_2, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 15000
 PARAMETER C_TWP_PS_MEM_2 = 12000, DT = INTEGER, IO_IF = emc_0, IO_IS = C_WRITE_ADDR_TO_OUT_FAST_PS_2, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 12000
 PARAMETER C_TLZWE_PS_MEM_2 = 0, DT = INTEGER, IO_IF = emc_0, IO_IS = C_WRITE_RECOVERY_BEFORE_READ_PS_2, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_SYNCH_MEM_3 = 0, DT = INTEGER, RANGE = (0:1), IO_IF = emc_0, IO_IS = C_SYNCH_MEM_3, VALUES = (0= Asynchronous , 1= Synchronous ), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_SYNCH_PIPEDELAY_3 = 2, DT = INTEGER, RANGE = (1:2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 2
 PARAMETER C_TCEDV_PS_MEM_3 = 15000, DT = INTEGER, IO_IF = emc_0, IO_IS = C_READ_ADDR_TO_OUT_SLOW_PS_3, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 15000
 PARAMETER C_TAVDV_PS_MEM_3 = 15000, DT = INTEGER, IO_IF = emc_0, IO_IS = C_READ_ADDR_TO_OUT_FAST_PS_3, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 15000
 PARAMETER C_TPACC_PS_FLASH_3 = 25000, DT = INTEGER, IO_IF = emc_0, IO_IS = C_READ_ADDR_TO_OUT_PAGEMODE_PS_3, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 25000
 PARAMETER C_THZCE_PS_MEM_3 = 7000, DT = INTEGER, IO_IF = emc_0, IO_IS = C_READ_RECOVERY_BEFORE_WRITE_PS_3, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 7000
 PARAMETER C_THZOE_PS_MEM_3 = 7000, DT = INTEGER, IO_IF = emc_0, IO_IS = C_READ_RECOVERY_BEFORE_WRITE_2_PS_3, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 7000
 PARAMETER C_TWC_PS_MEM_3 = 15000, DT = INTEGER, IO_IF = emc_0, IO_IS = C_WRITE_ADDR_TO_OUT_SLOW_PS_3, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 15000
 PARAMETER C_TWP_PS_MEM_3 = 12000, DT = INTEGER, IO_IF = emc_0, IO_IS = C_WRITE_ADDR_TO_OUT_FAST_PS_3, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 12000
 PARAMETER C_TLZWE_PS_MEM_3 = 0, DT = INTEGER, IO_IF = emc_0, IO_IS = C_WRITE_RECOVERY_BEFORE_READ_PS_3, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_MCH0_PROTOCOL = 0, DT = INTEGER, RANGE = (0:1), ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_mch_protocol, ISVALID = (C_NUM_CHANNELS>=1), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCH0_ACCESSBUF_DEPTH = 16, DT = INTEGER, RANGE = (4,8,16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 16
 PARAMETER C_MCH0_RDDATABUF_DEPTH = 16, DT = INTEGER, RANGE = (0,4,8,16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 16
 PARAMETER C_MCH1_PROTOCOL = 0, DT = INTEGER, RANGE = (0:1), ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_mch_protocol, ISVALID = (C_NUM_CHANNELS>=2), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCH1_ACCESSBUF_DEPTH = 16, DT = INTEGER, RANGE = (4,8,16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 16
 PARAMETER C_MCH1_RDDATABUF_DEPTH = 16, DT = INTEGER, RANGE = (0,4,8,16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 16
 PARAMETER C_MCH2_PROTOCOL = 0, DT = INTEGER, RANGE = (0:1), ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_mch_protocol, ISVALID = (C_NUM_CHANNELS>=3), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCH2_ACCESSBUF_DEPTH = 16, DT = INTEGER, RANGE = (4,8,16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 16
 PARAMETER C_MCH2_RDDATABUF_DEPTH = 16, DT = INTEGER, RANGE = (0,4,8,16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 16
 PARAMETER C_MCH3_PROTOCOL = 0, DT = INTEGER, RANGE = (0:1), ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_mch_protocol, ISVALID = (C_NUM_CHANNELS>=4), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCH3_ACCESSBUF_DEPTH = 16, DT = INTEGER, RANGE = (4,8,16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 16
 PARAMETER C_MCH3_RDDATABUF_DEPTH = 16, DT = INTEGER, RANGE = (0,4,8,16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 16
 PARAMETER C_XCL0_LINESIZE = 4, DT = INTEGER, RANGE = (1,4,8,16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4
 PARAMETER C_XCL0_WRITEXFER = 1, DT = INTEGER, RANGE = (0:2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_XCL1_LINESIZE = 4, DT = INTEGER, RANGE = (1,4,8,16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4
 PARAMETER C_XCL1_WRITEXFER = 1, DT = INTEGER, RANGE = (0:2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_XCL2_LINESIZE = 4, DT = INTEGER, RANGE = (1,4,8,16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4
 PARAMETER C_XCL2_WRITEXFER = 1, DT = INTEGER, RANGE = (0:2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_XCL3_LINESIZE = 4, DT = INTEGER, RANGE = (1,4,8,16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4
 PARAMETER C_XCL3_WRITEXFER = 1, DT = INTEGER, RANGE = (0:2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER HW_VER = 3.01.a
 BUS_INTERFACE SPLB = mb_plb, BUS_TYPE = SLAVE, BUS_STD = PLBV46, ISVALID = (C_INCLUDE_PLB_IPIF==1)
 BUS_INTERFACE MCH0 = microblaze_0_IXCL, BUS_TYPE = TARGET, BUS_STD = XIL_MEMORY_CHANNEL, ISVALID = (C_NUM_CHANNELS>=1)
 BUS_INTERFACE MCH1 = microblaze_0_DXCL, BUS_TYPE = TARGET, BUS_STD = XIL_MEMORY_CHANNEL, ISVALID = (C_NUM_CHANNELS>=2)
 PORT RdClk = clk_83_3333MHzPLL0, DIR = I, SIGIS = Clk, ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_83_3333MHzPLL0
 PORT MCH_SPLB_Rst = SPLB_Rst, DIR = I, SIGIS = Rst, BUS = SPLB, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT MCH0_Access_Control = FSL_M_CONTROL, DIR = I, BUS = MCH0, DEFAULT = FSL_M_CONTROL, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MCH0
 PORT MCH0_Access_Data = FSL_M_DATA, DIR = I, VEC = [0:(C_MCH_NATIVE_DWIDTH-1)], BUS = MCH0, DEFAULT = FSL_M_DATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MCH0
 PORT MCH0_Access_Write = FSL_M_WRITE, DIR = I, BUS = MCH0, DEFAULT = FSL_M_WRITE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MCH0
 PORT MCH0_Access_Full = FSL_M_FULL, DIR = O, BUS = MCH0, DEFAULT = FSL_M_FULL, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MCH0
 PORT MCH0_ReadData_Control = FSL_S_CONTROL, DIR = O, BUS = MCH0, DEFAULT = FSL_S_CONTROL, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MCH0
 PORT MCH0_ReadData_Data = FSL_S_DATA, DIR = O, VEC = [0:(C_MCH_NATIVE_DWIDTH-1)], BUS = MCH0, DEFAULT = FSL_S_DATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MCH0
 PORT MCH0_ReadData_Read = FSL_S_READ, DIR = I, BUS = MCH0, DEFAULT = FSL_S_READ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MCH0
 PORT MCH0_ReadData_Exists = FSL_S_EXISTS, DIR = O, BUS = MCH0, DEFAULT = FSL_S_EXISTS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MCH0
 PORT MCH1_Access_Control = FSL_M_CONTROL, DIR = I, BUS = MCH1, DEFAULT = FSL_M_CONTROL, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MCH1
 PORT MCH1_Access_Data = FSL_M_DATA, DIR = I, VEC = [0:(C_MCH_NATIVE_DWIDTH-1)], BUS = MCH1, DEFAULT = FSL_M_DATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MCH1
 PORT MCH1_Access_Write = FSL_M_WRITE, DIR = I, BUS = MCH1, DEFAULT = FSL_M_WRITE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MCH1
 PORT MCH1_Access_Full = FSL_M_FULL, DIR = O, BUS = MCH1, DEFAULT = FSL_M_FULL, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MCH1
 PORT MCH1_ReadData_Control = FSL_S_CONTROL, DIR = O, BUS = MCH1, DEFAULT = FSL_S_CONTROL, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MCH1
 PORT MCH1_ReadData_Data = FSL_S_DATA, DIR = O, VEC = [0:(C_MCH_NATIVE_DWIDTH-1)], BUS = MCH1, DEFAULT = FSL_S_DATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MCH1
 PORT MCH1_ReadData_Read = FSL_S_READ, DIR = I, BUS = MCH1, DEFAULT = FSL_S_READ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MCH1
 PORT MCH1_ReadData_Exists = FSL_S_EXISTS, DIR = O, BUS = MCH1, DEFAULT = FSL_S_EXISTS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MCH1
 PORT MCH2_Access_Control = FSL_M_CONTROL, DIR = I, BUS = MCH2, DEFAULT = FSL_M_CONTROL, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCH2_Access_Data = FSL_M_DATA, DIR = I, VEC = [0:(C_MCH_NATIVE_DWIDTH-1)], BUS = MCH2, DEFAULT = FSL_M_DATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCH2_Access_Write = FSL_M_WRITE, DIR = I, BUS = MCH2, DEFAULT = FSL_M_WRITE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCH2_Access_Full = FSL_M_FULL, DIR = O, BUS = MCH2, DEFAULT = FSL_M_FULL, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCH2_ReadData_Control = FSL_S_CONTROL, DIR = O, BUS = MCH2, DEFAULT = FSL_S_CONTROL, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCH2_ReadData_Data = FSL_S_DATA, DIR = O, VEC = [0:(C_MCH_NATIVE_DWIDTH-1)], BUS = MCH2, DEFAULT = FSL_S_DATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCH2_ReadData_Read = FSL_S_READ, DIR = I, BUS = MCH2, DEFAULT = FSL_S_READ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCH2_ReadData_Exists = FSL_S_EXISTS, DIR = O, BUS = MCH2, DEFAULT = FSL_S_EXISTS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCH3_Access_Control = FSL_M_CONTROL, DIR = I, BUS = MCH3, DEFAULT = FSL_M_CONTROL, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCH3_Access_Data = FSL_M_DATA, DIR = I, VEC = [0:(C_MCH_NATIVE_DWIDTH-1)], BUS = MCH3, DEFAULT = FSL_M_DATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCH3_Access_Write = FSL_M_WRITE, DIR = I, BUS = MCH3, DEFAULT = FSL_M_WRITE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCH3_Access_Full = FSL_M_FULL, DIR = O, BUS = MCH3, DEFAULT = FSL_M_FULL, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCH3_ReadData_Control = FSL_S_CONTROL, DIR = O, BUS = MCH3, DEFAULT = FSL_S_CONTROL, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCH3_ReadData_Data = FSL_S_DATA, DIR = O, VEC = [0:(C_MCH_NATIVE_DWIDTH-1)], BUS = MCH3, DEFAULT = FSL_S_DATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCH3_ReadData_Read = FSL_S_READ, DIR = I, BUS = MCH3, DEFAULT = FSL_S_READ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCH3_ReadData_Exists = FSL_S_EXISTS, DIR = O, BUS = MCH3, DEFAULT = FSL_S_EXISTS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PLB_ABus = PLB_ABus, DIR = I, VEC = [0:31], BUS = SPLB, DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_UABus = PLB_UABus, DIR = I, VEC = [0:31], BUS = SPLB, DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_masterID = PLB_masterID, DIR = I, VEC = [0:(C_SPLB_MID_WIDTH-1)], BUS = SPLB, DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_abort = PLB_abort, DIR = I, BUS = SPLB, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_BE = PLB_BE, DIR = I, VEC = [0:((C_SPLB_DWIDTH/8)-1)], BUS = SPLB, DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_MSize = PLB_MSize, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_size = PLB_size, DIR = I, VEC = [0:3], BUS = SPLB, DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_type = PLB_type, DIR = I, VEC = [0:2], BUS = SPLB, DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrDBus = PLB_wrDBus, DIR = I, VEC = [0:(C_SPLB_DWIDTH-1)], BUS = SPLB, DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrPendPri = PLB_wrPendPri, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdPendPri = PLB_rdPendPri, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_reqPri = PLB_reqPri, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_TAttribute = PLB_TAttribute, DIR = I, VEC = [0:15], BUS = SPLB, DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_SSize = Sl_SSize, DIR = O, VEC = [0:1], BUS = SPLB, DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wait = Sl_wait, DIR = O, BUS = SPLB, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdDBus = Sl_rdDBus, DIR = O, VEC = [0:(C_SPLB_DWIDTH-1)], BUS = SPLB, DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, VEC = [0:3], BUS = SPLB, DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MBusy = Sl_MBusy, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MWrErr = Sl_MWrErr, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MRdErr = Sl_MRdErr, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MIRQ = Sl_MIRQ, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Mem_A = 0b0000000 & fpga_0_SRAM_Mem_A_pin_vslice_7_30_concat & 0b0, DIR = O, VEC = [0:(C_MCH_SPLB_AWIDTH-1)], PERMIT = BASE_USER, DESC = 'Memory Address Bus', IO_IF = emc_0, IO_IS = emc_addr, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = 0b0000000 & fpga_0_SRAM_Mem_A_pin_vslice_7_30_concat & 0b0
 PORT Mem_CEN = fpga_0_SRAM_Mem_CEN_pin, DIR = O, VEC = [0:(C_NUM_BANKS_MEM-1)], PERMIT = BASE_USER, DESC = 'Memory Chip Enable Active Low', IO_IF = emc_0, IO_IS = emc_csn, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_SRAM_Mem_CEN_pin
 PORT Mem_OEN = fpga_0_SRAM_Mem_OEN_pin, DIR = O, VEC = [0:(C_NUM_BANKS_MEM-1)], PERMIT = BASE_USER, DESC = 'Memory Output Enable', IO_IF = emc_0, IO_IS = emc_oen, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_SRAM_Mem_OEN_pin
 PORT Mem_WEN = fpga_0_SRAM_Mem_WEN_pin, DIR = O, PERMIT = BASE_USER, DESC = 'Memory Write Enable', IO_IF = emc_0, IO_IS = emc_wen, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_SRAM_Mem_WEN_pin
 PORT Mem_BEN = fpga_0_SRAM_Mem_BEN_pin, DIR = O, VEC = [0:((C_MAX_MEM_WIDTH/8)-1)], PERMIT = BASE_USER, DESC = 'Memory Byte Enable', IO_IF = emc_0, IO_IS = emc_ben, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_SRAM_Mem_BEN_pin
 PORT Mem_ADV_LDN = fpga_0_SRAM_Mem_ADV_LDN_pin, DIR = O, PERMIT = BASE_USER, DESC = 'Memory Advanced Burst Address/Load New Address', IO_IF = emc_0, IO_IS = emc_adv_ldn, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_SRAM_Mem_ADV_LDN_pin
 PORT Mem_DQ = fpga_0_SRAM_Mem_DQ_pin, DIR = IO, VEC = [0:(C_MAX_MEM_WIDTH-1)], THREE_STATE = TRUE, TRI_I = Mem_DQ_I, TRI_O = Mem_DQ_O, TRI_T = Mem_DQ_T, ENABLE = MULTI, PERMIT = BASE_USER, DESC = 'Memory Data Bus', IO_IF = emc_0, IO_IS = emc_data, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , IOB_STATE = INFER, MHS_VALUE = fpga_0_SRAM_Mem_DQ_pin
END

BEGIN mpmc
 PARAMETER INSTANCE = DDR2_SDRAM
 PARAMETER C_FAMILY = virtex5, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex5
 PARAMETER C_BASEFAMILY = virtex5, DT = STRING, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_basefamily, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_USE_STATIC_PHY, MPD_VALUE = virtex5
 PARAMETER C_SUBFAMILY = fx, DT = STRING, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = fx
 PARAMETER C_DEVICE = 5vlx50t, DT = STRING, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 5vlx50t
 PARAMETER C_PACKAGE = ff1136, DT = STRING, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = ff1136
 PARAMETER C_SPEEDGRADE = -1, DT = STRING, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = -1
 PARAMETER C_SPEEDGRADE_INT = 1, DT = INTEGER, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_speedgrade, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1
 PARAMETER C_NUM_PORTS = 1, DT = INTEGER, RANGE = (1:8), IPLEVEL_DRC_PROC = iplevel_drc_num_ports, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_PIM1_BASEADDR:C_PIM1_HIGHADDR:C_PIM1_OFFSET:C_PIM1_DATA_WIDTH:C_PIM1_SUBTYPE:C_XCL1_LINESIZE:C_XCL1_WRITEXFER:C_XCL1_PIPE_STAGES:C_XCL1_B_IN_USE:C_PIM1_B_SUBTYPE:C_XCL1_B_LINESIZE:C_XCL1_B_WRITEXFER:C_SPLB1_AWIDTH:C_SPLB1_DWIDTH:C_SPLB1_NATIVE_DWIDTH:C_SPLB1_NUM_MASTERS:C_SPLB1_MID_WIDTH:C_SPLB1_P2P:C_SPLB1_SUPPORT_BURSTS:C_SPLB1_SMALLEST_MASTER:C_SDMA_CTRL1_BASEADDR:C_SDMA_CTRL1_HIGHADDR:C_SDMA_CTRL1_AWIDTH:C_SDMA_CTRL1_DWIDTH:C_SDMA_CTRL1_NATIVE_DWIDTH:C_SDMA_CTRL1_NUM_MASTERS:C_SDMA_CTRL1_MID_WIDTH:C_SDMA_CTRL1_P2P:C_SDMA_CTRL1_SUPPORT_BURSTS:C_SDMA_CTRL1_SMALLEST_MASTER:C_SDMA1_COMPLETED_ERR_TX:C_SDMA1_COMPLETED_ERR_RX:C_SDMA1_PRESCALAR:C_SDMA1_PI2LL_CLK_RATIO:C_PPC440MC1_BURST_LENGTH:C_PPC440MC1_PIPE_STAGES:C_VFBC1_CMD_FIFO_DEPTH:C_VFBC1_CMD_AFULL_COUNT:C_VFBC1_RDWD_DATA_WIDTH:C_VFBC1_RDWD_FIFO_DEPTH:C_VFBC1_RD_AEMPTY_WD_AFULL_COUNT:C_PI1_RD_FIFO_TYPE:C_PI1_WR_FIFO_TYPE:C_PI1_ADDRACK_PIPELINE:C_PI1_RD_FIFO_APP_PIPELINE:C_PI1_RD_FIFO_MEM_PIPELINE:C_PI1_WR_FIFO_APP_PIPELINE:C_PI1_WR_FIFO_MEM_PIPELINE:C_PI1_PM_USED:C_PI1_PM_DC_CNTR:C_PIM2_BASEADDR:C_PIM2_HIGHADDR:C_PIM2_OFFSET:C_PIM2_DATA_WIDTH:C_PIM2_SUBTYPE:C_XCL2_LINESIZE:C_XCL2_WRITEXFER:C_XCL2_PIPE_STAGES:C_XCL2_B_IN_USE:C_PIM2_B_SUBTYPE:C_XCL2_B_LINESIZE:C_XCL2_B_WRITEXFER:C_SPLB2_AWIDTH:C_SPLB2_DWIDTH:C_SPLB2_NATIVE_DWIDTH:C_SPLB2_NUM_MASTERS:C_SPLB2_MID_WIDTH:C_SPLB2_P2P:C_SPLB2_SUPPORT_BURSTS:C_SPLB2_SMALLEST_MASTER:C_SDMA_CTRL2_BASEADDR:C_SDMA_CTRL2_HIGHADDR:C_SDMA_CTRL2_AWIDTH:C_SDMA_CTRL2_DWIDTH:C_SDMA_CTRL2_NATIVE_DWIDTH:C_SDMA_CTRL2_NUM_MASTERS:C_SDMA_CTRL2_MID_WIDTH:C_SDMA_CTRL2_P2P:C_SDMA_CTRL2_SUPPORT_BURSTS:C_SDMA_CTRL2_SMALLEST_MASTER:C_SDMA2_COMPLETED_ERR_TX:C_SDMA2_COMPLETED_ERR_RX:C_SDMA2_PRESCALAR:C_SDMA2_PI2LL_CLK_RATIO:C_PPC440MC2_BURST_LENGTH:C_PPC440MC2_PIPE_STAGES:C_VFBC2_CMD_FIFO_DEPTH:C_VFBC2_CMD_AFULL_COUNT:C_VFBC2_RDWD_DATA_WIDTH:C_VFBC2_RDWD_FIFO_DEPTH:C_VFBC2_RD_AEMPTY_WD_AFULL_COUNT:C_PI2_RD_FIFO_TYPE:C_PI2_WR_FIFO_TYPE:C_PI2_ADDRACK_PIPELINE:C_PI2_RD_FIFO_APP_PIPELINE:C_PI2_RD_FIFO_MEM_PIPELINE:C_PI2_WR_FIFO_APP_PIPELINE:C_PI2_WR_FIFO_MEM_PIPELINE:C_PI2_PM_USED:C_PI2_PM_DC_CNTR:C_PIM3_BASEADDR:C_PIM3_HIGHADDR:C_PIM3_OFFSET:C_PIM3_DATA_WIDTH:C_PIM3_SUBTYPE:C_XCL3_LINESIZE:C_XCL3_WRITEXFER:C_XCL3_PIPE_STAGES:C_XCL3_B_IN_USE:C_PIM3_B_SUBTYPE:C_XCL3_B_LINESIZE:C_XCL3_B_WRITEXFER:C_SPLB3_AWIDTH:C_SPLB3_DWIDTH:C_SPLB3_NATIVE_DWIDTH:C_SPLB3_NUM_MASTERS:C_SPLB3_MID_WIDTH:C_SPLB3_P2P:C_SPLB3_SUPPORT_BURSTS:C_SPLB3_SMALLEST_MASTER:C_SDMA_CTRL3_BASEADDR:C_SDMA_CTRL3_HIGHADDR:C_SDMA_CTRL3_AWIDTH:C_SDMA_CTRL3_DWIDTH:C_SDMA_CTRL3_NATIVE_DWIDTH:C_SDMA_CTRL3_NUM_MASTERS:C_SDMA_CTRL3_MID_WIDTH:C_SDMA_CTRL3_P2P:C_SDMA_CTRL3_SUPPORT_BURSTS:C_SDMA_CTRL3_SMALLEST_MASTER:C_SDMA3_COMPLETED_ERR_TX:C_SDMA3_COMPLETED_ERR_RX:C_SDMA3_PRESCALAR:C_SDMA3_PI2LL_CLK_RATIO:C_PPC440MC3_BURST_LENGTH:C_PPC440MC3_PIPE_STAGES:C_VFBC3_CMD_FIFO_DEPTH:C_VFBC3_CMD_AFULL_COUNT:C_VFBC3_RDWD_DATA_WIDTH:C_VFBC3_RDWD_FIFO_DEPTH:C_VFBC3_RD_AEMPTY_WD_AFULL_COUNT:C_PI3_RD_FIFO_TYPE:C_PI3_WR_FIFO_TYPE:C_PI3_ADDRACK_PIPELINE:C_PI3_RD_FIFO_APP_PIPELINE:C_PI3_RD_FIFO_MEM_PIPELINE:C_PI3_WR_FIFO_APP_PIPELINE:C_PI3_WR_FIFO_MEM_PIPELINE:C_PI3_PM_USED:C_PI3_PM_DC_CNTR:C_PIM4_BASEADDR:C_PIM4_HIGHADDR:C_PIM4_OFFSET:C_PIM4_DATA_WIDTH:C_PIM4_SUBTYPE:C_XCL4_LINESIZE:C_XCL4_WRITEXFER:C_XCL4_PIPE_STAGES:C_XCL4_B_IN_USE:C_PIM4_B_SUBTYPE:C_XCL4_B_LINESIZE:C_XCL4_B_WRITEXFER:C_SPLB4_AWIDTH:C_SPLB4_DWIDTH:C_SPLB4_NATIVE_DWIDTH:C_SPLB4_NUM_MASTERS:C_SPLB4_MID_WIDTH:C_SPLB4_P2P:C_SPLB4_SUPPORT_BURSTS:C_SPLB4_SMALLEST_MASTER:C_SDMA_CTRL4_BASEADDR:C_SDMA_CTRL4_HIGHADDR:C_SDMA_CTRL4_AWIDTH:C_SDMA_CTRL4_DWIDTH:C_SDMA_CTRL4_NATIVE_DWIDTH:C_SDMA_CTRL4_NUM_MASTERS:C_SDMA_CTRL4_MID_WIDTH:C_SDMA_CTRL4_P2P:C_SDMA_CTRL4_SUPPORT_BURSTS:C_SDMA_CTRL4_SMALLEST_MASTER:C_SDMA4_COMPLETED_ERR_TX:C_SDMA4_COMPLETED_ERR_RX:C_SDMA4_PRESCALAR:C_SDMA4_PI2LL_CLK_RATIO:C_PPC440MC4_BURST_LENGTH:C_PPC440MC4_PIPE_STAGES:C_VFBC4_CMD_FIFO_DEPTH:C_VFBC4_CMD_AFULL_COUNT:C_VFBC4_RDWD_DATA_WIDTH:C_VFBC4_RDWD_FIFO_DEPTH:C_VFBC4_RD_AEMPTY_WD_AFULL_COUNT:C_PI4_RD_FIFO_TYPE:C_PI4_WR_FIFO_TYPE:C_PI4_ADDRACK_PIPELINE:C_PI4_RD_FIFO_APP_PIPELINE:C_PI4_RD_FIFO_MEM_PIPELINE:C_PI4_WR_FIFO_APP_PIPELINE:C_PI4_WR_FIFO_MEM_PIPELINE:C_PI4_PM_USED:C_PI4_PM_DC_CNTR:C_PIM5_BASEADDR:C_PIM5_HIGHADDR:C_PIM5_OFFSET:C_PIM5_DATA_WIDTH:C_PIM5_SUBTYPE:C_XCL5_LINESIZE:C_XCL5_WRITEXFER:C_XCL5_PIPE_STAGES:C_XCL5_B_IN_USE:C_PIM5_B_SUBTYPE:C_XCL5_B_LINESIZE:C_XCL5_B_WRITEXFER:C_SPLB5_AWIDTH:C_SPLB5_DWIDTH:C_SPLB5_NATIVE_DWIDTH:C_SPLB5_NUM_MASTERS:C_SPLB5_MID_WIDTH:C_SPLB5_P2P:C_SPLB5_SUPPORT_BURSTS:C_SPLB5_SMALLEST_MASTER:C_SDMA_CTRL5_BASEADDR:C_SDMA_CTRL5_HIGHADDR:C_SDMA_CTRL5_AWIDTH:C_SDMA_CTRL5_DWIDTH:C_SDMA_CTRL5_NATIVE_DWIDTH:C_SDMA_CTRL5_NUM_MASTERS:C_SDMA_CTRL5_MID_WIDTH:C_SDMA_CTRL5_P2P:C_SDMA_CTRL5_SUPPORT_BURSTS:C_SDMA_CTRL5_SMALLEST_MASTER:C_SDMA5_COMPLETED_ERR_TX:C_SDMA5_COMPLETED_ERR_RX:C_SDMA5_PRESCALAR:C_SDMA5_PI2LL_CLK_RATIO:C_PPC440MC5_BURST_LENGTH:C_PPC440MC5_PIPE_STAGES:C_VFBC5_CMD_FIFO_DEPTH:C_VFBC5_CMD_AFULL_COUNT:C_VFBC5_RDWD_DATA_WIDTH:C_VFBC5_RDWD_FIFO_DEPTH:C_VFBC5_RD_AEMPTY_WD_AFULL_COUNT:C_PI5_RD_FIFO_TYPE:C_PI5_WR_FIFO_TYPE:C_PI5_ADDRACK_PIPELINE:C_PI5_RD_FIFO_APP_PIPELINE:C_PI5_RD_FIFO_MEM_PIPELINE:C_PI5_WR_FIFO_APP_PIPELINE:C_PI5_WR_FIFO_MEM_PIPELINE:C_PI5_PM_USED:C_PI5_PM_DC_CNTR:C_PIM6_BASEADDR:C_PIM6_HIGHADDR:C_PIM6_OFFSET:C_PIM6_DATA_WIDTH:C_PIM6_SUBTYPE:C_XCL6_LINESIZE:C_XCL6_WRITEXFER:C_XCL6_PIPE_STAGES:C_XCL6_B_IN_USE:C_PIM6_B_SUBTYPE:C_XCL6_B_LINESIZE:C_XCL6_B_WRITEXFER:C_SPLB6_AWIDTH:C_SPLB6_DWIDTH:C_SPLB6_NATIVE_DWIDTH:C_SPLB6_NUM_MASTERS:C_SPLB6_MID_WIDTH:C_SPLB6_P2P:C_SPLB6_SUPPORT_BURSTS:C_SPLB6_SMALLEST_MASTER:C_SDMA_CTRL6_BASEADDR:C_SDMA_CTRL6_HIGHADDR:C_SDMA_CTRL6_AWIDTH:C_SDMA_CTRL6_DWIDTH:C_SDMA_CTRL6_NATIVE_DWIDTH:C_SDMA_CTRL6_NUM_MASTERS:C_SDMA_CTRL6_MID_WIDTH:C_SDMA_CTRL6_P2P:C_SDMA_CTRL6_SUPPORT_BURSTS:C_SDMA_CTRL6_SMALLEST_MASTER:C_SDMA6_COMPLETED_ERR_TX:C_SDMA6_COMPLETED_ERR_RX:C_SDMA6_PRESCALAR:C_SDMA6_PI2LL_CLK_RATIO:C_PPC440MC6_BURST_LENGTH:C_PPC440MC6_PIPE_STAGES:C_VFBC6_CMD_FIFO_DEPTH:C_VFBC6_CMD_AFULL_COUNT:C_VFBC6_RDWD_DATA_WIDTH:C_VFBC6_RDWD_FIFO_DEPTH:C_VFBC6_RD_AEMPTY_WD_AFULL_COUNT:C_PI6_RD_FIFO_TYPE:C_PI6_WR_FIFO_TYPE:C_PI6_ADDRACK_PIPELINE:C_PI6_RD_FIFO_APP_PIPELINE:C_PI6_RD_FIFO_MEM_PIPELINE:C_PI6_WR_FIFO_APP_PIPELINE:C_PI6_WR_FIFO_MEM_PIPELINE:C_PI6_PM_USED:C_PI6_PM_DC_CNTR:C_PIM7_BASEADDR:C_PIM7_HIGHADDR:C_PIM7_OFFSET:C_PIM7_DATA_WIDTH:C_PIM7_SUBTYPE:C_XCL7_LINESIZE:C_XCL7_WRITEXFER:C_XCL7_PIPE_STAGES:C_XCL7_B_IN_USE:C_PIM7_B_SUBTYPE:C_XCL7_B_LINESIZE:C_XCL7_B_WRITEXFER:C_SPLB7_AWIDTH:C_SPLB7_DWIDTH:C_SPLB7_NATIVE_DWIDTH:C_SPLB7_NUM_MASTERS:C_SPLB7_MID_WIDTH:C_SPLB7_P2P:C_SPLB7_SUPPORT_BURSTS:C_SPLB7_SMALLEST_MASTER:C_SDMA_CTRL7_BASEADDR:C_SDMA_CTRL7_HIGHADDR:C_SDMA_CTRL7_AWIDTH:C_SDMA_CTRL7_DWIDTH:C_SDMA_CTRL7_NATIVE_DWIDTH:C_SDMA_CTRL7_NUM_MASTERS:C_SDMA_CTRL7_MID_WIDTH:C_SDMA_CTRL7_P2P:C_SDMA_CTRL7_SUPPORT_BURSTS:C_SDMA_CTRL7_SMALLEST_MASTER:C_SDMA7_COMPLETED_ERR_TX:C_SDMA7_COMPLETED_ERR_RX:C_SDMA7_PRESCALAR:C_SDMA7_PI2LL_CLK_RATIO:C_PPC440MC7_BURST_LENGTH:C_PPC440MC7_PIPE_STAGES:C_VFBC7_CMD_FIFO_DEPTH:C_VFBC7_CMD_AFULL_COUNT:C_VFBC7_RDWD_DATA_WIDTH:C_VFBC7_RDWD_FIFO_DEPTH:C_VFBC7_RD_AEMPTY_WD_AFULL_COUNT:C_PI7_RD_FIFO_TYPE:C_PI7_WR_FIFO_TYPE:C_PI7_ADDRACK_PIPELINE:C_PI7_RD_FIFO_APP_PIPELINE:C_PI7_RD_FIFO_MEM_PIPELINE:C_PI7_WR_FIFO_APP_PIPELINE:C_PI7_WR_FIFO_MEM_PIPELINE:C_PI7_PM_USED:C_PI7_PM_DC_CNTR, MPD_VALUE = 1, MHS_VALUE = 1
 PARAMETER C_PORT_CONFIG = 1, DT = INTEGER, RANGE = (0:4), ASSIGNMENT = REQUIRE, VALUES = (0=B32 B32 U32 U32 U32 U32, 1=B32 B32 B32 B32, 2=B64 B32 B32, 3=B64 B64, 4=B128), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_PORT_CONFIG, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_ALL_PIMS_SHARE_ADDRESSES = 1, DT = INTEGER, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_MPMC_BASEADDR:C_MPMC_HIGHADDR:C_MPMC_SW_BASEADDR:C_MPMC_SW_HIGHADDR:C_SDMA_CTRL_BASEADDR:C_SDMA_CTRL_HIGHADDR:C_PIM0_BASEADDR:C_PIM0_HIGHADDR:C_PIM0_OFFSET:C_SDMA_CTRL0_BASEADDR:C_SDMA_CTRL0_HIGHADDR:C_PIM1_BASEADDR:C_PIM1_HIGHADDR:C_PIM1_OFFSET:C_SDMA_CTRL1_BASEADDR:C_SDMA_CTRL1_HIGHADDR:C_PIM2_BASEADDR:C_PIM2_HIGHADDR:C_PIM2_OFFSET:C_SDMA_CTRL2_BASEADDR:C_SDMA_CTRL2_HIGHADDR:C_PIM3_BASEADDR:C_PIM3_HIGHADDR:C_PIM3_OFFSET:C_SDMA_CTRL3_BASEADDR:C_SDMA_CTRL3_HIGHADDR:C_PIM4_BASEADDR:C_PIM4_HIGHADDR:C_PIM4_OFFSET:C_SDMA_CTRL4_BASEADDR:C_SDMA_CTRL4_HIGHADDR:C_PIM5_BASEADDR:C_PIM5_HIGHADDR:C_PIM5_OFFSET:C_SDMA_CTRL5_BASEADDR:C_SDMA_CTRL5_HIGHADDR:C_PIM6_BASEADDR:C_PIM6_HIGHADDR:C_PIM6_OFFSET:C_SDMA_CTRL6_BASEADDR:C_SDMA_CTRL6_HIGHADDR:C_PIM7_BASEADDR:C_PIM7_HIGHADDR:C_PIM7_OFFSET:C_SDMA_CTRL7_BASEADDR:C_SDMA_CTRL7_HIGHADDR, MPD_VALUE = 1
 PARAMETER C_MPMC_BASEADDR = 0x50000000, BUS = XCL0:XCL0_B:SPLB0:SDMA_LL0:PPC440MC0:VFBC0:XCL1:XCL1_B:SPLB1:SDMA_LL1:PPC440MC1:VFBC1:XCL2:XCL2_B:SPLB2:SDMA_LL2:PPC440MC2:VFBC2:XCL3:XCL3_B:SPLB3:SDMA_LL3:PPC440MC3:VFBC3:XCL4:XCL4_B:SPLB4:SDMA_LL4:PPC440MC4:VFBC4:XCL5:XCL5_B:SPLB5:SDMA_LL5:PPC440MC5:VFBC5:XCL6:XCL6_B:SPLB6:SDMA_LL6:PPC440MC6:VFBC6:XCL7:XCL7_B:SPLB7:SDMA_LL7:PPC440MC7:VFBC7, ADDRESS = BASE, PAIR = C_MPMC_HIGHADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = (C_ALL_PIMS_SHARE_ADDRESSES), IO_IF = memory_0, IO_IS = C_BASEADDR, ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, MHS_VALUE = 0x50000000, RESOLVED_BUS = SPLB0
 PARAMETER C_MPMC_HIGHADDR = 0x5FFFFFFF, BUS = XCL0:XCL0_B:SPLB0:SDMA_LL0:PPC440MC0:VFBC0:XCL1:XCL1_B:SPLB1:SDMA_LL1:PPC440MC1:VFBC1:XCL2:XCL2_B:SPLB2:SDMA_LL2:PPC440MC2:VFBC2:XCL3:XCL3_B:SPLB3:SDMA_LL3:PPC440MC3:VFBC3:XCL4:XCL4_B:SPLB4:SDMA_LL4:PPC440MC4:VFBC4:XCL5:XCL5_B:SPLB5:SDMA_LL5:PPC440MC5:VFBC5:XCL6:XCL6_B:SPLB6:SDMA_LL6:PPC440MC6:VFBC6:XCL7:XCL7_B:SPLB7:SDMA_LL7:PPC440MC7:VFBC7, ADDRESS = HIGH, PAIR = C_MPMC_BASEADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = (C_ALL_PIMS_SHARE_ADDRESSES), IO_IF = memory_0, IO_IS = C_HIGHADDR, ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0x5FFFFFFF, RESOLVED_BUS = SPLB0
 PARAMETER C_MPMC_SW_BASEADDR = 0xFFFFFFFF, DT = STD_LOGIC_VECTOR, ISVALID = (C_ALL_PIMS_SHARE_ADDRESSES == 0), TYPE = NON_HDL, BUS = , ADDR_TYPE = REGISTER, PAIR = C_MPMC_SW_HIGHADDR, ADDRESS = BASE, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_MPMC_SW_HIGHADDR = 0x00000000, DT = STD_LOGIC_VECTOR, ISVALID = (C_ALL_PIMS_SHARE_ADDRESSES == 0), TYPE = NON_HDL, BUS = , ADDR_TYPE = REGISTER, PAIR = C_MPMC_SW_BASEADDR, ADDRESS = HIGH, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL_BASEADDR = 0xFFFFFFFF, DT = STD_LOGIC_VECTOR, BUS = SDMA_CTRL0:SDMA_CTRL1:SDMA_CTRL2:SDMA_CTRL3:SDMA_CTRL4:SDMA_CTRL5:SDMA_CTRL6:SDMA_CTRL7, ADDRESS = BASE, PAIR = C_SDMA_CTRL_HIGHADDR, ADDR_TYPE = REGISTER, ISVALID = ((C_ALL_PIMS_SHARE_ADDRESSES) && ((C_PIM0_BASETYPE == 3) || (C_PIM1_BASETYPE == 3) || (C_PIM2_BASETYPE == 3) || (C_PIM3_BASETYPE == 3) || (C_PIM4_BASETYPE == 3) || (C_PIM5_BASETYPE == 3) || (C_PIM6_BASETYPE == 3) || (C_PIM7_BASETYPE == 3))), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL_HIGHADDR = 0x00000000, DT = STD_LOGIC_VECTOR, BUS = SDMA_CTRL0:SDMA_CTRL1:SDMA_CTRL2:SDMA_CTRL3:SDMA_CTRL4:SDMA_CTRL5:SDMA_CTRL6:SDMA_CTRL7, ADDRESS = HIGH, PAIR = C_SDMA_CTRL_BASEADDR, ADDR_TYPE = REGISTER, ISVALID = ((C_ALL_PIMS_SHARE_ADDRESSES) && ((C_PIM0_BASETYPE == 3) || (C_PIM1_BASETYPE == 3) || (C_PIM2_BASETYPE == 3) || (C_PIM3_BASETYPE == 3) || (C_PIM4_BASETYPE == 3) || (C_PIM5_BASETYPE == 3) || (C_PIM6_BASETYPE == 3) || (C_PIM7_BASETYPE == 3))), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_MPMC_CTRL_BASEADDR = 0xFFFFFFFF, DT = STD_LOGIC_VECTOR, BUS = MPMC_CTRL, ADDRESS = BASE, PAIR = C_MPMC_CTRL_HIGHADDR, ADDR_TYPE = REGISTER, ISVALID = (C_INCLUDE_ECC_SUPPORT || C_USE_STATIC_PHY || C_DEBUG_REG_ENABLE || C_PM_ENABLE), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_MPMC_CTRL_HIGHADDR = 0x00000000, DT = STD_LOGIC_VECTOR, BUS = MPMC_CTRL, ADDRESS = HIGH, PAIR = C_MPMC_CTRL_BASEADDR, ADDR_TYPE = REGISTER, ISVALID = (C_INCLUDE_ECC_SUPPORT || C_USE_STATIC_PHY || C_DEBUG_REG_ENABLE || C_PM_ENABLE), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_MPMC_CTRL_AWIDTH = 32, DT = INTEGER, BUS = MPMC_CTRL, ASSIGNMENT = CONSTANT, ISVALID = (C_INCLUDE_ECC_SUPPORT || C_USE_STATIC_PHY || C_DEBUG_REG_ENABLE || C_PM_ENABLE), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_MPMC_CTRL_DWIDTH = 64, DT = INTEGER, BUS = MPMC_CTRL, RANGE = (32,64,128), ISVALID = (C_INCLUDE_ECC_SUPPORT || C_USE_STATIC_PHY || C_DEBUG_REG_ENABLE || C_PM_ENABLE), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = MPMC_CTRL_PLB_BE:MPMC_CTRL_PLB_wrDBus:MPMC_CTRL_Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_MPMC_CTRL_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = MPMC_CTRL, ASSIGNMENT = CONSTANT, ISVALID = (C_INCLUDE_ECC_SUPPORT || C_USE_STATIC_PHY || C_DEBUG_REG_ENABLE || C_PM_ENABLE), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_MPMC_CTRL_NUM_MASTERS = 1, DT = INTEGER, BUS = MPMC_CTRL, RANGE = (0:16), ISVALID = (C_INCLUDE_ECC_SUPPORT || C_USE_STATIC_PHY || C_DEBUG_REG_ENABLE || C_PM_ENABLE), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = MPMC_CTRL_Sl_MBusy:MPMC_CTRL_Sl_MRdErr:MPMC_CTRL_Sl_MWrErr:MPMC_CTRL_Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_MPMC_CTRL_MID_WIDTH = 1, DT = INTEGER, BUS = MPMC_CTRL, RANGE = (0:4), ISVALID = (C_INCLUDE_ECC_SUPPORT || C_USE_STATIC_PHY || C_DEBUG_REG_ENABLE || C_PM_ENABLE), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = MPMC_CTRL_PLB_masterID, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_MPMC_CTRL_P2P = 1, DT = INTEGER, BUS = MPMC_CTRL, RANGE = (0,1), ISVALID = (C_INCLUDE_ECC_SUPPORT || C_USE_STATIC_PHY || C_DEBUG_REG_ENABLE || C_PM_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_MPMC_CTRL_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = MPMC_CTRL, ASSIGNMENT = CONSTANT, ISVALID = (C_INCLUDE_ECC_SUPPORT || C_USE_STATIC_PHY || C_DEBUG_REG_ENABLE || C_PM_ENABLE), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_MPMC_CTRL_SMALLEST_MASTER = 32, DT = INTEGER, BUS = MPMC_CTRL, RANGE = (32,64,128), ISVALID = (C_INCLUDE_ECC_SUPPORT || C_USE_STATIC_PHY || C_DEBUG_REG_ENABLE || C_PM_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_NUM_IDELAYCTRL = 3, DT = INTEGER, RANGE = (0:16), IO_IF = memory_0, IO_IS = C_NUM_IDELAYCTRL, ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_num_idelayctrl, ISVALID = (C_USE_MIG_V4_PHY | C_USE_MIG_V5_PHY), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, MHS_VALUE = 3
 PARAMETER C_IDELAYCTRL_LOC = IDELAYCTRL_X0Y6-IDELAYCTRL_X0Y2-IDELAYCTRL_X0Y1, DT = STRING, TYPE = NON_HDL, IO_IF = memory_0, IO_IS = C_IDELAYCTRL_LOC, ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_idelayctrl_loc, ISVALID = (C_USE_MIG_V4_PHY | C_USE_MIG_V5_PHY), GUI_PERMIT = , MPD_VALUE = NOT_SET, MHS_VALUE = IDELAYCTRL_X0Y6-IDELAYCTRL_X0Y2-IDELAYCTRL_X0Y1
 PARAMETER C_IODELAY_GRP = NOT_SET, DT = STRING, ASSIGNMENT = OPTIONAL_UPDATE, IO_IF = memory_0, IO_IS = C_IODELAY_GRP, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_iodelay_grp, ISVALID = (C_USE_MIG_V6_PHY), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = NOT_SET
 PARAMETER C_MCB_LOC = NOT_SET, DT = STRING, TYPE = NON_HDL, VALUES = (NOT_SET=NOT SET, MEMC1=MEMC1, MEMC2=MEMC2, MEMC3=MEMC3, MEMC4=MEMC4), IO_IF = memory_0, IO_IS = C_MCB_LOC, ASSIGNMENT = REQUIRE, ISVALID = (C_USE_MCB_S6_PHY), GUI_PERMIT = , MPD_VALUE = NOT_SET
 PARAMETER C_MMCM_EXT_LOC = NOT_SET, DT = STRING, TYPE = NON_HDL, IO_IS = C_MMCM_EXT_LOC, ASSIGNMENT = OPTIONAL_UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mmcm_loc, ISVALID = (C_USE_MIG_V6_PHY), GUI_PERMIT = , MPD_VALUE = NOT_SET
 PARAMETER C_MMCM_INT_LOC = NOT_SET, DT = STRING, TYPE = NON_HDL, IO_IS = C_MMCM_INT_LOC, ISVALID = (0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = NOT_SET
 PARAMETER C_MAX_REQ_ALLOWED = 1, DT = INTEGER, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1
 PARAMETER C_ARB_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (!C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_WR_DATAPATH_TML_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (!C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_RD_DATAPATH_TML_MAX_FANOUT = 0, DT = INTEGER, RANGE = (0,1,2,4,8), ISVALID = (!C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ARB_USE_DEFAULT = 0, DT = INTEGER, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_ARB0_ALGO = ROUND_ROBIN, DT = STRING, VALUES = (ROUND_ROBIN=Round Robin, FIXED=Fixed, CUSTOM=Custom), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_ARB0_NUM_SLOTS:C_ARB0_SLOT0:C_ARB0_SLOT1:C_ARB0_SLOT2:C_ARB0_SLOT3:C_ARB0_SLOT4:C_ARB0_SLOT5:C_ARB0_SLOT6:C_ARB0_SLOT7:C_ARB0_SLOT8:C_ARB0_SLOT9:C_ARB0_SLOT10:C_ARB0_SLOT11:C_ARB0_SLOT12:C_ARB0_SLOT13:C_ARB0_SLOT14:C_ARB0_SLOT15, MPD_VALUE = ROUND_ROBIN
 PARAMETER C_ARB0_NUM_SLOTS = 8, DT = INTEGER, RANGE = (1:16), ISVALID = ([xstrncmp C_ARB0_ALGO  CUSTOM ]), IPLEVEL_DRC_PROC = iplevel_drc_arb0_num_slots, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_ARB0_SLOT0:C_ARB0_SLOT1:C_ARB0_SLOT2:C_ARB0_SLOT3:C_ARB0_SLOT4:C_ARB0_SLOT5:C_ARB0_SLOT6:C_ARB0_SLOT7:C_ARB0_SLOT8:C_ARB0_SLOT9:C_ARB0_SLOT10:C_ARB0_SLOT11:C_ARB0_SLOT12:C_ARB0_SLOT13:C_ARB0_SLOT14:C_ARB0_SLOT15, MPD_VALUE = 8
 PARAMETER C_ARB0_SLOT0 = 01234567, DT = STRING, ISVALID = (C_ARB0_NUM_SLOTS > 0  && [xstrncmp C_ARB0_ALGO  CUSTOM ]), TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 01234567
 PARAMETER C_ARB0_SLOT1 = 12345670, DT = STRING, ISVALID = (C_ARB0_NUM_SLOTS > 1  && [xstrncmp C_ARB0_ALGO  CUSTOM ]), TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 12345670
 PARAMETER C_ARB0_SLOT2 = 23456701, DT = STRING, ISVALID = (C_ARB0_NUM_SLOTS > 2  && [xstrncmp C_ARB0_ALGO  CUSTOM ]), TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 23456701
 PARAMETER C_ARB0_SLOT3 = 34567012, DT = STRING, ISVALID = (C_ARB0_NUM_SLOTS > 3  && [xstrncmp C_ARB0_ALGO  CUSTOM ]), TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 34567012
 PARAMETER C_ARB0_SLOT4 = 45670123, DT = STRING, ISVALID = (C_ARB0_NUM_SLOTS > 4  && [xstrncmp C_ARB0_ALGO  CUSTOM ]), TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 45670123
 PARAMETER C_ARB0_SLOT5 = 56701234, DT = STRING, ISVALID = (C_ARB0_NUM_SLOTS > 5  && [xstrncmp C_ARB0_ALGO  CUSTOM ]), TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 56701234
 PARAMETER C_ARB0_SLOT6 = 67012345, DT = STRING, ISVALID = (C_ARB0_NUM_SLOTS > 6  && [xstrncmp C_ARB0_ALGO  CUSTOM ]), TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 67012345
 PARAMETER C_ARB0_SLOT7 = 70123456, DT = STRING, ISVALID = (C_ARB0_NUM_SLOTS > 7  && [xstrncmp C_ARB0_ALGO  CUSTOM ]), TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 70123456
 PARAMETER C_ARB0_SLOT8 = 01234567, DT = STRING, ISVALID = (C_ARB0_NUM_SLOTS > 8  && [xstrncmp C_ARB0_ALGO  CUSTOM ]), TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 01234567
 PARAMETER C_ARB0_SLOT9 = 12345670, DT = STRING, ISVALID = (C_ARB0_NUM_SLOTS > 9  && [xstrncmp C_ARB0_ALGO  CUSTOM ]), TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 12345670
 PARAMETER C_ARB0_SLOT10 = 23456701, DT = STRING, ISVALID = (C_ARB0_NUM_SLOTS > 10 && [xstrncmp C_ARB0_ALGO  CUSTOM ]), TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 23456701
 PARAMETER C_ARB0_SLOT11 = 34567012, DT = STRING, ISVALID = (C_ARB0_NUM_SLOTS > 11 && [xstrncmp C_ARB0_ALGO  CUSTOM ]), TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 34567012
 PARAMETER C_ARB0_SLOT12 = 45670123, DT = STRING, ISVALID = (C_ARB0_NUM_SLOTS > 12 && [xstrncmp C_ARB0_ALGO  CUSTOM ]), TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 45670123
 PARAMETER C_ARB0_SLOT13 = 56701234, DT = STRING, ISVALID = (C_ARB0_NUM_SLOTS > 13 && [xstrncmp C_ARB0_ALGO  CUSTOM ]), TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 56701234
 PARAMETER C_ARB0_SLOT14 = 67012345, DT = STRING, ISVALID = (C_ARB0_NUM_SLOTS > 14 && [xstrncmp C_ARB0_ALGO  CUSTOM ]), TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 67012345
 PARAMETER C_ARB0_SLOT15 = 70123456, DT = STRING, ISVALID = (C_ARB0_NUM_SLOTS > 15 && [xstrncmp C_ARB0_ALGO  CUSTOM ]), TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 70123456
 PARAMETER C_PM_ENABLE = 0, DT = INTEGER, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_MPMC_CTRL_BASEADDR:C_MPMC_CTRL_HIGHADDR:C_MPMC_CTRL_AWIDTH:C_MPMC_CTRL_DWIDTH:C_MPMC_CTRL_NATIVE_DWIDTH:C_MPMC_CTRL_NUM_MASTERS:C_MPMC_CTRL_MID_WIDTH:C_MPMC_CTRL_P2P:C_MPMC_CTRL_SUPPORT_BURSTS:C_MPMC_CTRL_SMALLEST_MASTER:C_PM_DC_WIDTH:C_PM_GC_CNTR:C_PM_GC_WIDTH:C_PM_SHIFT_CNT_BY:C_PI0_PM_USED:C_PI0_PM_DC_CNTR:C_PI1_PM_USED:C_PI1_PM_DC_CNTR:C_PI2_PM_USED:C_PI2_PM_DC_CNTR:C_PI3_PM_USED:C_PI3_PM_DC_CNTR:C_PI4_PM_USED:C_PI4_PM_DC_CNTR:C_PI5_PM_USED:C_PI5_PM_DC_CNTR:C_PI6_PM_USED:C_PI6_PM_DC_CNTR:C_PI7_PM_USED:C_PI7_PM_DC_CNTR, MPD_VALUE = 0
 PARAMETER C_PM_DC_WIDTH = 48, DT = INTEGER, RANGE = (1:64), ISVALID = (C_PM_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 48
 PARAMETER C_PM_GC_CNTR = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_PM_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PM_GC_WIDTH = 48, DT = INTEGER, RANGE = (1:64), ISVALID = (C_PM_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 48
 PARAMETER C_PM_SHIFT_CNT_BY = 1, DT = INTEGER, RANGE = (0:3), ISVALID = (C_PM_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_SKIP_SIM_INIT_DELAY = 0, DT = INTEGER, RANGE = (0,1), ISVALID = (!C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_USE_MIG_S3_PHY = 0, DT = INTEGER, RANGE = (0,1), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_phy, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_DEBUG_REG_ENABLE:C_SPECIAL_BOARD:C_USE_MIG_FLOW:C_INCLUDE_ECC_SUPPORT, MPD_VALUE = 0
 PARAMETER C_USE_MIG_V4_PHY = 0, DT = INTEGER, RANGE = (0,1), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_phy, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_NUM_IDELAYCTRL:C_IDELAYCTRL_LOC:C_DEBUG_REG_ENABLE:C_USE_MIG_FLOW:C_INCLUDE_ECC_SUPPORT:C_TBY4TAPVALUE:C_WR_TRAINING_PORT, MPD_VALUE = 0
 PARAMETER C_USE_MIG_V5_PHY = 0, DT = INTEGER, RANGE = (0,1), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_phy, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_NUM_IDELAYCTRL:C_IDELAYCTRL_LOC:C_DEBUG_REG_ENABLE:C_USE_MIG_FLOW:C_INCLUDE_ECC_SUPPORT:C_WR_TRAINING_PORT, MPD_VALUE = 0
 PARAMETER C_USE_MIG_V6_PHY = 0, DT = INTEGER, RANGE = (0,1), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_phy, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_IODELAY_GRP:C_MMCM_EXT_LOC:C_USE_MIG_FLOW:C_MEM_PART_TPRDI:C_MEM_PART_TZQI:C_MPMC_CLK_MEM_PERIOD_PS:C_MEM_WRLVL:C_MEM_NDQS_COL0:C_MEM_NDQS_COL1:C_MEM_NDQS_COL2:C_MEM_NDQS_COL3:C_MEM_DQS_LOC_COL0:C_MEM_DQS_LOC_COL1:C_MEM_DQS_LOC_COL2:C_MEM_DQS_LOC_COL3:C_MAINT_PRESCALER_PERIOD:C_BASEADDR_CTRL16:C_HIGHADDR_CTRL16, MPD_VALUE = 0
 PARAMETER C_USE_MCB_S6_PHY = 0, DT = INTEGER, RANGE = (0,1), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_phy, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_PORT_CONFIG:C_MCB_LOC:C_ARB_PIPELINE:C_WR_DATAPATH_TML_PIPELINE:C_RD_DATAPATH_TML_MAX_FANOUT:C_SKIP_SIM_INIT_DELAY:C_MEM_ADDR_ORDER:C_MEM_CALIBRATION_MODE:C_MEM_CALIBRATION_DELAY:C_MEM_CALIBRATION_SOFT_IP:C_MEM_CALIBRATION_BYPASS:C_MPMC_MCB_DRP_CLK_PRESENT:C_MEM_SKIP_IN_TERM_CAL:C_MEM_SKIP_DYNAMIC_CAL:C_MEM_SKIP_DYN_IN_TERM:C_MEM_INCDEC_THRESHOLD:C_MEM_CHECK_MAX_INDELAY:C_MEM_CHECK_MAX_TAP_REG:C_MEM_TZQINIT_MAXCNT:C_MPMC_CLK_MEM_2X_PERIOD_PS:C_MCB_USE_EXTERNAL_BUFPLL:C_MCB_LDQSP_TAP_DELAY_VAL:C_MCB_UDQSP_TAP_DELAY_VAL:C_MCB_LDQSN_TAP_DELAY_VAL:C_MCB_UDQSN_TAP_DELAY_VAL:C_MCB_DQ0_TAP_DELAY_VAL:C_MCB_DQ1_TAP_DELAY_VAL:C_MCB_DQ2_TAP_DELAY_VAL:C_MCB_DQ3_TAP_DELAY_VAL:C_MCB_DQ4_TAP_DELAY_VAL:C_MCB_DQ5_TAP_DELAY_VAL:C_MCB_DQ6_TAP_DELAY_VAL:C_MCB_DQ7_TAP_DELAY_VAL:C_MCB_DQ8_TAP_DELAY_VAL:C_MCB_DQ9_TAP_DELAY_VAL:C_MCB_DQ10_TAP_DELAY_VAL:C_MCB_DQ11_TAP_DELAY_VAL:C_MCB_DQ12_TAP_DELAY_VAL:C_MCB_DQ13_TAP_DELAY_VAL:C_MCB_DQ14_TAP_DELAY_VAL:C_MCB_DQ15_TAP_DELAY_VAL:C_MCB_RZQ_LOC:C_MCB_ZIO_LOC:C_MEM_REG_DIMM:C_MEM_CLK_WIDTH:C_MEM_ODT_WIDTH:C_MEM_CE_WIDTH:C_MEM_CS_N_WIDTH:C_MEM_NUM_RANKS:C_MEM_PA_SR:C_MEM_AUTO_SR:C_MEM_HIGH_TEMP_SR:C_MEM_DYNAMIC_WRITE_ODT:C_PIM0_DATA_WIDTH:C_PI0_RD_FIFO_TYPE:C_PI0_WR_FIFO_TYPE:C_PI0_ADDRACK_PIPELINE:C_PI0_RD_FIFO_APP_PIPELINE:C_PI0_RD_FIFO_MEM_PIPELINE:C_PI0_WR_FIFO_APP_PIPELINE:C_PI0_WR_FIFO_MEM_PIPELINE:C_PIM1_DATA_WIDTH:C_PI1_RD_FIFO_TYPE:C_PI1_WR_FIFO_TYPE:C_PI1_ADDRACK_PIPELINE:C_PI1_RD_FIFO_APP_PIPELINE:C_PI1_RD_FIFO_MEM_PIPELINE:C_PI1_WR_FIFO_APP_PIPELINE:C_PI1_WR_FIFO_MEM_PIPELINE:C_PIM2_DATA_WIDTH:C_PI2_RD_FIFO_TYPE:C_PI2_WR_FIFO_TYPE:C_PI2_ADDRACK_PIPELINE:C_PI2_RD_FIFO_APP_PIPELINE:C_PI2_RD_FIFO_MEM_PIPELINE:C_PI2_WR_FIFO_APP_PIPELINE:C_PI2_WR_FIFO_MEM_PIPELINE:C_PIM3_DATA_WIDTH:C_PI3_RD_FIFO_TYPE:C_PI3_WR_FIFO_TYPE:C_PI3_ADDRACK_PIPELINE:C_PI3_RD_FIFO_APP_PIPELINE:C_PI3_RD_FIFO_MEM_PIPELINE:C_PI3_WR_FIFO_APP_PIPELINE:C_PI3_WR_FIFO_MEM_PIPELINE:C_PIM4_DATA_WIDTH:C_PI4_RD_FIFO_TYPE:C_PI4_WR_FIFO_TYPE:C_PI4_ADDRACK_PIPELINE:C_PI4_RD_FIFO_APP_PIPELINE:C_PI4_RD_FIFO_MEM_PIPELINE:C_PI4_WR_FIFO_APP_PIPELINE:C_PI4_WR_FIFO_MEM_PIPELINE:C_PIM5_DATA_WIDTH:C_PI5_RD_FIFO_TYPE:C_PI5_WR_FIFO_TYPE:C_PI5_ADDRACK_PIPELINE:C_PI5_RD_FIFO_APP_PIPELINE:C_PI5_RD_FIFO_MEM_PIPELINE:C_PI5_WR_FIFO_APP_PIPELINE:C_PI5_WR_FIFO_MEM_PIPELINE:C_PIM6_DATA_WIDTH:C_PI6_RD_FIFO_TYPE:C_PI6_WR_FIFO_TYPE:C_PI6_ADDRACK_PIPELINE:C_PI6_RD_FIFO_APP_PIPELINE:C_PI6_RD_FIFO_MEM_PIPELINE:C_PI6_WR_FIFO_APP_PIPELINE:C_PI6_WR_FIFO_MEM_PIPELINE:C_PIM7_DATA_WIDTH:C_PI7_RD_FIFO_TYPE:C_PI7_WR_FIFO_TYPE:C_PI7_ADDRACK_PIPELINE:C_PI7_RD_FIFO_APP_PIPELINE:C_PI7_RD_FIFO_MEM_PIPELINE:C_PI7_WR_FIFO_APP_PIPELINE:C_PI7_WR_FIFO_MEM_PIPELINE, MPD_VALUE = 0
 PARAMETER C_USE_STATIC_PHY = 0, DT = INTEGER, RANGE = (0,1), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_phy, ASSIGNMENT = OPTIONAL_UPDATE, IO_IF = memory_0, IO_IS = C_USE_STATIC_PHY, ISVALID = (![xstrncmp C_BASEFAMILY  spartan6 ] && ![xstrncmp C_BASEFAMILY  virtex6 ]), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_MPMC_CTRL_BASEADDR:C_MPMC_CTRL_HIGHADDR:C_MPMC_CTRL_AWIDTH:C_MPMC_CTRL_DWIDTH:C_MPMC_CTRL_NATIVE_DWIDTH:C_MPMC_CTRL_NUM_MASTERS:C_MPMC_CTRL_MID_WIDTH:C_MPMC_CTRL_P2P:C_MPMC_CTRL_SUPPORT_BURSTS:C_MPMC_CTRL_SMALLEST_MASTER:C_STATIC_PHY_RDDATA_CLK_SEL:C_STATIC_PHY_RDDATA_SWAP_RISE:C_STATIC_PHY_RDEN_DELAY:C_MPMC_CLK_MEM_PERIOD_PS:C_INCLUDE_ECC_SUPPORT, MPD_VALUE = 0
 PARAMETER C_STATIC_PHY_RDDATA_CLK_SEL = 0, DT = INTEGER, RANGE = (0,1), ISVALID = (C_USE_STATIC_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_STATIC_PHY_RDDATA_SWAP_RISE = 0, DT = INTEGER, RANGE = (0,1), ISVALID = (C_USE_STATIC_PHY && ![xstrncmp C_MEM_TYPE  SDRAM ]), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_STATIC_PHY_RDEN_DELAY = 5, DT = INTEGER, RANGE = (0:15), ISVALID = (C_USE_STATIC_PHY), IO_IF = memory_0, IO_IS = C_STATIC_PHY_RDEN_DELAY, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 5
 PARAMETER C_DEBUG_REG_ENABLE = 0, DT = INTEGER, RANGE = (0,1), ISVALID = (C_USE_MIG_S3_PHY || C_USE_MIG_V4_PHY || C_USE_MIG_V5_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_MPMC_CTRL_BASEADDR:C_MPMC_CTRL_HIGHADDR:C_MPMC_CTRL_AWIDTH:C_MPMC_CTRL_DWIDTH:C_MPMC_CTRL_NATIVE_DWIDTH:C_MPMC_CTRL_NUM_MASTERS:C_MPMC_CTRL_MID_WIDTH:C_MPMC_CTRL_P2P:C_MPMC_CTRL_SUPPORT_BURSTS:C_MPMC_CTRL_SMALLEST_MASTER, MPD_VALUE = 0
 PARAMETER C_SPECIAL_BOARD = NONE, DT = STRING, VALUES = (NONE=NONE, S3E_STKIT=S3E_STKIT, S3E_1600E=S3E_1600E, S3A_STKIT=S3A_STKIT), IO_IF = memory_0, IO_IS = C_SPECIAL_BOARD, ISVALID = (C_USE_MIG_S3_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = NONE
 PARAMETER C_USE_MIG_FLOW = 0, DT = INTEGER, RANGE = (0,1), ISVALID = (C_USE_MIG_S3_PHY || C_USE_MIG_V4_PHY || C_USE_MIG_V5_PHY || C_USE_MIG_V6_PHY), TYPE = NON_HDL, SYSLEVEL_DRC_PROC = syslevel_drc_mig_flow, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MEM_ADDR_ORDER = BANK_ROW_COLUMN, DT = STRING, VALUES = (BANK_ROW_COLUMN=BANK_ROW_COLUMN, ROW_BANK_COLUMN=ROW_BANK_COLUMN), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MEM_ADDR_ORDER, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = BANK_ROW_COLUMN
 PARAMETER C_MEM_CALIBRATION_MODE = 1, DT = INTEGER, RANGE = (0:1), VALUES = (1=CALIBRATION, 0=NO CALIBRATION), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MEM_CALIBRATION_MODE, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_MEM_CALIBRATION_DELAY = HALF, DT = STRING, VALUES = (QUARTER=QUARTER, FULL=FULL, HALF=HALF, THREEQUARTER=THREEQUARTER), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MEM_CALIBRATION_DELAY, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = HALF
 PARAMETER C_MEM_CALIBRATION_SOFT_IP = FALSE, DT = STRING, VALUES = (FALSE=FALSE, TRUE=TRUE), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MEM_CALIBRATION_SOFT_IP, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_MEM_SKIP_IN_TERM_CAL:C_MEM_SKIP_DYNAMIC_CAL:C_MEM_SKIP_DYN_IN_TERM, MPD_VALUE = FALSE
 PARAMETER C_MEM_CALIBRATION_BYPASS = NO, DT = STRING, VALUES = (YES=YES, NO=NO), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MEM_CALIBRATION_BYPASS, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = NO
 PARAMETER C_MPMC_MCB_DRP_CLK_PRESENT = 0, DT = INTEGER, RANGE = (0,1), ISVALID = (C_USE_MCB_S6_PHY), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mpmc_mcb_drp_clk_present, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MEM_SKIP_IN_TERM_CAL = 1, DT = INTEGER, RANGE = (0:1), ISVALID = (C_USE_MCB_S6_PHY && [xstrncmp C_MEM_CALIBRATION_SOFT_IP  TRUE ] && ![xstrncmp C_MEM_TYPE  LPDDR ]), IO_IS = C_MEM_SKIP_IN_TERM_CAL, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_MEM_SKIP_DYNAMIC_CAL = 1, DT = INTEGER, RANGE = (0:1), ISVALID = (C_USE_MCB_S6_PHY && [xstrncmp C_MEM_CALIBRATION_SOFT_IP  TRUE ]), IO_IS = C_MEM_SKIP_DYNAMIC_CAL, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_MEM_SKIP_DYN_IN_TERM = 1, DT = INTEGER, RANGE = (0:1), ISVALID = (C_USE_MCB_S6_PHY && [xstrncmp C_MEM_CALIBRATION_SOFT_IP  TRUE ] && ![xstrncmp C_MEM_TYPE  LPDDR ]), IO_IS = C_MEM_SKIP_DYN_IN_TERM, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_MEM_INCDEC_THRESHOLD = 0x02, DT = INTEGER, RANGE = (0:255), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MEM_INCDEC_THRESHOLD, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0x02
 PARAMETER C_MEM_CHECK_MAX_INDELAY = 0, DT = INTEGER, RANGE = (0:1), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MEM_CHECK_MAX_INDELAY, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MEM_CHECK_MAX_TAP_REG = 0, DT = INTEGER, RANGE = (0:1), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MEM_CHECK_MAX_TAP_REG, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MEM_TZQINIT_MAXCNT = 528, DT = INTEGER, ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MEM_TZQINIT_MAXCNT, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 528
 PARAMETER C_MPMC_CLK_MEM_2X_PERIOD_PS = 1, DT = INTEGER, RANGE = (1,1250:12500), ASSIGNMENT = OPTIONAL_UPDATE, CLK_PORT = MPMC_Clk_Mem_2x, CLK_UNIT = PS, ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MPMC_CLK_MEM_2X_PERIOD_PS, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_MCB_USE_EXTERNAL_BUFPLL = 0, DT = INTEGER, RANGE = (0:1), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MCB_USE_EXTERNAL_BUFPLL, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCB_LDQSP_TAP_DELAY_VAL = 0, DT = INTEGER, RANGE = (0:255), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MCB_LDQSP_TAP_DELAY_VAL, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCB_UDQSP_TAP_DELAY_VAL = 0, DT = INTEGER, RANGE = (0:255), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MCB_UDQSP_TAP_DELAY_VAL, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCB_LDQSN_TAP_DELAY_VAL = 0, DT = INTEGER, RANGE = (0:255), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MCB_LDQSN_TAP_DELAY_VAL, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCB_UDQSN_TAP_DELAY_VAL = 0, DT = INTEGER, RANGE = (0:255), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MCB_UDQSN_TAP_DELAY_VAL, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCB_DQ0_TAP_DELAY_VAL = 0, DT = INTEGER, RANGE = (0:255), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MCB_DQ0_TAP_DELAY_VAL, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCB_DQ1_TAP_DELAY_VAL = 0, DT = INTEGER, RANGE = (0:255), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MCB_DQ1_TAP_DELAY_VAL, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCB_DQ2_TAP_DELAY_VAL = 0, DT = INTEGER, RANGE = (0:255), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MCB_DQ2_TAP_DELAY_VAL, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCB_DQ3_TAP_DELAY_VAL = 0, DT = INTEGER, RANGE = (0:255), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MCB_DQ3_TAP_DELAY_VAL, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCB_DQ4_TAP_DELAY_VAL = 0, DT = INTEGER, RANGE = (0:255), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MCB_DQ4_TAP_DELAY_VAL, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCB_DQ5_TAP_DELAY_VAL = 0, DT = INTEGER, RANGE = (0:255), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MCB_DQ5_TAP_DELAY_VAL, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCB_DQ6_TAP_DELAY_VAL = 0, DT = INTEGER, RANGE = (0:255), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MCB_DQ6_TAP_DELAY_VAL, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCB_DQ7_TAP_DELAY_VAL = 0, DT = INTEGER, RANGE = (0:255), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MCB_DQ7_TAP_DELAY_VAL, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCB_DQ8_TAP_DELAY_VAL = 0, DT = INTEGER, RANGE = (0:255), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MCB_DQ8_TAP_DELAY_VAL, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCB_DQ9_TAP_DELAY_VAL = 0, DT = INTEGER, RANGE = (0:255), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MCB_DQ9_TAP_DELAY_VAL, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCB_DQ10_TAP_DELAY_VAL = 0, DT = INTEGER, RANGE = (0:255), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MCB_DQ10_TAP_DELAY_VAL, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCB_DQ11_TAP_DELAY_VAL = 0, DT = INTEGER, RANGE = (0:255), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MCB_DQ11_TAP_DELAY_VAL, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCB_DQ12_TAP_DELAY_VAL = 0, DT = INTEGER, RANGE = (0:255), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MCB_DQ12_TAP_DELAY_VAL, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCB_DQ13_TAP_DELAY_VAL = 0, DT = INTEGER, RANGE = (0:255), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MCB_DQ13_TAP_DELAY_VAL, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCB_DQ14_TAP_DELAY_VAL = 0, DT = INTEGER, RANGE = (0:255), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MCB_DQ14_TAP_DELAY_VAL, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCB_DQ15_TAP_DELAY_VAL = 0, DT = INTEGER, RANGE = (0:255), ISVALID = (C_USE_MCB_S6_PHY), IO_IS = C_MCB_DQ15_TAP_DELAY_VAL, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MCB_RZQ_LOC = NOT_SET, DT = STRING, TYPE = NON_HDL, IO_IS = C_MCB_RZQ_LOC, ISVALID = (C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = NOT_SET
 PARAMETER C_MCB_ZIO_LOC = NOT_SET, DT = STRING, TYPE = NON_HDL, IO_IS = C_MCB_ZIO_LOC, ISVALID = (C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = NOT_SET
 PARAMETER C_MEM_TYPE = DDR2, DT = STRING, VALUES = (DDR3=DDR3, DDR2=DDR2, DDR=DDR, LPDDR=LPDDR, SDRAM=SDRAM), IPLEVEL_DRC_PROC = iplevel_drc_mem_type, IO_IF = memory_0, IO_IS = C_MEM_TYPE, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_STATIC_PHY_RDDATA_SWAP_RISE:C_MEM_SKIP_IN_TERM_CAL:C_MEM_SKIP_DYN_IN_TERM:C_MEM_PART_TDQSS:C_MEM_PART_TCCD:C_MEM_PART_TWTR:C_MEM_PART_TZQI:C_MEM_ODT_TYPE:C_MEM_REDUCED_DRV:C_MEM_ODT_WIDTH:C_DDR2_DQSN_ENABLE:C_MEM_PA_SR:C_MEM_CAS_WR_LATENCY:C_MEM_AUTO_SR:C_MEM_HIGH_TEMP_SR:C_MEM_DYNAMIC_WRITE_ODT:C_MEM_WRLVL:C_BASEADDR_CTRL16:C_HIGHADDR_CTRL16, MPD_VALUE = DDR2
 PARAMETER C_MEM_PARTNO = mt4htf3264h-53e, DT = STRING, TYPE = NON_HDL, IO_IF = memory_0, IO_IS = C_MEM_PARTNO, ASSIGNMENT = REQUIRE, IPLEVEL_DRC_PROC = iplevel_drc_partno, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_MEM_PART_DATA_DEPTH:C_MEM_PART_DATA_WIDTH:C_MEM_PART_NUM_BANK_BITS:C_MEM_PART_NUM_ROW_BITS:C_MEM_PART_NUM_COL_BITS:C_MEM_PART_TRAS:C_MEM_PART_TRASMAX:C_MEM_PART_TRC:C_MEM_PART_TRCD:C_MEM_PART_TDQSS:C_MEM_PART_TWR:C_MEM_PART_TRP:C_MEM_PART_TRRD:C_MEM_PART_TRFC:C_MEM_PART_TREFI:C_MEM_PART_TCCD:C_MEM_PART_TWTR:C_MEM_PART_CAS_A_FMAX:C_MEM_PART_CAS_A:C_MEM_PART_CAS_B_FMAX:C_MEM_PART_CAS_B:C_MEM_PART_CAS_C_FMAX:C_MEM_PART_CAS_C:C_MEM_PART_CAS_D_FMAX:C_MEM_PART_CAS_D, MPD_VALUE = NONE, MHS_VALUE = mt4htf3264h-53e
 PARAMETER C_MEM_PART_DATA_DEPTH = 16, DT = INTEGER, RANGE = (1,2,4,8,16,32,64,128,256,512,1024), ASSIGNMENT = REQUIRE, TYPE = NON_HDL, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, ISVALID = ([xstrncmp C_MEM_PARTNO  CUSTOM ]), IO_IF = memory_0, IO_IS = C_MEM_PART_DATA_DEPTH, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 16
 PARAMETER C_MEM_PART_DATA_WIDTH = 8, DT = INTEGER, RANGE = (4,8,16,32,64), ASSIGNMENT = REQUIRE, TYPE = NON_HDL, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, ISVALID = ([xstrncmp C_MEM_PARTNO  CUSTOM ]), IO_IF = memory_0, IO_IS = C_MEM_PART_DATA_WIDTH, IPLEVEL_DRC_PROC = iplevel_drc_mem_data_width, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_MEM_PART_NUM_BANK_BITS = 2, DT = INTEGER, RANGE = (1:4), ASSIGNMENT = REQUIRE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, ISVALID = ([xstrncmp C_MEM_PARTNO  CUSTOM ]), IO_IF = memory_0, IO_IS = C_MEM_PART_NUM_BANK_BITS, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 2
 PARAMETER C_MEM_PART_NUM_ROW_BITS = 13, DT = INTEGER, RANGE = (1:20), ASSIGNMENT = REQUIRE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, ISVALID = ([xstrncmp C_MEM_PARTNO  CUSTOM ]), IO_IF = memory_0, IO_IS = C_MEM_PART_NUM_ROW_BITS, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 13
 PARAMETER C_MEM_PART_NUM_COL_BITS = 9, DT = INTEGER, RANGE = (1:20), ASSIGNMENT = REQUIRE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, ISVALID = ([xstrncmp C_MEM_PARTNO  CUSTOM ]), IO_IF = memory_0, IO_IS = C_MEM_PART_NUM_COL_BITS, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 9
 PARAMETER C_MEM_PART_TRAS = 0, DT = INTEGER, ASSIGNMENT = REQUIRE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, ISVALID = ([xstrncmp C_MEM_PARTNO  CUSTOM ]), IO_IF = memory_0, IO_IS = C_MEM_PART_TRAS, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_MEM_PART_TRASMAX = 0, DT = INTEGER, ASSIGNMENT = REQUIRE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, ISVALID = ([xstrncmp C_MEM_PARTNO  CUSTOM ]), IO_IF = memory_0, IO_IS = C_MEM_PART_TRASMAX, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_MEM_PART_TRC = 0, DT = INTEGER, ASSIGNMENT = REQUIRE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, ISVALID = ([xstrncmp C_MEM_PARTNO  CUSTOM ]), IO_IF = memory_0, IO_IS = C_MEM_PART_TRC, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_MEM_PART_TRCD = 0, DT = INTEGER, ASSIGNMENT = REQUIRE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, ISVALID = ([xstrncmp C_MEM_PARTNO  CUSTOM ]), IO_IF = memory_0, IO_IS = C_MEM_PART_TRCD, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_MEM_PART_TDQSS = 1, DT = INTEGER, RANGE = (1), ISVALID = ([xstrncmp C_MEM_PARTNO  CUSTOM ] && [xstrncmp C_MEM_TYPE  DDR ]), IO_IF = memory_0, IO_IS = C_MEM_PART_TDQSS, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_MEM_PART_TWR = 0, DT = INTEGER, ASSIGNMENT = REQUIRE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, ISVALID = ([xstrncmp C_MEM_PARTNO  CUSTOM ]), IO_IF = memory_0, IO_IS = C_MEM_PART_TWR, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_MEM_PART_TRP = 0, DT = INTEGER, ASSIGNMENT = REQUIRE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, ISVALID = ([xstrncmp C_MEM_PARTNO  CUSTOM ]), IO_IF = memory_0, IO_IS = C_MEM_PART_TRP, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_MEM_PART_TMRD = 4, DT = INTEGER, ASSIGNMENT = REQUIRE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, ISVALID = (0), IO_IF = memory_0, IO_IS = C_MEM_PART_TMRD, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 4
 PARAMETER C_MEM_PART_TRRD = 0, DT = INTEGER, ASSIGNMENT = REQUIRE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, ISVALID = ([xstrncmp C_MEM_PARTNO  CUSTOM ]), IO_IF = memory_0, IO_IS = C_MEM_PART_TRRD, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_MEM_PART_TRFC = 0, DT = INTEGER, ASSIGNMENT = REQUIRE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, ISVALID = ([xstrncmp C_MEM_PARTNO  CUSTOM ]), IO_IF = memory_0, IO_IS = C_MEM_PART_TRFC, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_MEM_PART_TREFI = 0, DT = INTEGER, ASSIGNMENT = REQUIRE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, ISVALID = ([xstrncmp C_MEM_PARTNO  CUSTOM ]), IO_IF = memory_0, IO_IS = C_MEM_PART_TREFI, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_MEM_PART_TAL = 0, DT = INTEGER, RANGE = (0), ISVALID = (0), IO_IF = memory_0, IO_IS = C_MEM_PART_TAL, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MEM_PART_TCCD = 0, DT = INTEGER, ASSIGNMENT = REQUIRE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, ISVALID = ([xstrncmp C_MEM_PARTNO  CUSTOM ] && ([xstrncmp C_MEM_TYPE  DDR2 ] || [xstrncmp C_MEM_TYPE  DDR3 ])), IO_IF = memory_0, IO_IS = C_MEM_PART_TCCD, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_MEM_PART_TWTR = 0, DT = INTEGER, ASSIGNMENT = REQUIRE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, ISVALID = ([xstrncmp C_MEM_PARTNO  CUSTOM ] && ([xstrncmp C_MEM_TYPE  DDR2 ] || [xstrncmp C_MEM_TYPE  DDR3 ])), IO_IF = memory_0, IO_IS = C_MEM_PART_TWTR, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_MEM_PART_TRTP = 7500, DT = INTEGER, RANGE = (7500), ISVALID = (0), IO_IF = memory_0, IO_IS = C_MEM_PART_TRTP, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 7500
 PARAMETER C_MEM_PART_TZQINIT = 512, DT = INTEGER, RANGE = (512), ISVALID = (0), IO_IF = memory_0, IO_IS = C_MEM_PART_TZQCS, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 512
 PARAMETER C_MEM_PART_TZQCS = 64, DT = INTEGER, RANGE = (64), ISVALID = (0), IO_IF = memory_0, IO_IS = C_MEM_PART_TZQCS, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64
 PARAMETER C_MEM_PART_TPRDI = 1000000, DT = INTEGER, ISVALID = (C_USE_MIG_V6_PHY), IO_IF = memory_0, IO_IS = C_MEM_PART_TPRDI, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1000000
 PARAMETER C_MEM_PART_TZQI = 128000000, DT = INTEGER, ISVALID = (C_USE_MIG_V6_PHY && [xstrncmp C_MEM_TYPE  DDR3 ]), IO_IF = memory_0, IO_IS = C_MEM_PART_TZQI, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 128000000
 PARAMETER C_MEM_PART_CAS_A_FMAX = 0, DT = INTEGER, TYPE = NON_HDL, ASSIGNMENT = REQUIRE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, ISVALID = ([xstrncmp C_MEM_PARTNO  CUSTOM ]), IO_IF = memory_0, IO_IS = C_MEM_PART_CAS_A_FMAX, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_MEM_PART_CAS_B_FMAX:C_MEM_PART_CAS_B, MPD_VALUE = 0
 PARAMETER C_MEM_PART_CAS_A = 0, DT = INTEGER, TYPE = NON_HDL, ASSIGNMENT = REQUIRE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, ISVALID = ([xstrncmp C_MEM_PARTNO  CUSTOM ]), VALUES = (1.5 = 1.5 (2), 2 = 2, 2.5 = 2.5 (3), 3 = 3, 3.5 = 3.5 (4), 4 = 4, 5 = 5, 6 = 6, 7 = 7, 8 = 8, 9 = 9, 10 = 10), IO_IF = memory_0, IO_IS = C_MEM_PART_CAS_A, IPLEVEL_DRC_PROC = iplevel_drc_cas_check, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_MEM_PART_CAS_B_FMAX = 0, DT = INTEGER, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL_UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, ISVALID = ([xstrncmp C_MEM_PARTNO  CUSTOM ] && C_MEM_PART_CAS_A_FMAX != 0), IO_IF = memory_0, IO_IS = C_MEM_PART_CAS_B_FMAX, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_MEM_PART_CAS_C_FMAX:C_MEM_PART_CAS_C, MPD_VALUE = 0
 PARAMETER C_MEM_PART_CAS_B = 0, DT = INTEGER, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL_UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, ISVALID = ([xstrncmp C_MEM_PARTNO  CUSTOM ] && C_MEM_PART_CAS_A_FMAX != 0), VALUES = (1.5 = 1.5 (2), 2 = 2, 2.5 = 2.5 (3), 3 = 3, 3.5 = 3.5 (4), 4 = 4, 5 = 5, 6 = 6, 7 = 7, 8 = 8, 9 = 9, 10 = 10), IO_IF = memory_0, IO_IS = C_MEM_PART_CAS_B, IPLEVEL_DRC_PROC = iplevel_drc_cas_check, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_MEM_PART_CAS_C_FMAX = 0, DT = INTEGER, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL_UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, ISVALID = ([xstrncmp C_MEM_PARTNO  CUSTOM ] && C_MEM_PART_CAS_B_FMAX != 0), IO_IF = memory_0, IO_IS = C_MEM_PART_CAS_C_FMAX, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_MEM_PART_CAS_D_FMAX:C_MEM_PART_CAS_D, MPD_VALUE = 0
 PARAMETER C_MEM_PART_CAS_C = 0, DT = INTEGER, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL_UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, ISVALID = ([xstrncmp C_MEM_PARTNO  CUSTOM ] && C_MEM_PART_CAS_B_FMAX != 0), VALUES = (1.5 = 1.5 (2), 2 = 2, 2.5 = 2.5 (3), 3 = 3, 3.5 = 3.5 (4), 4 = 4, 5 = 5, 6 = 6, 7 = 7, 8 = 8, 9 = 9, 10 = 10), IO_IF = memory_0, IO_IS = C_MEM_PART_CAS_C, IPLEVEL_DRC_PROC = iplevel_drc_cas_check, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_MEM_PART_CAS_D_FMAX = 0, DT = INTEGER, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL_UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, ISVALID = ([xstrncmp C_MEM_PARTNO  CUSTOM ] && C_MEM_PART_CAS_C_FMAX != 0), IO_IF = memory_0, IO_IS = C_MEM_PART_CAS_D_FMAX, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_MEM_PART_CAS_D = 0, DT = INTEGER, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL_UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, ISVALID = ([xstrncmp C_MEM_PARTNO  CUSTOM ] && C_MEM_PART_CAS_C_FMAX != 0), VALUES = (1.5 = 1.5 (2), 2 = 2, 2.5 = 2.5 (3), 3 = 3, 3.5 = 3.5 (4), 4 = 4, 5 = 5, 6 = 6, 7 = 7, 8 = 8, 9 = 9, 10 = 10), IO_IF = memory_0, IO_IS = C_MEM_PART_CAS_D, IPLEVEL_DRC_PROC = iplevel_drc_cas_check, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_MPMC_CLK0_PERIOD_PS = 1, DT = INTEGER, RANGE = (1:1000000), ASSIGNMENT = OPTIONAL_UPDATE, CLK_PORT = MPMC_Clk0, CLK_UNIT = PS, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_MPMC_CLK_MEM_PERIOD_PS = 1, DT = INTEGER, RANGE = (1:1000000), ASSIGNMENT = OPTIONAL_UPDATE, CLK_PORT = MPMC_Clk_Mem, CLK_UNIT = PS, TYPE = NON_HDL, ISVALID = (C_USE_STATIC_PHY || C_USE_MIG_V6_PHY), GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_MEM_CAS_LATENCY = 3, DT = INTEGER, RANGE = (2:10), ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_mem_cas_latency, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 3
 PARAMETER C_MEM_ODT_TYPE = 1, DT = INTEGER, RANGE = (0:5), VALUES = (0= Disabled/Disabled , 1= 75 Ohm/RZQ/4 , 2= 150 Ohm/RZQ/2 , 3= 50 Ohm/RZQ/6, 4=Reserved/RZQ/12, 5=Reserved/RZQ/8), ISVALID = ([xstrncmp C_MEM_TYPE  DDR2 ] || [xstrncmp C_MEM_TYPE  DDR3 ]), IPLEVEL_DRC_PROC = iplevel_drc_mem_odt_type, IO_IS = C_MEM_ODT_TYPE, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, MHS_VALUE = 1
 PARAMETER C_MEM_REDUCED_DRV = 0, DT = INTEGER, RANGE = (0:3), VALUES = (0=FULL/RZQ/6/FULL, 1=REDUCED/RZQ/7/HALF, 2=RESERVED/RESERVED/QUARTER, 3=RESERVED/RESERVED/THREEQUARTERS), IPLEVEL_DRC_PROC = iplevel_drc_mem_reduced_drv, ISVALID = ([xstrncmp C_MEM_TYPE  LPDDR ] || [xstrncmp C_MEM_TYPE  DDR ] || [xstrncmp C_MEM_TYPE  DDR2 ] || [xstrncmp C_MEM_TYPE  DDR3 ]), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MEM_REG_DIMM = 0, DT = INTEGER, RANGE = (0,1), ASSIGNMENT = OPTIONAL_UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, IO_IF = memory_0, IO_IS = C_MEM_REG_DIMM, ISVALID = (!C_USE_MCB_S6_PHY), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MEM_CLK_WIDTH = 2, DT = INTEGER, RANGE = (1:16), ASSIGNMENT = OPTIONAL_UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, IO_IF = memory_0, IO_IS = C_MEM_CLK_WIDTH, ISVALID = (!C_USE_MCB_S6_PHY), AFFECTS_PORTS_VEC = SDRAM_Clk:DDR_Clk:DDR_Clk_n:DDR2_Clk:DDR2_Clk_n:DDR3_Clk:DDR3_Clk_n, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, MHS_VALUE = 2
 PARAMETER C_MEM_ODT_WIDTH = 2, DT = INTEGER, RANGE = (1:16), ASSIGNMENT = OPTIONAL_UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, IO_IF = memory_0, IO_IS = C_MEM_ODT_WIDTH, ISVALID = (([xstrncmp C_MEM_TYPE  DDR2 ] || [xstrncmp C_MEM_TYPE  DDR3 ]) && !C_USE_MCB_S6_PHY), IPLEVEL_DRC_PROC = iplevel_drc_ranks_x_dimms_multiple, AFFECTS_PORTS_VEC = DDR2_ODT:DDR3_ODT, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, MHS_VALUE = 2
 PARAMETER C_MEM_CE_WIDTH = 1, DT = INTEGER, RANGE = (1:16), ASSIGNMENT = OPTIONAL_UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, IO_IF = memory_0, IO_IS = C_MEM_CE_WIDTH, ISVALID = (!C_USE_MCB_S6_PHY), AFFECTS_PORTS_VEC = SDRAM_CE:DDR_CE:DDR2_CE:DDR3_CE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, MHS_VALUE = 1
 PARAMETER C_MEM_CS_N_WIDTH = 1, DT = INTEGER, RANGE = (1:16), ASSIGNMENT = OPTIONAL_UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, IO_IF = memory_0, IO_IS = C_MEM_CS_N_WIDTH, IPLEVEL_DRC_PROC = iplevel_drc_ranks_x_dimms_multiple, ISVALID = (!C_USE_MCB_S6_PHY), AFFECTS_PORTS_VEC = SDRAM_CS_n:DDR_CS_n:DDR2_CS_n:DDR3_CS_n, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, MHS_VALUE = 1
 PARAMETER C_MEM_ADDR_WIDTH = 13, DT = INTEGER, RANGE = (1:20), IO_IF = memory_0, IO_IS = C_MEM_ADDR_WIDTH, ASSIGNMENT = UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_addr_width, AFFECTS_PORTS_VEC = SDRAM_Addr:DDR_Addr:DDR2_Addr:DDR3_Addr:mcbx_dram_addr, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 13
 PARAMETER C_MEM_BANKADDR_WIDTH = 2, DT = INTEGER, RANGE = (1:4), IO_IF = memory_0, IO_IS = C_MEM_BANKADDR_WIDTH, ASSIGNMENT = UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_bankaddr_width, AFFECTS_PORTS_VEC = SDRAM_BankAddr:DDR_BankAddr:DDR2_BankAddr:DDR3_BankAddr:mcbx_dram_ba, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 2
 PARAMETER C_MEM_DATA_WIDTH = 64, DT = INTEGER, RANGE = (4,8,16,32,64), IO_IF = memory_0, IO_IS = C_MEM_DATA_WIDTH, IPLEVEL_DRC_PROC = iplevel_drc_mem_data_width, AFFECTS_PORTS_VEC = SDRAM_DQ:DDR_DQ:DDR2_DQ:DDR3_DQ:mcbx_dram_dq, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, MHS_VALUE = 64
 PARAMETER C_MEM_BITS_DATA_PER_DQS = 8, DT = INTEGER, RANGE = (4:8), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_bits_data, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_MEM_DM_WIDTH = 8, DT = INTEGER, RANGE = (1,2,4,8), IO_IF = memory_0, IO_IS = C_MEM_DM_WIDTH, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_dm_width, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SDRAM_DM:DDR_DM:DDR2_DM:DDR3_DM, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_MEM_DQS_WIDTH = 8, DT = INTEGER, RANGE = (1,2,4,8), IO_IF = memory_0, IO_IS = C_MEM_DQS_WIDTH, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_dqs_width, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = DDR_DQS:DDR2_DQS:DDR2_DQS_n:DDR3_DQS:DDR3_DQS_n, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_MEM_NUM_DIMMS = 1, DT = INTEGER, RANGE = (1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_MEM_NUM_RANKS = 1, DT = INTEGER, RANGE = (1:2), ISVALID = (!C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL_UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_parameter, IPLEVEL_DRC_PROC = iplevel_drc_mem_num_ranks, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_MEM_DQS_IO_COL = 0x000000000000000000, DT = STD_LOGIC_VECTOR, IPLEVEL_DRC_PROC = iplevel_drc_mig_v3, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 72, MPD_VALUE = 0x000000000000000000
 PARAMETER C_MEM_DQ_IO_MS = 0x000000000000000000, DT = STD_LOGIC_VECTOR, IPLEVEL_DRC_PROC = iplevel_drc_mig_v3, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 72, MPD_VALUE = 0x000000000000000000
 PARAMETER C_DDR2_DQSN_ENABLE = 1, DT = INTEGER, RANGE = (0,1), IO_IS = C_DDR2_DQSN_ENABLE, IO_IF = memory_0, ISVALID = ([xstrncmp C_MEM_TYPE  DDR2 ]), IPLEVEL_DRC_PROC = iplevel_drc_ddr2_dqsn_enable, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, MHS_VALUE = 1
 PARAMETER C_INCLUDE_ECC_SUPPORT = 0, DT = INTEGER, RANGE = (0,1), ISVALID = (C_USE_MIG_S3_PHY || C_USE_MIG_V4_PHY || C_USE_MIG_V5_PHY || C_USE_STATIC_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_MPMC_CTRL_BASEADDR:C_MPMC_CTRL_HIGHADDR:C_MPMC_CTRL_AWIDTH:C_MPMC_CTRL_DWIDTH:C_MPMC_CTRL_NATIVE_DWIDTH:C_MPMC_CTRL_NUM_MASTERS:C_MPMC_CTRL_MID_WIDTH:C_MPMC_CTRL_P2P:C_MPMC_CTRL_SUPPORT_BURSTS:C_MPMC_CTRL_SMALLEST_MASTER:C_ECC_DEFAULT_ON:C_INCLUDE_ECC_TEST:C_ECC_SEC_THRESHOLD:C_ECC_DEC_THRESHOLD:C_ECC_PEC_THRESHOLD:C_ECC_DATA_WIDTH:C_ECC_DM_WIDTH:C_ECC_DQS_WIDTH, MPD_VALUE = 0
 PARAMETER C_ECC_DEFAULT_ON = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_INCLUDE_ECC_SUPPORT), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_INCLUDE_ECC_TEST = 0, DT = INTEGER, RANGE = (0,1), ISVALID = (C_INCLUDE_ECC_SUPPORT), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ECC_SEC_THRESHOLD = 1, DT = INTEGER, RANGE = (1:4095), ISVALID = (C_INCLUDE_ECC_SUPPORT), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_ECC_DEC_THRESHOLD = 1, DT = INTEGER, RANGE = (1:4095), ISVALID = (C_INCLUDE_ECC_SUPPORT), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_ECC_PEC_THRESHOLD = 1, DT = INTEGER, RANGE = (1:4095), ISVALID = (C_INCLUDE_ECC_SUPPORT), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_ECC_DATA_WIDTH = 0, DT = INTEGER, RANGE = (0,3:8), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_ecc_datawidth, ISVALID = (C_INCLUDE_ECC_SUPPORT), AFFECTS_PORTS_VEC = SDRAM_DQ:DDR_DQ:DDR2_DQ:DDR3_DQ, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ECC_DM_WIDTH = 0, DT = INTEGER, RANGE = (0:1), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_ecc_dmwidth, ISVALID = (C_INCLUDE_ECC_SUPPORT), AFFECTS_PORTS_VEC = SDRAM_DM:DDR_DM:DDR2_DM:DDR3_DM, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ECC_DQS_WIDTH = 0, DT = INTEGER, RANGE = (0:1), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_ecc_dqswidth, ISVALID = (C_INCLUDE_ECC_SUPPORT), AFFECTS_PORTS_VEC = DDR_DQS:DDR2_DQS:DDR2_DQS_n:DDR3_DQS:DDR3_DQS_n, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MEM_PA_SR = 0, DT = INTEGER, RANGE = (0:1), VALUES = (0=FULL, 1=HALF), ISVALID = (C_USE_MCB_S6_PHY && [xstrncmp C_MEM_TYPE  LPDDR ]), IPLEVEL_DRC_PROC = iplevel_drc_mem_pa_sr, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MEM_CAS_WR_LATENCY = 5, DT = INTEGER, RANGE = (5:8), ISVALID = ([xstrncmp C_MEM_TYPE  DDR3 ]), ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_mem_cas_wr_latency, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 5
 PARAMETER C_MEM_AUTO_SR = ENABLED, DT = STRING, VALUES = (ENABLED=ENABLED, MANUAL=MANUAL), ISVALID = (C_USE_MCB_S6_PHY && [xstrncmp C_MEM_TYPE  DDR3 ]), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = ENABLED
 PARAMETER C_MEM_HIGH_TEMP_SR = NORMAL, DT = STRING, VALUES = (NORMAL=NORMAL, EXTENDED=EXTENDED), ISVALID = (C_USE_MCB_S6_PHY && ([xstrncmp C_MEM_TYPE  DDR2 ] || [xstrncmp C_MEM_TYPE  DDR3 ])), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = NORMAL
 PARAMETER C_MEM_DYNAMIC_WRITE_ODT = OFF, DT = STRING, VALUES = (OFF=OFF, DIV2=DIV2, DIV4=DIV4), ISVALID = (C_USE_MCB_S6_PHY && [xstrncmp C_MEM_TYPE  DDR3 ]), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = OFF
 PARAMETER C_MEM_WRLVL = 1, DT = INTEGER, RANGE = (0:1), ISVALID = (C_USE_MIG_V6_PHY && [xstrncmp C_MEM_TYPE  DDR3 ]), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_IDELAY_CLK_FREQ = DEFAULT, DT = STRING, VALUES = (DEFAULT=DEFAULT, 200.0=200.0, 300.0=300.0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = DEFAULT
 PARAMETER C_MEM_PHASE_DETECT = DEFAULT, DT = STRING, VALUES = (DEFAULT=DEFAULT, ON=ON, OFF=OFF), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = DEFAULT
 PARAMETER C_MEM_IBUF_LPWR_MODE = DEFAULT, DT = STRING, VALUES = (DEFAULT=DEFAULT, ON=ON, OFF=OFF), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = DEFAULT
 PARAMETER C_MEM_IODELAY_HP_MODE = DEFAULT, DT = STRING, VALUES = (DEFAULT=DEFAULT, ON=ON, OFF=OFF), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = DEFAULT
 PARAMETER C_MEM_SIM_INIT_OPTION = DEFAULT, DT = STRING, VALUES = (DEFAULT=DEFAULT, SKIP_INIT=SKIP_INIT, SKIP_PU_DELAY=SKIP_PU_DELAY, NONE=NONE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = DEFAULT
 PARAMETER C_MEM_SIM_CAL_OPTION = DEFAULT, DT = STRING, VALUES = (DEFAULT=DEFAULT, SKIP_CAL=SKIP_CAL, FAST_CAL=FAST_CAL, FAST_WIN_DETECT=FAST_WIN_DETECT, NONE=NONE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = DEFAULT
 PARAMETER C_MEM_CAL_WIDTH = DEFAULT, DT = STRING, VALUES = (DEFAULT=DEFAULT, FULL=FULL, HALF=HALF), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = DEFAULT
 PARAMETER C_MEM_NDQS_COL0 = 0, DT = INTEGER, ASSIGNMENT = OPTIONAL_UPDATE, RANGE = (0:18), ISVALID = (C_USE_MIG_V6_PHY), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_dqs_col, IO_IS = C_MEM_NDQS_COL0, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MEM_NDQS_COL1 = 0, DT = INTEGER, ASSIGNMENT = OPTIONAL_UPDATE, RANGE = (0:18), ISVALID = (C_USE_MIG_V6_PHY), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_dqs_col, IO_IS = C_MEM_NDQS_COL1, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MEM_NDQS_COL2 = 0, DT = INTEGER, ASSIGNMENT = OPTIONAL_UPDATE, RANGE = (0:18), ISVALID = (C_USE_MIG_V6_PHY), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_dqs_col, IO_IS = C_MEM_NDQS_COL2, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MEM_NDQS_COL3 = 0, DT = INTEGER, ASSIGNMENT = OPTIONAL_UPDATE, RANGE = (0:18), ISVALID = (C_USE_MIG_V6_PHY), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_dqs_col, IO_IS = C_MEM_NDQS_COL3, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_MEM_DQS_LOC_COL0 = 0x000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_USE_MIG_V6_PHY), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_dqs_col, IO_IS = C_MEM_DQS_LOC_COL0, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 144, MPD_VALUE = 0x000000000000000000000000000000000000
 PARAMETER C_MEM_DQS_LOC_COL1 = 0x000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_USE_MIG_V6_PHY), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_dqs_col, IO_IS = C_MEM_DQS_LOC_COL1, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 144, MPD_VALUE = 0x000000000000000000000000000000000000
 PARAMETER C_MEM_DQS_LOC_COL2 = 0x000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_USE_MIG_V6_PHY), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_dqs_col, IO_IS = C_MEM_DQS_LOC_COL2, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 144, MPD_VALUE = 0x000000000000000000000000000000000000
 PARAMETER C_MEM_DQS_LOC_COL3 = 0x000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_USE_MIG_V6_PHY), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_mem_dqs_col, IO_IS = C_MEM_DQS_LOC_COL3, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 144, MPD_VALUE = 0x000000000000000000000000000000000000
 PARAMETER C_MAINT_PRESCALER_PERIOD = 200000, DT = INTEGER, ISVALID = (C_USE_MIG_V6_PHY), IO_IS = C_MAINT_PRESCALER_PERIOD, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 200000
 PARAMETER C_TBY4TAPVALUE = 9999, DT = INTEGER, RANGE = (0:63,9999), ISVALID = (C_USE_MIG_V4_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 9999
 PARAMETER C_PIM0_BASEADDR = 0xFFFFFFFF, BUS = XCL0:XCL0_B:SPLB0:SDMA_LL0:PPC440MC0:VFBC0, ADDRESS = BASE, PAIR = C_PIM0_HIGHADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = ((C_PIM0_BASETYPE != 0 && C_PIM0_BASETYPE != 4) && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = SPLB0
 PARAMETER C_PIM0_HIGHADDR = 0x00000000, BUS = XCL0:XCL0_B:SPLB0:SDMA_LL0:PPC440MC0:VFBC0, ADDRESS = HIGH, PAIR = C_PIM0_BASEADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = ((C_PIM0_BASETYPE != 0 && C_PIM0_BASETYPE != 4) && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = SPLB0
 PARAMETER C_PIM0_OFFSET = 0x00000000, BUS = XCL0:XCL0_B:SPLB0:SDMA_LL0:PPC440MC0, DT = STD_LOGIC_VECTOR, ISVALID = ((C_PIM0_BASETYPE == 1 || C_PIM0_BASETYPE == 2 || C_PIM0_BASETYPE == 5) && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00000000, RESOLVED_BUS = SPLB0
 PARAMETER C_PIM0_DATA_WIDTH = 64, DT = INTEGER, BUS = MPMC_PIM0:VFBC0:MCB0, RANGE = (32,64,128), ISVALID = (C_PIM0_BASETYPE == 4 || C_PIM0_BASETYPE == 6 || ((C_PIM0_BASETYPE == 7 || C_PIM0_BASETYPE == 8 || C_PIM0_BASETYPE == 9) && C_USE_MCB_S6_PHY)), IPLEVEL_DRC_PROC = iplevel_drc_pim_data_width, ASSIGNMENT = OPTIONAL_UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_pim_data_width, AFFECTS_PORTS_VEC = PIM0_WrFIFO_Data:PIM0_WrFIFO_BE:PIM0_RdFIFO_Data:MCB0_wr_mask:MCB0_wr_data:MCB0_rd_data, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_PIM0_BASETYPE = 2, DT = INTEGER, BUS = XCL0:XCL0_B:SPLB0:SDMA_LL0:MPMC_PIM0:PPC440MC0:VFBC0:MCB0, RANGE = (0:9), VALUES = (0=INACTIVE, 1=XCL, 2=PLBV46, 3=SDMA, 4=NPI, 5=PPC440MC, 6=VFBC, 7=MCB, 8=MCB-Read, 9=MCB-Write), IPLEVEL_DRC_PROC = iplevel_drc_pim_basetype, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_SDMA_CTRL_BASEADDR:C_SDMA_CTRL_HIGHADDR:C_PIM0_BASEADDR:C_PIM0_HIGHADDR:C_PIM0_OFFSET:C_PIM0_DATA_WIDTH:C_PIM0_SUBTYPE:C_XCL0_LINESIZE:C_XCL0_WRITEXFER:C_XCL0_PIPE_STAGES:C_XCL0_B_IN_USE:C_SPLB0_AWIDTH:C_SPLB0_DWIDTH:C_SPLB0_NATIVE_DWIDTH:C_SPLB0_NUM_MASTERS:C_SPLB0_MID_WIDTH:C_SPLB0_P2P:C_SPLB0_SUPPORT_BURSTS:C_SPLB0_SMALLEST_MASTER:C_SDMA_CTRL0_BASEADDR:C_SDMA_CTRL0_HIGHADDR:C_SDMA_CTRL0_AWIDTH:C_SDMA_CTRL0_DWIDTH:C_SDMA_CTRL0_NATIVE_DWIDTH:C_SDMA_CTRL0_NUM_MASTERS:C_SDMA_CTRL0_MID_WIDTH:C_SDMA_CTRL0_P2P:C_SDMA_CTRL0_SUPPORT_BURSTS:C_SDMA_CTRL0_SMALLEST_MASTER:C_SDMA0_COMPLETED_ERR_TX:C_SDMA0_COMPLETED_ERR_RX:C_SDMA0_PRESCALAR:C_SDMA0_PI2LL_CLK_RATIO:C_PPC440MC0_BURST_LENGTH:C_PPC440MC0_PIPE_STAGES:C_VFBC0_CMD_FIFO_DEPTH:C_VFBC0_CMD_AFULL_COUNT:C_VFBC0_RDWD_DATA_WIDTH:C_VFBC0_RDWD_FIFO_DEPTH:C_VFBC0_RD_AEMPTY_WD_AFULL_COUNT:C_PI0_RD_FIFO_TYPE:C_PI0_WR_FIFO_TYPE:C_PI0_ADDRACK_PIPELINE:C_PI0_RD_FIFO_APP_PIPELINE:C_PI0_RD_FIFO_MEM_PIPELINE:C_PI0_WR_FIFO_APP_PIPELINE:C_PI0_WR_FIFO_MEM_PIPELINE:C_PI0_PM_USED:C_PI0_PM_DC_CNTR, MPD_VALUE = 2, MHS_VALUE = 2, RESOLVED_BUS = SPLB0
 PARAMETER C_PIM0_SUBTYPE = PLB, DT = STRING, BUS = XCL0:SPLB0:SDMA_LL0:MPMC_PIM0:PPC440MC0:VFBC0:MCB0, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_PIM0_BASETYPE != 0), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_pim_subtype, SYSLEVEL_DRC_PROC = syslevel_drc_splb_subtype, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = PLB, RESOLVED_BUS = SPLB0
 PARAMETER C_XCL0_LINESIZE = 4, DT = INTEGER, BUS = XCL0, RANGE = (1,4,8,16), ISVALID = (C_PIM0_BASETYPE == 1), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_xcl_linesize, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_XCL0_WRITEXFER = 1, DT = INTEGER, BUS = XCL0, RANGE = (0:2), ISVALID = (C_PIM0_BASETYPE == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_XCL0_PIPE_STAGES = 2, DT = INTEGER, BUS = XCL0, RANGE = (0:3), ISVALID = (C_PIM0_BASETYPE == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 2, RESOLVED_BUS = 
 PARAMETER C_XCL0_B_IN_USE = 0, DT = INTEGER, BUS = XCL0, RANGE = (0,1), ISVALID = (C_PIM0_BASETYPE == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_PIM0_B_SUBTYPE:C_XCL0_B_LINESIZE:C_XCL0_B_WRITEXFER, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_PIM0_B_SUBTYPE = INACTIVE, DT = STRING, BUS = XCL0_B, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_XCL0_B_IN_USE), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_pim_subtype, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = INACTIVE, RESOLVED_BUS = 
 PARAMETER C_XCL0_B_LINESIZE = 4, DT = INTEGER, BUS = XCL0_B, RANGE = (1,4,8,16), ISVALID = (C_XCL0_B_IN_USE), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_xcl_linesize, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_XCL0_B_WRITEXFER = 1, DT = INTEGER, BUS = XCL0_B, RANGE = (0:2), ISVALID = (C_XCL0_B_IN_USE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB0_AWIDTH = 32, DT = INTEGER, BUS = SPLB0, ASSIGNMENT = CONSTANT, ISVALID = (C_PIM0_BASETYPE == 2), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = SPLB0
 PARAMETER C_SPLB0_DWIDTH = 64, DT = INTEGER, BUS = SPLB0, RANGE = (32,64,128), ISVALID = (C_PIM0_BASETYPE == 2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB0_PLB_BE:SPLB0_PLB_wrDBus:SPLB0_Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = SPLB0
 PARAMETER C_SPLB0_NATIVE_DWIDTH = 64, DT = INTEGER, BUS = SPLB0, RANGE = (32,64), ISVALID = (C_PIM0_BASETYPE == 2), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_splb_native_dwidth, ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_DRC_PROC = syslevel_drc_splb_native_dwidth, IO_IS = C_SPLB0_NATIVE_DWIDTH, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = SPLB0
 PARAMETER C_SPLB0_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB0, RANGE = (0:16), ISVALID = (C_PIM0_BASETYPE == 2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB0_Sl_MBusy:SPLB0_Sl_MRdErr:SPLB0_Sl_MWrErr:SPLB0_Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = SPLB0
 PARAMETER C_SPLB0_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB0, RANGE = (0:4), ISVALID = (C_PIM0_BASETYPE == 2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB0_PLB_masterID, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = SPLB0
 PARAMETER C_SPLB0_P2P = 1, DT = INTEGER, BUS = SPLB0, RANGE = (0,1), ISVALID = (C_PIM0_BASETYPE == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = SPLB0
 PARAMETER C_SPLB0_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB0, RANGE = (0,1), ISVALID = (C_PIM0_BASETYPE == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = SPLB0
 PARAMETER C_SPLB0_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SPLB0, RANGE = (32,64,128), ISVALID = (C_PIM0_BASETYPE == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = SPLB0
 PARAMETER C_SDMA_CTRL0_BASEADDR = 0xFFFFFFFF, BUS = SDMA_CTRL0, ADDRESS = BASE, PAIR = C_SDMA_CTRL0_HIGHADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = REGISTER, ISVALID = (C_PIM0_BASETYPE == 3 && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL0_HIGHADDR = 0x00000000, BUS = SDMA_CTRL0, ADDRESS = HIGH, PAIR = C_SDMA_CTRL0_BASEADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = REGISTER, ISVALID = (C_PIM0_BASETYPE == 3 && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL0_AWIDTH = 32, DT = INTEGER, BUS = SDMA_CTRL0, ASSIGNMENT = CONSTANT, ISVALID = (C_PIM0_BASETYPE == 3), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL0_DWIDTH = 64, DT = INTEGER, BUS = SDMA_CTRL0, RANGE = (32,64,128), ISVALID = (C_PIM0_BASETYPE == 3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SDMA_CTRL0_PLB_BE:SDMA_CTRL0_PLB_wrDBus:SDMA_CTRL0_Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL0_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SDMA_CTRL0, RANGE = (32,64), ISVALID = (C_PIM0_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL0_NUM_MASTERS = 1, DT = INTEGER, BUS = SDMA_CTRL0, RANGE = (0:16), ISVALID = (C_PIM0_BASETYPE == 3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SDMA_CTRL0_Sl_MBusy:SDMA_CTRL0_Sl_MRdErr:SDMA_CTRL0_Sl_MWrErr:SDMA_CTRL0_Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL0_MID_WIDTH = 1, DT = INTEGER, BUS = SDMA_CTRL0, RANGE = (0:4), ISVALID = (C_PIM0_BASETYPE == 3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SDMA_CTRL0_PLB_masterID, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL0_P2P = 1, DT = INTEGER, BUS = SDMA_CTRL0, RANGE = (0,1), ISVALID = (C_PIM0_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL0_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SDMA_CTRL0, RANGE = (0,1), ASSIGNMENT = CONSTANT, ISVALID = (C_PIM0_BASETYPE == 3), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL0_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SDMA_CTRL0, RANGE = (32,64,128), ISVALID = (C_PIM0_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA0_COMPLETED_ERR_TX = 1, DT = INTEGER, BUS = SDMA_LL0, RANGE = (0,1), ISVALID = (C_PIM0_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA0_COMPLETED_ERR_RX = 1, DT = INTEGER, BUS = SDMA_LL0, RANGE = (0,1), ISVALID = (C_PIM0_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA0_PRESCALAR = 1023, DT = INTEGER, BUS = SDMA_LL0, RANGE = (0:1023), ISVALID = (C_PIM0_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1023, RESOLVED_BUS = 
 PARAMETER C_SDMA0_PI2LL_CLK_RATIO = 1, DT = INTEGER, BUS = SDMA_LL0, RANGE = (1:2), ISVALID = (C_PIM0_BASETYPE == 3), ASSIGNMENT = REQUIRE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_PPC440MC0_BURST_LENGTH = 4, DT = INTEGER, BUS = PPC440MC0, RANGE = (2,4,8), ISVALID = (C_PIM0_BASETYPE == 5), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_PPC440MC0_PIPE_STAGES = 1, DT = INTEGER, BUS = PPC440MC0, RANGE = (0:2), ISVALID = (C_PIM0_BASETYPE == 5), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_VFBC0_CMD_FIFO_DEPTH = 32, DT = INTEGER, BUS = VFBC0, RANGE = (32,64,128,256,512,1024,2048,4096,8192), ISVALID = (C_PIM0_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_VFBC0_CMD_AFULL_COUNT = 3, DT = INTEGER, BUS = VFBC0, ISVALID = (C_PIM0_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 3, RESOLVED_BUS = 
 PARAMETER C_VFBC0_RDWD_DATA_WIDTH = 32, DT = INTEGER, BUS = VFBC0, RANGE = (8,16,32,64), ISVALID = (C_PIM0_BASETYPE == 6), AFFECTS_PORTS_VEC = VFBC0_Wd_Data:VFBC0_Wd_Data_BE:VFBC0_Rd_Data, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_VFBC0_RDWD_FIFO_DEPTH = 1024, DT = INTEGER, BUS = VFBC0, RANGE = (512,1024,2048,4096,8192), ISVALID = (C_PIM0_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1024, RESOLVED_BUS = 
 PARAMETER C_VFBC0_RD_AEMPTY_WD_AFULL_COUNT = 3, DT = INTEGER, BUS = VFBC0, ISVALID = (C_PIM0_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 3, RESOLVED_BUS = 
 PARAMETER C_PI0_RD_FIFO_TYPE = BRAM, DT = STRING, VALUES = ( BRAM = BRAM ,  SRL = SRL ,  DISABLED = Wr-Only ), ISVALID = (C_PIM0_BASETYPE != 0 && !C_USE_MCB_S6_PHY || C_PIM0_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_PI0_RD_FIFO_APP_PIPELINE:C_PI0_RD_FIFO_MEM_PIPELINE, MPD_VALUE = BRAM
 PARAMETER C_PI0_WR_FIFO_TYPE = BRAM, DT = STRING, VALUES = ( BRAM = BRAM ,  SRL = SRL ,  DISABLED = Rd-Only ), ISVALID = (C_PIM0_BASETYPE != 0 && !C_USE_MCB_S6_PHY || C_PIM0_BASETYPE == 6), IPLEVEL_DRC_PROC = iplevel_drc_wr_fifo, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_PI0_WR_FIFO_APP_PIPELINE:C_PI0_WR_FIFO_MEM_PIPELINE, MPD_VALUE = BRAM
 PARAMETER C_PI0_ADDRACK_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_PIM0_BASETYPE != 0 && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI0_RD_FIFO_APP_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_PIM0_BASETYPE != 0 && ![xstrncmp C_PI0_RD_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI0_RD_FIFO_MEM_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_PIM0_BASETYPE != 0 && ![xstrncmp C_PI0_RD_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI0_WR_FIFO_APP_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_PIM0_BASETYPE != 0 && ![xstrncmp C_PI0_WR_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI0_WR_FIFO_MEM_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_PIM0_BASETYPE != 0 && ![xstrncmp C_PI0_WR_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI0_PM_USED = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_PIM0_BASETYPE != 0 && C_PM_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI0_PM_DC_CNTR = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_PIM0_BASETYPE != 0 && C_PM_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PIM1_BASEADDR = 0xFFFFFFFF, BUS = XCL1:XCL1_B:SPLB1:SDMA_LL1:PPC440MC1:VFBC1, ADDRESS = BASE, PAIR = C_PIM1_HIGHADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = (C_NUM_PORTS > 1 && (C_PIM1_BASETYPE != 0 && C_PIM1_BASETYPE != 4) && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_PIM1_HIGHADDR = 0x00000000, BUS = XCL1:XCL1_B:SPLB1:SDMA_LL1:PPC440MC1:VFBC1, ADDRESS = HIGH, PAIR = C_PIM1_BASEADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = (C_NUM_PORTS > 1 && (C_PIM1_BASETYPE != 0 && C_PIM1_BASETYPE != 4) && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_PIM1_OFFSET = 0x00000000, BUS = XCL1:XCL1_B:SPLB1:SDMA_LL1:PPC440MC1, DT = STD_LOGIC_VECTOR, ISVALID = (C_NUM_PORTS > 1 && (C_PIM1_BASETYPE == 1 || C_PIM1_BASETYPE == 2 || C_PIM1_BASETYPE == 5) && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_PIM1_DATA_WIDTH = 64, DT = INTEGER, BUS = MPMC_PIM1:VFBC1:MCB1, RANGE = (32,64), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 4 || C_PIM1_BASETYPE == 6 || ((C_PIM1_BASETYPE == 7 || C_PIM1_BASETYPE == 8 || C_PIM1_BASETYPE == 9) && C_USE_MCB_S6_PHY)), IPLEVEL_DRC_PROC = iplevel_drc_pim_data_width, ASSIGNMENT = OPTIONAL_UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_pim_data_width, AFFECTS_PORTS_VEC = PIM1_WrFIFO_Data:PIM1_WrFIFO_BE:PIM1_RdFIFO_Data:MCB1_wr_mask:MCB1_wr_data:MCB1_rd_data, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_PIM1_BASETYPE = 0, DT = INTEGER, BUS = XCL1:SPLB1:SDMA_LL1:MPMC_PIM1:PPC440MC1:VFBC1:MCB1, RANGE = (0:9), VALUES = (0=INACTIVE, 1=XCL, 2=PLBV46, 3=SDMA, 4=NPI, 5=PPC440MC, 6=VFBC, 7=MCB, 8=MCB-Read, 9=MCB-Write), IPLEVEL_DRC_PROC = iplevel_drc_pim_basetype, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_SDMA_CTRL_BASEADDR:C_SDMA_CTRL_HIGHADDR:C_PIM1_BASEADDR:C_PIM1_HIGHADDR:C_PIM1_OFFSET:C_PIM1_DATA_WIDTH:C_PIM1_SUBTYPE:C_XCL1_LINESIZE:C_XCL1_WRITEXFER:C_XCL1_PIPE_STAGES:C_XCL1_B_IN_USE:C_SPLB1_AWIDTH:C_SPLB1_DWIDTH:C_SPLB1_NATIVE_DWIDTH:C_SPLB1_NUM_MASTERS:C_SPLB1_MID_WIDTH:C_SPLB1_P2P:C_SPLB1_SUPPORT_BURSTS:C_SPLB1_SMALLEST_MASTER:C_SDMA_CTRL1_BASEADDR:C_SDMA_CTRL1_HIGHADDR:C_SDMA_CTRL1_AWIDTH:C_SDMA_CTRL1_DWIDTH:C_SDMA_CTRL1_NATIVE_DWIDTH:C_SDMA_CTRL1_NUM_MASTERS:C_SDMA_CTRL1_MID_WIDTH:C_SDMA_CTRL1_P2P:C_SDMA_CTRL1_SUPPORT_BURSTS:C_SDMA_CTRL1_SMALLEST_MASTER:C_SDMA1_COMPLETED_ERR_TX:C_SDMA1_COMPLETED_ERR_RX:C_SDMA1_PRESCALAR:C_SDMA1_PI2LL_CLK_RATIO:C_PPC440MC1_BURST_LENGTH:C_PPC440MC1_PIPE_STAGES:C_VFBC1_CMD_FIFO_DEPTH:C_VFBC1_CMD_AFULL_COUNT:C_VFBC1_RDWD_DATA_WIDTH:C_VFBC1_RDWD_FIFO_DEPTH:C_VFBC1_RD_AEMPTY_WD_AFULL_COUNT:C_PI1_RD_FIFO_TYPE:C_PI1_WR_FIFO_TYPE:C_PI1_ADDRACK_PIPELINE:C_PI1_RD_FIFO_APP_PIPELINE:C_PI1_RD_FIFO_MEM_PIPELINE:C_PI1_WR_FIFO_APP_PIPELINE:C_PI1_WR_FIFO_MEM_PIPELINE:C_PI1_PM_USED:C_PI1_PM_DC_CNTR, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_PIM1_SUBTYPE = INACTIVE, DT = STRING, BUS = XCL1:SPLB1:SDMA_LL1:MPMC_PIM1:PPC440MC1:VFBC1:MCB1, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE != 0), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_pim_subtype, SYSLEVEL_DRC_PROC = syslevel_drc_splb_subtype, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = INACTIVE, RESOLVED_BUS = 
 PARAMETER C_XCL1_LINESIZE = 4, DT = INTEGER, BUS = XCL1, RANGE = (1,4,8,16), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 1), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_xcl_linesize, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_XCL1_WRITEXFER = 1, DT = INTEGER, BUS = XCL1, RANGE = (0:2), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_XCL1_PIPE_STAGES = 2, DT = INTEGER, BUS = XCL1, RANGE = (0:3), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 2, RESOLVED_BUS = 
 PARAMETER C_XCL1_B_IN_USE = 0, DT = INTEGER, BUS = XCL1, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_PIM1_B_SUBTYPE:C_XCL1_B_LINESIZE:C_XCL1_B_WRITEXFER, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_PIM1_B_SUBTYPE = INACTIVE, DT = STRING, BUS = XCL1_B, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_PORTS > 1 && C_XCL1_B_IN_USE), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_pim_subtype, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = INACTIVE, RESOLVED_BUS = 
 PARAMETER C_XCL1_B_LINESIZE = 4, DT = INTEGER, BUS = XCL1_B, RANGE = (1,4,8,16), ISVALID = (C_NUM_PORTS > 1 && C_XCL1_B_IN_USE), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_xcl_linesize, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_XCL1_B_WRITEXFER = 1, DT = INTEGER, BUS = XCL1_B, RANGE = (0:2), ISVALID = (C_NUM_PORTS > 1 && C_XCL1_B_IN_USE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB1_AWIDTH = 32, DT = INTEGER, BUS = SPLB1, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 2), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB1_DWIDTH = 64, DT = INTEGER, BUS = SPLB1, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB1_PLB_BE:SPLB1_PLB_wrDBus:SPLB1_Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_SPLB1_NATIVE_DWIDTH = 64, DT = INTEGER, BUS = SPLB1, RANGE = (32,64), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 2), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_splb_native_dwidth, ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_DRC_PROC = syslevel_drc_splb_native_dwidth, IO_IS = C_SPLB1_NATIVE_DWIDTH, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_SPLB1_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB1, RANGE = (0:16), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB1_Sl_MBusy:SPLB1_Sl_MRdErr:SPLB1_Sl_MWrErr:SPLB1_Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB1_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB1, RANGE = (0:4), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB1_PLB_masterID, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB1_P2P = 1, DT = INTEGER, BUS = SPLB1, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB1_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB1, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB1_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SPLB1, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL1_BASEADDR = 0xFFFFFFFF, BUS = SDMA_CTRL1, ADDRESS = BASE, PAIR = C_SDMA_CTRL1_HIGHADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = REGISTER, ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 3 && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL1_HIGHADDR = 0x00000000, BUS = SDMA_CTRL1, ADDRESS = HIGH, PAIR = C_SDMA_CTRL1_BASEADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = REGISTER, ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 3 && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL1_AWIDTH = 32, DT = INTEGER, BUS = SDMA_CTRL1, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 3), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL1_DWIDTH = 64, DT = INTEGER, BUS = SDMA_CTRL1, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SDMA_CTRL1_PLB_BE:SDMA_CTRL1_PLB_wrDBus:SDMA_CTRL1_Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL1_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SDMA_CTRL1, RANGE = (32,64), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL1_NUM_MASTERS = 1, DT = INTEGER, BUS = SDMA_CTRL1, RANGE = (0:16), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SDMA_CTRL1_Sl_MBusy:SDMA_CTRL1_Sl_MRdErr:SDMA_CTRL1_Sl_MWrErr:SDMA_CTRL1_Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL1_MID_WIDTH = 1, DT = INTEGER, BUS = SDMA_CTRL1, RANGE = (0:4), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SDMA_CTRL1_PLB_masterID, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL1_P2P = 1, DT = INTEGER, BUS = SDMA_CTRL1, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL1_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SDMA_CTRL1, RANGE = (0,1), ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 3), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL1_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SDMA_CTRL1, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA1_COMPLETED_ERR_TX = 1, DT = INTEGER, BUS = SDMA_LL1, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA1_COMPLETED_ERR_RX = 1, DT = INTEGER, BUS = SDMA_LL1, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA1_PRESCALAR = 1023, DT = INTEGER, BUS = SDMA_LL1, RANGE = (0:1023), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1023, RESOLVED_BUS = 
 PARAMETER C_SDMA1_PI2LL_CLK_RATIO = 1, DT = INTEGER, BUS = SDMA_LL1, RANGE = (1:2), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 3), ASSIGNMENT = REQUIRE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_PPC440MC1_BURST_LENGTH = 4, DT = INTEGER, BUS = PPC440MC1, RANGE = (2,4,8), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 5), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_PPC440MC1_PIPE_STAGES = 1, DT = INTEGER, BUS = PPC440MC1, RANGE = (0:2), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 5), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_VFBC1_CMD_FIFO_DEPTH = 32, DT = INTEGER, BUS = VFBC1, RANGE = (32,64,128,256,512,1024,2048,4096,8192), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_VFBC1_CMD_AFULL_COUNT = 3, DT = INTEGER, BUS = VFBC1, ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 3, RESOLVED_BUS = 
 PARAMETER C_VFBC1_RDWD_DATA_WIDTH = 32, DT = INTEGER, BUS = VFBC1, RANGE = (8,16,32,64), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 6), AFFECTS_PORTS_VEC = VFBC1_Wd_Data:VFBC1_Wd_Data_BE:VFBC1_Rd_Data, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_VFBC1_RDWD_FIFO_DEPTH = 1024, DT = INTEGER, BUS = VFBC1, RANGE = (512,1024,2048,4096,8192), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1024, RESOLVED_BUS = 
 PARAMETER C_VFBC1_RD_AEMPTY_WD_AFULL_COUNT = 3, DT = INTEGER, BUS = VFBC1, ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 3, RESOLVED_BUS = 
 PARAMETER C_PI1_RD_FIFO_TYPE = BRAM, DT = STRING, VALUES = ( BRAM = BRAM ,  SRL = SRL ,  DISABLED = Wr-Only ), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE != 0 && !C_USE_MCB_S6_PHY || C_PIM1_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_PI1_RD_FIFO_APP_PIPELINE:C_PI1_RD_FIFO_MEM_PIPELINE, MPD_VALUE = BRAM
 PARAMETER C_PI1_WR_FIFO_TYPE = BRAM, DT = STRING, VALUES = ( BRAM = BRAM ,  SRL = SRL ,  DISABLED = Rd-Only ), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE != 0 && !C_USE_MCB_S6_PHY || C_PIM1_BASETYPE == 6), IPLEVEL_DRC_PROC = iplevel_drc_wr_fifo, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_PI1_WR_FIFO_APP_PIPELINE:C_PI1_WR_FIFO_MEM_PIPELINE, MPD_VALUE = BRAM
 PARAMETER C_PI1_ADDRACK_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE != 0 && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI1_RD_FIFO_APP_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE != 0 && ![xstrncmp C_PI1_RD_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI1_RD_FIFO_MEM_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE != 0 && ![xstrncmp C_PI1_RD_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI1_WR_FIFO_APP_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE != 0 && ![xstrncmp C_PI1_WR_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI1_WR_FIFO_MEM_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE != 0 && ![xstrncmp C_PI1_WR_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI1_PM_USED = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE != 0 && C_PM_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI1_PM_DC_CNTR = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 1 && C_PIM1_BASETYPE != 0 && C_PM_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PIM2_BASEADDR = 0xFFFFFFFF, BUS = XCL2:XCL2_B:SPLB2:SDMA_LL2:PPC440MC2:VFBC2, ADDRESS = BASE, PAIR = C_PIM2_HIGHADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = (C_NUM_PORTS > 2 && (C_PIM2_BASETYPE != 0 && C_PIM2_BASETYPE != 4) && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_PIM2_HIGHADDR = 0x00000000, BUS = XCL2:XCL2_B:SPLB2:SDMA_LL2:PPC440MC2:VFBC2, ADDRESS = HIGH, PAIR = C_PIM2_BASEADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = (C_NUM_PORTS > 2 && (C_PIM2_BASETYPE != 0 && C_PIM2_BASETYPE != 4) && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_PIM2_OFFSET = 0x00000000, BUS = XCL2:XCL2_B:SPLB2:SDMA_LL2:PPC440MC2, DT = STD_LOGIC_VECTOR, ISVALID = (C_NUM_PORTS > 2 && (C_PIM2_BASETYPE == 1 || C_PIM2_BASETYPE == 2 || C_PIM2_BASETYPE == 5) && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_PIM2_DATA_WIDTH = 64, DT = INTEGER, BUS = MPMC_PIM2:VFBC2:MCB2, RANGE = (32,64), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 4 || C_PIM2_BASETYPE == 6 || ((C_PIM2_BASETYPE == 7 || C_PIM2_BASETYPE == 8 || C_PIM2_BASETYPE == 9) && C_USE_MCB_S6_PHY)), IPLEVEL_DRC_PROC = iplevel_drc_pim_data_width, ASSIGNMENT = OPTIONAL_UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_pim_data_width, AFFECTS_PORTS_VEC = PIM2_WrFIFO_Data:PIM2_WrFIFO_BE:PIM2_RdFIFO_Data:MCB2_wr_mask:MCB2_wr_data:MCB2_rd_data, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_PIM2_BASETYPE = 0, DT = INTEGER, BUS = XCL2:SPLB2:SDMA_LL2:MPMC_PIM2:PPC440MC2:VFBC2:MCB2, RANGE = (0:9), VALUES = (0=INACTIVE, 1=XCL, 2=PLBV46, 3=SDMA, 4=NPI, 5=PPC440MC, 6=VFBC, 7=MCB, 8=MCB-Read, 9=MCB-Write), IPLEVEL_DRC_PROC = iplevel_drc_pim_basetype, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_SDMA_CTRL_BASEADDR:C_SDMA_CTRL_HIGHADDR:C_PIM2_BASEADDR:C_PIM2_HIGHADDR:C_PIM2_OFFSET:C_PIM2_DATA_WIDTH:C_PIM2_SUBTYPE:C_XCL2_LINESIZE:C_XCL2_WRITEXFER:C_XCL2_PIPE_STAGES:C_XCL2_B_IN_USE:C_SPLB2_AWIDTH:C_SPLB2_DWIDTH:C_SPLB2_NATIVE_DWIDTH:C_SPLB2_NUM_MASTERS:C_SPLB2_MID_WIDTH:C_SPLB2_P2P:C_SPLB2_SUPPORT_BURSTS:C_SPLB2_SMALLEST_MASTER:C_SDMA_CTRL2_BASEADDR:C_SDMA_CTRL2_HIGHADDR:C_SDMA_CTRL2_AWIDTH:C_SDMA_CTRL2_DWIDTH:C_SDMA_CTRL2_NATIVE_DWIDTH:C_SDMA_CTRL2_NUM_MASTERS:C_SDMA_CTRL2_MID_WIDTH:C_SDMA_CTRL2_P2P:C_SDMA_CTRL2_SUPPORT_BURSTS:C_SDMA_CTRL2_SMALLEST_MASTER:C_SDMA2_COMPLETED_ERR_TX:C_SDMA2_COMPLETED_ERR_RX:C_SDMA2_PRESCALAR:C_SDMA2_PI2LL_CLK_RATIO:C_PPC440MC2_BURST_LENGTH:C_PPC440MC2_PIPE_STAGES:C_VFBC2_CMD_FIFO_DEPTH:C_VFBC2_CMD_AFULL_COUNT:C_VFBC2_RDWD_DATA_WIDTH:C_VFBC2_RDWD_FIFO_DEPTH:C_VFBC2_RD_AEMPTY_WD_AFULL_COUNT:C_PI2_RD_FIFO_TYPE:C_PI2_WR_FIFO_TYPE:C_PI2_ADDRACK_PIPELINE:C_PI2_RD_FIFO_APP_PIPELINE:C_PI2_RD_FIFO_MEM_PIPELINE:C_PI2_WR_FIFO_APP_PIPELINE:C_PI2_WR_FIFO_MEM_PIPELINE:C_PI2_PM_USED:C_PI2_PM_DC_CNTR, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_PIM2_SUBTYPE = INACTIVE, DT = STRING, BUS = XCL2:SPLB2:SDMA_LL2:MPMC_PIM2:PPC440MC2:VFBC2:MCB2, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE != 0), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_pim_subtype, SYSLEVEL_DRC_PROC = syslevel_drc_splb_subtype, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = INACTIVE, RESOLVED_BUS = 
 PARAMETER C_XCL2_LINESIZE = 4, DT = INTEGER, BUS = XCL2, RANGE = (1,4,8,16), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 1), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_xcl_linesize, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_XCL2_WRITEXFER = 1, DT = INTEGER, BUS = XCL2, RANGE = (0:2), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_XCL2_PIPE_STAGES = 2, DT = INTEGER, BUS = XCL2, RANGE = (0:3), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 2, RESOLVED_BUS = 
 PARAMETER C_XCL2_B_IN_USE = 0, DT = INTEGER, BUS = XCL2, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_PIM2_B_SUBTYPE:C_XCL2_B_LINESIZE:C_XCL2_B_WRITEXFER, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_PIM2_B_SUBTYPE = INACTIVE, DT = STRING, BUS = XCL2_B, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_PORTS > 2 && C_XCL2_B_IN_USE), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_pim_subtype, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = INACTIVE, RESOLVED_BUS = 
 PARAMETER C_XCL2_B_LINESIZE = 4, DT = INTEGER, BUS = XCL2_B, RANGE = (1,4,8,16), ISVALID = (C_NUM_PORTS > 2 && C_XCL2_B_IN_USE), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_xcl_linesize, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_XCL2_B_WRITEXFER = 1, DT = INTEGER, BUS = XCL2_B, RANGE = (0:2), ISVALID = (C_NUM_PORTS > 2 && C_XCL2_B_IN_USE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB2_AWIDTH = 32, DT = INTEGER, BUS = SPLB2, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 2), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB2_DWIDTH = 64, DT = INTEGER, BUS = SPLB2, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB2_PLB_BE:SPLB2_PLB_wrDBus:SPLB2_Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_SPLB2_NATIVE_DWIDTH = 64, DT = INTEGER, BUS = SPLB2, RANGE = (32,64), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 2), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_splb_native_dwidth, ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_DRC_PROC = syslevel_drc_splb_native_dwidth, IO_IS = C_SPLB2_NATIVE_DWIDTH, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_SPLB2_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB2, RANGE = (0:16), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB2_Sl_MBusy:SPLB2_Sl_MRdErr:SPLB2_Sl_MWrErr:SPLB2_Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB2_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB2, RANGE = (0:4), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB2_PLB_masterID, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB2_P2P = 1, DT = INTEGER, BUS = SPLB2, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB2_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB2, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB2_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SPLB2, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL2_BASEADDR = 0xFFFFFFFF, BUS = SDMA_CTRL2, ADDRESS = BASE, PAIR = C_SDMA_CTRL2_HIGHADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = REGISTER, ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 3 && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL2_HIGHADDR = 0x00000000, BUS = SDMA_CTRL2, ADDRESS = HIGH, PAIR = C_SDMA_CTRL2_BASEADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = REGISTER, ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 3 && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL2_AWIDTH = 32, DT = INTEGER, BUS = SDMA_CTRL2, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 3), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL2_DWIDTH = 64, DT = INTEGER, BUS = SDMA_CTRL2, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SDMA_CTRL2_PLB_BE:SDMA_CTRL2_PLB_wrDBus:SDMA_CTRL2_Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL2_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SDMA_CTRL2, RANGE = (32,64), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL2_NUM_MASTERS = 1, DT = INTEGER, BUS = SDMA_CTRL2, RANGE = (0:16), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SDMA_CTRL2_Sl_MBusy:SDMA_CTRL2_Sl_MRdErr:SDMA_CTRL2_Sl_MWrErr:SDMA_CTRL2_Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL2_MID_WIDTH = 1, DT = INTEGER, BUS = SDMA_CTRL2, RANGE = (0:4), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SDMA_CTRL2_PLB_masterID, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL2_P2P = 1, DT = INTEGER, BUS = SDMA_CTRL2, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL2_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SDMA_CTRL2, RANGE = (0,1), ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 3), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL2_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SDMA_CTRL2, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA2_COMPLETED_ERR_TX = 1, DT = INTEGER, BUS = SDMA_LL2, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA2_COMPLETED_ERR_RX = 1, DT = INTEGER, BUS = SDMA_LL2, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA2_PRESCALAR = 1023, DT = INTEGER, BUS = SDMA_LL2, RANGE = (0:1023), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1023, RESOLVED_BUS = 
 PARAMETER C_SDMA2_PI2LL_CLK_RATIO = 1, DT = INTEGER, BUS = SDMA_LL2, RANGE = (1:2), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 3), ASSIGNMENT = REQUIRE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_PPC440MC2_BURST_LENGTH = 4, DT = INTEGER, BUS = PPC440MC2, RANGE = (2,4,8), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 5), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_PPC440MC2_PIPE_STAGES = 1, DT = INTEGER, BUS = PPC440MC2, RANGE = (0:2), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 5), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_VFBC2_CMD_FIFO_DEPTH = 32, DT = INTEGER, BUS = VFBC2, RANGE = (32,64,128,256,512,1024,2048,4096,8192), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_VFBC2_CMD_AFULL_COUNT = 3, DT = INTEGER, BUS = VFBC2, ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 3, RESOLVED_BUS = 
 PARAMETER C_VFBC2_RDWD_DATA_WIDTH = 32, DT = INTEGER, BUS = VFBC2, RANGE = (8,16,32,64), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 6), AFFECTS_PORTS_VEC = VFBC2_Wd_Data:VFBC2_Wd_Data_BE:VFBC2_Rd_Data, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_VFBC2_RDWD_FIFO_DEPTH = 1024, DT = INTEGER, BUS = VFBC2, RANGE = (512,1024,2048,4096,8192), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1024, RESOLVED_BUS = 
 PARAMETER C_VFBC2_RD_AEMPTY_WD_AFULL_COUNT = 3, DT = INTEGER, BUS = VFBC2, ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 3, RESOLVED_BUS = 
 PARAMETER C_PI2_RD_FIFO_TYPE = BRAM, DT = STRING, VALUES = ( BRAM = BRAM ,  SRL = SRL ,  DISABLED = Wr-Only ), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE != 0 && !C_USE_MCB_S6_PHY || C_PIM2_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_PI2_RD_FIFO_APP_PIPELINE:C_PI2_RD_FIFO_MEM_PIPELINE, MPD_VALUE = BRAM
 PARAMETER C_PI2_WR_FIFO_TYPE = BRAM, DT = STRING, VALUES = ( BRAM = BRAM ,  SRL = SRL ,  DISABLED = Rd-Only ), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE != 0 && !C_USE_MCB_S6_PHY || C_PIM2_BASETYPE == 6), IPLEVEL_DRC_PROC = iplevel_drc_wr_fifo, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_PI2_WR_FIFO_APP_PIPELINE:C_PI2_WR_FIFO_MEM_PIPELINE, MPD_VALUE = BRAM
 PARAMETER C_PI2_ADDRACK_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE != 0 && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI2_RD_FIFO_APP_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE != 0 && ![xstrncmp C_PI2_RD_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI2_RD_FIFO_MEM_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE != 0 && ![xstrncmp C_PI2_RD_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI2_WR_FIFO_APP_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE != 0 && ![xstrncmp C_PI2_WR_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI2_WR_FIFO_MEM_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE != 0 && ![xstrncmp C_PI2_WR_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI2_PM_USED = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE != 0 && C_PM_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI2_PM_DC_CNTR = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 2 && C_PIM2_BASETYPE != 0 && C_PM_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PIM3_BASEADDR = 0xFFFFFFFF, BUS = XCL3:XCL3_B:SPLB3:SDMA_LL3:PPC440MC3:VFBC3, ADDRESS = BASE, PAIR = C_PIM3_HIGHADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = (C_NUM_PORTS > 3 && (C_PIM3_BASETYPE != 0 && C_PIM3_BASETYPE != 4) && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_PIM3_HIGHADDR = 0x00000000, BUS = XCL3:XCL3_B:SPLB3:SDMA_LL3:PPC440MC3:VFBC3, ADDRESS = HIGH, PAIR = C_PIM3_BASEADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = (C_NUM_PORTS > 3 && (C_PIM3_BASETYPE != 0 && C_PIM3_BASETYPE != 4) && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_PIM3_OFFSET = 0x00000000, BUS = XCL3:XCL3_B:SPLB3:SDMA_LL3:PPC440MC3, DT = STD_LOGIC_VECTOR, ISVALID = (C_NUM_PORTS > 3 && (C_PIM3_BASETYPE == 1 || C_PIM3_BASETYPE == 2 || C_PIM3_BASETYPE == 5) && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_PIM3_DATA_WIDTH = 64, DT = INTEGER, BUS = MPMC_PIM3:VFBC3:MCB3, RANGE = (32,64), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 4 || C_PIM3_BASETYPE == 6 || ((C_PIM3_BASETYPE == 7 || C_PIM3_BASETYPE == 8 || C_PIM3_BASETYPE == 9) && C_USE_MCB_S6_PHY)), IPLEVEL_DRC_PROC = iplevel_drc_pim_data_width, ASSIGNMENT = OPTIONAL_UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_pim_data_width, AFFECTS_PORTS_VEC = PIM3_WrFIFO_Data:PIM3_WrFIFO_BE:PIM3_RdFIFO_Data:MCB3_wr_mask:MCB3_wr_data:MCB3_rd_data, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_PIM3_BASETYPE = 0, DT = INTEGER, BUS = XCL3:SPLB3:SDMA_LL3:MPMC_PIM3:PPC440MC3:VFBC3:MCB3, RANGE = (0:9), VALUES = (0=INACTIVE, 1=XCL, 2=PLBV46, 3=SDMA, 4=NPI, 5=PPC440MC, 6=VFBC, 7=MCB, 8=MCB-Read, 9=MCB-Write), IPLEVEL_DRC_PROC = iplevel_drc_pim_basetype, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_SDMA_CTRL_BASEADDR:C_SDMA_CTRL_HIGHADDR:C_PIM3_BASEADDR:C_PIM3_HIGHADDR:C_PIM3_OFFSET:C_PIM3_DATA_WIDTH:C_PIM3_SUBTYPE:C_XCL3_LINESIZE:C_XCL3_WRITEXFER:C_XCL3_PIPE_STAGES:C_XCL3_B_IN_USE:C_SPLB3_AWIDTH:C_SPLB3_DWIDTH:C_SPLB3_NATIVE_DWIDTH:C_SPLB3_NUM_MASTERS:C_SPLB3_MID_WIDTH:C_SPLB3_P2P:C_SPLB3_SUPPORT_BURSTS:C_SPLB3_SMALLEST_MASTER:C_SDMA_CTRL3_BASEADDR:C_SDMA_CTRL3_HIGHADDR:C_SDMA_CTRL3_AWIDTH:C_SDMA_CTRL3_DWIDTH:C_SDMA_CTRL3_NATIVE_DWIDTH:C_SDMA_CTRL3_NUM_MASTERS:C_SDMA_CTRL3_MID_WIDTH:C_SDMA_CTRL3_P2P:C_SDMA_CTRL3_SUPPORT_BURSTS:C_SDMA_CTRL3_SMALLEST_MASTER:C_SDMA3_COMPLETED_ERR_TX:C_SDMA3_COMPLETED_ERR_RX:C_SDMA3_PRESCALAR:C_SDMA3_PI2LL_CLK_RATIO:C_PPC440MC3_BURST_LENGTH:C_PPC440MC3_PIPE_STAGES:C_VFBC3_CMD_FIFO_DEPTH:C_VFBC3_CMD_AFULL_COUNT:C_VFBC3_RDWD_DATA_WIDTH:C_VFBC3_RDWD_FIFO_DEPTH:C_VFBC3_RD_AEMPTY_WD_AFULL_COUNT:C_PI3_RD_FIFO_TYPE:C_PI3_WR_FIFO_TYPE:C_PI3_ADDRACK_PIPELINE:C_PI3_RD_FIFO_APP_PIPELINE:C_PI3_RD_FIFO_MEM_PIPELINE:C_PI3_WR_FIFO_APP_PIPELINE:C_PI3_WR_FIFO_MEM_PIPELINE:C_PI3_PM_USED:C_PI3_PM_DC_CNTR, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_PIM3_SUBTYPE = INACTIVE, DT = STRING, BUS = XCL3:SPLB3:SDMA_LL3:MPMC_PIM3:PPC440MC3:VFBC3:MCB3, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE != 0), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_pim_subtype, SYSLEVEL_DRC_PROC = syslevel_drc_splb_subtype, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = INACTIVE, RESOLVED_BUS = 
 PARAMETER C_XCL3_LINESIZE = 4, DT = INTEGER, BUS = XCL3, RANGE = (1,4,8,16), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 1), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_xcl_linesize, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_XCL3_WRITEXFER = 1, DT = INTEGER, BUS = XCL3, RANGE = (0:2), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_XCL3_PIPE_STAGES = 2, DT = INTEGER, BUS = XCL3, RANGE = (0:3), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 2, RESOLVED_BUS = 
 PARAMETER C_XCL3_B_IN_USE = 0, DT = INTEGER, BUS = XCL3, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_PIM3_B_SUBTYPE:C_XCL3_B_LINESIZE:C_XCL3_B_WRITEXFER, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_PIM3_B_SUBTYPE = INACTIVE, DT = STRING, BUS = XCL3_B, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_PORTS > 3 && C_XCL3_B_IN_USE), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_pim_subtype, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = INACTIVE, RESOLVED_BUS = 
 PARAMETER C_XCL3_B_LINESIZE = 4, DT = INTEGER, BUS = XCL3_B, RANGE = (1,4,8,16), ISVALID = (C_NUM_PORTS > 3 && C_XCL3_B_IN_USE), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_xcl_linesize, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_XCL3_B_WRITEXFER = 1, DT = INTEGER, BUS = XCL3_B, RANGE = (0:2), ISVALID = (C_NUM_PORTS > 3 && C_XCL3_B_IN_USE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB3_AWIDTH = 32, DT = INTEGER, BUS = SPLB3, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 2), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB3_DWIDTH = 64, DT = INTEGER, BUS = SPLB3, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB3_PLB_BE:SPLB3_PLB_wrDBus:SPLB3_Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_SPLB3_NATIVE_DWIDTH = 64, DT = INTEGER, BUS = SPLB3, RANGE = (32,64), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 2), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_splb_native_dwidth, ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_DRC_PROC = syslevel_drc_splb_native_dwidth, IO_IS = C_SPLB3_NATIVE_DWIDTH, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_SPLB3_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB3, RANGE = (0:16), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB3_Sl_MBusy:SPLB3_Sl_MRdErr:SPLB3_Sl_MWrErr:SPLB3_Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB3_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB3, RANGE = (0:4), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB3_PLB_masterID, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB3_P2P = 1, DT = INTEGER, BUS = SPLB3, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB3_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB3, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB3_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SPLB3, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL3_BASEADDR = 0xFFFFFFFF, BUS = SDMA_CTRL3, ADDRESS = BASE, PAIR = C_SDMA_CTRL3_HIGHADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = REGISTER, ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 3 && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL3_HIGHADDR = 0x00000000, BUS = SDMA_CTRL3, ADDRESS = HIGH, PAIR = C_SDMA_CTRL3_BASEADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = REGISTER, ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 3 && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL3_AWIDTH = 32, DT = INTEGER, BUS = SDMA_CTRL3, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 3), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL3_DWIDTH = 64, DT = INTEGER, BUS = SDMA_CTRL3, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SDMA_CTRL3_PLB_BE:SDMA_CTRL3_PLB_wrDBus:SDMA_CTRL3_Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL3_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SDMA_CTRL3, RANGE = (32,64), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL3_NUM_MASTERS = 1, DT = INTEGER, BUS = SDMA_CTRL3, RANGE = (0:16), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SDMA_CTRL3_Sl_MBusy:SDMA_CTRL3_Sl_MRdErr:SDMA_CTRL3_Sl_MWrErr:SDMA_CTRL3_Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL3_MID_WIDTH = 1, DT = INTEGER, BUS = SDMA_CTRL3, RANGE = (0:4), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SDMA_CTRL3_PLB_masterID, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL3_P2P = 1, DT = INTEGER, BUS = SDMA_CTRL3, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL3_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SDMA_CTRL3, RANGE = (0,1), ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 3), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL3_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SDMA_CTRL3, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA3_COMPLETED_ERR_TX = 1, DT = INTEGER, BUS = SDMA_LL3, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA3_COMPLETED_ERR_RX = 1, DT = INTEGER, BUS = SDMA_LL3, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA3_PRESCALAR = 1023, DT = INTEGER, BUS = SDMA_LL3, RANGE = (0:1023), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1023, RESOLVED_BUS = 
 PARAMETER C_SDMA3_PI2LL_CLK_RATIO = 1, DT = INTEGER, BUS = SDMA_LL3, RANGE = (1:2), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 3), ASSIGNMENT = REQUIRE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_PPC440MC3_BURST_LENGTH = 4, DT = INTEGER, BUS = PPC440MC3, RANGE = (2,4,8), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 5), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_PPC440MC3_PIPE_STAGES = 1, DT = INTEGER, BUS = PPC440MC3, RANGE = (0:2), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 5), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_VFBC3_CMD_FIFO_DEPTH = 32, DT = INTEGER, BUS = VFBC3, RANGE = (32,64,128,256,512,1024,2048,4096,8192), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_VFBC3_CMD_AFULL_COUNT = 3, DT = INTEGER, BUS = VFBC3, ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 3, RESOLVED_BUS = 
 PARAMETER C_VFBC3_RDWD_DATA_WIDTH = 32, DT = INTEGER, BUS = VFBC3, RANGE = (8,16,32,64), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 6), AFFECTS_PORTS_VEC = VFBC3_Wd_Data:VFBC3_Wd_Data_BE:VFBC3_Rd_Data, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_VFBC3_RDWD_FIFO_DEPTH = 1024, DT = INTEGER, BUS = VFBC3, RANGE = (512,1024,2048,4096,8192), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1024, RESOLVED_BUS = 
 PARAMETER C_VFBC3_RD_AEMPTY_WD_AFULL_COUNT = 3, DT = INTEGER, BUS = VFBC3, ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 3, RESOLVED_BUS = 
 PARAMETER C_PI3_RD_FIFO_TYPE = BRAM, DT = STRING, VALUES = ( BRAM = BRAM ,  SRL = SRL ,  DISABLED = Wr-Only ), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE != 0 && !C_USE_MCB_S6_PHY || C_PIM3_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_PI3_RD_FIFO_APP_PIPELINE:C_PI3_RD_FIFO_MEM_PIPELINE, MPD_VALUE = BRAM
 PARAMETER C_PI3_WR_FIFO_TYPE = BRAM, DT = STRING, VALUES = ( BRAM = BRAM ,  SRL = SRL ,  DISABLED = Rd-Only ), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE != 0 && !C_USE_MCB_S6_PHY || C_PIM3_BASETYPE == 6), IPLEVEL_DRC_PROC = iplevel_drc_wr_fifo, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_PI3_WR_FIFO_APP_PIPELINE:C_PI3_WR_FIFO_MEM_PIPELINE, MPD_VALUE = BRAM
 PARAMETER C_PI3_ADDRACK_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE != 0 && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI3_RD_FIFO_APP_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE != 0 && ![xstrncmp C_PI3_RD_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI3_RD_FIFO_MEM_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE != 0 && ![xstrncmp C_PI3_RD_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI3_WR_FIFO_APP_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE != 0 && ![xstrncmp C_PI3_WR_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI3_WR_FIFO_MEM_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE != 0 && ![xstrncmp C_PI3_WR_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI3_PM_USED = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE != 0 && C_PM_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI3_PM_DC_CNTR = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 3 && C_PIM3_BASETYPE != 0 && C_PM_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PIM4_BASEADDR = 0xFFFFFFFF, BUS = XCL4:XCL4_B:SPLB4:SDMA_LL4:PPC440MC4:VFBC4, ADDRESS = BASE, PAIR = C_PIM4_HIGHADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = (C_NUM_PORTS > 4 && (C_PIM4_BASETYPE != 0 && C_PIM4_BASETYPE != 4) && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_PIM4_HIGHADDR = 0x00000000, BUS = XCL4:XCL4_B:SPLB4:SDMA_LL4:PPC440MC4:VFBC4, ADDRESS = HIGH, PAIR = C_PIM4_BASEADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = (C_NUM_PORTS > 4 && (C_PIM4_BASETYPE != 0 && C_PIM4_BASETYPE != 4) && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_PIM4_OFFSET = 0x00000000, BUS = XCL4:XCL4_B:SPLB4:SDMA_LL4:PPC440MC4, DT = STD_LOGIC_VECTOR, ISVALID = (C_NUM_PORTS > 4 && (C_PIM4_BASETYPE == 1 || C_PIM4_BASETYPE == 2 || C_PIM4_BASETYPE == 5) && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_PIM4_DATA_WIDTH = 64, DT = INTEGER, BUS = MPMC_PIM4:VFBC4:MCB4, RANGE = (32,64), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 4 || C_PIM4_BASETYPE == 6 || ((C_PIM4_BASETYPE == 7 || C_PIM4_BASETYPE == 8 || C_PIM4_BASETYPE == 9) && C_USE_MCB_S6_PHY)), IPLEVEL_DRC_PROC = iplevel_drc_pim_data_width, ASSIGNMENT = OPTIONAL_UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_pim_data_width, AFFECTS_PORTS_VEC = PIM4_WrFIFO_Data:PIM4_WrFIFO_BE:PIM4_RdFIFO_Data:MCB4_wr_mask:MCB4_wr_data:MCB4_rd_data, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_PIM4_BASETYPE = 0, DT = INTEGER, BUS = XCL4:SPLB4:SDMA_LL4:MPMC_PIM4:PPC440MC4:VFBC4:MCB4, RANGE = (0:9), VALUES = (0=INACTIVE, 1=XCL, 2=PLBV46, 3=SDMA, 4=NPI, 5=PPC440MC, 6=VFBC, 7=MCB, 8=MCB-Read, 9=MCB-Write), IPLEVEL_DRC_PROC = iplevel_drc_pim_basetype, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_SDMA_CTRL_BASEADDR:C_SDMA_CTRL_HIGHADDR:C_PIM4_BASEADDR:C_PIM4_HIGHADDR:C_PIM4_OFFSET:C_PIM4_DATA_WIDTH:C_PIM4_SUBTYPE:C_XCL4_LINESIZE:C_XCL4_WRITEXFER:C_XCL4_PIPE_STAGES:C_XCL4_B_IN_USE:C_SPLB4_AWIDTH:C_SPLB4_DWIDTH:C_SPLB4_NATIVE_DWIDTH:C_SPLB4_NUM_MASTERS:C_SPLB4_MID_WIDTH:C_SPLB4_P2P:C_SPLB4_SUPPORT_BURSTS:C_SPLB4_SMALLEST_MASTER:C_SDMA_CTRL4_BASEADDR:C_SDMA_CTRL4_HIGHADDR:C_SDMA_CTRL4_AWIDTH:C_SDMA_CTRL4_DWIDTH:C_SDMA_CTRL4_NATIVE_DWIDTH:C_SDMA_CTRL4_NUM_MASTERS:C_SDMA_CTRL4_MID_WIDTH:C_SDMA_CTRL4_P2P:C_SDMA_CTRL4_SUPPORT_BURSTS:C_SDMA_CTRL4_SMALLEST_MASTER:C_SDMA4_COMPLETED_ERR_TX:C_SDMA4_COMPLETED_ERR_RX:C_SDMA4_PRESCALAR:C_SDMA4_PI2LL_CLK_RATIO:C_PPC440MC4_BURST_LENGTH:C_PPC440MC4_PIPE_STAGES:C_VFBC4_CMD_FIFO_DEPTH:C_VFBC4_CMD_AFULL_COUNT:C_VFBC4_RDWD_DATA_WIDTH:C_VFBC4_RDWD_FIFO_DEPTH:C_VFBC4_RD_AEMPTY_WD_AFULL_COUNT:C_PI4_RD_FIFO_TYPE:C_PI4_WR_FIFO_TYPE:C_PI4_ADDRACK_PIPELINE:C_PI4_RD_FIFO_APP_PIPELINE:C_PI4_RD_FIFO_MEM_PIPELINE:C_PI4_WR_FIFO_APP_PIPELINE:C_PI4_WR_FIFO_MEM_PIPELINE:C_PI4_PM_USED:C_PI4_PM_DC_CNTR, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_PIM4_SUBTYPE = INACTIVE, DT = STRING, BUS = XCL4:SPLB4:SDMA_LL4:MPMC_PIM4:PPC440MC4:VFBC4:MCB4, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE != 0), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_pim_subtype, SYSLEVEL_DRC_PROC = syslevel_drc_splb_subtype, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = INACTIVE, RESOLVED_BUS = 
 PARAMETER C_XCL4_LINESIZE = 4, DT = INTEGER, BUS = XCL4, RANGE = (1,4,8,16), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 1), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_xcl_linesize, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_XCL4_WRITEXFER = 1, DT = INTEGER, BUS = XCL4, RANGE = (0:2), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_XCL4_PIPE_STAGES = 2, DT = INTEGER, BUS = XCL4, RANGE = (0:3), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 2, RESOLVED_BUS = 
 PARAMETER C_XCL4_B_IN_USE = 0, DT = INTEGER, BUS = XCL4, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_PIM4_B_SUBTYPE:C_XCL4_B_LINESIZE:C_XCL4_B_WRITEXFER, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_PIM4_B_SUBTYPE = INACTIVE, DT = STRING, BUS = XCL4_B, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_PORTS > 4 && C_XCL4_B_IN_USE), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_pim_subtype, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = INACTIVE, RESOLVED_BUS = 
 PARAMETER C_XCL4_B_LINESIZE = 4, DT = INTEGER, BUS = XCL4_B, RANGE = (1,4,8,16), ISVALID = (C_NUM_PORTS > 4 && C_XCL4_B_IN_USE), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_xcl_linesize, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_XCL4_B_WRITEXFER = 1, DT = INTEGER, BUS = XCL4_B, RANGE = (0:2), ISVALID = (C_NUM_PORTS > 4 && C_XCL4_B_IN_USE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB4_AWIDTH = 32, DT = INTEGER, BUS = SPLB4, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 2), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB4_DWIDTH = 64, DT = INTEGER, BUS = SPLB4, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB4_PLB_BE:SPLB4_PLB_wrDBus:SPLB4_Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_SPLB4_NATIVE_DWIDTH = 64, DT = INTEGER, BUS = SPLB4, RANGE = (32,64), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 2), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_splb_native_dwidth, ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_DRC_PROC = syslevel_drc_splb_native_dwidth, IO_IS = C_SPLB4_NATIVE_DWIDTH, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_SPLB4_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB4, RANGE = (0:16), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB4_Sl_MBusy:SPLB4_Sl_MRdErr:SPLB4_Sl_MWrErr:SPLB4_Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB4_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB4, RANGE = (0:4), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB4_PLB_masterID, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB4_P2P = 1, DT = INTEGER, BUS = SPLB4, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB4_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB4, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB4_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SPLB4, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL4_BASEADDR = 0xFFFFFFFF, BUS = SDMA_CTRL4, ADDRESS = BASE, PAIR = C_SDMA_CTRL4_HIGHADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = REGISTER, ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 3 && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL4_HIGHADDR = 0x00000000, BUS = SDMA_CTRL4, ADDRESS = HIGH, PAIR = C_SDMA_CTRL4_BASEADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = REGISTER, ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 3 && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL4_AWIDTH = 32, DT = INTEGER, BUS = SDMA_CTRL4, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 3), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL4_DWIDTH = 64, DT = INTEGER, BUS = SDMA_CTRL4, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SDMA_CTRL4_PLB_BE:SDMA_CTRL4_PLB_wrDBus:SDMA_CTRL4_Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL4_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SDMA_CTRL4, RANGE = (32,64), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL4_NUM_MASTERS = 1, DT = INTEGER, BUS = SDMA_CTRL4, RANGE = (0:16), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SDMA_CTRL4_Sl_MBusy:SDMA_CTRL4_Sl_MRdErr:SDMA_CTRL4_Sl_MWrErr:SDMA_CTRL4_Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL4_MID_WIDTH = 1, DT = INTEGER, BUS = SDMA_CTRL4, RANGE = (0:4), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SDMA_CTRL4_PLB_masterID, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL4_P2P = 1, DT = INTEGER, BUS = SDMA_CTRL4, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL4_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SDMA_CTRL4, RANGE = (0,1), ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 3), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL4_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SDMA_CTRL4, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA4_COMPLETED_ERR_TX = 1, DT = INTEGER, BUS = SDMA_LL4, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA4_COMPLETED_ERR_RX = 1, DT = INTEGER, BUS = SDMA_LL4, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA4_PRESCALAR = 1023, DT = INTEGER, BUS = SDMA_LL4, RANGE = (0:1023), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1023, RESOLVED_BUS = 
 PARAMETER C_SDMA4_PI2LL_CLK_RATIO = 1, DT = INTEGER, BUS = SDMA_LL4, RANGE = (1:2), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 3), ASSIGNMENT = REQUIRE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_PPC440MC4_BURST_LENGTH = 4, DT = INTEGER, BUS = PPC440MC4, RANGE = (2,4,8), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 5), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_PPC440MC4_PIPE_STAGES = 1, DT = INTEGER, BUS = PPC440MC4, RANGE = (0:2), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 5), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_VFBC4_CMD_FIFO_DEPTH = 32, DT = INTEGER, BUS = VFBC4, RANGE = (32,64,128,256,512,1024,2048,4096,8192), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_VFBC4_CMD_AFULL_COUNT = 3, DT = INTEGER, BUS = VFBC4, ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 3, RESOLVED_BUS = 
 PARAMETER C_VFBC4_RDWD_DATA_WIDTH = 32, DT = INTEGER, BUS = VFBC4, RANGE = (8,16,32,64), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 6), AFFECTS_PORTS_VEC = VFBC4_Wd_Data:VFBC4_Wd_Data_BE:VFBC4_Rd_Data, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_VFBC4_RDWD_FIFO_DEPTH = 1024, DT = INTEGER, BUS = VFBC4, RANGE = (512,1024,2048,4096,8192), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1024, RESOLVED_BUS = 
 PARAMETER C_VFBC4_RD_AEMPTY_WD_AFULL_COUNT = 3, DT = INTEGER, BUS = VFBC4, ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 3, RESOLVED_BUS = 
 PARAMETER C_PI4_RD_FIFO_TYPE = BRAM, DT = STRING, VALUES = ( BRAM = BRAM ,  SRL = SRL ,  DISABLED = Wr-Only ), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE != 0 && !C_USE_MCB_S6_PHY || C_PIM4_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_PI4_RD_FIFO_APP_PIPELINE:C_PI4_RD_FIFO_MEM_PIPELINE, MPD_VALUE = BRAM
 PARAMETER C_PI4_WR_FIFO_TYPE = BRAM, DT = STRING, VALUES = ( BRAM = BRAM ,  SRL = SRL ,  DISABLED = Rd-Only ), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE != 0 && !C_USE_MCB_S6_PHY || C_PIM4_BASETYPE == 6), IPLEVEL_DRC_PROC = iplevel_drc_wr_fifo, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_PI4_WR_FIFO_APP_PIPELINE:C_PI4_WR_FIFO_MEM_PIPELINE, MPD_VALUE = BRAM
 PARAMETER C_PI4_ADDRACK_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE != 0 && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI4_RD_FIFO_APP_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE != 0 && ![xstrncmp C_PI4_RD_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI4_RD_FIFO_MEM_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE != 0 && ![xstrncmp C_PI4_RD_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI4_WR_FIFO_APP_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE != 0 && ![xstrncmp C_PI4_WR_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI4_WR_FIFO_MEM_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE != 0 && ![xstrncmp C_PI4_WR_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI4_PM_USED = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE != 0 && C_PM_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI4_PM_DC_CNTR = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 4 && C_PIM4_BASETYPE != 0 && C_PM_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PIM5_BASEADDR = 0xFFFFFFFF, BUS = XCL5:XCL5_B:SPLB5:SDMA_LL5:PPC440MC5:VFBC5, ADDRESS = BASE, PAIR = C_PIM5_HIGHADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = (C_NUM_PORTS > 5 && (C_PIM5_BASETYPE != 0 && C_PIM5_BASETYPE != 4) && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_PIM5_HIGHADDR = 0x00000000, BUS = XCL5:XCL5_B:SPLB5:SDMA_LL5:PPC440MC5:VFBC5, ADDRESS = HIGH, PAIR = C_PIM5_BASEADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = (C_NUM_PORTS > 5 && (C_PIM5_BASETYPE != 0 && C_PIM5_BASETYPE != 4) && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_PIM5_OFFSET = 0x00000000, BUS = XCL5:XCL5_B:SPLB5:SDMA_LL5:PPC440MC5, DT = STD_LOGIC_VECTOR, ISVALID = (C_NUM_PORTS > 5 && (C_PIM5_BASETYPE == 1 || C_PIM5_BASETYPE == 2 || C_PIM5_BASETYPE == 5) && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_PIM5_DATA_WIDTH = 64, DT = INTEGER, BUS = MPMC_PIM5:VFBC5:MCB5, RANGE = (32,64), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 4 || C_PIM5_BASETYPE == 6 || ((C_PIM5_BASETYPE == 7 || C_PIM5_BASETYPE == 8 || C_PIM5_BASETYPE == 9) && C_USE_MCB_S6_PHY)), IPLEVEL_DRC_PROC = iplevel_drc_pim_data_width, ASSIGNMENT = OPTIONAL_UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_pim_data_width, AFFECTS_PORTS_VEC = PIM5_WrFIFO_Data:PIM5_WrFIFO_BE:PIM5_RdFIFO_Data:MCB5_wr_mask:MCB5_wr_data:MCB5_rd_data, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_PIM5_BASETYPE = 0, DT = INTEGER, BUS = XCL5:SPLB5:SDMA_LL5:MPMC_PIM5:PPC440MC5:VFBC5:MCB5, RANGE = (0:9), VALUES = (0=INACTIVE, 1=XCL, 2=PLBV46, 3=SDMA, 4=NPI, 5=PPC440MC, 6=VFBC, 7=MCB, 8=MCB-Read, 9=MCB-Write), IPLEVEL_DRC_PROC = iplevel_drc_pim_basetype, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_SDMA_CTRL_BASEADDR:C_SDMA_CTRL_HIGHADDR:C_PIM5_BASEADDR:C_PIM5_HIGHADDR:C_PIM5_OFFSET:C_PIM5_DATA_WIDTH:C_PIM5_SUBTYPE:C_XCL5_LINESIZE:C_XCL5_WRITEXFER:C_XCL5_PIPE_STAGES:C_XCL5_B_IN_USE:C_SPLB5_AWIDTH:C_SPLB5_DWIDTH:C_SPLB5_NATIVE_DWIDTH:C_SPLB5_NUM_MASTERS:C_SPLB5_MID_WIDTH:C_SPLB5_P2P:C_SPLB5_SUPPORT_BURSTS:C_SPLB5_SMALLEST_MASTER:C_SDMA_CTRL5_BASEADDR:C_SDMA_CTRL5_HIGHADDR:C_SDMA_CTRL5_AWIDTH:C_SDMA_CTRL5_DWIDTH:C_SDMA_CTRL5_NATIVE_DWIDTH:C_SDMA_CTRL5_NUM_MASTERS:C_SDMA_CTRL5_MID_WIDTH:C_SDMA_CTRL5_P2P:C_SDMA_CTRL5_SUPPORT_BURSTS:C_SDMA_CTRL5_SMALLEST_MASTER:C_SDMA5_COMPLETED_ERR_TX:C_SDMA5_COMPLETED_ERR_RX:C_SDMA5_PRESCALAR:C_SDMA5_PI2LL_CLK_RATIO:C_PPC440MC5_BURST_LENGTH:C_PPC440MC5_PIPE_STAGES:C_VFBC5_CMD_FIFO_DEPTH:C_VFBC5_CMD_AFULL_COUNT:C_VFBC5_RDWD_DATA_WIDTH:C_VFBC5_RDWD_FIFO_DEPTH:C_VFBC5_RD_AEMPTY_WD_AFULL_COUNT:C_PI5_RD_FIFO_TYPE:C_PI5_WR_FIFO_TYPE:C_PI5_ADDRACK_PIPELINE:C_PI5_RD_FIFO_APP_PIPELINE:C_PI5_RD_FIFO_MEM_PIPELINE:C_PI5_WR_FIFO_APP_PIPELINE:C_PI5_WR_FIFO_MEM_PIPELINE:C_PI5_PM_USED:C_PI5_PM_DC_CNTR, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_PIM5_SUBTYPE = INACTIVE, DT = STRING, BUS = XCL5:SPLB5:SDMA_LL5:MPMC_PIM5:PPC440MC5:VFBC5:MCB5, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE != 0), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_pim_subtype, SYSLEVEL_DRC_PROC = syslevel_drc_splb_subtype, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = INACTIVE, RESOLVED_BUS = 
 PARAMETER C_XCL5_LINESIZE = 4, DT = INTEGER, BUS = XCL5, RANGE = (1,4,8,16), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 1), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_xcl_linesize, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_XCL5_WRITEXFER = 1, DT = INTEGER, BUS = XCL5, RANGE = (0:2), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_XCL5_PIPE_STAGES = 2, DT = INTEGER, BUS = XCL5, RANGE = (0:3), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 2, RESOLVED_BUS = 
 PARAMETER C_XCL5_B_IN_USE = 0, DT = INTEGER, BUS = XCL5, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_PIM5_B_SUBTYPE:C_XCL5_B_LINESIZE:C_XCL5_B_WRITEXFER, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_PIM5_B_SUBTYPE = INACTIVE, DT = STRING, BUS = XCL5_B, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_PORTS > 5 && C_XCL5_B_IN_USE), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_pim_subtype, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = INACTIVE, RESOLVED_BUS = 
 PARAMETER C_XCL5_B_LINESIZE = 4, DT = INTEGER, BUS = XCL5_B, RANGE = (1,4,8,16), ISVALID = (C_NUM_PORTS > 5 && C_XCL5_B_IN_USE), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_xcl_linesize, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_XCL5_B_WRITEXFER = 1, DT = INTEGER, BUS = XCL5_B, RANGE = (0:2), ISVALID = (C_NUM_PORTS > 5 && C_XCL5_B_IN_USE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB5_AWIDTH = 32, DT = INTEGER, BUS = SPLB5, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 2), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB5_DWIDTH = 64, DT = INTEGER, BUS = SPLB5, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB5_PLB_BE:SPLB5_PLB_wrDBus:SPLB5_Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_SPLB5_NATIVE_DWIDTH = 64, DT = INTEGER, BUS = SPLB5, RANGE = (32,64), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 2), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_splb_native_dwidth, ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_DRC_PROC = syslevel_drc_splb_native_dwidth, IO_IS = C_SPLB5_NATIVE_DWIDTH, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_SPLB5_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB5, RANGE = (0:16), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB5_Sl_MBusy:SPLB5_Sl_MRdErr:SPLB5_Sl_MWrErr:SPLB5_Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB5_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB5, RANGE = (0:4), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB5_PLB_masterID, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB5_P2P = 1, DT = INTEGER, BUS = SPLB5, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB5_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB5, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB5_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SPLB5, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL5_BASEADDR = 0xFFFFFFFF, BUS = SDMA_CTRL5, ADDRESS = BASE, PAIR = C_SDMA_CTRL5_HIGHADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = REGISTER, ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 3 && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL5_HIGHADDR = 0x00000000, BUS = SDMA_CTRL5, ADDRESS = HIGH, PAIR = C_SDMA_CTRL5_BASEADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = REGISTER, ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 3 && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL5_AWIDTH = 32, DT = INTEGER, BUS = SDMA_CTRL5, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 3), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL5_DWIDTH = 64, DT = INTEGER, BUS = SDMA_CTRL5, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SDMA_CTRL5_PLB_BE:SDMA_CTRL5_PLB_wrDBus:SDMA_CTRL5_Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL5_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SDMA_CTRL5, RANGE = (32,64), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL5_NUM_MASTERS = 1, DT = INTEGER, BUS = SDMA_CTRL5, RANGE = (0:16), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SDMA_CTRL5_Sl_MBusy:SDMA_CTRL5_Sl_MRdErr:SDMA_CTRL5_Sl_MWrErr:SDMA_CTRL5_Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL5_MID_WIDTH = 1, DT = INTEGER, BUS = SDMA_CTRL5, RANGE = (0:4), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SDMA_CTRL5_PLB_masterID, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL5_P2P = 1, DT = INTEGER, BUS = SDMA_CTRL5, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL5_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SDMA_CTRL5, RANGE = (0,1), ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 3), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL5_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SDMA_CTRL5, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA5_COMPLETED_ERR_TX = 1, DT = INTEGER, BUS = SDMA_LL5, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA5_COMPLETED_ERR_RX = 1, DT = INTEGER, BUS = SDMA_LL5, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA5_PRESCALAR = 1023, DT = INTEGER, BUS = SDMA_LL5, RANGE = (0:1023), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1023, RESOLVED_BUS = 
 PARAMETER C_SDMA5_PI2LL_CLK_RATIO = 1, DT = INTEGER, BUS = SDMA_LL5, RANGE = (1:2), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 3), ASSIGNMENT = REQUIRE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_PPC440MC5_BURST_LENGTH = 4, DT = INTEGER, BUS = PPC440MC5, RANGE = (2,4,8), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 5), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_PPC440MC5_PIPE_STAGES = 1, DT = INTEGER, BUS = PPC440MC5, RANGE = (0:2), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 5), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_VFBC5_CMD_FIFO_DEPTH = 32, DT = INTEGER, BUS = VFBC5, RANGE = (32,64,128,256,512,1024,2048,4096,8192), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_VFBC5_CMD_AFULL_COUNT = 3, DT = INTEGER, BUS = VFBC5, ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 3, RESOLVED_BUS = 
 PARAMETER C_VFBC5_RDWD_DATA_WIDTH = 32, DT = INTEGER, BUS = VFBC5, RANGE = (8,16,32,64), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 6), AFFECTS_PORTS_VEC = VFBC5_Wd_Data:VFBC5_Wd_Data_BE:VFBC5_Rd_Data, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_VFBC5_RDWD_FIFO_DEPTH = 1024, DT = INTEGER, BUS = VFBC5, RANGE = (512,1024,2048,4096,8192), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1024, RESOLVED_BUS = 
 PARAMETER C_VFBC5_RD_AEMPTY_WD_AFULL_COUNT = 3, DT = INTEGER, BUS = VFBC5, ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 3, RESOLVED_BUS = 
 PARAMETER C_PI5_RD_FIFO_TYPE = BRAM, DT = STRING, VALUES = ( BRAM = BRAM ,  SRL = SRL ,  DISABLED = Wr-Only ), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE != 0 && !C_USE_MCB_S6_PHY || C_PIM5_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_PI5_RD_FIFO_APP_PIPELINE:C_PI5_RD_FIFO_MEM_PIPELINE, MPD_VALUE = BRAM
 PARAMETER C_PI5_WR_FIFO_TYPE = BRAM, DT = STRING, VALUES = ( BRAM = BRAM ,  SRL = SRL ,  DISABLED = Rd-Only ), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE != 0 && !C_USE_MCB_S6_PHY || C_PIM5_BASETYPE == 6), IPLEVEL_DRC_PROC = iplevel_drc_wr_fifo, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_PI5_WR_FIFO_APP_PIPELINE:C_PI5_WR_FIFO_MEM_PIPELINE, MPD_VALUE = BRAM
 PARAMETER C_PI5_ADDRACK_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE != 0 && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI5_RD_FIFO_APP_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE != 0 && ![xstrncmp C_PI5_RD_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI5_RD_FIFO_MEM_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE != 0 && ![xstrncmp C_PI5_RD_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI5_WR_FIFO_APP_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE != 0 && ![xstrncmp C_PI5_WR_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI5_WR_FIFO_MEM_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE != 0 && ![xstrncmp C_PI5_WR_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI5_PM_USED = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE != 0 && C_PM_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI5_PM_DC_CNTR = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 5 && C_PIM5_BASETYPE != 0 && C_PM_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PIM6_BASEADDR = 0xFFFFFFFF, BUS = XCL6:XCL6_B:SPLB6:SDMA_LL6:PPC440MC6:VFBC6, ADDRESS = BASE, PAIR = C_PIM6_HIGHADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = (C_NUM_PORTS > 6 && (C_PIM6_BASETYPE != 0 && C_PIM6_BASETYPE != 4) && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_PIM6_HIGHADDR = 0x00000000, BUS = XCL6:XCL6_B:SPLB6:SDMA_LL6:PPC440MC6:VFBC6, ADDRESS = HIGH, PAIR = C_PIM6_BASEADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = (C_NUM_PORTS > 6 && (C_PIM6_BASETYPE != 0 && C_PIM6_BASETYPE != 4) && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_PIM6_OFFSET = 0x00000000, BUS = XCL6:XCL6_B:SPLB6:SDMA_LL6:PPC440MC6, DT = STD_LOGIC_VECTOR, ISVALID = (C_NUM_PORTS > 6 && (C_PIM6_BASETYPE == 1 || C_PIM6_BASETYPE == 2 || C_PIM6_BASETYPE == 5) && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_PIM6_DATA_WIDTH = 64, DT = INTEGER, BUS = MPMC_PIM6:VFBC6:MCB6, RANGE = (32,64), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 4 || C_PIM6_BASETYPE == 6 || ((C_PIM6_BASETYPE == 7 || C_PIM6_BASETYPE == 8 || C_PIM6_BASETYPE == 9) && C_USE_MCB_S6_PHY)), IPLEVEL_DRC_PROC = iplevel_drc_pim_data_width, ASSIGNMENT = OPTIONAL_UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_pim_data_width, AFFECTS_PORTS_VEC = PIM6_WrFIFO_Data:PIM6_WrFIFO_BE:PIM6_RdFIFO_Data:MCB6_wr_mask:MCB6_wr_data:MCB6_rd_data, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_PIM6_BASETYPE = 0, DT = INTEGER, BUS = XCL6:SPLB6:SDMA_LL6:MPMC_PIM6:PPC440MC6:VFBC6:MCB6, RANGE = (0:9), VALUES = (0=INACTIVE, 1=XCL, 2=PLBV46, 3=SDMA, 4=NPI, 5=PPC440MC, 6=VFBC, 7=MCB, 8=MCB-Read, 9=MCB-Write), IPLEVEL_DRC_PROC = iplevel_drc_pim_basetype, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_SDMA_CTRL_BASEADDR:C_SDMA_CTRL_HIGHADDR:C_PIM6_BASEADDR:C_PIM6_HIGHADDR:C_PIM6_OFFSET:C_PIM6_DATA_WIDTH:C_PIM6_SUBTYPE:C_XCL6_LINESIZE:C_XCL6_WRITEXFER:C_XCL6_PIPE_STAGES:C_XCL6_B_IN_USE:C_SPLB6_AWIDTH:C_SPLB6_DWIDTH:C_SPLB6_NATIVE_DWIDTH:C_SPLB6_NUM_MASTERS:C_SPLB6_MID_WIDTH:C_SPLB6_P2P:C_SPLB6_SUPPORT_BURSTS:C_SPLB6_SMALLEST_MASTER:C_SDMA_CTRL6_BASEADDR:C_SDMA_CTRL6_HIGHADDR:C_SDMA_CTRL6_AWIDTH:C_SDMA_CTRL6_DWIDTH:C_SDMA_CTRL6_NATIVE_DWIDTH:C_SDMA_CTRL6_NUM_MASTERS:C_SDMA_CTRL6_MID_WIDTH:C_SDMA_CTRL6_P2P:C_SDMA_CTRL6_SUPPORT_BURSTS:C_SDMA_CTRL6_SMALLEST_MASTER:C_SDMA6_COMPLETED_ERR_TX:C_SDMA6_COMPLETED_ERR_RX:C_SDMA6_PRESCALAR:C_SDMA6_PI2LL_CLK_RATIO:C_PPC440MC6_BURST_LENGTH:C_PPC440MC6_PIPE_STAGES:C_VFBC6_CMD_FIFO_DEPTH:C_VFBC6_CMD_AFULL_COUNT:C_VFBC6_RDWD_DATA_WIDTH:C_VFBC6_RDWD_FIFO_DEPTH:C_VFBC6_RD_AEMPTY_WD_AFULL_COUNT:C_PI6_RD_FIFO_TYPE:C_PI6_WR_FIFO_TYPE:C_PI6_ADDRACK_PIPELINE:C_PI6_RD_FIFO_APP_PIPELINE:C_PI6_RD_FIFO_MEM_PIPELINE:C_PI6_WR_FIFO_APP_PIPELINE:C_PI6_WR_FIFO_MEM_PIPELINE:C_PI6_PM_USED:C_PI6_PM_DC_CNTR, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_PIM6_SUBTYPE = INACTIVE, DT = STRING, BUS = XCL6:SPLB6:SDMA_LL6:MPMC_PIM6:PPC440MC6:VFBC6:MCB6, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE != 0), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_pim_subtype, SYSLEVEL_DRC_PROC = syslevel_drc_splb_subtype, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = INACTIVE, RESOLVED_BUS = 
 PARAMETER C_XCL6_LINESIZE = 4, DT = INTEGER, BUS = XCL6, RANGE = (1,4,8,16), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 1), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_xcl_linesize, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_XCL6_WRITEXFER = 1, DT = INTEGER, BUS = XCL6, RANGE = (0:2), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_XCL6_PIPE_STAGES = 2, DT = INTEGER, BUS = XCL6, RANGE = (0:3), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 2, RESOLVED_BUS = 
 PARAMETER C_XCL6_B_IN_USE = 0, DT = INTEGER, BUS = XCL6, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_PIM6_B_SUBTYPE:C_XCL6_B_LINESIZE:C_XCL6_B_WRITEXFER, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_PIM6_B_SUBTYPE = INACTIVE, DT = STRING, BUS = XCL6_B, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_PORTS > 6 && C_XCL6_B_IN_USE), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_pim_subtype, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = INACTIVE, RESOLVED_BUS = 
 PARAMETER C_XCL6_B_LINESIZE = 4, DT = INTEGER, BUS = XCL6_B, RANGE = (1,4,8,16), ISVALID = (C_NUM_PORTS > 6 && C_XCL6_B_IN_USE), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_xcl_linesize, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_XCL6_B_WRITEXFER = 1, DT = INTEGER, BUS = XCL6_B, RANGE = (0:2), ISVALID = (C_NUM_PORTS > 6 && C_XCL6_B_IN_USE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB6_AWIDTH = 32, DT = INTEGER, BUS = SPLB6, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 2), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB6_DWIDTH = 64, DT = INTEGER, BUS = SPLB6, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB6_PLB_BE:SPLB6_PLB_wrDBus:SPLB6_Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_SPLB6_NATIVE_DWIDTH = 64, DT = INTEGER, BUS = SPLB6, RANGE = (32,64), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 2), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_splb_native_dwidth, ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_DRC_PROC = syslevel_drc_splb_native_dwidth, IO_IS = C_SPLB6_NATIVE_DWIDTH, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_SPLB6_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB6, RANGE = (0:16), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB6_Sl_MBusy:SPLB6_Sl_MRdErr:SPLB6_Sl_MWrErr:SPLB6_Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB6_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB6, RANGE = (0:4), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB6_PLB_masterID, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB6_P2P = 1, DT = INTEGER, BUS = SPLB6, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB6_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB6, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB6_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SPLB6, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL6_BASEADDR = 0xFFFFFFFF, BUS = SDMA_CTRL6, ADDRESS = BASE, PAIR = C_SDMA_CTRL6_HIGHADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = REGISTER, ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 3 && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL6_HIGHADDR = 0x00000000, BUS = SDMA_CTRL6, ADDRESS = HIGH, PAIR = C_SDMA_CTRL6_BASEADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = REGISTER, ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 3 && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL6_AWIDTH = 32, DT = INTEGER, BUS = SDMA_CTRL6, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 3), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL6_DWIDTH = 64, DT = INTEGER, BUS = SDMA_CTRL6, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SDMA_CTRL6_PLB_BE:SDMA_CTRL6_PLB_wrDBus:SDMA_CTRL6_Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL6_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SDMA_CTRL6, RANGE = (32,64), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL6_NUM_MASTERS = 1, DT = INTEGER, BUS = SDMA_CTRL6, RANGE = (0:16), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SDMA_CTRL6_Sl_MBusy:SDMA_CTRL6_Sl_MRdErr:SDMA_CTRL6_Sl_MWrErr:SDMA_CTRL6_Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL6_MID_WIDTH = 1, DT = INTEGER, BUS = SDMA_CTRL6, RANGE = (0:4), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SDMA_CTRL6_PLB_masterID, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL6_P2P = 1, DT = INTEGER, BUS = SDMA_CTRL6, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL6_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SDMA_CTRL6, RANGE = (0,1), ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 3), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL6_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SDMA_CTRL6, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA6_COMPLETED_ERR_TX = 1, DT = INTEGER, BUS = SDMA_LL6, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA6_COMPLETED_ERR_RX = 1, DT = INTEGER, BUS = SDMA_LL6, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA6_PRESCALAR = 1023, DT = INTEGER, BUS = SDMA_LL6, RANGE = (0:1023), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1023, RESOLVED_BUS = 
 PARAMETER C_SDMA6_PI2LL_CLK_RATIO = 1, DT = INTEGER, BUS = SDMA_LL6, RANGE = (1:2), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 3), ASSIGNMENT = REQUIRE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_PPC440MC6_BURST_LENGTH = 4, DT = INTEGER, BUS = PPC440MC6, RANGE = (2,4,8), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 5), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_PPC440MC6_PIPE_STAGES = 1, DT = INTEGER, BUS = PPC440MC6, RANGE = (0:2), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 5), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_VFBC6_CMD_FIFO_DEPTH = 32, DT = INTEGER, BUS = VFBC6, RANGE = (32,64,128,256,512,1024,2048,4096,8192), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_VFBC6_CMD_AFULL_COUNT = 3, DT = INTEGER, BUS = VFBC6, ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 3, RESOLVED_BUS = 
 PARAMETER C_VFBC6_RDWD_DATA_WIDTH = 32, DT = INTEGER, BUS = VFBC6, RANGE = (8,16,32,64), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 6), AFFECTS_PORTS_VEC = VFBC6_Wd_Data:VFBC6_Wd_Data_BE:VFBC6_Rd_Data, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_VFBC6_RDWD_FIFO_DEPTH = 1024, DT = INTEGER, BUS = VFBC6, RANGE = (512,1024,2048,4096,8192), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1024, RESOLVED_BUS = 
 PARAMETER C_VFBC6_RD_AEMPTY_WD_AFULL_COUNT = 3, DT = INTEGER, BUS = VFBC6, ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 3, RESOLVED_BUS = 
 PARAMETER C_PI6_RD_FIFO_TYPE = BRAM, DT = STRING, VALUES = ( BRAM = BRAM ,  SRL = SRL ,  DISABLED = Wr-Only ), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE != 0 && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_PI6_RD_FIFO_APP_PIPELINE:C_PI6_RD_FIFO_MEM_PIPELINE, MPD_VALUE = BRAM
 PARAMETER C_PI6_WR_FIFO_TYPE = BRAM, DT = STRING, VALUES = ( BRAM = BRAM ,  SRL = SRL ,  DISABLED = Rd-Only ), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE != 0 && !C_USE_MCB_S6_PHY), IPLEVEL_DRC_PROC = iplevel_drc_wr_fifo, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_PI6_WR_FIFO_APP_PIPELINE:C_PI6_WR_FIFO_MEM_PIPELINE, MPD_VALUE = BRAM
 PARAMETER C_PI6_ADDRACK_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE != 0 && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI6_RD_FIFO_APP_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE != 0 && ![xstrncmp C_PI6_RD_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI6_RD_FIFO_MEM_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE != 0 && ![xstrncmp C_PI6_RD_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI6_WR_FIFO_APP_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE != 0 && ![xstrncmp C_PI6_WR_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI6_WR_FIFO_MEM_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE != 0 && ![xstrncmp C_PI6_WR_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI6_PM_USED = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE != 0 && C_PM_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI6_PM_DC_CNTR = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 6 && C_PIM6_BASETYPE != 0 && C_PM_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PIM7_BASEADDR = 0xFFFFFFFF, BUS = XCL7:XCL7_B:SPLB7:SDMA_LL7:PPC440MC7:VFBC7, ADDRESS = BASE, PAIR = C_PIM7_HIGHADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = (C_NUM_PORTS > 7 && (C_PIM7_BASETYPE != 0 && C_PIM7_BASETYPE != 4) && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_PIM7_HIGHADDR = 0x00000000, BUS = XCL7:XCL7_B:SPLB7:SDMA_LL7:PPC440MC7:VFBC7, ADDRESS = HIGH, PAIR = C_PIM7_BASEADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = MEMORY, CACHEABLE = TRUE, ISVALID = (C_NUM_PORTS > 7 && (C_PIM7_BASETYPE != 0 && C_PIM7_BASETYPE != 4) && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_PIM7_OFFSET = 0x00000000, BUS = XCL7:XCL7_B:SPLB7:SDMA_LL7:PPC440MC7, DT = STD_LOGIC_VECTOR, ISVALID = (C_NUM_PORTS > 7 && (C_PIM7_BASETYPE == 1 || C_PIM7_BASETYPE == 2 || C_PIM7_BASETYPE == 5) && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_PIM7_DATA_WIDTH = 64, DT = INTEGER, BUS = MPMC_PIM7:VFBC7:MCB7, RANGE = (32,64), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 4 || C_PIM7_BASETYPE == 6 || ((C_PIM7_BASETYPE == 7 || C_PIM7_BASETYPE == 8 || C_PIM7_BASETYPE == 9) && C_USE_MCB_S6_PHY)), IPLEVEL_DRC_PROC = iplevel_drc_pim_data_width, ASSIGNMENT = OPTIONAL_UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_pim_data_width, AFFECTS_PORTS_VEC = PIM7_WrFIFO_Data:PIM7_WrFIFO_BE:PIM7_RdFIFO_Data:MCB7_wr_mask:MCB7_wr_data:MCB7_rd_data, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_PIM7_BASETYPE = 0, DT = INTEGER, BUS = XCL7:SPLB7:SDMA_LL7:MPMC_PIM7:PPC440MC7:VFBC7:MCB7, RANGE = (0:9), VALUES = (0=INACTIVE, 1=XCL, 2=PLBV46, 3=SDMA, 4=NPI, 5=PPC440MC, 6=VFBC, 7=MCB, 8=MCB-Read, 9=MCB-Write), IPLEVEL_DRC_PROC = iplevel_drc_pim_basetype, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_SDMA_CTRL_BASEADDR:C_SDMA_CTRL_HIGHADDR:C_PIM7_BASEADDR:C_PIM7_HIGHADDR:C_PIM7_OFFSET:C_PIM7_DATA_WIDTH:C_PIM7_SUBTYPE:C_XCL7_LINESIZE:C_XCL7_WRITEXFER:C_XCL7_PIPE_STAGES:C_XCL7_B_IN_USE:C_SPLB7_AWIDTH:C_SPLB7_DWIDTH:C_SPLB7_NATIVE_DWIDTH:C_SPLB7_NUM_MASTERS:C_SPLB7_MID_WIDTH:C_SPLB7_P2P:C_SPLB7_SUPPORT_BURSTS:C_SPLB7_SMALLEST_MASTER:C_SDMA_CTRL7_BASEADDR:C_SDMA_CTRL7_HIGHADDR:C_SDMA_CTRL7_AWIDTH:C_SDMA_CTRL7_DWIDTH:C_SDMA_CTRL7_NATIVE_DWIDTH:C_SDMA_CTRL7_NUM_MASTERS:C_SDMA_CTRL7_MID_WIDTH:C_SDMA_CTRL7_P2P:C_SDMA_CTRL7_SUPPORT_BURSTS:C_SDMA_CTRL7_SMALLEST_MASTER:C_SDMA7_COMPLETED_ERR_TX:C_SDMA7_COMPLETED_ERR_RX:C_SDMA7_PRESCALAR:C_SDMA7_PI2LL_CLK_RATIO:C_PPC440MC7_BURST_LENGTH:C_PPC440MC7_PIPE_STAGES:C_VFBC7_CMD_FIFO_DEPTH:C_VFBC7_CMD_AFULL_COUNT:C_VFBC7_RDWD_DATA_WIDTH:C_VFBC7_RDWD_FIFO_DEPTH:C_VFBC7_RD_AEMPTY_WD_AFULL_COUNT:C_PI7_RD_FIFO_TYPE:C_PI7_WR_FIFO_TYPE:C_PI7_ADDRACK_PIPELINE:C_PI7_RD_FIFO_APP_PIPELINE:C_PI7_RD_FIFO_MEM_PIPELINE:C_PI7_WR_FIFO_APP_PIPELINE:C_PI7_WR_FIFO_MEM_PIPELINE:C_PI7_PM_USED:C_PI7_PM_DC_CNTR, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_PIM7_SUBTYPE = INACTIVE, DT = STRING, BUS = XCL7:SPLB7:SDMA_LL7:MPMC_PIM7:PPC440MC7:VFBC7:MCB7, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE != 0), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_pim_subtype, SYSLEVEL_DRC_PROC = syslevel_drc_splb_subtype, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = INACTIVE, RESOLVED_BUS = 
 PARAMETER C_XCL7_LINESIZE = 4, DT = INTEGER, BUS = XCL7, RANGE = (1,4,8,16), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 1), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_xcl_linesize, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_XCL7_WRITEXFER = 1, DT = INTEGER, BUS = XCL7, RANGE = (0:2), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_XCL7_PIPE_STAGES = 2, DT = INTEGER, BUS = XCL7, RANGE = (0:3), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 2, RESOLVED_BUS = 
 PARAMETER C_XCL7_B_IN_USE = 0, DT = INTEGER, BUS = XCL7, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_PIM7_B_SUBTYPE:C_XCL7_B_LINESIZE:C_XCL7_B_WRITEXFER, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_PIM7_B_SUBTYPE = INACTIVE, DT = STRING, BUS = XCL7_B, ASSIGNMENT = OPTIONAL_UPDATE, ISVALID = (C_NUM_PORTS > 7 && C_XCL7_B_IN_USE), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_pim_subtype, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = INACTIVE, RESOLVED_BUS = 
 PARAMETER C_XCL7_B_LINESIZE = 4, DT = INTEGER, BUS = XCL7_B, RANGE = (1,4,8,16), ISVALID = (C_NUM_PORTS > 7 && C_XCL7_B_IN_USE), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_xcl_linesize, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_XCL7_B_WRITEXFER = 1, DT = INTEGER, BUS = XCL7_B, RANGE = (0:2), ISVALID = (C_NUM_PORTS > 7 && C_XCL7_B_IN_USE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB7_AWIDTH = 32, DT = INTEGER, BUS = SPLB7, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 2), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SPLB7_DWIDTH = 64, DT = INTEGER, BUS = SPLB7, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB7_PLB_BE:SPLB7_PLB_wrDBus:SPLB7_Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_SPLB7_NATIVE_DWIDTH = 64, DT = INTEGER, BUS = SPLB7, RANGE = (32,64), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 2), IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_splb_native_dwidth, ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_DRC_PROC = syslevel_drc_splb_native_dwidth, IO_IS = C_SPLB7_NATIVE_DWIDTH, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_SPLB7_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB7, RANGE = (0:16), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB7_Sl_MBusy:SPLB7_Sl_MRdErr:SPLB7_Sl_MWrErr:SPLB7_Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB7_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB7, RANGE = (0:4), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 2), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SPLB7_PLB_masterID, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB7_P2P = 1, DT = INTEGER, BUS = SPLB7, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SPLB7_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB7, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SPLB7_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SPLB7, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 2), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL7_BASEADDR = 0xFFFFFFFF, BUS = SDMA_CTRL7, ADDRESS = BASE, PAIR = C_SDMA_CTRL7_HIGHADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = REGISTER, ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 3 && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL7_HIGHADDR = 0x00000000, BUS = SDMA_CTRL7, ADDRESS = HIGH, PAIR = C_SDMA_CTRL7_BASEADDR, DT = STD_LOGIC_VECTOR, ADDR_TYPE = REGISTER, ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 3 && C_ALL_PIMS_SHARE_ADDRESSES == 0), ASSIGNMENT = REQUIRE, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL7_AWIDTH = 32, DT = INTEGER, BUS = SDMA_CTRL7, ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 3), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL7_DWIDTH = 64, DT = INTEGER, BUS = SDMA_CTRL7, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SDMA_CTRL7_PLB_BE:SDMA_CTRL7_PLB_wrDBus:SDMA_CTRL7_Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 64, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL7_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SDMA_CTRL7, RANGE = (32,64), ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 3), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL7_NUM_MASTERS = 1, DT = INTEGER, BUS = SDMA_CTRL7, RANGE = (0:16), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SDMA_CTRL7_Sl_MBusy:SDMA_CTRL7_Sl_MRdErr:SDMA_CTRL7_Sl_MWrErr:SDMA_CTRL7_Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL7_MID_WIDTH = 1, DT = INTEGER, BUS = SDMA_CTRL7, RANGE = (0:4), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 3), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = SDMA_CTRL7_PLB_masterID, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL7_P2P = 1, DT = INTEGER, BUS = SDMA_CTRL7, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL7_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SDMA_CTRL7, RANGE = (0,1), ASSIGNMENT = CONSTANT, ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 3), TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = 
 PARAMETER C_SDMA_CTRL7_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SDMA_CTRL7, RANGE = (32,64,128), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_SDMA7_COMPLETED_ERR_TX = 1, DT = INTEGER, BUS = SDMA_LL7, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA7_COMPLETED_ERR_RX = 1, DT = INTEGER, BUS = SDMA_LL7, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_SDMA7_PRESCALAR = 1023, DT = INTEGER, BUS = SDMA_LL7, RANGE = (0:1023), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 3), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1023, RESOLVED_BUS = 
 PARAMETER C_SDMA7_PI2LL_CLK_RATIO = 1, DT = INTEGER, BUS = SDMA_LL7, RANGE = (1:2), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 3), ASSIGNMENT = REQUIRE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_PPC440MC7_BURST_LENGTH = 4, DT = INTEGER, BUS = PPC440MC7, RANGE = (2,4,8), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 5), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4, RESOLVED_BUS = 
 PARAMETER C_PPC440MC7_PIPE_STAGES = 1, DT = INTEGER, BUS = PPC440MC7, RANGE = (0:2), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 5), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, RESOLVED_BUS = 
 PARAMETER C_VFBC7_CMD_FIFO_DEPTH = 32, DT = INTEGER, BUS = VFBC7, RANGE = (32,64,128,256,512,1024,2048,4096,8192), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_VFBC7_CMD_AFULL_COUNT = 3, DT = INTEGER, BUS = VFBC7, ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 3, RESOLVED_BUS = 
 PARAMETER C_VFBC7_RDWD_DATA_WIDTH = 32, DT = INTEGER, BUS = VFBC7, RANGE = (8,16,32,64), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 6), AFFECTS_PORTS_VEC = VFBC7_Wd_Data:VFBC7_Wd_Data_BE:VFBC7_Rd_Data, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_VFBC7_RDWD_FIFO_DEPTH = 1024, DT = INTEGER, BUS = VFBC7, RANGE = (512,1024,2048,4096,8192), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1024, RESOLVED_BUS = 
 PARAMETER C_VFBC7_RD_AEMPTY_WD_AFULL_COUNT = 3, DT = INTEGER, BUS = VFBC7, ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE == 6), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 3, RESOLVED_BUS = 
 PARAMETER C_PI7_RD_FIFO_TYPE = BRAM, DT = STRING, VALUES = ( BRAM = BRAM ,  SRL = SRL ,  DISABLED = Wr-Only ), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE != 0 && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_PI7_RD_FIFO_APP_PIPELINE:C_PI7_RD_FIFO_MEM_PIPELINE, MPD_VALUE = BRAM
 PARAMETER C_PI7_WR_FIFO_TYPE = BRAM, DT = STRING, VALUES = ( BRAM = BRAM ,  SRL = SRL ,  DISABLED = Rd-Only ), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE != 0 && !C_USE_MCB_S6_PHY), IPLEVEL_DRC_PROC = iplevel_drc_wr_fifo, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_PI7_WR_FIFO_APP_PIPELINE:C_PI7_WR_FIFO_MEM_PIPELINE, MPD_VALUE = BRAM
 PARAMETER C_PI7_ADDRACK_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE != 0 && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI7_RD_FIFO_APP_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE != 0 && ![xstrncmp C_PI7_RD_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI7_RD_FIFO_MEM_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE != 0 && ![xstrncmp C_PI7_RD_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI7_WR_FIFO_APP_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE != 0 && ![xstrncmp C_PI7_WR_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI7_WR_FIFO_MEM_PIPELINE = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE != 0 && ![xstrncmp C_PI7_WR_FIFO_TYPE DISABLED] && !C_USE_MCB_S6_PHY), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI7_PM_USED = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE != 0 && C_PM_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_PI7_PM_DC_CNTR = 1, DT = INTEGER, RANGE = (0,1), ISVALID = (C_NUM_PORTS > 7 && C_PIM7_BASETYPE != 0 && C_PM_ENABLE), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_WR_TRAINING_PORT = 0, DT = INTEGER, ISVALID = (C_USE_MIG_V4_PHY || C_USE_MIG_V5_PHY), RANGE = (0:7), ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_training_port, SYSLEVEL_DRC_PROC = syslevel_drc_training_port, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_ARB_BRAM_INIT_00 = 0b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_bram_init, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
 PARAMETER C_ARB_BRAM_INIT_01 = 0b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_bram_init, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
 PARAMETER C_ARB_BRAM_INIT_02 = 0b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
 PARAMETER C_ARB_BRAM_INIT_03 = 0b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
 PARAMETER C_ARB_BRAM_INIT_04 = 0b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
 PARAMETER C_ARB_BRAM_INIT_05 = 0b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
 PARAMETER C_ARB_BRAM_INIT_06 = 0b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
 PARAMETER C_ARB_BRAM_INIT_07 = 0b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
 PARAMETER C_NCK_PER_CLK = 1, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1
 PARAMETER C_TWR = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_COMPLETE_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_IS_WRITE_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_PHYIF_RAS_N_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_PHYIF_CAS_N_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_PHYIF_WE_N_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_RMW_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_SKIP_0_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_PHYIF_DQS_O_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_SKIP_1_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_DP_RDFIFO_PUSH_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_SKIP_2_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_AP_COL_CNT_LOAD_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_AP_COL_CNT_ENABLE_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_AP_PRECHARGE_ADDR10_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_AP_ROW_COL_SEL_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_PHYIF_FORCE_DM_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_REPEAT4_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_DFI_RAS_N_0_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_DFI_CAS_N_0_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_DFI_WE_N_0_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_DFI_RAS_N_1_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_DFI_CAS_N_1_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_DFI_WE_N_1_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_DP_WRFIFO_POP_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_DFI_WRDATA_EN_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_DFI_RDDATA_EN_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_AP_OTF_ADDR12_INDEX = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_ARB_RDMODWR_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_AP_COL_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_AP_PI_ADDR_CE_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_AP_PORT_SELECT_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_AP_PIPELINE1_CE_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_DP_LOAD_RDWDADDR_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_DP_RDFIFO_WHICHPORT_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_DP_SIZE_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_DP_WRFIFO_WHICHPORT_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_PHYIF_DUMMYREADSTART_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q0_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q1_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q2_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q3_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q4_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q5_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q6_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q7_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q8_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q9_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q10_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q11_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q12_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q13_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q14_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q15_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q16_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q17_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q18_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q19_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q20_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q21_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q22_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q23_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q24_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q25_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q26_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q27_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q28_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q29_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q30_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q31_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q32_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q33_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q34_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CTRL_Q35_DELAY = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_SKIP_1_VALUE = 15, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 15
 PARAMETER C_SKIP_2_VALUE = 15, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 15
 PARAMETER C_SKIP_3_VALUE = 15, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 15
 PARAMETER C_SKIP_4_VALUE = 20, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 20
 PARAMETER C_SKIP_5_VALUE = 36, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 36
 PARAMETER C_SKIP_6_VALUE = 20, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 20
 PARAMETER C_SKIP_7_VALUE = 36, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 36
 PARAMETER C_B16_REPEAT_CNT = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_B32_REPEAT_CNT = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_B64_REPEAT_CNT = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_ZQCS_REPEAT_CNT = 0, DT = INTEGER, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_BASEADDR_CTRL0 = 0x000, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x000
 PARAMETER C_HIGHADDR_CTRL0 = 0x00d, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x00d
 PARAMETER C_BASEADDR_CTRL1 = 0x00e, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x00e
 PARAMETER C_HIGHADDR_CTRL1 = 0x017, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x017
 PARAMETER C_BASEADDR_CTRL2 = 0x018, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x018
 PARAMETER C_HIGHADDR_CTRL2 = 0x025, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x025
 PARAMETER C_BASEADDR_CTRL3 = 0x026, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x026
 PARAMETER C_HIGHADDR_CTRL3 = 0x02f, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x02f
 PARAMETER C_BASEADDR_CTRL4 = 0x030, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x030
 PARAMETER C_HIGHADDR_CTRL4 = 0x03d, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x03d
 PARAMETER C_BASEADDR_CTRL5 = 0x03e, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x03e
 PARAMETER C_HIGHADDR_CTRL5 = 0x047, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x047
 PARAMETER C_BASEADDR_CTRL6 = 0x048, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x048
 PARAMETER C_HIGHADDR_CTRL6 = 0x05b, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x05b
 PARAMETER C_BASEADDR_CTRL7 = 0x05c, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x05c
 PARAMETER C_HIGHADDR_CTRL7 = 0x06a, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x06a
 PARAMETER C_BASEADDR_CTRL8 = 0x06b, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x06b
 PARAMETER C_HIGHADDR_CTRL8 = 0x086, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x086
 PARAMETER C_BASEADDR_CTRL9 = 0x087, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x087
 PARAMETER C_HIGHADDR_CTRL9 = 0x09d, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x09d
 PARAMETER C_BASEADDR_CTRL10 = 0x09e, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x09e
 PARAMETER C_HIGHADDR_CTRL10 = 0x0a5, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x0a5
 PARAMETER C_BASEADDR_CTRL11 = 0x0a6, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x0a6
 PARAMETER C_HIGHADDR_CTRL11 = 0x0ad, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x0ad
 PARAMETER C_BASEADDR_CTRL12 = 0x0ae, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x0ae
 PARAMETER C_HIGHADDR_CTRL12 = 0x0b5, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x0b5
 PARAMETER C_BASEADDR_CTRL13 = 0x0b6, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x0b6
 PARAMETER C_HIGHADDR_CTRL13 = 0x0bd, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x0bd
 PARAMETER C_BASEADDR_CTRL14 = 0x0be, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x0be
 PARAMETER C_HIGHADDR_CTRL14 = 0x0d0, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x0d0
 PARAMETER C_BASEADDR_CTRL15 = 0x0d1, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x0d1
 PARAMETER C_HIGHADDR_CTRL15 = 0x0d8, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x0d8
 PARAMETER C_BASEADDR_CTRL16 = 0x0d9, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, ISVALID = (C_USE_MIG_V6_PHY && [xstrncmp C_MEM_TYPE  DDR3 ]), TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x0d9
 PARAMETER C_HIGHADDR_CTRL16 = 0x0da, ADDRESSS = NONE, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, ISVALID = (C_USE_MIG_V6_PHY && [xstrncmp C_MEM_TYPE  DDR3 ]), TYPE = HDL, GUI_PERMIT = , BITWIDTH = 12, MPD_VALUE = 0x0da
 PARAMETER C_CTRL_BRAM_INIT_3F = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_3E = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_3D = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_3C = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_3B = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_3A = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_39 = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_38 = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_37 = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_36 = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_35 = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_34 = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_33 = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_32 = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_31 = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_30 = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_2F = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_2E = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_2D = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_2C = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_2B = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_2A = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_29 = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_28 = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_27 = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_26 = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_25 = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_24 = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_23 = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_22 = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_21 = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_20 = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_1F = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_1E = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_1D = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_1C = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_1B = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_1A = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_19 = 0x000002FC000002FC000002FC000002FC000002FD000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FD000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_18 = 0x000002FC000002FC000002FC000002FC000002FC000002F0000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002F0000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_17 = 0x000002FC000042E8000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000042E8000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_16 = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_15 = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_14 = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_13 = 0x000002FC000002FC000002FC000002FC000002FC000042E8000006FC000026F5, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000002FC000002FC000042E8000006FC000026F5
 PARAMETER C_CTRL_BRAM_INIT_12 = 0x000006FC000026F4000006FC000026F4000006FC000026F4000006FC000026F4, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000006FC000026F4000006FC000026F4000006FC000026F4000006FC000026F4
 PARAMETER C_CTRL_BRAM_INIT_11 = 0x000006FC000026F4000006FC000026F4000006FC000016F4000082FC000082FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000006FC000026F4000006FC000026F4000006FC000016F4000082FC000082FC
 PARAMETER C_CTRL_BRAM_INIT_10 = 0x000082F8000002FC000002FC000002FC000042E8000002FC000002FD000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000082F8000002FC000002FC000002FC000042E8000002FC000002FD000002FC
 PARAMETER C_CTRL_BRAM_INIT_0F = 0x000002FC000002FC0000093C000029240000093C000029240000093C00002924, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC0000093C000029240000093C000029240000093C00002924
 PARAMETER C_CTRL_BRAM_INIT_0E = 0x0000093C000029240000093C000029240000093C000029240000093C00002924, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x0000093C000029240000093C000029240000093C000029240000093C00002924
 PARAMETER C_CTRL_BRAM_INIT_0D = 0x0000093C000019240000803C000082FC000082F8000002FC000002FC000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x0000093C000019240000803C000082FC000082F8000002FC000002FC000002FC
 PARAMETER C_CTRL_BRAM_INIT_0C = 0x000042E8000006FC000026F5000006FC000026F4000006FC000026F4000006FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000042E8000006FC000026F5000006FC000026F4000006FC000026F4000006FC
 PARAMETER C_CTRL_BRAM_INIT_0B = 0x000016F4000082FC000082FC000082F8000002FC000002FC000002FC000042E8, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000016F4000082FC000082FC000082F8000002FC000002FC000002FC000042E8
 PARAMETER C_CTRL_BRAM_INIT_0A = 0x000002FC000002FD000002FC000002FC000002FC0000093C000029240000093C, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FD000002FC000002FC000002FC0000093C000029240000093C
 PARAMETER C_CTRL_BRAM_INIT_09 = 0x000029240000093C000029240000093C000019240000803C000082FC000082F8, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000029240000093C000029240000093C000019240000803C000082FC000082F8
 PARAMETER C_CTRL_BRAM_INIT_08 = 0x000002FC000002FC000002FC000042E8000002FC000006FD000016F4000082FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000042E8000002FC000006FD000016F4000082FC
 PARAMETER C_CTRL_BRAM_INIT_07 = 0x000082FC000082F8000002FC000002FC000002FC000042E8000002FC000002FD, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000082FC000082F8000002FC000002FC000002FC000042E8000002FC000002FD
 PARAMETER C_CTRL_BRAM_INIT_06 = 0x000002FC000002FC000002FC0000093C000019240000803C000082FC000082F8, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC0000093C000019240000803C000082FC000082F8
 PARAMETER C_CTRL_BRAM_INIT_05 = 0x000002FC000002FC000002FC000042E8000002FC000002FD000016F4000082FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000042E8000002FC000002FD000016F4000082FC
 PARAMETER C_CTRL_BRAM_INIT_04 = 0x000082FC000082F8000002FC000002FC000002FC000042E8000002FC000002FD, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000082FC000082F8000002FC000002FC000002FC000042E8000002FC000002FD
 PARAMETER C_CTRL_BRAM_INIT_03 = 0x000002FC000002FC000002FC0000013C000019240000803C000082FC000082F8, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC0000013C000019240000803C000082FC000082F8
 PARAMETER C_CTRL_BRAM_INIT_02 = 0x000002FC000002FC000002FC000042E8000002FC000002FD000016F4000082FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC000042E8000002FC000002FD000016F4000082FC
 PARAMETER C_CTRL_BRAM_INIT_01 = 0x000082FC000082F8000002FC000002FC000002FC000042E8000002FC000002FD, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000082FC000082F8000002FC000002FC000002FC000042E8000002FC000002FD
 PARAMETER C_CTRL_BRAM_INIT_00 = 0x000002FC000002FC000002FC0000013C000019240000803C000082FC000082F8, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x000002FC000002FC000002FC0000013C000019240000803C000082FC000082F8
 PARAMETER C_CTRL_BRAM_SRVAL = 0x0000002FC, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 36, MPD_VALUE = 0x0000002FC
 PARAMETER C_CTRL_BRAM_INITP_07 = 0x0000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x0000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_CTRL_BRAM_INITP_06 = 0x0000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x0000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_CTRL_BRAM_INITP_05 = 0x0000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x0000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_CTRL_BRAM_INITP_04 = 0x0000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x0000000000000000000000000000000000000000000000000000000000000000
 PARAMETER C_CTRL_BRAM_INITP_03 = 0x0000000000000000000000000000000000000000000000001111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x0000000000000000000000000000000000000000000000001111111111111111
 PARAMETER C_CTRL_BRAM_INITP_02 = 0x1110000000000000000000000000000000011111111111111111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x1110000000000000000000000000000000011111111111111111111111111111
 PARAMETER C_CTRL_BRAM_INITP_01 = 0x1110000000000000000011111111111111111111111111000000000111111011, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x1110000000000000000011111111111111111111111111000000000111111011
 PARAMETER C_CTRL_BRAM_INITP_00 = 0x1111111111110001111110111111111111111001111110111111111111111001, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_ctrl_parameter, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 256, MPD_VALUE = 0x1111111111110001111110111111111111111001111110111111111111111001
 PARAMETER HW_VER = 6.05.a
 BUS_INTERFACE SPLB0 = mb_plb, BUS_STD = PLBV46, BUS_TYPE = SLAVE, ISVALID = (C_NUM_PORTS > 0 && C_PIM0_BASETYPE == 2 && !(C_USE_MCB_S6_PHY && C_PORT_CONFIG == 4))
 PORT FSL0_M_Clk = FSL_M_Clk, DIR = I, BUS = XCL0, SIGIS = CLK, INITIALVAL = VCC, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_M_Write = FSL_M_Write, DIR = I, BUS = XCL0, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_M_Data = FSL_M_Data, DIR = I, BUS = XCL0, VEC = [0:31], DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_M_Control = FSL_M_Control, DIR = I, BUS = XCL0, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_M_Full = FSL_M_Full, DIR = O, BUS = XCL0, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_S_Clk = FSL_S_Clk, DIR = I, BUS = XCL0, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_S_Read = FSL_S_Read, DIR = I, BUS = XCL0, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_S_Data = FSL_S_Data, DIR = O, BUS = XCL0, VEC = [0:31], DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_S_Control = FSL_S_Control, DIR = O, BUS = XCL0, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_S_Exists = FSL_S_Exists, DIR = O, BUS = XCL0, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_B_M_Clk = FSL_M_Clk, DIR = I, BUS = XCL0_B, SIGIS = CLK, INITIALVAL = VCC, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_B_M_Write = FSL_M_Write, DIR = I, BUS = XCL0_B, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_B_M_Data = FSL_M_Data, DIR = I, BUS = XCL0_B, VEC = [0:31], DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_B_M_Control = FSL_M_Control, DIR = I, BUS = XCL0_B, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_B_M_Full = FSL_M_Full, DIR = O, BUS = XCL0_B, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_B_S_Clk = FSL_S_Clk, DIR = I, BUS = XCL0_B, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_B_S_Read = FSL_S_Read, DIR = I, BUS = XCL0_B, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_B_S_Data = FSL_S_Data, DIR = O, BUS = XCL0_B, VEC = [0:31], DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_B_S_Control = FSL_S_Control, DIR = O, BUS = XCL0_B, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL0_B_S_Exists = FSL_S_Exists, DIR = O, BUS = XCL0_B, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB0_Rst = SPLB_Rst, DIR = I, BUS = SPLB0, SIGIS = RST, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_PLB_ABus = PLB_ABus, DIR = I, BUS = SPLB0, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB0, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB0, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_PLB_masterID = PLB_masterID, DIR = I, BUS = SPLB0, VEC = [0:(C_SPLB0_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB0, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_PLB_BE = PLB_BE, DIR = I, BUS = SPLB0, VEC = [0:((C_SPLB0_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_PLB_UABus = PLB_UABus, DIR = I, BUS = SPLB0, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB0, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB0, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_PLB_abort = PLB_abort, DIR = I, BUS = SPLB0, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB0, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_PLB_MSize = PLB_MSize, DIR = I, BUS = SPLB0, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_PLB_size = PLB_size, DIR = I, BUS = SPLB0, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_PLB_type = PLB_type, DIR = I, BUS = SPLB0, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB0, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB0, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_PLB_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SPLB0, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB0, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_PLB_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SPLB0, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_PLB_reqPri = PLB_reqPri, DIR = I, BUS = SPLB0, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_PLB_TAttribute = PLB_TAttribute, DIR = I, BUS = SPLB0, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB0, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB0, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_PLB_wrDBus = PLB_wrDBus, DIR = I, BUS = SPLB0, VEC = [0:(C_SPLB0_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB0, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_Sl_SSize = Sl_SSize, DIR = O, BUS = SPLB0, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_Sl_wait = Sl_wait, DIR = O, BUS = SPLB0, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB0, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB0, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB0, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB0, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_Sl_rdDBus = Sl_rdDBus, DIR = O, BUS = SPLB0, VEC = [0:(C_SPLB0_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SPLB0, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB0, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB0, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB0, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_Sl_MBusy = Sl_MBusy, DIR = O, BUS = SPLB0, VEC = [0:(C_SPLB0_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_Sl_MRdErr = Sl_MRdErr, DIR = O, BUS = SPLB0, VEC = [0:(C_SPLB0_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_Sl_MWrErr = Sl_MWrErr, DIR = O, BUS = SPLB0, VEC = [0:(C_SPLB0_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SPLB0_Sl_MIRQ = Sl_MIRQ, DIR = O, BUS = SPLB0, VEC = [0:(C_SPLB0_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB0
 PORT SDMA0_RstOut = LL_RST_ACK, DIR = O, BUS = SDMA_LL0, DEFAULT = LL_RST_ACK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA0_TX_D = LL_Tx_Data, DIR = O, BUS = SDMA_LL0, VEC = [0:31], DEFAULT = LL_Tx_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA0_TX_Rem = LL_Tx_Rem, DIR = O, BUS = SDMA_LL0, VEC = [0:3], DEFAULT = LL_Tx_Rem, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA0_TX_SOF = LL_Tx_SOF_n, DIR = O, BUS = SDMA_LL0, DEFAULT = LL_Tx_SOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA0_TX_EOF = LL_Tx_EOF_n, DIR = O, BUS = SDMA_LL0, DEFAULT = LL_Tx_EOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA0_TX_SOP = LL_Tx_SOP_n, DIR = O, BUS = SDMA_LL0, DEFAULT = LL_Tx_SOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA0_TX_EOP = LL_Tx_EOP_n, DIR = O, BUS = SDMA_LL0, DEFAULT = LL_Tx_EOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA0_TX_Src_Rdy = LL_Tx_SrcRdy_n, DIR = O, BUS = SDMA_LL0, DEFAULT = LL_Tx_SrcRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA0_TX_Dst_Rdy = LL_Tx_DstRdy_n, DIR = I, BUS = SDMA_LL0, INITIALVAL = VCC, DEFAULT = LL_Tx_DstRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA0_RX_D = LL_Rx_Data, DIR = I, BUS = SDMA_LL0, INITIALVAL = GND, VEC = [0:31], DEFAULT = LL_Rx_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA0_RX_Rem = LL_Rx_Rem, DIR = I, BUS = SDMA_LL0, INITIALVAL = VCC, VEC = [0:3], DEFAULT = LL_Rx_Rem, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA0_RX_SOF = LL_Rx_SOF_n, DIR = I, BUS = SDMA_LL0, INITIALVAL = VCC, DEFAULT = LL_Rx_SOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA0_RX_EOF = LL_Rx_EOF_n, DIR = I, BUS = SDMA_LL0, INITIALVAL = VCC, DEFAULT = LL_Rx_EOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA0_RX_SOP = LL_Rx_SOP_n, DIR = I, BUS = SDMA_LL0, INITIALVAL = VCC, DEFAULT = LL_Rx_SOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA0_RX_EOP = LL_Rx_EOP_n, DIR = I, BUS = SDMA_LL0, INITIALVAL = VCC, DEFAULT = LL_Rx_EOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA0_RX_Src_Rdy = LL_Rx_SrcRdy_n, DIR = I, BUS = SDMA_LL0, INITIALVAL = VCC, DEFAULT = LL_Rx_SrcRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA0_RX_Dst_Rdy = LL_Rx_DstRdy_n, DIR = O, BUS = SDMA_LL0, DEFAULT = LL_Rx_DstRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_Rst = SPLB_Rst, DIR = I, BUS = SDMA_CTRL0, SIGIS = RST, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_PLB_ABus = PLB_ABus, DIR = I, BUS = SDMA_CTRL0, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_PLB_PAValid = PLB_PAValid, DIR = I, BUS = SDMA_CTRL0, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_PLB_SAValid = PLB_SAValid, DIR = I, BUS = SDMA_CTRL0, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_PLB_masterID = PLB_masterID, DIR = I, BUS = SDMA_CTRL0, VEC = [0:(C_SDMA_CTRL0_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_PLB_RNW = PLB_RNW, DIR = I, BUS = SDMA_CTRL0, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_PLB_BE = PLB_BE, DIR = I, BUS = SDMA_CTRL0, VEC = [0:((C_SDMA_CTRL0_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_PLB_UABus = PLB_UABus, DIR = I, BUS = SDMA_CTRL0, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SDMA_CTRL0, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SDMA_CTRL0, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_PLB_abort = PLB_abort, DIR = I, BUS = SDMA_CTRL0, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_PLB_busLock = PLB_busLock, DIR = I, BUS = SDMA_CTRL0, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_PLB_MSize = PLB_MSize, DIR = I, BUS = SDMA_CTRL0, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_PLB_size = PLB_size, DIR = I, BUS = SDMA_CTRL0, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_PLB_type = PLB_type, DIR = I, BUS = SDMA_CTRL0, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_PLB_lockErr = PLB_lockErr, DIR = I, BUS = SDMA_CTRL0, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SDMA_CTRL0, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_PLB_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SDMA_CTRL0, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SDMA_CTRL0, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_PLB_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SDMA_CTRL0, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_PLB_reqPri = PLB_reqPri, DIR = I, BUS = SDMA_CTRL0, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_PLB_TAttribute = PLB_TAttribute, DIR = I, BUS = SDMA_CTRL0, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SDMA_CTRL0, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SDMA_CTRL0, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_PLB_wrDBus = PLB_wrDBus, DIR = I, BUS = SDMA_CTRL0, VEC = [0:(C_SDMA_CTRL0_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_Sl_addrAck = Sl_addrAck, DIR = O, BUS = SDMA_CTRL0, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_Sl_SSize = Sl_SSize, DIR = O, BUS = SDMA_CTRL0, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_Sl_wait = Sl_wait, DIR = O, BUS = SDMA_CTRL0, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SDMA_CTRL0, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SDMA_CTRL0, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_Sl_wrComp = Sl_wrComp, DIR = O, BUS = SDMA_CTRL0, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SDMA_CTRL0, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_Sl_rdDBus = Sl_rdDBus, DIR = O, BUS = SDMA_CTRL0, VEC = [0:(C_SDMA_CTRL0_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SDMA_CTRL0, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SDMA_CTRL0, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_Sl_rdComp = Sl_rdComp, DIR = O, BUS = SDMA_CTRL0, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SDMA_CTRL0, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_Sl_MBusy = Sl_MBusy, DIR = O, BUS = SDMA_CTRL0, VEC = [0:(C_SDMA_CTRL0_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_Sl_MRdErr = Sl_MRdErr, DIR = O, BUS = SDMA_CTRL0, VEC = [0:(C_SDMA_CTRL0_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_Sl_MWrErr = Sl_MWrErr, DIR = O, BUS = SDMA_CTRL0, VEC = [0:(C_SDMA_CTRL0_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL0_Sl_MIRQ = Sl_MIRQ, DIR = O, BUS = SDMA_CTRL0, VEC = [0:(C_SDMA_CTRL0_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM0_Addr = Addr, DIR = I, BUS = MPMC_PIM0, VEC = [31:0], DEFAULT = Addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM0_AddrReq = AddrReq, DIR = I, BUS = MPMC_PIM0, DEFAULT = AddrReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM0_AddrAck = AddrAck, DIR = O, BUS = MPMC_PIM0, DEFAULT = AddrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM0_RNW = RNW, DIR = I, BUS = MPMC_PIM0, DEFAULT = RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM0_Size = Size, DIR = I, BUS = MPMC_PIM0, VEC = [3:0], DEFAULT = Size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM0_RdModWr = RdModWr, DIR = I, BUS = MPMC_PIM0, DEFAULT = RdModWr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM0_WrFIFO_Data = WrFIFO_Data, DIR = I, BUS = MPMC_PIM0, VEC = [(C_PIM0_DATA_WIDTH-1):0], DEFAULT = WrFIFO_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM0_WrFIFO_BE = WrFIFO_BE, DIR = I, BUS = MPMC_PIM0, VEC = [(C_PIM0_DATA_WIDTH/8-1):0], DEFAULT = WrFIFO_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM0_WrFIFO_Push = WrFIFO_Push, DIR = I, BUS = MPMC_PIM0, DEFAULT = WrFIFO_Push, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM0_RdFIFO_Data = RdFIFO_Data, DIR = O, BUS = MPMC_PIM0, VEC = [(C_PIM0_DATA_WIDTH-1):0], DEFAULT = RdFIFO_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM0_RdFIFO_Pop = RdFIFO_Pop, DIR = I, BUS = MPMC_PIM0, DEFAULT = RdFIFO_Pop, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM0_RdFIFO_RdWdAddr = RdFIFO_RdWdAddr, DIR = O, BUS = MPMC_PIM0, VEC = [3:0], DEFAULT = RdFIFO_RdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM0_WrFIFO_Empty = WrFIFO_Empty, DIR = O, BUS = MPMC_PIM0, DEFAULT = WrFIFO_Empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM0_WrFIFO_AlmostFull = WrFIFO_AlmostFull, DIR = O, BUS = MPMC_PIM0, DEFAULT = WrFIFO_AlmostFull, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM0_WrFIFO_Flush = WrFIFO_Flush, DIR = I, BUS = MPMC_PIM0, DEFAULT = WrFIFO_Flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM0_RdFIFO_Empty = RdFIFO_Empty, DIR = O, BUS = MPMC_PIM0, DEFAULT = RdFIFO_Empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM0_RdFIFO_Flush = RdFIFO_Flush, DIR = I, BUS = MPMC_PIM0, DEFAULT = RdFIFO_Flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM0_RdFIFO_Latency = RDFIFO_Latency, DIR = O, BUS = MPMC_PIM0, VEC = [1:0], DEFAULT = RDFIFO_Latency, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM0_InitDone = InitDone, DIR = O, BUS = MPMC_PIM0, DEFAULT = InitDone, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC0_MIMCReadNotWrite = MIMCREADNOTWRITE, DIR = I, BUS = PPC440MC0, DEFAULT = MIMCREADNOTWRITE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC0_MIMCAddress = MIMCADDRESS, DIR = I, BUS = PPC440MC0, VEC = [0:35], DEFAULT = MIMCADDRESS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC0_MIMCAddressValid = MIMCADDRESSVALID, DIR = I, BUS = PPC440MC0, DEFAULT = MIMCADDRESSVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC0_MIMCWriteData = MIMCWRITEDATA, DIR = I, BUS = PPC440MC0, VEC = [0:127], DEFAULT = MIMCWRITEDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC0_MIMCWriteDataValid = MIMCWRITEDATAVALID, DIR = I, BUS = PPC440MC0, DEFAULT = MIMCWRITEDATAVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC0_MIMCByteEnable = MIMCBYTEENABLE, DIR = I, BUS = PPC440MC0, VEC = [0:15], DEFAULT = MIMCBYTEENABLE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC0_MIMCBankConflict = MIMCBANKCONFLICT, DIR = I, BUS = PPC440MC0, DEFAULT = MIMCBANKCONFLICT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC0_MIMCRowConflict = MIMCROWCONFLICT, DIR = I, BUS = PPC440MC0, DEFAULT = MIMCROWCONFLICT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC0_MCMIReadData = MCMIREADDATA, DIR = O, BUS = PPC440MC0, VEC = [0:127], DEFAULT = MCMIREADDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC0_MCMIReadDataValid = MCMIREADDATAVALID, DIR = O, BUS = PPC440MC0, DEFAULT = MCMIREADDATAVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC0_MCMIReadDataErr = MCMIREADDATAERR, DIR = O, BUS = PPC440MC0, DEFAULT = MCMIREADDATAERR, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC0_MCMIAddrReadyToAccept = MCMIADDRREADYTOACCEPT, DIR = O, BUS = PPC440MC0, DEFAULT = MCMIADDRREADYTOACCEPT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC0_Cmd_Clk = cmd_clk, DIR = I, BUS = VFBC0, DEFAULT = cmd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC0_Cmd_Reset = cmd_reset, DIR = I, BUS = VFBC0, DEFAULT = cmd_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC0_Cmd_Data = cmd_data, DIR = I, BUS = VFBC0, VEC = [31:0], DEFAULT = cmd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC0_Cmd_Write = cmd_write, DIR = I, BUS = VFBC0, DEFAULT = cmd_write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC0_Cmd_End = cmd_end, DIR = I, BUS = VFBC0, DEFAULT = cmd_end, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC0_Cmd_Full = cmd_full, DIR = O, BUS = VFBC0, DEFAULT = cmd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC0_Cmd_Almost_Full = cmd_almost_full, DIR = O, BUS = VFBC0, DEFAULT = cmd_almost_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC0_Cmd_Idle = cmd_idle, DIR = O, BUS = VFBC0, DEFAULT = cmd_idle, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC0_Wd_Clk = wd_clk, DIR = I, BUS = VFBC0, DEFAULT = wd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC0_Wd_Reset = wd_reset, DIR = I, BUS = VFBC0, DEFAULT = wd_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC0_Wd_Write = wd_write, DIR = I, BUS = VFBC0, DEFAULT = wd_write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC0_Wd_End_Burst = wd_end_burst, DIR = I, BUS = VFBC0, DEFAULT = wd_end_burst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC0_Wd_Flush = wd_flush, DIR = I, BUS = VFBC0, DEFAULT = wd_flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC0_Wd_Data = wd_data, DIR = I, BUS = VFBC0, VEC = [C_VFBC0_RDWD_DATA_WIDTH-1:0], DEFAULT = wd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC0_Wd_Data_BE = wd_data_be, DIR = I, BUS = VFBC0, VEC = [C_VFBC0_RDWD_DATA_WIDTH/8-1:0], DEFAULT = wd_data_be, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC0_Wd_Full = wd_full, DIR = O, BUS = VFBC0, DEFAULT = wd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC0_Wd_Almost_Full = wd_almost_full, DIR = O, BUS = VFBC0, DEFAULT = wd_almost_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC0_Rd_Clk = rd_clk, DIR = I, BUS = VFBC0, DEFAULT = rd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC0_Rd_Reset = rd_reset, DIR = I, BUS = VFBC0, DEFAULT = rd_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC0_Rd_Read = rd_read, DIR = I, BUS = VFBC0, DEFAULT = rd_read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC0_Rd_End_Burst = rd_end_burst, DIR = I, BUS = VFBC0, DEFAULT = rd_end_burst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC0_Rd_Flush = rd_flush, DIR = I, BUS = VFBC0, DEFAULT = rd_flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC0_Rd_Data = rd_data, DIR = O, BUS = VFBC0, VEC = [C_VFBC0_RDWD_DATA_WIDTH-1:0], DEFAULT = rd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC0_Rd_Empty = rd_empty, DIR = O, BUS = VFBC0, DEFAULT = rd_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC0_Rd_Almost_Empty = rd_almost_empty, DIR = O, BUS = VFBC0, DEFAULT = rd_almost_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB0_cmd_clk = cmd_clk, DIR = I, BUS = MCB0, DEFAULT = cmd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB0_cmd_en = cmd_en, DIR = I, BUS = MCB0, DEFAULT = cmd_en, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB0_cmd_instr = cmd_instr, DIR = I, BUS = MCB0, VEC = [2:0], DEFAULT = cmd_instr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB0_cmd_bl = cmd_bl, DIR = I, BUS = MCB0, VEC = [5:0], DEFAULT = cmd_bl, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB0_cmd_byte_addr = cmd_byte_addr, DIR = I, BUS = MCB0, VEC = [29:0], DEFAULT = cmd_byte_addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB0_cmd_empty = cmd_empty, DIR = O, BUS = MCB0, DEFAULT = cmd_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB0_cmd_full = cmd_full, DIR = O, BUS = MCB0, DEFAULT = cmd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB0_wr_clk = wr_clk, DIR = I, BUS = MCB0, DEFAULT = wr_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB0_wr_en = wr_en, DIR = I, BUS = MCB0, DEFAULT = wr_en, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB0_wr_mask = wr_mask, DIR = I, BUS = MCB0, VEC = [C_PIM0_DATA_WIDTH/8-1:0], DEFAULT = wr_mask, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB0_wr_data = wr_data, DIR = I, BUS = MCB0, VEC = [C_PIM0_DATA_WIDTH-1:0], DEFAULT = wr_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB0_wr_full = wr_full, DIR = O, BUS = MCB0, DEFAULT = wr_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB0_wr_empty = wr_empty, DIR = O, BUS = MCB0, DEFAULT = wr_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB0_wr_count = wr_count, DIR = O, BUS = MCB0, VEC = [6:0], DEFAULT = wr_count, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB0_wr_underrun = wr_underrun, DIR = O, BUS = MCB0, DEFAULT = wr_underrun, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB0_wr_error = wr_error, DIR = O, BUS = MCB0, DEFAULT = wr_error, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB0_rd_clk = rd_clk, DIR = I, BUS = MCB0, DEFAULT = rd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB0_rd_en = rd_en, DIR = I, BUS = MCB0, DEFAULT = rd_en, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB0_rd_data = rd_data, DIR = O, BUS = MCB0, VEC = [C_PIM0_DATA_WIDTH-1:0], DEFAULT = rd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB0_rd_full = rd_full, DIR = O, BUS = MCB0, DEFAULT = rd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB0_rd_empty = rd_empty, DIR = O, BUS = MCB0, DEFAULT = rd_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB0_rd_count = rd_count, DIR = O, BUS = MCB0, VEC = [6:0], DEFAULT = rd_count, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB0_rd_overflow = rd_overflow, DIR = O, BUS = MCB0, DEFAULT = rd_overflow, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB0_rd_error = rd_error, DIR = O, BUS = MCB0, DEFAULT = rd_error, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_M_Clk = FSL_M_Clk, DIR = I, BUS = XCL1, SIGIS = CLK, INITIALVAL = VCC, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_M_Write = FSL_M_Write, DIR = I, BUS = XCL1, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_M_Data = FSL_M_Data, DIR = I, BUS = XCL1, VEC = [0:31], DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_M_Control = FSL_M_Control, DIR = I, BUS = XCL1, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_M_Full = FSL_M_Full, DIR = O, BUS = XCL1, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_S_Clk = FSL_S_Clk, DIR = I, BUS = XCL1, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_S_Read = FSL_S_Read, DIR = I, BUS = XCL1, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_S_Data = FSL_S_Data, DIR = O, BUS = XCL1, VEC = [0:31], DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_S_Control = FSL_S_Control, DIR = O, BUS = XCL1, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_S_Exists = FSL_S_Exists, DIR = O, BUS = XCL1, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_B_M_Clk = FSL_M_Clk, DIR = I, BUS = XCL1_B, SIGIS = CLK, INITIALVAL = VCC, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_B_M_Write = FSL_M_Write, DIR = I, BUS = XCL1_B, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_B_M_Data = FSL_M_Data, DIR = I, BUS = XCL1_B, VEC = [0:31], DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_B_M_Control = FSL_M_Control, DIR = I, BUS = XCL1_B, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_B_M_Full = FSL_M_Full, DIR = O, BUS = XCL1_B, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_B_S_Clk = FSL_S_Clk, DIR = I, BUS = XCL1_B, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_B_S_Read = FSL_S_Read, DIR = I, BUS = XCL1_B, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_B_S_Data = FSL_S_Data, DIR = O, BUS = XCL1_B, VEC = [0:31], DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_B_S_Control = FSL_S_Control, DIR = O, BUS = XCL1_B, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL1_B_S_Exists = FSL_S_Exists, DIR = O, BUS = XCL1_B, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_Rst = SPLB_Rst, DIR = I, BUS = SPLB1, SIGIS = RST, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_PLB_ABus = PLB_ABus, DIR = I, BUS = SPLB1, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB1, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB1, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_PLB_masterID = PLB_masterID, DIR = I, BUS = SPLB1, VEC = [0:(C_SPLB1_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB1, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_PLB_BE = PLB_BE, DIR = I, BUS = SPLB1, VEC = [0:((C_SPLB1_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_PLB_UABus = PLB_UABus, DIR = I, BUS = SPLB1, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB1, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB1, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_PLB_abort = PLB_abort, DIR = I, BUS = SPLB1, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB1, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_PLB_MSize = PLB_MSize, DIR = I, BUS = SPLB1, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_PLB_size = PLB_size, DIR = I, BUS = SPLB1, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_PLB_type = PLB_type, DIR = I, BUS = SPLB1, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB1, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB1, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_PLB_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SPLB1, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB1, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_PLB_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SPLB1, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_PLB_reqPri = PLB_reqPri, DIR = I, BUS = SPLB1, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_PLB_TAttribute = PLB_TAttribute, DIR = I, BUS = SPLB1, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB1, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB1, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_PLB_wrDBus = PLB_wrDBus, DIR = I, BUS = SPLB1, VEC = [0:(C_SPLB1_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB1, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_Sl_SSize = Sl_SSize, DIR = O, BUS = SPLB1, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_Sl_wait = Sl_wait, DIR = O, BUS = SPLB1, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB1, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB1, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB1, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB1, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_Sl_rdDBus = Sl_rdDBus, DIR = O, BUS = SPLB1, VEC = [0:(C_SPLB1_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SPLB1, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB1, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB1, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB1, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_Sl_MBusy = Sl_MBusy, DIR = O, BUS = SPLB1, VEC = [0:(C_SPLB1_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_Sl_MRdErr = Sl_MRdErr, DIR = O, BUS = SPLB1, VEC = [0:(C_SPLB1_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_Sl_MWrErr = Sl_MWrErr, DIR = O, BUS = SPLB1, VEC = [0:(C_SPLB1_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB1_Sl_MIRQ = Sl_MIRQ, DIR = O, BUS = SPLB1, VEC = [0:(C_SPLB1_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA1_RstOut = LL_RST_ACK, DIR = O, BUS = SDMA_LL1, DEFAULT = LL_RST_ACK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA1_TX_D = LL_Tx_Data, DIR = O, BUS = SDMA_LL1, VEC = [0:31], DEFAULT = LL_Tx_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA1_TX_Rem = LL_Tx_Rem, DIR = O, BUS = SDMA_LL1, VEC = [0:3], DEFAULT = LL_Tx_Rem, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA1_TX_SOF = LL_Tx_SOF_n, DIR = O, BUS = SDMA_LL1, DEFAULT = LL_Tx_SOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA1_TX_EOF = LL_Tx_EOF_n, DIR = O, BUS = SDMA_LL1, DEFAULT = LL_Tx_EOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA1_TX_SOP = LL_Tx_SOP_n, DIR = O, BUS = SDMA_LL1, DEFAULT = LL_Tx_SOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA1_TX_EOP = LL_Tx_EOP_n, DIR = O, BUS = SDMA_LL1, DEFAULT = LL_Tx_EOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA1_TX_Src_Rdy = LL_Tx_SrcRdy_n, DIR = O, BUS = SDMA_LL1, DEFAULT = LL_Tx_SrcRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA1_TX_Dst_Rdy = LL_Tx_DstRdy_n, DIR = I, BUS = SDMA_LL1, INITIALVAL = VCC, DEFAULT = LL_Tx_DstRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA1_RX_D = LL_Rx_Data, DIR = I, BUS = SDMA_LL1, INITIALVAL = GND, VEC = [0:31], DEFAULT = LL_Rx_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA1_RX_Rem = LL_Rx_Rem, DIR = I, BUS = SDMA_LL1, INITIALVAL = VCC, VEC = [0:3], DEFAULT = LL_Rx_Rem, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA1_RX_SOF = LL_Rx_SOF_n, DIR = I, BUS = SDMA_LL1, INITIALVAL = VCC, DEFAULT = LL_Rx_SOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA1_RX_EOF = LL_Rx_EOF_n, DIR = I, BUS = SDMA_LL1, INITIALVAL = VCC, DEFAULT = LL_Rx_EOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA1_RX_SOP = LL_Rx_SOP_n, DIR = I, BUS = SDMA_LL1, INITIALVAL = VCC, DEFAULT = LL_Rx_SOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA1_RX_EOP = LL_Rx_EOP_n, DIR = I, BUS = SDMA_LL1, INITIALVAL = VCC, DEFAULT = LL_Rx_EOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA1_RX_Src_Rdy = LL_Rx_SrcRdy_n, DIR = I, BUS = SDMA_LL1, INITIALVAL = VCC, DEFAULT = LL_Rx_SrcRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA1_RX_Dst_Rdy = LL_Rx_DstRdy_n, DIR = O, BUS = SDMA_LL1, DEFAULT = LL_Rx_DstRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_Rst = SPLB_Rst, DIR = I, BUS = SDMA_CTRL1, SIGIS = RST, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_PLB_ABus = PLB_ABus, DIR = I, BUS = SDMA_CTRL1, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_PLB_PAValid = PLB_PAValid, DIR = I, BUS = SDMA_CTRL1, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_PLB_SAValid = PLB_SAValid, DIR = I, BUS = SDMA_CTRL1, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_PLB_masterID = PLB_masterID, DIR = I, BUS = SDMA_CTRL1, VEC = [0:(C_SDMA_CTRL1_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_PLB_RNW = PLB_RNW, DIR = I, BUS = SDMA_CTRL1, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_PLB_BE = PLB_BE, DIR = I, BUS = SDMA_CTRL1, VEC = [0:((C_SDMA_CTRL1_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_PLB_UABus = PLB_UABus, DIR = I, BUS = SDMA_CTRL1, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SDMA_CTRL1, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SDMA_CTRL1, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_PLB_abort = PLB_abort, DIR = I, BUS = SDMA_CTRL1, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_PLB_busLock = PLB_busLock, DIR = I, BUS = SDMA_CTRL1, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_PLB_MSize = PLB_MSize, DIR = I, BUS = SDMA_CTRL1, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_PLB_size = PLB_size, DIR = I, BUS = SDMA_CTRL1, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_PLB_type = PLB_type, DIR = I, BUS = SDMA_CTRL1, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_PLB_lockErr = PLB_lockErr, DIR = I, BUS = SDMA_CTRL1, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SDMA_CTRL1, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_PLB_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SDMA_CTRL1, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SDMA_CTRL1, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_PLB_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SDMA_CTRL1, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_PLB_reqPri = PLB_reqPri, DIR = I, BUS = SDMA_CTRL1, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_PLB_TAttribute = PLB_TAttribute, DIR = I, BUS = SDMA_CTRL1, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SDMA_CTRL1, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SDMA_CTRL1, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_PLB_wrDBus = PLB_wrDBus, DIR = I, BUS = SDMA_CTRL1, VEC = [0:(C_SDMA_CTRL1_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_Sl_addrAck = Sl_addrAck, DIR = O, BUS = SDMA_CTRL1, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_Sl_SSize = Sl_SSize, DIR = O, BUS = SDMA_CTRL1, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_Sl_wait = Sl_wait, DIR = O, BUS = SDMA_CTRL1, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SDMA_CTRL1, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SDMA_CTRL1, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_Sl_wrComp = Sl_wrComp, DIR = O, BUS = SDMA_CTRL1, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SDMA_CTRL1, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_Sl_rdDBus = Sl_rdDBus, DIR = O, BUS = SDMA_CTRL1, VEC = [0:(C_SDMA_CTRL1_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SDMA_CTRL1, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SDMA_CTRL1, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_Sl_rdComp = Sl_rdComp, DIR = O, BUS = SDMA_CTRL1, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SDMA_CTRL1, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_Sl_MBusy = Sl_MBusy, DIR = O, BUS = SDMA_CTRL1, VEC = [0:(C_SDMA_CTRL1_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_Sl_MRdErr = Sl_MRdErr, DIR = O, BUS = SDMA_CTRL1, VEC = [0:(C_SDMA_CTRL1_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_Sl_MWrErr = Sl_MWrErr, DIR = O, BUS = SDMA_CTRL1, VEC = [0:(C_SDMA_CTRL1_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL1_Sl_MIRQ = Sl_MIRQ, DIR = O, BUS = SDMA_CTRL1, VEC = [0:(C_SDMA_CTRL1_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM1_Addr = Addr, DIR = I, BUS = MPMC_PIM1, VEC = [31:0], DEFAULT = Addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM1_AddrReq = AddrReq, DIR = I, BUS = MPMC_PIM1, DEFAULT = AddrReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM1_AddrAck = AddrAck, DIR = O, BUS = MPMC_PIM1, DEFAULT = AddrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM1_RNW = RNW, DIR = I, BUS = MPMC_PIM1, DEFAULT = RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM1_Size = Size, DIR = I, BUS = MPMC_PIM1, VEC = [3:0], DEFAULT = Size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM1_RdModWr = RdModWr, DIR = I, BUS = MPMC_PIM1, DEFAULT = RdModWr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM1_WrFIFO_Data = WrFIFO_Data, DIR = I, BUS = MPMC_PIM1, VEC = [(C_PIM1_DATA_WIDTH-1):0], DEFAULT = WrFIFO_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM1_WrFIFO_BE = WrFIFO_BE, DIR = I, BUS = MPMC_PIM1, VEC = [(C_PIM1_DATA_WIDTH/8-1):0], DEFAULT = WrFIFO_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM1_WrFIFO_Push = WrFIFO_Push, DIR = I, BUS = MPMC_PIM1, DEFAULT = WrFIFO_Push, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM1_RdFIFO_Data = RdFIFO_Data, DIR = O, BUS = MPMC_PIM1, VEC = [(C_PIM1_DATA_WIDTH-1):0], DEFAULT = RdFIFO_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM1_RdFIFO_Pop = RdFIFO_Pop, DIR = I, BUS = MPMC_PIM1, DEFAULT = RdFIFO_Pop, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM1_RdFIFO_RdWdAddr = RdFIFO_RdWdAddr, DIR = O, BUS = MPMC_PIM1, VEC = [3:0], DEFAULT = RdFIFO_RdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM1_WrFIFO_Empty = WrFIFO_Empty, DIR = O, BUS = MPMC_PIM1, DEFAULT = WrFIFO_Empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM1_WrFIFO_AlmostFull = WrFIFO_AlmostFull, DIR = O, BUS = MPMC_PIM1, DEFAULT = WrFIFO_AlmostFull, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM1_WrFIFO_Flush = WrFIFO_Flush, DIR = I, BUS = MPMC_PIM1, DEFAULT = WrFIFO_Flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM1_RdFIFO_Empty = RdFIFO_Empty, DIR = O, BUS = MPMC_PIM1, DEFAULT = RdFIFO_Empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM1_RdFIFO_Flush = RdFIFO_Flush, DIR = I, BUS = MPMC_PIM1, DEFAULT = RdFIFO_Flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM1_RdFIFO_Latency = RDFIFO_Latency, DIR = O, BUS = MPMC_PIM1, VEC = [1:0], DEFAULT = RDFIFO_Latency, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM1_InitDone = InitDone, DIR = O, BUS = MPMC_PIM1, DEFAULT = InitDone, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC1_MIMCReadNotWrite = MIMCREADNOTWRITE, DIR = I, BUS = PPC440MC1, DEFAULT = MIMCREADNOTWRITE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC1_MIMCAddress = MIMCADDRESS, DIR = I, BUS = PPC440MC1, VEC = [0:35], DEFAULT = MIMCADDRESS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC1_MIMCAddressValid = MIMCADDRESSVALID, DIR = I, BUS = PPC440MC1, DEFAULT = MIMCADDRESSVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC1_MIMCWriteData = MIMCWRITEDATA, DIR = I, BUS = PPC440MC1, VEC = [0:127], DEFAULT = MIMCWRITEDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC1_MIMCWriteDataValid = MIMCWRITEDATAVALID, DIR = I, BUS = PPC440MC1, DEFAULT = MIMCWRITEDATAVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC1_MIMCByteEnable = MIMCBYTEENABLE, DIR = I, BUS = PPC440MC1, VEC = [0:15], DEFAULT = MIMCBYTEENABLE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC1_MIMCBankConflict = MIMCBANKCONFLICT, DIR = I, BUS = PPC440MC1, DEFAULT = MIMCBANKCONFLICT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC1_MIMCRowConflict = MIMCROWCONFLICT, DIR = I, BUS = PPC440MC1, DEFAULT = MIMCROWCONFLICT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC1_MCMIReadData = MCMIREADDATA, DIR = O, BUS = PPC440MC1, VEC = [0:127], DEFAULT = MCMIREADDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC1_MCMIReadDataValid = MCMIREADDATAVALID, DIR = O, BUS = PPC440MC1, DEFAULT = MCMIREADDATAVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC1_MCMIReadDataErr = MCMIREADDATAERR, DIR = O, BUS = PPC440MC1, DEFAULT = MCMIREADDATAERR, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC1_MCMIAddrReadyToAccept = MCMIADDRREADYTOACCEPT, DIR = O, BUS = PPC440MC1, DEFAULT = MCMIADDRREADYTOACCEPT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC1_Cmd_Clk = cmd_clk, DIR = I, BUS = VFBC1, DEFAULT = cmd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC1_Cmd_Reset = cmd_reset, DIR = I, BUS = VFBC1, DEFAULT = cmd_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC1_Cmd_Data = cmd_data, DIR = I, BUS = VFBC1, VEC = [31:0], DEFAULT = cmd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC1_Cmd_Write = cmd_write, DIR = I, BUS = VFBC1, DEFAULT = cmd_write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC1_Cmd_End = cmd_end, DIR = I, BUS = VFBC1, DEFAULT = cmd_end, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC1_Cmd_Full = cmd_full, DIR = O, BUS = VFBC1, DEFAULT = cmd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC1_Cmd_Almost_Full = cmd_almost_full, DIR = O, BUS = VFBC1, DEFAULT = cmd_almost_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC1_Cmd_Idle = cmd_idle, DIR = O, BUS = VFBC1, DEFAULT = cmd_idle, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC1_Wd_Clk = wd_clk, DIR = I, BUS = VFBC1, DEFAULT = wd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC1_Wd_Reset = wd_reset, DIR = I, BUS = VFBC1, DEFAULT = wd_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC1_Wd_Write = wd_write, DIR = I, BUS = VFBC1, DEFAULT = wd_write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC1_Wd_End_Burst = wd_end_burst, DIR = I, BUS = VFBC1, DEFAULT = wd_end_burst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC1_Wd_Flush = wd_flush, DIR = I, BUS = VFBC1, DEFAULT = wd_flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC1_Wd_Data = wd_data, DIR = I, BUS = VFBC1, VEC = [C_VFBC1_RDWD_DATA_WIDTH-1:0], DEFAULT = wd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC1_Wd_Data_BE = wd_data_be, DIR = I, BUS = VFBC1, VEC = [C_VFBC1_RDWD_DATA_WIDTH/8-1:0], DEFAULT = wd_data_be, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC1_Wd_Full = wd_full, DIR = O, BUS = VFBC1, DEFAULT = wd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC1_Wd_Almost_Full = wd_almost_full, DIR = O, BUS = VFBC1, DEFAULT = wd_almost_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC1_Rd_Clk = rd_clk, DIR = I, BUS = VFBC1, DEFAULT = rd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC1_Rd_Reset = rd_reset, DIR = I, BUS = VFBC1, DEFAULT = rd_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC1_Rd_Read = rd_read, DIR = I, BUS = VFBC1, DEFAULT = rd_read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC1_Rd_End_Burst = rd_end_burst, DIR = I, BUS = VFBC1, DEFAULT = rd_end_burst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC1_Rd_Flush = rd_flush, DIR = I, BUS = VFBC1, DEFAULT = rd_flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC1_Rd_Data = rd_data, DIR = O, BUS = VFBC1, VEC = [C_VFBC1_RDWD_DATA_WIDTH-1:0], DEFAULT = rd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC1_Rd_Empty = rd_empty, DIR = O, BUS = VFBC1, DEFAULT = rd_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC1_Rd_Almost_Empty = rd_almost_empty, DIR = O, BUS = VFBC1, DEFAULT = rd_almost_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB1_cmd_clk = cmd_clk, DIR = I, BUS = MCB1, DEFAULT = cmd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB1_cmd_en = cmd_en, DIR = I, BUS = MCB1, DEFAULT = cmd_en, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB1_cmd_instr = cmd_instr, DIR = I, BUS = MCB1, VEC = [2:0], DEFAULT = cmd_instr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB1_cmd_bl = cmd_bl, DIR = I, BUS = MCB1, VEC = [5:0], DEFAULT = cmd_bl, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB1_cmd_byte_addr = cmd_byte_addr, DIR = I, BUS = MCB1, VEC = [29:0], DEFAULT = cmd_byte_addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB1_cmd_empty = cmd_empty, DIR = O, BUS = MCB1, DEFAULT = cmd_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB1_cmd_full = cmd_full, DIR = O, BUS = MCB1, DEFAULT = cmd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB1_wr_clk = wr_clk, DIR = I, BUS = MCB1, DEFAULT = wr_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB1_wr_en = wr_en, DIR = I, BUS = MCB1, DEFAULT = wr_en, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB1_wr_mask = wr_mask, DIR = I, BUS = MCB1, VEC = [C_PIM1_DATA_WIDTH/8-1:0], DEFAULT = wr_mask, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB1_wr_data = wr_data, DIR = I, BUS = MCB1, VEC = [C_PIM1_DATA_WIDTH-1:0], DEFAULT = wr_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB1_wr_full = wr_full, DIR = O, BUS = MCB1, DEFAULT = wr_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB1_wr_empty = wr_empty, DIR = O, BUS = MCB1, DEFAULT = wr_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB1_wr_count = wr_count, DIR = O, BUS = MCB1, VEC = [6:0], DEFAULT = wr_count, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB1_wr_underrun = wr_underrun, DIR = O, BUS = MCB1, DEFAULT = wr_underrun, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB1_wr_error = wr_error, DIR = O, BUS = MCB1, DEFAULT = wr_error, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB1_rd_clk = rd_clk, DIR = I, BUS = MCB1, DEFAULT = rd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB1_rd_en = rd_en, DIR = I, BUS = MCB1, DEFAULT = rd_en, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB1_rd_data = rd_data, DIR = O, BUS = MCB1, VEC = [C_PIM1_DATA_WIDTH-1:0], DEFAULT = rd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB1_rd_full = rd_full, DIR = O, BUS = MCB1, DEFAULT = rd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB1_rd_empty = rd_empty, DIR = O, BUS = MCB1, DEFAULT = rd_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB1_rd_count = rd_count, DIR = O, BUS = MCB1, VEC = [6:0], DEFAULT = rd_count, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB1_rd_overflow = rd_overflow, DIR = O, BUS = MCB1, DEFAULT = rd_overflow, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB1_rd_error = rd_error, DIR = O, BUS = MCB1, DEFAULT = rd_error, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_M_Clk = FSL_M_Clk, DIR = I, BUS = XCL2, SIGIS = CLK, INITIALVAL = VCC, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_M_Write = FSL_M_Write, DIR = I, BUS = XCL2, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_M_Data = FSL_M_Data, DIR = I, BUS = XCL2, VEC = [0:31], DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_M_Control = FSL_M_Control, DIR = I, BUS = XCL2, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_M_Full = FSL_M_Full, DIR = O, BUS = XCL2, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_S_Clk = FSL_S_Clk, DIR = I, BUS = XCL2, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_S_Read = FSL_S_Read, DIR = I, BUS = XCL2, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_S_Data = FSL_S_Data, DIR = O, BUS = XCL2, VEC = [0:31], DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_S_Control = FSL_S_Control, DIR = O, BUS = XCL2, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_S_Exists = FSL_S_Exists, DIR = O, BUS = XCL2, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_B_M_Clk = FSL_M_Clk, DIR = I, BUS = XCL2_B, SIGIS = CLK, INITIALVAL = VCC, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_B_M_Write = FSL_M_Write, DIR = I, BUS = XCL2_B, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_B_M_Data = FSL_M_Data, DIR = I, BUS = XCL2_B, VEC = [0:31], DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_B_M_Control = FSL_M_Control, DIR = I, BUS = XCL2_B, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_B_M_Full = FSL_M_Full, DIR = O, BUS = XCL2_B, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_B_S_Clk = FSL_S_Clk, DIR = I, BUS = XCL2_B, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_B_S_Read = FSL_S_Read, DIR = I, BUS = XCL2_B, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_B_S_Data = FSL_S_Data, DIR = O, BUS = XCL2_B, VEC = [0:31], DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_B_S_Control = FSL_S_Control, DIR = O, BUS = XCL2_B, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL2_B_S_Exists = FSL_S_Exists, DIR = O, BUS = XCL2_B, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_Rst = SPLB_Rst, DIR = I, BUS = SPLB2, SIGIS = RST, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_PLB_ABus = PLB_ABus, DIR = I, BUS = SPLB2, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB2, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB2, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_PLB_masterID = PLB_masterID, DIR = I, BUS = SPLB2, VEC = [0:(C_SPLB2_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB2, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_PLB_BE = PLB_BE, DIR = I, BUS = SPLB2, VEC = [0:((C_SPLB2_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_PLB_UABus = PLB_UABus, DIR = I, BUS = SPLB2, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB2, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB2, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_PLB_abort = PLB_abort, DIR = I, BUS = SPLB2, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB2, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_PLB_MSize = PLB_MSize, DIR = I, BUS = SPLB2, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_PLB_size = PLB_size, DIR = I, BUS = SPLB2, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_PLB_type = PLB_type, DIR = I, BUS = SPLB2, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB2, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB2, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_PLB_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SPLB2, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB2, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_PLB_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SPLB2, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_PLB_reqPri = PLB_reqPri, DIR = I, BUS = SPLB2, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_PLB_TAttribute = PLB_TAttribute, DIR = I, BUS = SPLB2, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB2, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB2, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_PLB_wrDBus = PLB_wrDBus, DIR = I, BUS = SPLB2, VEC = [0:(C_SPLB2_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB2, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_Sl_SSize = Sl_SSize, DIR = O, BUS = SPLB2, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_Sl_wait = Sl_wait, DIR = O, BUS = SPLB2, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB2, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB2, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB2, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB2, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_Sl_rdDBus = Sl_rdDBus, DIR = O, BUS = SPLB2, VEC = [0:(C_SPLB2_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SPLB2, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB2, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB2, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB2, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_Sl_MBusy = Sl_MBusy, DIR = O, BUS = SPLB2, VEC = [0:(C_SPLB2_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_Sl_MRdErr = Sl_MRdErr, DIR = O, BUS = SPLB2, VEC = [0:(C_SPLB2_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_Sl_MWrErr = Sl_MWrErr, DIR = O, BUS = SPLB2, VEC = [0:(C_SPLB2_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB2_Sl_MIRQ = Sl_MIRQ, DIR = O, BUS = SPLB2, VEC = [0:(C_SPLB2_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA2_RstOut = LL_RST_ACK, DIR = O, BUS = SDMA_LL2, DEFAULT = LL_RST_ACK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA2_TX_D = LL_Tx_Data, DIR = O, BUS = SDMA_LL2, VEC = [0:31], DEFAULT = LL_Tx_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA2_TX_Rem = LL_Tx_Rem, DIR = O, BUS = SDMA_LL2, VEC = [0:3], DEFAULT = LL_Tx_Rem, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA2_TX_SOF = LL_Tx_SOF_n, DIR = O, BUS = SDMA_LL2, DEFAULT = LL_Tx_SOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA2_TX_EOF = LL_Tx_EOF_n, DIR = O, BUS = SDMA_LL2, DEFAULT = LL_Tx_EOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA2_TX_SOP = LL_Tx_SOP_n, DIR = O, BUS = SDMA_LL2, DEFAULT = LL_Tx_SOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA2_TX_EOP = LL_Tx_EOP_n, DIR = O, BUS = SDMA_LL2, DEFAULT = LL_Tx_EOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA2_TX_Src_Rdy = LL_Tx_SrcRdy_n, DIR = O, BUS = SDMA_LL2, DEFAULT = LL_Tx_SrcRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA2_TX_Dst_Rdy = LL_Tx_DstRdy_n, DIR = I, BUS = SDMA_LL2, INITIALVAL = VCC, DEFAULT = LL_Tx_DstRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA2_RX_D = LL_Rx_Data, DIR = I, BUS = SDMA_LL2, INITIALVAL = GND, VEC = [0:31], DEFAULT = LL_Rx_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA2_RX_Rem = LL_Rx_Rem, DIR = I, BUS = SDMA_LL2, INITIALVAL = VCC, VEC = [0:3], DEFAULT = LL_Rx_Rem, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA2_RX_SOF = LL_Rx_SOF_n, DIR = I, BUS = SDMA_LL2, INITIALVAL = VCC, DEFAULT = LL_Rx_SOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA2_RX_EOF = LL_Rx_EOF_n, DIR = I, BUS = SDMA_LL2, INITIALVAL = VCC, DEFAULT = LL_Rx_EOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA2_RX_SOP = LL_Rx_SOP_n, DIR = I, BUS = SDMA_LL2, INITIALVAL = VCC, DEFAULT = LL_Rx_SOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA2_RX_EOP = LL_Rx_EOP_n, DIR = I, BUS = SDMA_LL2, INITIALVAL = VCC, DEFAULT = LL_Rx_EOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA2_RX_Src_Rdy = LL_Rx_SrcRdy_n, DIR = I, BUS = SDMA_LL2, INITIALVAL = VCC, DEFAULT = LL_Rx_SrcRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA2_RX_Dst_Rdy = LL_Rx_DstRdy_n, DIR = O, BUS = SDMA_LL2, DEFAULT = LL_Rx_DstRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_Rst = SPLB_Rst, DIR = I, BUS = SDMA_CTRL2, SIGIS = RST, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_PLB_ABus = PLB_ABus, DIR = I, BUS = SDMA_CTRL2, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_PLB_PAValid = PLB_PAValid, DIR = I, BUS = SDMA_CTRL2, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_PLB_SAValid = PLB_SAValid, DIR = I, BUS = SDMA_CTRL2, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_PLB_masterID = PLB_masterID, DIR = I, BUS = SDMA_CTRL2, VEC = [0:(C_SDMA_CTRL2_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_PLB_RNW = PLB_RNW, DIR = I, BUS = SDMA_CTRL2, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_PLB_BE = PLB_BE, DIR = I, BUS = SDMA_CTRL2, VEC = [0:((C_SDMA_CTRL2_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_PLB_UABus = PLB_UABus, DIR = I, BUS = SDMA_CTRL2, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SDMA_CTRL2, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SDMA_CTRL2, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_PLB_abort = PLB_abort, DIR = I, BUS = SDMA_CTRL2, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_PLB_busLock = PLB_busLock, DIR = I, BUS = SDMA_CTRL2, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_PLB_MSize = PLB_MSize, DIR = I, BUS = SDMA_CTRL2, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_PLB_size = PLB_size, DIR = I, BUS = SDMA_CTRL2, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_PLB_type = PLB_type, DIR = I, BUS = SDMA_CTRL2, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_PLB_lockErr = PLB_lockErr, DIR = I, BUS = SDMA_CTRL2, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SDMA_CTRL2, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_PLB_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SDMA_CTRL2, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SDMA_CTRL2, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_PLB_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SDMA_CTRL2, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_PLB_reqPri = PLB_reqPri, DIR = I, BUS = SDMA_CTRL2, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_PLB_TAttribute = PLB_TAttribute, DIR = I, BUS = SDMA_CTRL2, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SDMA_CTRL2, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SDMA_CTRL2, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_PLB_wrDBus = PLB_wrDBus, DIR = I, BUS = SDMA_CTRL2, VEC = [0:(C_SDMA_CTRL2_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_Sl_addrAck = Sl_addrAck, DIR = O, BUS = SDMA_CTRL2, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_Sl_SSize = Sl_SSize, DIR = O, BUS = SDMA_CTRL2, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_Sl_wait = Sl_wait, DIR = O, BUS = SDMA_CTRL2, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SDMA_CTRL2, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SDMA_CTRL2, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_Sl_wrComp = Sl_wrComp, DIR = O, BUS = SDMA_CTRL2, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SDMA_CTRL2, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_Sl_rdDBus = Sl_rdDBus, DIR = O, BUS = SDMA_CTRL2, VEC = [0:(C_SDMA_CTRL2_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SDMA_CTRL2, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SDMA_CTRL2, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_Sl_rdComp = Sl_rdComp, DIR = O, BUS = SDMA_CTRL2, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SDMA_CTRL2, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_Sl_MBusy = Sl_MBusy, DIR = O, BUS = SDMA_CTRL2, VEC = [0:(C_SDMA_CTRL2_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_Sl_MRdErr = Sl_MRdErr, DIR = O, BUS = SDMA_CTRL2, VEC = [0:(C_SDMA_CTRL2_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_Sl_MWrErr = Sl_MWrErr, DIR = O, BUS = SDMA_CTRL2, VEC = [0:(C_SDMA_CTRL2_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL2_Sl_MIRQ = Sl_MIRQ, DIR = O, BUS = SDMA_CTRL2, VEC = [0:(C_SDMA_CTRL2_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM2_Addr = Addr, DIR = I, BUS = MPMC_PIM2, VEC = [31:0], DEFAULT = Addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM2_AddrReq = AddrReq, DIR = I, BUS = MPMC_PIM2, DEFAULT = AddrReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM2_AddrAck = AddrAck, DIR = O, BUS = MPMC_PIM2, DEFAULT = AddrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM2_RNW = RNW, DIR = I, BUS = MPMC_PIM2, DEFAULT = RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM2_Size = Size, DIR = I, BUS = MPMC_PIM2, VEC = [3:0], DEFAULT = Size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM2_RdModWr = RdModWr, DIR = I, BUS = MPMC_PIM2, DEFAULT = RdModWr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM2_WrFIFO_Data = WrFIFO_Data, DIR = I, BUS = MPMC_PIM2, VEC = [(C_PIM2_DATA_WIDTH-1):0], DEFAULT = WrFIFO_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM2_WrFIFO_BE = WrFIFO_BE, DIR = I, BUS = MPMC_PIM2, VEC = [(C_PIM2_DATA_WIDTH/8-1):0], DEFAULT = WrFIFO_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM2_WrFIFO_Push = WrFIFO_Push, DIR = I, BUS = MPMC_PIM2, DEFAULT = WrFIFO_Push, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM2_RdFIFO_Data = RdFIFO_Data, DIR = O, BUS = MPMC_PIM2, VEC = [(C_PIM2_DATA_WIDTH-1):0], DEFAULT = RdFIFO_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM2_RdFIFO_Pop = RdFIFO_Pop, DIR = I, BUS = MPMC_PIM2, DEFAULT = RdFIFO_Pop, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM2_RdFIFO_RdWdAddr = RdFIFO_RdWdAddr, DIR = O, BUS = MPMC_PIM2, VEC = [3:0], DEFAULT = RdFIFO_RdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM2_WrFIFO_Empty = WrFIFO_Empty, DIR = O, BUS = MPMC_PIM2, DEFAULT = WrFIFO_Empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM2_WrFIFO_AlmostFull = WrFIFO_AlmostFull, DIR = O, BUS = MPMC_PIM2, DEFAULT = WrFIFO_AlmostFull, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM2_WrFIFO_Flush = WrFIFO_Flush, DIR = I, BUS = MPMC_PIM2, DEFAULT = WrFIFO_Flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM2_RdFIFO_Empty = RdFIFO_Empty, DIR = O, BUS = MPMC_PIM2, DEFAULT = RdFIFO_Empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM2_RdFIFO_Flush = RdFIFO_Flush, DIR = I, BUS = MPMC_PIM2, DEFAULT = RdFIFO_Flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM2_RdFIFO_Latency = RDFIFO_Latency, DIR = O, BUS = MPMC_PIM2, VEC = [1:0], DEFAULT = RDFIFO_Latency, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM2_InitDone = InitDone, DIR = O, BUS = MPMC_PIM2, DEFAULT = InitDone, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC2_MIMCReadNotWrite = MIMCREADNOTWRITE, DIR = I, BUS = PPC440MC2, DEFAULT = MIMCREADNOTWRITE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC2_MIMCAddress = MIMCADDRESS, DIR = I, BUS = PPC440MC2, VEC = [0:35], DEFAULT = MIMCADDRESS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC2_MIMCAddressValid = MIMCADDRESSVALID, DIR = I, BUS = PPC440MC2, DEFAULT = MIMCADDRESSVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC2_MIMCWriteData = MIMCWRITEDATA, DIR = I, BUS = PPC440MC2, VEC = [0:127], DEFAULT = MIMCWRITEDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC2_MIMCWriteDataValid = MIMCWRITEDATAVALID, DIR = I, BUS = PPC440MC2, DEFAULT = MIMCWRITEDATAVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC2_MIMCByteEnable = MIMCBYTEENABLE, DIR = I, BUS = PPC440MC2, VEC = [0:15], DEFAULT = MIMCBYTEENABLE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC2_MIMCBankConflict = MIMCBANKCONFLICT, DIR = I, BUS = PPC440MC2, DEFAULT = MIMCBANKCONFLICT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC2_MIMCRowConflict = MIMCROWCONFLICT, DIR = I, BUS = PPC440MC2, DEFAULT = MIMCROWCONFLICT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC2_MCMIReadData = MCMIREADDATA, DIR = O, BUS = PPC440MC2, VEC = [0:127], DEFAULT = MCMIREADDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC2_MCMIReadDataValid = MCMIREADDATAVALID, DIR = O, BUS = PPC440MC2, DEFAULT = MCMIREADDATAVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC2_MCMIReadDataErr = MCMIREADDATAERR, DIR = O, BUS = PPC440MC2, DEFAULT = MCMIREADDATAERR, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC2_MCMIAddrReadyToAccept = MCMIADDRREADYTOACCEPT, DIR = O, BUS = PPC440MC2, DEFAULT = MCMIADDRREADYTOACCEPT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC2_Cmd_Clk = cmd_clk, DIR = I, BUS = VFBC2, DEFAULT = cmd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC2_Cmd_Reset = cmd_reset, DIR = I, BUS = VFBC2, DEFAULT = cmd_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC2_Cmd_Data = cmd_data, DIR = I, BUS = VFBC2, VEC = [31:0], DEFAULT = cmd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC2_Cmd_Write = cmd_write, DIR = I, BUS = VFBC2, DEFAULT = cmd_write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC2_Cmd_End = cmd_end, DIR = I, BUS = VFBC2, DEFAULT = cmd_end, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC2_Cmd_Full = cmd_full, DIR = O, BUS = VFBC2, DEFAULT = cmd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC2_Cmd_Almost_Full = cmd_almost_full, DIR = O, BUS = VFBC2, DEFAULT = cmd_almost_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC2_Cmd_Idle = cmd_idle, DIR = O, BUS = VFBC2, DEFAULT = cmd_idle, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC2_Wd_Clk = wd_clk, DIR = I, BUS = VFBC2, DEFAULT = wd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC2_Wd_Reset = wd_reset, DIR = I, BUS = VFBC2, DEFAULT = wd_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC2_Wd_Write = wd_write, DIR = I, BUS = VFBC2, DEFAULT = wd_write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC2_Wd_End_Burst = wd_end_burst, DIR = I, BUS = VFBC2, DEFAULT = wd_end_burst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC2_Wd_Flush = wd_flush, DIR = I, BUS = VFBC2, DEFAULT = wd_flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC2_Wd_Data = wd_data, DIR = I, BUS = VFBC2, VEC = [C_VFBC2_RDWD_DATA_WIDTH-1:0], DEFAULT = wd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC2_Wd_Data_BE = wd_data_be, DIR = I, BUS = VFBC2, VEC = [C_VFBC2_RDWD_DATA_WIDTH/8-1:0], DEFAULT = wd_data_be, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC2_Wd_Full = wd_full, DIR = O, BUS = VFBC2, DEFAULT = wd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC2_Wd_Almost_Full = wd_almost_full, DIR = O, BUS = VFBC2, DEFAULT = wd_almost_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC2_Rd_Clk = rd_clk, DIR = I, BUS = VFBC2, DEFAULT = rd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC2_Rd_Reset = rd_reset, DIR = I, BUS = VFBC2, DEFAULT = rd_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC2_Rd_Read = rd_read, DIR = I, BUS = VFBC2, DEFAULT = rd_read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC2_Rd_End_Burst = rd_end_burst, DIR = I, BUS = VFBC2, DEFAULT = rd_end_burst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC2_Rd_Flush = rd_flush, DIR = I, BUS = VFBC2, DEFAULT = rd_flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC2_Rd_Data = rd_data, DIR = O, BUS = VFBC2, VEC = [C_VFBC2_RDWD_DATA_WIDTH-1:0], DEFAULT = rd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC2_Rd_Empty = rd_empty, DIR = O, BUS = VFBC2, DEFAULT = rd_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC2_Rd_Almost_Empty = rd_almost_empty, DIR = O, BUS = VFBC2, DEFAULT = rd_almost_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB2_cmd_clk = cmd_clk, DIR = I, BUS = MCB2, DEFAULT = cmd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB2_cmd_en = cmd_en, DIR = I, BUS = MCB2, DEFAULT = cmd_en, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB2_cmd_instr = cmd_instr, DIR = I, BUS = MCB2, VEC = [2:0], DEFAULT = cmd_instr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB2_cmd_bl = cmd_bl, DIR = I, BUS = MCB2, VEC = [5:0], DEFAULT = cmd_bl, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB2_cmd_byte_addr = cmd_byte_addr, DIR = I, BUS = MCB2, VEC = [29:0], DEFAULT = cmd_byte_addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB2_cmd_empty = cmd_empty, DIR = O, BUS = MCB2, DEFAULT = cmd_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB2_cmd_full = cmd_full, DIR = O, BUS = MCB2, DEFAULT = cmd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB2_wr_clk = wr_clk, DIR = I, BUS = MCB2, DEFAULT = wr_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB2_wr_en = wr_en, DIR = I, BUS = MCB2, DEFAULT = wr_en, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB2_wr_mask = wr_mask, DIR = I, BUS = MCB2, VEC = [C_PIM2_DATA_WIDTH/8-1:0], DEFAULT = wr_mask, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB2_wr_data = wr_data, DIR = I, BUS = MCB2, VEC = [C_PIM2_DATA_WIDTH-1:0], DEFAULT = wr_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB2_wr_full = wr_full, DIR = O, BUS = MCB2, DEFAULT = wr_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB2_wr_empty = wr_empty, DIR = O, BUS = MCB2, DEFAULT = wr_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB2_wr_count = wr_count, DIR = O, BUS = MCB2, VEC = [6:0], DEFAULT = wr_count, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB2_wr_underrun = wr_underrun, DIR = O, BUS = MCB2, DEFAULT = wr_underrun, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB2_wr_error = wr_error, DIR = O, BUS = MCB2, DEFAULT = wr_error, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB2_rd_clk = rd_clk, DIR = I, BUS = MCB2, DEFAULT = rd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB2_rd_en = rd_en, DIR = I, BUS = MCB2, DEFAULT = rd_en, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB2_rd_data = rd_data, DIR = O, BUS = MCB2, VEC = [C_PIM2_DATA_WIDTH-1:0], DEFAULT = rd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB2_rd_full = rd_full, DIR = O, BUS = MCB2, DEFAULT = rd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB2_rd_empty = rd_empty, DIR = O, BUS = MCB2, DEFAULT = rd_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB2_rd_count = rd_count, DIR = O, BUS = MCB2, VEC = [6:0], DEFAULT = rd_count, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB2_rd_overflow = rd_overflow, DIR = O, BUS = MCB2, DEFAULT = rd_overflow, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB2_rd_error = rd_error, DIR = O, BUS = MCB2, DEFAULT = rd_error, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_M_Clk = FSL_M_Clk, DIR = I, BUS = XCL3, SIGIS = CLK, INITIALVAL = VCC, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_M_Write = FSL_M_Write, DIR = I, BUS = XCL3, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_M_Data = FSL_M_Data, DIR = I, BUS = XCL3, VEC = [0:31], DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_M_Control = FSL_M_Control, DIR = I, BUS = XCL3, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_M_Full = FSL_M_Full, DIR = O, BUS = XCL3, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_S_Clk = FSL_S_Clk, DIR = I, BUS = XCL3, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_S_Read = FSL_S_Read, DIR = I, BUS = XCL3, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_S_Data = FSL_S_Data, DIR = O, BUS = XCL3, VEC = [0:31], DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_S_Control = FSL_S_Control, DIR = O, BUS = XCL3, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_S_Exists = FSL_S_Exists, DIR = O, BUS = XCL3, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_B_M_Clk = FSL_M_Clk, DIR = I, BUS = XCL3_B, SIGIS = CLK, INITIALVAL = VCC, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_B_M_Write = FSL_M_Write, DIR = I, BUS = XCL3_B, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_B_M_Data = FSL_M_Data, DIR = I, BUS = XCL3_B, VEC = [0:31], DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_B_M_Control = FSL_M_Control, DIR = I, BUS = XCL3_B, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_B_M_Full = FSL_M_Full, DIR = O, BUS = XCL3_B, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_B_S_Clk = FSL_S_Clk, DIR = I, BUS = XCL3_B, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_B_S_Read = FSL_S_Read, DIR = I, BUS = XCL3_B, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_B_S_Data = FSL_S_Data, DIR = O, BUS = XCL3_B, VEC = [0:31], DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_B_S_Control = FSL_S_Control, DIR = O, BUS = XCL3_B, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL3_B_S_Exists = FSL_S_Exists, DIR = O, BUS = XCL3_B, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_Rst = SPLB_Rst, DIR = I, BUS = SPLB3, SIGIS = RST, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_PLB_ABus = PLB_ABus, DIR = I, BUS = SPLB3, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB3, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB3, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_PLB_masterID = PLB_masterID, DIR = I, BUS = SPLB3, VEC = [0:(C_SPLB3_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB3, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_PLB_BE = PLB_BE, DIR = I, BUS = SPLB3, VEC = [0:((C_SPLB3_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_PLB_UABus = PLB_UABus, DIR = I, BUS = SPLB3, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB3, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB3, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_PLB_abort = PLB_abort, DIR = I, BUS = SPLB3, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB3, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_PLB_MSize = PLB_MSize, DIR = I, BUS = SPLB3, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_PLB_size = PLB_size, DIR = I, BUS = SPLB3, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_PLB_type = PLB_type, DIR = I, BUS = SPLB3, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB3, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB3, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_PLB_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SPLB3, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB3, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_PLB_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SPLB3, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_PLB_reqPri = PLB_reqPri, DIR = I, BUS = SPLB3, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_PLB_TAttribute = PLB_TAttribute, DIR = I, BUS = SPLB3, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB3, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB3, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_PLB_wrDBus = PLB_wrDBus, DIR = I, BUS = SPLB3, VEC = [0:(C_SPLB3_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB3, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_Sl_SSize = Sl_SSize, DIR = O, BUS = SPLB3, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_Sl_wait = Sl_wait, DIR = O, BUS = SPLB3, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB3, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB3, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB3, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB3, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_Sl_rdDBus = Sl_rdDBus, DIR = O, BUS = SPLB3, VEC = [0:(C_SPLB3_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SPLB3, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB3, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB3, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB3, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_Sl_MBusy = Sl_MBusy, DIR = O, BUS = SPLB3, VEC = [0:(C_SPLB3_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_Sl_MRdErr = Sl_MRdErr, DIR = O, BUS = SPLB3, VEC = [0:(C_SPLB3_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_Sl_MWrErr = Sl_MWrErr, DIR = O, BUS = SPLB3, VEC = [0:(C_SPLB3_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB3_Sl_MIRQ = Sl_MIRQ, DIR = O, BUS = SPLB3, VEC = [0:(C_SPLB3_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA3_RstOut = LL_RST_ACK, DIR = O, BUS = SDMA_LL3, DEFAULT = LL_RST_ACK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA3_TX_D = LL_Tx_Data, DIR = O, BUS = SDMA_LL3, VEC = [0:31], DEFAULT = LL_Tx_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA3_TX_Rem = LL_Tx_Rem, DIR = O, BUS = SDMA_LL3, VEC = [0:3], DEFAULT = LL_Tx_Rem, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA3_TX_SOF = LL_Tx_SOF_n, DIR = O, BUS = SDMA_LL3, DEFAULT = LL_Tx_SOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA3_TX_EOF = LL_Tx_EOF_n, DIR = O, BUS = SDMA_LL3, DEFAULT = LL_Tx_EOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA3_TX_SOP = LL_Tx_SOP_n, DIR = O, BUS = SDMA_LL3, DEFAULT = LL_Tx_SOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA3_TX_EOP = LL_Tx_EOP_n, DIR = O, BUS = SDMA_LL3, DEFAULT = LL_Tx_EOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA3_TX_Src_Rdy = LL_Tx_SrcRdy_n, DIR = O, BUS = SDMA_LL3, DEFAULT = LL_Tx_SrcRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA3_TX_Dst_Rdy = LL_Tx_DstRdy_n, DIR = I, BUS = SDMA_LL3, INITIALVAL = VCC, DEFAULT = LL_Tx_DstRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA3_RX_D = LL_Rx_Data, DIR = I, BUS = SDMA_LL3, INITIALVAL = GND, VEC = [0:31], DEFAULT = LL_Rx_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA3_RX_Rem = LL_Rx_Rem, DIR = I, BUS = SDMA_LL3, INITIALVAL = VCC, VEC = [0:3], DEFAULT = LL_Rx_Rem, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA3_RX_SOF = LL_Rx_SOF_n, DIR = I, BUS = SDMA_LL3, INITIALVAL = VCC, DEFAULT = LL_Rx_SOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA3_RX_EOF = LL_Rx_EOF_n, DIR = I, BUS = SDMA_LL3, INITIALVAL = VCC, DEFAULT = LL_Rx_EOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA3_RX_SOP = LL_Rx_SOP_n, DIR = I, BUS = SDMA_LL3, INITIALVAL = VCC, DEFAULT = LL_Rx_SOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA3_RX_EOP = LL_Rx_EOP_n, DIR = I, BUS = SDMA_LL3, INITIALVAL = VCC, DEFAULT = LL_Rx_EOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA3_RX_Src_Rdy = LL_Rx_SrcRdy_n, DIR = I, BUS = SDMA_LL3, INITIALVAL = VCC, DEFAULT = LL_Rx_SrcRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA3_RX_Dst_Rdy = LL_Rx_DstRdy_n, DIR = O, BUS = SDMA_LL3, DEFAULT = LL_Rx_DstRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_Rst = SPLB_Rst, DIR = I, BUS = SDMA_CTRL3, SIGIS = RST, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_PLB_ABus = PLB_ABus, DIR = I, BUS = SDMA_CTRL3, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_PLB_PAValid = PLB_PAValid, DIR = I, BUS = SDMA_CTRL3, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_PLB_SAValid = PLB_SAValid, DIR = I, BUS = SDMA_CTRL3, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_PLB_masterID = PLB_masterID, DIR = I, BUS = SDMA_CTRL3, VEC = [0:(C_SDMA_CTRL3_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_PLB_RNW = PLB_RNW, DIR = I, BUS = SDMA_CTRL3, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_PLB_BE = PLB_BE, DIR = I, BUS = SDMA_CTRL3, VEC = [0:((C_SDMA_CTRL3_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_PLB_UABus = PLB_UABus, DIR = I, BUS = SDMA_CTRL3, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SDMA_CTRL3, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SDMA_CTRL3, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_PLB_abort = PLB_abort, DIR = I, BUS = SDMA_CTRL3, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_PLB_busLock = PLB_busLock, DIR = I, BUS = SDMA_CTRL3, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_PLB_MSize = PLB_MSize, DIR = I, BUS = SDMA_CTRL3, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_PLB_size = PLB_size, DIR = I, BUS = SDMA_CTRL3, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_PLB_type = PLB_type, DIR = I, BUS = SDMA_CTRL3, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_PLB_lockErr = PLB_lockErr, DIR = I, BUS = SDMA_CTRL3, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SDMA_CTRL3, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_PLB_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SDMA_CTRL3, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SDMA_CTRL3, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_PLB_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SDMA_CTRL3, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_PLB_reqPri = PLB_reqPri, DIR = I, BUS = SDMA_CTRL3, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_PLB_TAttribute = PLB_TAttribute, DIR = I, BUS = SDMA_CTRL3, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SDMA_CTRL3, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SDMA_CTRL3, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_PLB_wrDBus = PLB_wrDBus, DIR = I, BUS = SDMA_CTRL3, VEC = [0:(C_SDMA_CTRL3_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_Sl_addrAck = Sl_addrAck, DIR = O, BUS = SDMA_CTRL3, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_Sl_SSize = Sl_SSize, DIR = O, BUS = SDMA_CTRL3, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_Sl_wait = Sl_wait, DIR = O, BUS = SDMA_CTRL3, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SDMA_CTRL3, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SDMA_CTRL3, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_Sl_wrComp = Sl_wrComp, DIR = O, BUS = SDMA_CTRL3, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SDMA_CTRL3, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_Sl_rdDBus = Sl_rdDBus, DIR = O, BUS = SDMA_CTRL3, VEC = [0:(C_SDMA_CTRL3_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SDMA_CTRL3, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SDMA_CTRL3, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_Sl_rdComp = Sl_rdComp, DIR = O, BUS = SDMA_CTRL3, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SDMA_CTRL3, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_Sl_MBusy = Sl_MBusy, DIR = O, BUS = SDMA_CTRL3, VEC = [0:(C_SDMA_CTRL3_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_Sl_MRdErr = Sl_MRdErr, DIR = O, BUS = SDMA_CTRL3, VEC = [0:(C_SDMA_CTRL3_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_Sl_MWrErr = Sl_MWrErr, DIR = O, BUS = SDMA_CTRL3, VEC = [0:(C_SDMA_CTRL3_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL3_Sl_MIRQ = Sl_MIRQ, DIR = O, BUS = SDMA_CTRL3, VEC = [0:(C_SDMA_CTRL3_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM3_Addr = Addr, DIR = I, BUS = MPMC_PIM3, VEC = [31:0], DEFAULT = Addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM3_AddrReq = AddrReq, DIR = I, BUS = MPMC_PIM3, DEFAULT = AddrReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM3_AddrAck = AddrAck, DIR = O, BUS = MPMC_PIM3, DEFAULT = AddrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM3_RNW = RNW, DIR = I, BUS = MPMC_PIM3, DEFAULT = RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM3_Size = Size, DIR = I, BUS = MPMC_PIM3, VEC = [3:0], DEFAULT = Size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM3_RdModWr = RdModWr, DIR = I, BUS = MPMC_PIM3, DEFAULT = RdModWr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM3_WrFIFO_Data = WrFIFO_Data, DIR = I, BUS = MPMC_PIM3, VEC = [(C_PIM3_DATA_WIDTH-1):0], DEFAULT = WrFIFO_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM3_WrFIFO_BE = WrFIFO_BE, DIR = I, BUS = MPMC_PIM3, VEC = [(C_PIM3_DATA_WIDTH/8-1):0], DEFAULT = WrFIFO_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM3_WrFIFO_Push = WrFIFO_Push, DIR = I, BUS = MPMC_PIM3, DEFAULT = WrFIFO_Push, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM3_RdFIFO_Data = RdFIFO_Data, DIR = O, BUS = MPMC_PIM3, VEC = [(C_PIM3_DATA_WIDTH-1):0], DEFAULT = RdFIFO_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM3_RdFIFO_Pop = RdFIFO_Pop, DIR = I, BUS = MPMC_PIM3, DEFAULT = RdFIFO_Pop, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM3_RdFIFO_RdWdAddr = RdFIFO_RdWdAddr, DIR = O, BUS = MPMC_PIM3, VEC = [3:0], DEFAULT = RdFIFO_RdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM3_WrFIFO_Empty = WrFIFO_Empty, DIR = O, BUS = MPMC_PIM3, DEFAULT = WrFIFO_Empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM3_WrFIFO_AlmostFull = WrFIFO_AlmostFull, DIR = O, BUS = MPMC_PIM3, DEFAULT = WrFIFO_AlmostFull, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM3_WrFIFO_Flush = WrFIFO_Flush, DIR = I, BUS = MPMC_PIM3, DEFAULT = WrFIFO_Flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM3_RdFIFO_Empty = RdFIFO_Empty, DIR = O, BUS = MPMC_PIM3, DEFAULT = RdFIFO_Empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM3_RdFIFO_Flush = RdFIFO_Flush, DIR = I, BUS = MPMC_PIM3, DEFAULT = RdFIFO_Flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM3_RdFIFO_Latency = RDFIFO_Latency, DIR = O, BUS = MPMC_PIM3, VEC = [1:0], DEFAULT = RDFIFO_Latency, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM3_InitDone = InitDone, DIR = O, BUS = MPMC_PIM3, DEFAULT = InitDone, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC3_MIMCReadNotWrite = MIMCREADNOTWRITE, DIR = I, BUS = PPC440MC3, DEFAULT = MIMCREADNOTWRITE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC3_MIMCAddress = MIMCADDRESS, DIR = I, BUS = PPC440MC3, VEC = [0:35], DEFAULT = MIMCADDRESS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC3_MIMCAddressValid = MIMCADDRESSVALID, DIR = I, BUS = PPC440MC3, DEFAULT = MIMCADDRESSVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC3_MIMCWriteData = MIMCWRITEDATA, DIR = I, BUS = PPC440MC3, VEC = [0:127], DEFAULT = MIMCWRITEDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC3_MIMCWriteDataValid = MIMCWRITEDATAVALID, DIR = I, BUS = PPC440MC3, DEFAULT = MIMCWRITEDATAVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC3_MIMCByteEnable = MIMCBYTEENABLE, DIR = I, BUS = PPC440MC3, VEC = [0:15], DEFAULT = MIMCBYTEENABLE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC3_MIMCBankConflict = MIMCBANKCONFLICT, DIR = I, BUS = PPC440MC3, DEFAULT = MIMCBANKCONFLICT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC3_MIMCRowConflict = MIMCROWCONFLICT, DIR = I, BUS = PPC440MC3, DEFAULT = MIMCROWCONFLICT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC3_MCMIReadData = MCMIREADDATA, DIR = O, BUS = PPC440MC3, VEC = [0:127], DEFAULT = MCMIREADDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC3_MCMIReadDataValid = MCMIREADDATAVALID, DIR = O, BUS = PPC440MC3, DEFAULT = MCMIREADDATAVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC3_MCMIReadDataErr = MCMIREADDATAERR, DIR = O, BUS = PPC440MC3, DEFAULT = MCMIREADDATAERR, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC3_MCMIAddrReadyToAccept = MCMIADDRREADYTOACCEPT, DIR = O, BUS = PPC440MC3, DEFAULT = MCMIADDRREADYTOACCEPT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC3_Cmd_Clk = cmd_clk, DIR = I, BUS = VFBC3, DEFAULT = cmd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC3_Cmd_Reset = cmd_reset, DIR = I, BUS = VFBC3, DEFAULT = cmd_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC3_Cmd_Data = cmd_data, DIR = I, BUS = VFBC3, VEC = [31:0], DEFAULT = cmd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC3_Cmd_Write = cmd_write, DIR = I, BUS = VFBC3, DEFAULT = cmd_write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC3_Cmd_End = cmd_end, DIR = I, BUS = VFBC3, DEFAULT = cmd_end, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC3_Cmd_Full = cmd_full, DIR = O, BUS = VFBC3, DEFAULT = cmd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC3_Cmd_Almost_Full = cmd_almost_full, DIR = O, BUS = VFBC3, DEFAULT = cmd_almost_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC3_Cmd_Idle = cmd_idle, DIR = O, BUS = VFBC3, DEFAULT = cmd_idle, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC3_Wd_Clk = wd_clk, DIR = I, BUS = VFBC3, DEFAULT = wd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC3_Wd_Reset = wd_reset, DIR = I, BUS = VFBC3, DEFAULT = wd_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC3_Wd_Write = wd_write, DIR = I, BUS = VFBC3, DEFAULT = wd_write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC3_Wd_End_Burst = wd_end_burst, DIR = I, BUS = VFBC3, DEFAULT = wd_end_burst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC3_Wd_Flush = wd_flush, DIR = I, BUS = VFBC3, DEFAULT = wd_flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC3_Wd_Data = wd_data, DIR = I, BUS = VFBC3, VEC = [C_VFBC3_RDWD_DATA_WIDTH-1:0], DEFAULT = wd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC3_Wd_Data_BE = wd_data_be, DIR = I, BUS = VFBC3, VEC = [C_VFBC3_RDWD_DATA_WIDTH/8-1:0], DEFAULT = wd_data_be, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC3_Wd_Full = wd_full, DIR = O, BUS = VFBC3, DEFAULT = wd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC3_Wd_Almost_Full = wd_almost_full, DIR = O, BUS = VFBC3, DEFAULT = wd_almost_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC3_Rd_Clk = rd_clk, DIR = I, BUS = VFBC3, DEFAULT = rd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC3_Rd_Reset = rd_reset, DIR = I, BUS = VFBC3, DEFAULT = rd_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC3_Rd_Read = rd_read, DIR = I, BUS = VFBC3, DEFAULT = rd_read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC3_Rd_End_Burst = rd_end_burst, DIR = I, BUS = VFBC3, DEFAULT = rd_end_burst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC3_Rd_Flush = rd_flush, DIR = I, BUS = VFBC3, DEFAULT = rd_flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC3_Rd_Data = rd_data, DIR = O, BUS = VFBC3, VEC = [C_VFBC3_RDWD_DATA_WIDTH-1:0], DEFAULT = rd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC3_Rd_Empty = rd_empty, DIR = O, BUS = VFBC3, DEFAULT = rd_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC3_Rd_Almost_Empty = rd_almost_empty, DIR = O, BUS = VFBC3, DEFAULT = rd_almost_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB3_cmd_clk = cmd_clk, DIR = I, BUS = MCB3, DEFAULT = cmd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB3_cmd_en = cmd_en, DIR = I, BUS = MCB3, DEFAULT = cmd_en, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB3_cmd_instr = cmd_instr, DIR = I, BUS = MCB3, VEC = [2:0], DEFAULT = cmd_instr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB3_cmd_bl = cmd_bl, DIR = I, BUS = MCB3, VEC = [5:0], DEFAULT = cmd_bl, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB3_cmd_byte_addr = cmd_byte_addr, DIR = I, BUS = MCB3, VEC = [29:0], DEFAULT = cmd_byte_addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB3_cmd_empty = cmd_empty, DIR = O, BUS = MCB3, DEFAULT = cmd_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB3_cmd_full = cmd_full, DIR = O, BUS = MCB3, DEFAULT = cmd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB3_wr_clk = wr_clk, DIR = I, BUS = MCB3, DEFAULT = wr_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB3_wr_en = wr_en, DIR = I, BUS = MCB3, DEFAULT = wr_en, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB3_wr_mask = wr_mask, DIR = I, BUS = MCB3, VEC = [C_PIM3_DATA_WIDTH/8-1:0], DEFAULT = wr_mask, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB3_wr_data = wr_data, DIR = I, BUS = MCB3, VEC = [C_PIM3_DATA_WIDTH-1:0], DEFAULT = wr_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB3_wr_full = wr_full, DIR = O, BUS = MCB3, DEFAULT = wr_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB3_wr_empty = wr_empty, DIR = O, BUS = MCB3, DEFAULT = wr_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB3_wr_count = wr_count, DIR = O, BUS = MCB3, VEC = [6:0], DEFAULT = wr_count, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB3_wr_underrun = wr_underrun, DIR = O, BUS = MCB3, DEFAULT = wr_underrun, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB3_wr_error = wr_error, DIR = O, BUS = MCB3, DEFAULT = wr_error, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB3_rd_clk = rd_clk, DIR = I, BUS = MCB3, DEFAULT = rd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB3_rd_en = rd_en, DIR = I, BUS = MCB3, DEFAULT = rd_en, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB3_rd_data = rd_data, DIR = O, BUS = MCB3, VEC = [C_PIM3_DATA_WIDTH-1:0], DEFAULT = rd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB3_rd_full = rd_full, DIR = O, BUS = MCB3, DEFAULT = rd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB3_rd_empty = rd_empty, DIR = O, BUS = MCB3, DEFAULT = rd_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB3_rd_count = rd_count, DIR = O, BUS = MCB3, VEC = [6:0], DEFAULT = rd_count, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB3_rd_overflow = rd_overflow, DIR = O, BUS = MCB3, DEFAULT = rd_overflow, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB3_rd_error = rd_error, DIR = O, BUS = MCB3, DEFAULT = rd_error, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_M_Clk = FSL_M_Clk, DIR = I, BUS = XCL4, SIGIS = CLK, INITIALVAL = VCC, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_M_Write = FSL_M_Write, DIR = I, BUS = XCL4, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_M_Data = FSL_M_Data, DIR = I, BUS = XCL4, VEC = [0:31], DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_M_Control = FSL_M_Control, DIR = I, BUS = XCL4, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_M_Full = FSL_M_Full, DIR = O, BUS = XCL4, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_S_Clk = FSL_S_Clk, DIR = I, BUS = XCL4, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_S_Read = FSL_S_Read, DIR = I, BUS = XCL4, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_S_Data = FSL_S_Data, DIR = O, BUS = XCL4, VEC = [0:31], DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_S_Control = FSL_S_Control, DIR = O, BUS = XCL4, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_S_Exists = FSL_S_Exists, DIR = O, BUS = XCL4, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_B_M_Clk = FSL_M_Clk, DIR = I, BUS = XCL4_B, SIGIS = CLK, INITIALVAL = VCC, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_B_M_Write = FSL_M_Write, DIR = I, BUS = XCL4_B, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_B_M_Data = FSL_M_Data, DIR = I, BUS = XCL4_B, VEC = [0:31], DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_B_M_Control = FSL_M_Control, DIR = I, BUS = XCL4_B, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_B_M_Full = FSL_M_Full, DIR = O, BUS = XCL4_B, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_B_S_Clk = FSL_S_Clk, DIR = I, BUS = XCL4_B, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_B_S_Read = FSL_S_Read, DIR = I, BUS = XCL4_B, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_B_S_Data = FSL_S_Data, DIR = O, BUS = XCL4_B, VEC = [0:31], DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_B_S_Control = FSL_S_Control, DIR = O, BUS = XCL4_B, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL4_B_S_Exists = FSL_S_Exists, DIR = O, BUS = XCL4_B, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_Rst = SPLB_Rst, DIR = I, BUS = SPLB4, SIGIS = RST, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_PLB_ABus = PLB_ABus, DIR = I, BUS = SPLB4, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB4, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB4, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_PLB_masterID = PLB_masterID, DIR = I, BUS = SPLB4, VEC = [0:(C_SPLB4_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB4, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_PLB_BE = PLB_BE, DIR = I, BUS = SPLB4, VEC = [0:((C_SPLB4_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_PLB_UABus = PLB_UABus, DIR = I, BUS = SPLB4, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB4, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB4, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_PLB_abort = PLB_abort, DIR = I, BUS = SPLB4, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB4, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_PLB_MSize = PLB_MSize, DIR = I, BUS = SPLB4, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_PLB_size = PLB_size, DIR = I, BUS = SPLB4, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_PLB_type = PLB_type, DIR = I, BUS = SPLB4, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB4, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB4, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_PLB_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SPLB4, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB4, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_PLB_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SPLB4, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_PLB_reqPri = PLB_reqPri, DIR = I, BUS = SPLB4, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_PLB_TAttribute = PLB_TAttribute, DIR = I, BUS = SPLB4, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB4, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB4, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_PLB_wrDBus = PLB_wrDBus, DIR = I, BUS = SPLB4, VEC = [0:(C_SPLB4_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB4, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_Sl_SSize = Sl_SSize, DIR = O, BUS = SPLB4, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_Sl_wait = Sl_wait, DIR = O, BUS = SPLB4, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB4, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB4, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB4, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB4, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_Sl_rdDBus = Sl_rdDBus, DIR = O, BUS = SPLB4, VEC = [0:(C_SPLB4_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SPLB4, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB4, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB4, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB4, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_Sl_MBusy = Sl_MBusy, DIR = O, BUS = SPLB4, VEC = [0:(C_SPLB4_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_Sl_MRdErr = Sl_MRdErr, DIR = O, BUS = SPLB4, VEC = [0:(C_SPLB4_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_Sl_MWrErr = Sl_MWrErr, DIR = O, BUS = SPLB4, VEC = [0:(C_SPLB4_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB4_Sl_MIRQ = Sl_MIRQ, DIR = O, BUS = SPLB4, VEC = [0:(C_SPLB4_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA4_RstOut = LL_RST_ACK, DIR = O, BUS = SDMA_LL4, DEFAULT = LL_RST_ACK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA4_TX_D = LL_Tx_Data, DIR = O, BUS = SDMA_LL4, VEC = [0:31], DEFAULT = LL_Tx_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA4_TX_Rem = LL_Tx_Rem, DIR = O, BUS = SDMA_LL4, VEC = [0:3], DEFAULT = LL_Tx_Rem, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA4_TX_SOF = LL_Tx_SOF_n, DIR = O, BUS = SDMA_LL4, DEFAULT = LL_Tx_SOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA4_TX_EOF = LL_Tx_EOF_n, DIR = O, BUS = SDMA_LL4, DEFAULT = LL_Tx_EOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA4_TX_SOP = LL_Tx_SOP_n, DIR = O, BUS = SDMA_LL4, DEFAULT = LL_Tx_SOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA4_TX_EOP = LL_Tx_EOP_n, DIR = O, BUS = SDMA_LL4, DEFAULT = LL_Tx_EOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA4_TX_Src_Rdy = LL_Tx_SrcRdy_n, DIR = O, BUS = SDMA_LL4, DEFAULT = LL_Tx_SrcRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA4_TX_Dst_Rdy = LL_Tx_DstRdy_n, DIR = I, BUS = SDMA_LL4, INITIALVAL = VCC, DEFAULT = LL_Tx_DstRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA4_RX_D = LL_Rx_Data, DIR = I, BUS = SDMA_LL4, INITIALVAL = GND, VEC = [0:31], DEFAULT = LL_Rx_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA4_RX_Rem = LL_Rx_Rem, DIR = I, BUS = SDMA_LL4, INITIALVAL = VCC, VEC = [0:3], DEFAULT = LL_Rx_Rem, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA4_RX_SOF = LL_Rx_SOF_n, DIR = I, BUS = SDMA_LL4, INITIALVAL = VCC, DEFAULT = LL_Rx_SOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA4_RX_EOF = LL_Rx_EOF_n, DIR = I, BUS = SDMA_LL4, INITIALVAL = VCC, DEFAULT = LL_Rx_EOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA4_RX_SOP = LL_Rx_SOP_n, DIR = I, BUS = SDMA_LL4, INITIALVAL = VCC, DEFAULT = LL_Rx_SOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA4_RX_EOP = LL_Rx_EOP_n, DIR = I, BUS = SDMA_LL4, INITIALVAL = VCC, DEFAULT = LL_Rx_EOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA4_RX_Src_Rdy = LL_Rx_SrcRdy_n, DIR = I, BUS = SDMA_LL4, INITIALVAL = VCC, DEFAULT = LL_Rx_SrcRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA4_RX_Dst_Rdy = LL_Rx_DstRdy_n, DIR = O, BUS = SDMA_LL4, DEFAULT = LL_Rx_DstRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_Rst = SPLB_Rst, DIR = I, BUS = SDMA_CTRL4, SIGIS = RST, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_PLB_ABus = PLB_ABus, DIR = I, BUS = SDMA_CTRL4, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_PLB_PAValid = PLB_PAValid, DIR = I, BUS = SDMA_CTRL4, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_PLB_SAValid = PLB_SAValid, DIR = I, BUS = SDMA_CTRL4, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_PLB_masterID = PLB_masterID, DIR = I, BUS = SDMA_CTRL4, VEC = [0:(C_SDMA_CTRL4_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_PLB_RNW = PLB_RNW, DIR = I, BUS = SDMA_CTRL4, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_PLB_BE = PLB_BE, DIR = I, BUS = SDMA_CTRL4, VEC = [0:((C_SDMA_CTRL4_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_PLB_UABus = PLB_UABus, DIR = I, BUS = SDMA_CTRL4, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SDMA_CTRL4, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SDMA_CTRL4, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_PLB_abort = PLB_abort, DIR = I, BUS = SDMA_CTRL4, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_PLB_busLock = PLB_busLock, DIR = I, BUS = SDMA_CTRL4, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_PLB_MSize = PLB_MSize, DIR = I, BUS = SDMA_CTRL4, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_PLB_size = PLB_size, DIR = I, BUS = SDMA_CTRL4, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_PLB_type = PLB_type, DIR = I, BUS = SDMA_CTRL4, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_PLB_lockErr = PLB_lockErr, DIR = I, BUS = SDMA_CTRL4, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SDMA_CTRL4, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_PLB_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SDMA_CTRL4, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SDMA_CTRL4, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_PLB_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SDMA_CTRL4, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_PLB_reqPri = PLB_reqPri, DIR = I, BUS = SDMA_CTRL4, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_PLB_TAttribute = PLB_TAttribute, DIR = I, BUS = SDMA_CTRL4, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SDMA_CTRL4, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SDMA_CTRL4, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_PLB_wrDBus = PLB_wrDBus, DIR = I, BUS = SDMA_CTRL4, VEC = [0:(C_SDMA_CTRL4_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_Sl_addrAck = Sl_addrAck, DIR = O, BUS = SDMA_CTRL4, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_Sl_SSize = Sl_SSize, DIR = O, BUS = SDMA_CTRL4, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_Sl_wait = Sl_wait, DIR = O, BUS = SDMA_CTRL4, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SDMA_CTRL4, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SDMA_CTRL4, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_Sl_wrComp = Sl_wrComp, DIR = O, BUS = SDMA_CTRL4, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SDMA_CTRL4, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_Sl_rdDBus = Sl_rdDBus, DIR = O, BUS = SDMA_CTRL4, VEC = [0:(C_SDMA_CTRL4_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SDMA_CTRL4, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SDMA_CTRL4, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_Sl_rdComp = Sl_rdComp, DIR = O, BUS = SDMA_CTRL4, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SDMA_CTRL4, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_Sl_MBusy = Sl_MBusy, DIR = O, BUS = SDMA_CTRL4, VEC = [0:(C_SDMA_CTRL4_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_Sl_MRdErr = Sl_MRdErr, DIR = O, BUS = SDMA_CTRL4, VEC = [0:(C_SDMA_CTRL4_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_Sl_MWrErr = Sl_MWrErr, DIR = O, BUS = SDMA_CTRL4, VEC = [0:(C_SDMA_CTRL4_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL4_Sl_MIRQ = Sl_MIRQ, DIR = O, BUS = SDMA_CTRL4, VEC = [0:(C_SDMA_CTRL4_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM4_Addr = Addr, DIR = I, BUS = MPMC_PIM4, VEC = [31:0], DEFAULT = Addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM4_AddrReq = AddrReq, DIR = I, BUS = MPMC_PIM4, DEFAULT = AddrReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM4_AddrAck = AddrAck, DIR = O, BUS = MPMC_PIM4, DEFAULT = AddrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM4_RNW = RNW, DIR = I, BUS = MPMC_PIM4, DEFAULT = RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM4_Size = Size, DIR = I, BUS = MPMC_PIM4, VEC = [3:0], DEFAULT = Size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM4_RdModWr = RdModWr, DIR = I, BUS = MPMC_PIM4, DEFAULT = RdModWr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM4_WrFIFO_Data = WrFIFO_Data, DIR = I, BUS = MPMC_PIM4, VEC = [(C_PIM4_DATA_WIDTH-1):0], DEFAULT = WrFIFO_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM4_WrFIFO_BE = WrFIFO_BE, DIR = I, BUS = MPMC_PIM4, VEC = [(C_PIM4_DATA_WIDTH/8-1):0], DEFAULT = WrFIFO_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM4_WrFIFO_Push = WrFIFO_Push, DIR = I, BUS = MPMC_PIM4, DEFAULT = WrFIFO_Push, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM4_RdFIFO_Data = RdFIFO_Data, DIR = O, BUS = MPMC_PIM4, VEC = [(C_PIM4_DATA_WIDTH-1):0], DEFAULT = RdFIFO_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM4_RdFIFO_Pop = RdFIFO_Pop, DIR = I, BUS = MPMC_PIM4, DEFAULT = RdFIFO_Pop, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM4_RdFIFO_RdWdAddr = RdFIFO_RdWdAddr, DIR = O, BUS = MPMC_PIM4, VEC = [3:0], DEFAULT = RdFIFO_RdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM4_WrFIFO_Empty = WrFIFO_Empty, DIR = O, BUS = MPMC_PIM4, DEFAULT = WrFIFO_Empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM4_WrFIFO_AlmostFull = WrFIFO_AlmostFull, DIR = O, BUS = MPMC_PIM4, DEFAULT = WrFIFO_AlmostFull, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM4_WrFIFO_Flush = WrFIFO_Flush, DIR = I, BUS = MPMC_PIM4, DEFAULT = WrFIFO_Flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM4_RdFIFO_Empty = RdFIFO_Empty, DIR = O, BUS = MPMC_PIM4, DEFAULT = RdFIFO_Empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM4_RdFIFO_Flush = RdFIFO_Flush, DIR = I, BUS = MPMC_PIM4, DEFAULT = RdFIFO_Flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM4_RdFIFO_Latency = RDFIFO_Latency, DIR = O, BUS = MPMC_PIM4, VEC = [1:0], DEFAULT = RDFIFO_Latency, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM4_InitDone = InitDone, DIR = O, BUS = MPMC_PIM4, DEFAULT = InitDone, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC4_MIMCReadNotWrite = MIMCREADNOTWRITE, DIR = I, BUS = PPC440MC4, DEFAULT = MIMCREADNOTWRITE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC4_MIMCAddress = MIMCADDRESS, DIR = I, BUS = PPC440MC4, VEC = [0:35], DEFAULT = MIMCADDRESS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC4_MIMCAddressValid = MIMCADDRESSVALID, DIR = I, BUS = PPC440MC4, DEFAULT = MIMCADDRESSVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC4_MIMCWriteData = MIMCWRITEDATA, DIR = I, BUS = PPC440MC4, VEC = [0:127], DEFAULT = MIMCWRITEDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC4_MIMCWriteDataValid = MIMCWRITEDATAVALID, DIR = I, BUS = PPC440MC4, DEFAULT = MIMCWRITEDATAVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC4_MIMCByteEnable = MIMCBYTEENABLE, DIR = I, BUS = PPC440MC4, VEC = [0:15], DEFAULT = MIMCBYTEENABLE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC4_MIMCBankConflict = MIMCBANKCONFLICT, DIR = I, BUS = PPC440MC4, DEFAULT = MIMCBANKCONFLICT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC4_MIMCRowConflict = MIMCROWCONFLICT, DIR = I, BUS = PPC440MC4, DEFAULT = MIMCROWCONFLICT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC4_MCMIReadData = MCMIREADDATA, DIR = O, BUS = PPC440MC4, VEC = [0:127], DEFAULT = MCMIREADDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC4_MCMIReadDataValid = MCMIREADDATAVALID, DIR = O, BUS = PPC440MC4, DEFAULT = MCMIREADDATAVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC4_MCMIReadDataErr = MCMIREADDATAERR, DIR = O, BUS = PPC440MC4, DEFAULT = MCMIREADDATAERR, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC4_MCMIAddrReadyToAccept = MCMIADDRREADYTOACCEPT, DIR = O, BUS = PPC440MC4, DEFAULT = MCMIADDRREADYTOACCEPT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC4_Cmd_Clk = cmd_clk, DIR = I, BUS = VFBC4, DEFAULT = cmd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC4_Cmd_Reset = cmd_reset, DIR = I, BUS = VFBC4, DEFAULT = cmd_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC4_Cmd_Data = cmd_data, DIR = I, BUS = VFBC4, VEC = [31:0], DEFAULT = cmd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC4_Cmd_Write = cmd_write, DIR = I, BUS = VFBC4, DEFAULT = cmd_write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC4_Cmd_End = cmd_end, DIR = I, BUS = VFBC4, DEFAULT = cmd_end, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC4_Cmd_Full = cmd_full, DIR = O, BUS = VFBC4, DEFAULT = cmd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC4_Cmd_Almost_Full = cmd_almost_full, DIR = O, BUS = VFBC4, DEFAULT = cmd_almost_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC4_Cmd_Idle = cmd_idle, DIR = O, BUS = VFBC4, DEFAULT = cmd_idle, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC4_Wd_Clk = wd_clk, DIR = I, BUS = VFBC4, DEFAULT = wd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC4_Wd_Reset = wd_reset, DIR = I, BUS = VFBC4, DEFAULT = wd_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC4_Wd_Write = wd_write, DIR = I, BUS = VFBC4, DEFAULT = wd_write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC4_Wd_End_Burst = wd_end_burst, DIR = I, BUS = VFBC4, DEFAULT = wd_end_burst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC4_Wd_Flush = wd_flush, DIR = I, BUS = VFBC4, DEFAULT = wd_flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC4_Wd_Data = wd_data, DIR = I, BUS = VFBC4, VEC = [C_VFBC4_RDWD_DATA_WIDTH-1:0], DEFAULT = wd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC4_Wd_Data_BE = wd_data_be, DIR = I, BUS = VFBC4, VEC = [C_VFBC4_RDWD_DATA_WIDTH/8-1:0], DEFAULT = wd_data_be, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC4_Wd_Full = wd_full, DIR = O, BUS = VFBC4, DEFAULT = wd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC4_Wd_Almost_Full = wd_almost_full, DIR = O, BUS = VFBC4, DEFAULT = wd_almost_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC4_Rd_Clk = rd_clk, DIR = I, BUS = VFBC4, DEFAULT = rd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC4_Rd_Reset = rd_reset, DIR = I, BUS = VFBC4, DEFAULT = rd_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC4_Rd_Read = rd_read, DIR = I, BUS = VFBC4, DEFAULT = rd_read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC4_Rd_End_Burst = rd_end_burst, DIR = I, BUS = VFBC4, DEFAULT = rd_end_burst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC4_Rd_Flush = rd_flush, DIR = I, BUS = VFBC4, DEFAULT = rd_flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC4_Rd_Data = rd_data, DIR = O, BUS = VFBC4, VEC = [C_VFBC4_RDWD_DATA_WIDTH-1:0], DEFAULT = rd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC4_Rd_Empty = rd_empty, DIR = O, BUS = VFBC4, DEFAULT = rd_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC4_Rd_Almost_Empty = rd_almost_empty, DIR = O, BUS = VFBC4, DEFAULT = rd_almost_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB4_cmd_clk = cmd_clk, DIR = I, BUS = MCB4, DEFAULT = cmd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB4_cmd_en = cmd_en, DIR = I, BUS = MCB4, DEFAULT = cmd_en, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB4_cmd_instr = cmd_instr, DIR = I, BUS = MCB4, VEC = [2:0], DEFAULT = cmd_instr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB4_cmd_bl = cmd_bl, DIR = I, BUS = MCB4, VEC = [5:0], DEFAULT = cmd_bl, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB4_cmd_byte_addr = cmd_byte_addr, DIR = I, BUS = MCB4, VEC = [29:0], DEFAULT = cmd_byte_addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB4_cmd_empty = cmd_empty, DIR = O, BUS = MCB4, DEFAULT = cmd_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB4_cmd_full = cmd_full, DIR = O, BUS = MCB4, DEFAULT = cmd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB4_wr_clk = wr_clk, DIR = I, BUS = MCB4, DEFAULT = wr_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB4_wr_en = wr_en, DIR = I, BUS = MCB4, DEFAULT = wr_en, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB4_wr_mask = wr_mask, DIR = I, BUS = MCB4, VEC = [C_PIM4_DATA_WIDTH/8-1:0], DEFAULT = wr_mask, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB4_wr_data = wr_data, DIR = I, BUS = MCB4, VEC = [C_PIM4_DATA_WIDTH-1:0], DEFAULT = wr_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB4_wr_full = wr_full, DIR = O, BUS = MCB4, DEFAULT = wr_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB4_wr_empty = wr_empty, DIR = O, BUS = MCB4, DEFAULT = wr_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB4_wr_count = wr_count, DIR = O, BUS = MCB4, VEC = [6:0], DEFAULT = wr_count, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB4_wr_underrun = wr_underrun, DIR = O, BUS = MCB4, DEFAULT = wr_underrun, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB4_wr_error = wr_error, DIR = O, BUS = MCB4, DEFAULT = wr_error, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB4_rd_clk = rd_clk, DIR = I, BUS = MCB4, DEFAULT = rd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB4_rd_en = rd_en, DIR = I, BUS = MCB4, DEFAULT = rd_en, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB4_rd_data = rd_data, DIR = O, BUS = MCB4, VEC = [C_PIM4_DATA_WIDTH-1:0], DEFAULT = rd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB4_rd_full = rd_full, DIR = O, BUS = MCB4, DEFAULT = rd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB4_rd_empty = rd_empty, DIR = O, BUS = MCB4, DEFAULT = rd_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB4_rd_count = rd_count, DIR = O, BUS = MCB4, VEC = [6:0], DEFAULT = rd_count, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB4_rd_overflow = rd_overflow, DIR = O, BUS = MCB4, DEFAULT = rd_overflow, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB4_rd_error = rd_error, DIR = O, BUS = MCB4, DEFAULT = rd_error, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_M_Clk = FSL_M_Clk, DIR = I, BUS = XCL5, SIGIS = CLK, INITIALVAL = VCC, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_M_Write = FSL_M_Write, DIR = I, BUS = XCL5, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_M_Data = FSL_M_Data, DIR = I, BUS = XCL5, VEC = [0:31], DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_M_Control = FSL_M_Control, DIR = I, BUS = XCL5, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_M_Full = FSL_M_Full, DIR = O, BUS = XCL5, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_S_Clk = FSL_S_Clk, DIR = I, BUS = XCL5, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_S_Read = FSL_S_Read, DIR = I, BUS = XCL5, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_S_Data = FSL_S_Data, DIR = O, BUS = XCL5, VEC = [0:31], DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_S_Control = FSL_S_Control, DIR = O, BUS = XCL5, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_S_Exists = FSL_S_Exists, DIR = O, BUS = XCL5, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_B_M_Clk = FSL_M_Clk, DIR = I, BUS = XCL5_B, SIGIS = CLK, INITIALVAL = VCC, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_B_M_Write = FSL_M_Write, DIR = I, BUS = XCL5_B, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_B_M_Data = FSL_M_Data, DIR = I, BUS = XCL5_B, VEC = [0:31], DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_B_M_Control = FSL_M_Control, DIR = I, BUS = XCL5_B, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_B_M_Full = FSL_M_Full, DIR = O, BUS = XCL5_B, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_B_S_Clk = FSL_S_Clk, DIR = I, BUS = XCL5_B, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_B_S_Read = FSL_S_Read, DIR = I, BUS = XCL5_B, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_B_S_Data = FSL_S_Data, DIR = O, BUS = XCL5_B, VEC = [0:31], DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_B_S_Control = FSL_S_Control, DIR = O, BUS = XCL5_B, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL5_B_S_Exists = FSL_S_Exists, DIR = O, BUS = XCL5_B, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_Rst = SPLB_Rst, DIR = I, BUS = SPLB5, SIGIS = RST, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_PLB_ABus = PLB_ABus, DIR = I, BUS = SPLB5, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB5, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB5, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_PLB_masterID = PLB_masterID, DIR = I, BUS = SPLB5, VEC = [0:(C_SPLB5_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB5, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_PLB_BE = PLB_BE, DIR = I, BUS = SPLB5, VEC = [0:((C_SPLB5_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_PLB_UABus = PLB_UABus, DIR = I, BUS = SPLB5, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB5, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB5, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_PLB_abort = PLB_abort, DIR = I, BUS = SPLB5, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB5, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_PLB_MSize = PLB_MSize, DIR = I, BUS = SPLB5, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_PLB_size = PLB_size, DIR = I, BUS = SPLB5, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_PLB_type = PLB_type, DIR = I, BUS = SPLB5, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB5, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB5, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_PLB_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SPLB5, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB5, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_PLB_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SPLB5, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_PLB_reqPri = PLB_reqPri, DIR = I, BUS = SPLB5, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_PLB_TAttribute = PLB_TAttribute, DIR = I, BUS = SPLB5, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB5, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB5, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_PLB_wrDBus = PLB_wrDBus, DIR = I, BUS = SPLB5, VEC = [0:(C_SPLB5_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB5, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_Sl_SSize = Sl_SSize, DIR = O, BUS = SPLB5, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_Sl_wait = Sl_wait, DIR = O, BUS = SPLB5, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB5, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB5, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB5, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB5, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_Sl_rdDBus = Sl_rdDBus, DIR = O, BUS = SPLB5, VEC = [0:(C_SPLB5_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SPLB5, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB5, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB5, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB5, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_Sl_MBusy = Sl_MBusy, DIR = O, BUS = SPLB5, VEC = [0:(C_SPLB5_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_Sl_MRdErr = Sl_MRdErr, DIR = O, BUS = SPLB5, VEC = [0:(C_SPLB5_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_Sl_MWrErr = Sl_MWrErr, DIR = O, BUS = SPLB5, VEC = [0:(C_SPLB5_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB5_Sl_MIRQ = Sl_MIRQ, DIR = O, BUS = SPLB5, VEC = [0:(C_SPLB5_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA5_RstOut = LL_RST_ACK, DIR = O, BUS = SDMA_LL5, DEFAULT = LL_RST_ACK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA5_TX_D = LL_Tx_Data, DIR = O, BUS = SDMA_LL5, VEC = [0:31], DEFAULT = LL_Tx_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA5_TX_Rem = LL_Tx_Rem, DIR = O, BUS = SDMA_LL5, VEC = [0:3], DEFAULT = LL_Tx_Rem, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA5_TX_SOF = LL_Tx_SOF_n, DIR = O, BUS = SDMA_LL5, DEFAULT = LL_Tx_SOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA5_TX_EOF = LL_Tx_EOF_n, DIR = O, BUS = SDMA_LL5, DEFAULT = LL_Tx_EOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA5_TX_SOP = LL_Tx_SOP_n, DIR = O, BUS = SDMA_LL5, DEFAULT = LL_Tx_SOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA5_TX_EOP = LL_Tx_EOP_n, DIR = O, BUS = SDMA_LL5, DEFAULT = LL_Tx_EOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA5_TX_Src_Rdy = LL_Tx_SrcRdy_n, DIR = O, BUS = SDMA_LL5, DEFAULT = LL_Tx_SrcRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA5_TX_Dst_Rdy = LL_Tx_DstRdy_n, DIR = I, BUS = SDMA_LL5, INITIALVAL = VCC, DEFAULT = LL_Tx_DstRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA5_RX_D = LL_Rx_Data, DIR = I, BUS = SDMA_LL5, INITIALVAL = GND, VEC = [0:31], DEFAULT = LL_Rx_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA5_RX_Rem = LL_Rx_Rem, DIR = I, BUS = SDMA_LL5, INITIALVAL = VCC, VEC = [0:3], DEFAULT = LL_Rx_Rem, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA5_RX_SOF = LL_Rx_SOF_n, DIR = I, BUS = SDMA_LL5, INITIALVAL = VCC, DEFAULT = LL_Rx_SOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA5_RX_EOF = LL_Rx_EOF_n, DIR = I, BUS = SDMA_LL5, INITIALVAL = VCC, DEFAULT = LL_Rx_EOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA5_RX_SOP = LL_Rx_SOP_n, DIR = I, BUS = SDMA_LL5, INITIALVAL = VCC, DEFAULT = LL_Rx_SOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA5_RX_EOP = LL_Rx_EOP_n, DIR = I, BUS = SDMA_LL5, INITIALVAL = VCC, DEFAULT = LL_Rx_EOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA5_RX_Src_Rdy = LL_Rx_SrcRdy_n, DIR = I, BUS = SDMA_LL5, INITIALVAL = VCC, DEFAULT = LL_Rx_SrcRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA5_RX_Dst_Rdy = LL_Rx_DstRdy_n, DIR = O, BUS = SDMA_LL5, DEFAULT = LL_Rx_DstRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_Rst = SPLB_Rst, DIR = I, BUS = SDMA_CTRL5, SIGIS = RST, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_PLB_ABus = PLB_ABus, DIR = I, BUS = SDMA_CTRL5, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_PLB_PAValid = PLB_PAValid, DIR = I, BUS = SDMA_CTRL5, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_PLB_SAValid = PLB_SAValid, DIR = I, BUS = SDMA_CTRL5, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_PLB_masterID = PLB_masterID, DIR = I, BUS = SDMA_CTRL5, VEC = [0:(C_SDMA_CTRL5_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_PLB_RNW = PLB_RNW, DIR = I, BUS = SDMA_CTRL5, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_PLB_BE = PLB_BE, DIR = I, BUS = SDMA_CTRL5, VEC = [0:((C_SDMA_CTRL5_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_PLB_UABus = PLB_UABus, DIR = I, BUS = SDMA_CTRL5, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SDMA_CTRL5, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SDMA_CTRL5, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_PLB_abort = PLB_abort, DIR = I, BUS = SDMA_CTRL5, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_PLB_busLock = PLB_busLock, DIR = I, BUS = SDMA_CTRL5, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_PLB_MSize = PLB_MSize, DIR = I, BUS = SDMA_CTRL5, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_PLB_size = PLB_size, DIR = I, BUS = SDMA_CTRL5, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_PLB_type = PLB_type, DIR = I, BUS = SDMA_CTRL5, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_PLB_lockErr = PLB_lockErr, DIR = I, BUS = SDMA_CTRL5, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SDMA_CTRL5, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_PLB_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SDMA_CTRL5, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SDMA_CTRL5, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_PLB_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SDMA_CTRL5, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_PLB_reqPri = PLB_reqPri, DIR = I, BUS = SDMA_CTRL5, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_PLB_TAttribute = PLB_TAttribute, DIR = I, BUS = SDMA_CTRL5, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SDMA_CTRL5, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SDMA_CTRL5, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_PLB_wrDBus = PLB_wrDBus, DIR = I, BUS = SDMA_CTRL5, VEC = [0:(C_SDMA_CTRL5_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_Sl_addrAck = Sl_addrAck, DIR = O, BUS = SDMA_CTRL5, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_Sl_SSize = Sl_SSize, DIR = O, BUS = SDMA_CTRL5, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_Sl_wait = Sl_wait, DIR = O, BUS = SDMA_CTRL5, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SDMA_CTRL5, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SDMA_CTRL5, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_Sl_wrComp = Sl_wrComp, DIR = O, BUS = SDMA_CTRL5, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SDMA_CTRL5, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_Sl_rdDBus = Sl_rdDBus, DIR = O, BUS = SDMA_CTRL5, VEC = [0:(C_SDMA_CTRL5_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SDMA_CTRL5, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SDMA_CTRL5, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_Sl_rdComp = Sl_rdComp, DIR = O, BUS = SDMA_CTRL5, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SDMA_CTRL5, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_Sl_MBusy = Sl_MBusy, DIR = O, BUS = SDMA_CTRL5, VEC = [0:(C_SDMA_CTRL5_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_Sl_MRdErr = Sl_MRdErr, DIR = O, BUS = SDMA_CTRL5, VEC = [0:(C_SDMA_CTRL5_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_Sl_MWrErr = Sl_MWrErr, DIR = O, BUS = SDMA_CTRL5, VEC = [0:(C_SDMA_CTRL5_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL5_Sl_MIRQ = Sl_MIRQ, DIR = O, BUS = SDMA_CTRL5, VEC = [0:(C_SDMA_CTRL5_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM5_Addr = Addr, DIR = I, BUS = MPMC_PIM5, VEC = [31:0], DEFAULT = Addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM5_AddrReq = AddrReq, DIR = I, BUS = MPMC_PIM5, DEFAULT = AddrReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM5_AddrAck = AddrAck, DIR = O, BUS = MPMC_PIM5, DEFAULT = AddrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM5_RNW = RNW, DIR = I, BUS = MPMC_PIM5, DEFAULT = RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM5_Size = Size, DIR = I, BUS = MPMC_PIM5, VEC = [3:0], DEFAULT = Size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM5_RdModWr = RdModWr, DIR = I, BUS = MPMC_PIM5, DEFAULT = RdModWr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM5_WrFIFO_Data = WrFIFO_Data, DIR = I, BUS = MPMC_PIM5, VEC = [(C_PIM5_DATA_WIDTH-1):0], DEFAULT = WrFIFO_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM5_WrFIFO_BE = WrFIFO_BE, DIR = I, BUS = MPMC_PIM5, VEC = [(C_PIM5_DATA_WIDTH/8-1):0], DEFAULT = WrFIFO_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM5_WrFIFO_Push = WrFIFO_Push, DIR = I, BUS = MPMC_PIM5, DEFAULT = WrFIFO_Push, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM5_RdFIFO_Data = RdFIFO_Data, DIR = O, BUS = MPMC_PIM5, VEC = [(C_PIM5_DATA_WIDTH-1):0], DEFAULT = RdFIFO_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM5_RdFIFO_Pop = RdFIFO_Pop, DIR = I, BUS = MPMC_PIM5, DEFAULT = RdFIFO_Pop, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM5_RdFIFO_RdWdAddr = RdFIFO_RdWdAddr, DIR = O, BUS = MPMC_PIM5, VEC = [3:0], DEFAULT = RdFIFO_RdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM5_WrFIFO_Empty = WrFIFO_Empty, DIR = O, BUS = MPMC_PIM5, DEFAULT = WrFIFO_Empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM5_WrFIFO_AlmostFull = WrFIFO_AlmostFull, DIR = O, BUS = MPMC_PIM5, DEFAULT = WrFIFO_AlmostFull, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM5_WrFIFO_Flush = WrFIFO_Flush, DIR = I, BUS = MPMC_PIM5, DEFAULT = WrFIFO_Flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM5_RdFIFO_Empty = RdFIFO_Empty, DIR = O, BUS = MPMC_PIM5, DEFAULT = RdFIFO_Empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM5_RdFIFO_Flush = RdFIFO_Flush, DIR = I, BUS = MPMC_PIM5, DEFAULT = RdFIFO_Flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM5_RdFIFO_Latency = RDFIFO_Latency, DIR = O, BUS = MPMC_PIM5, VEC = [1:0], DEFAULT = RDFIFO_Latency, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM5_InitDone = InitDone, DIR = O, BUS = MPMC_PIM5, DEFAULT = InitDone, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC5_MIMCReadNotWrite = MIMCREADNOTWRITE, DIR = I, BUS = PPC440MC5, DEFAULT = MIMCREADNOTWRITE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC5_MIMCAddress = MIMCADDRESS, DIR = I, BUS = PPC440MC5, VEC = [0:35], DEFAULT = MIMCADDRESS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC5_MIMCAddressValid = MIMCADDRESSVALID, DIR = I, BUS = PPC440MC5, DEFAULT = MIMCADDRESSVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC5_MIMCWriteData = MIMCWRITEDATA, DIR = I, BUS = PPC440MC5, VEC = [0:127], DEFAULT = MIMCWRITEDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC5_MIMCWriteDataValid = MIMCWRITEDATAVALID, DIR = I, BUS = PPC440MC5, DEFAULT = MIMCWRITEDATAVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC5_MIMCByteEnable = MIMCBYTEENABLE, DIR = I, BUS = PPC440MC5, VEC = [0:15], DEFAULT = MIMCBYTEENABLE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC5_MIMCBankConflict = MIMCBANKCONFLICT, DIR = I, BUS = PPC440MC5, DEFAULT = MIMCBANKCONFLICT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC5_MIMCRowConflict = MIMCROWCONFLICT, DIR = I, BUS = PPC440MC5, DEFAULT = MIMCROWCONFLICT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC5_MCMIReadData = MCMIREADDATA, DIR = O, BUS = PPC440MC5, VEC = [0:127], DEFAULT = MCMIREADDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC5_MCMIReadDataValid = MCMIREADDATAVALID, DIR = O, BUS = PPC440MC5, DEFAULT = MCMIREADDATAVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC5_MCMIReadDataErr = MCMIREADDATAERR, DIR = O, BUS = PPC440MC5, DEFAULT = MCMIREADDATAERR, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC5_MCMIAddrReadyToAccept = MCMIADDRREADYTOACCEPT, DIR = O, BUS = PPC440MC5, DEFAULT = MCMIADDRREADYTOACCEPT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC5_Cmd_Clk = cmd_clk, DIR = I, BUS = VFBC5, DEFAULT = cmd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC5_Cmd_Reset = cmd_reset, DIR = I, BUS = VFBC5, DEFAULT = cmd_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC5_Cmd_Data = cmd_data, DIR = I, BUS = VFBC5, VEC = [31:0], DEFAULT = cmd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC5_Cmd_Write = cmd_write, DIR = I, BUS = VFBC5, DEFAULT = cmd_write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC5_Cmd_End = cmd_end, DIR = I, BUS = VFBC5, DEFAULT = cmd_end, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC5_Cmd_Full = cmd_full, DIR = O, BUS = VFBC5, DEFAULT = cmd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC5_Cmd_Almost_Full = cmd_almost_full, DIR = O, BUS = VFBC5, DEFAULT = cmd_almost_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC5_Cmd_Idle = cmd_idle, DIR = O, BUS = VFBC5, DEFAULT = cmd_idle, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC5_Wd_Clk = wd_clk, DIR = I, BUS = VFBC5, DEFAULT = wd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC5_Wd_Reset = wd_reset, DIR = I, BUS = VFBC5, DEFAULT = wd_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC5_Wd_Write = wd_write, DIR = I, BUS = VFBC5, DEFAULT = wd_write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC5_Wd_End_Burst = wd_end_burst, DIR = I, BUS = VFBC5, DEFAULT = wd_end_burst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC5_Wd_Flush = wd_flush, DIR = I, BUS = VFBC5, DEFAULT = wd_flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC5_Wd_Data = wd_data, DIR = I, BUS = VFBC5, VEC = [C_VFBC5_RDWD_DATA_WIDTH-1:0], DEFAULT = wd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC5_Wd_Data_BE = wd_data_be, DIR = I, BUS = VFBC5, VEC = [C_VFBC5_RDWD_DATA_WIDTH/8-1:0], DEFAULT = wd_data_be, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC5_Wd_Full = wd_full, DIR = O, BUS = VFBC5, DEFAULT = wd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC5_Wd_Almost_Full = wd_almost_full, DIR = O, BUS = VFBC5, DEFAULT = wd_almost_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC5_Rd_Clk = rd_clk, DIR = I, BUS = VFBC5, DEFAULT = rd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC5_Rd_Reset = rd_reset, DIR = I, BUS = VFBC5, DEFAULT = rd_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC5_Rd_Read = rd_read, DIR = I, BUS = VFBC5, DEFAULT = rd_read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC5_Rd_End_Burst = rd_end_burst, DIR = I, BUS = VFBC5, DEFAULT = rd_end_burst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC5_Rd_Flush = rd_flush, DIR = I, BUS = VFBC5, DEFAULT = rd_flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC5_Rd_Data = rd_data, DIR = O, BUS = VFBC5, VEC = [C_VFBC5_RDWD_DATA_WIDTH-1:0], DEFAULT = rd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC5_Rd_Empty = rd_empty, DIR = O, BUS = VFBC5, DEFAULT = rd_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC5_Rd_Almost_Empty = rd_almost_empty, DIR = O, BUS = VFBC5, DEFAULT = rd_almost_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB5_cmd_clk = cmd_clk, DIR = I, BUS = MCB5, DEFAULT = cmd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB5_cmd_en = cmd_en, DIR = I, BUS = MCB5, DEFAULT = cmd_en, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB5_cmd_instr = cmd_instr, DIR = I, BUS = MCB5, VEC = [2:0], DEFAULT = cmd_instr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB5_cmd_bl = cmd_bl, DIR = I, BUS = MCB5, VEC = [5:0], DEFAULT = cmd_bl, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB5_cmd_byte_addr = cmd_byte_addr, DIR = I, BUS = MCB5, VEC = [29:0], DEFAULT = cmd_byte_addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB5_cmd_empty = cmd_empty, DIR = O, BUS = MCB5, DEFAULT = cmd_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB5_cmd_full = cmd_full, DIR = O, BUS = MCB5, DEFAULT = cmd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB5_wr_clk = wr_clk, DIR = I, BUS = MCB5, DEFAULT = wr_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB5_wr_en = wr_en, DIR = I, BUS = MCB5, DEFAULT = wr_en, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB5_wr_mask = wr_mask, DIR = I, BUS = MCB5, VEC = [C_PIM5_DATA_WIDTH/8-1:0], DEFAULT = wr_mask, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB5_wr_data = wr_data, DIR = I, BUS = MCB5, VEC = [C_PIM5_DATA_WIDTH-1:0], DEFAULT = wr_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB5_wr_full = wr_full, DIR = O, BUS = MCB5, DEFAULT = wr_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB5_wr_empty = wr_empty, DIR = O, BUS = MCB5, DEFAULT = wr_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB5_wr_count = wr_count, DIR = O, BUS = MCB5, VEC = [6:0], DEFAULT = wr_count, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB5_wr_underrun = wr_underrun, DIR = O, BUS = MCB5, DEFAULT = wr_underrun, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB5_wr_error = wr_error, DIR = O, BUS = MCB5, DEFAULT = wr_error, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB5_rd_clk = rd_clk, DIR = I, BUS = MCB5, DEFAULT = rd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB5_rd_en = rd_en, DIR = I, BUS = MCB5, DEFAULT = rd_en, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB5_rd_data = rd_data, DIR = O, BUS = MCB5, VEC = [C_PIM5_DATA_WIDTH-1:0], DEFAULT = rd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB5_rd_full = rd_full, DIR = O, BUS = MCB5, DEFAULT = rd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB5_rd_empty = rd_empty, DIR = O, BUS = MCB5, DEFAULT = rd_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB5_rd_count = rd_count, DIR = O, BUS = MCB5, VEC = [6:0], DEFAULT = rd_count, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB5_rd_overflow = rd_overflow, DIR = O, BUS = MCB5, DEFAULT = rd_overflow, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB5_rd_error = rd_error, DIR = O, BUS = MCB5, DEFAULT = rd_error, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_M_Clk = FSL_M_Clk, DIR = I, BUS = XCL6, SIGIS = CLK, INITIALVAL = VCC, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_M_Write = FSL_M_Write, DIR = I, BUS = XCL6, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_M_Data = FSL_M_Data, DIR = I, BUS = XCL6, VEC = [0:31], DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_M_Control = FSL_M_Control, DIR = I, BUS = XCL6, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_M_Full = FSL_M_Full, DIR = O, BUS = XCL6, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_S_Clk = FSL_S_Clk, DIR = I, BUS = XCL6, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_S_Read = FSL_S_Read, DIR = I, BUS = XCL6, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_S_Data = FSL_S_Data, DIR = O, BUS = XCL6, VEC = [0:31], DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_S_Control = FSL_S_Control, DIR = O, BUS = XCL6, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_S_Exists = FSL_S_Exists, DIR = O, BUS = XCL6, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_B_M_Clk = FSL_M_Clk, DIR = I, BUS = XCL6_B, SIGIS = CLK, INITIALVAL = VCC, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_B_M_Write = FSL_M_Write, DIR = I, BUS = XCL6_B, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_B_M_Data = FSL_M_Data, DIR = I, BUS = XCL6_B, VEC = [0:31], DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_B_M_Control = FSL_M_Control, DIR = I, BUS = XCL6_B, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_B_M_Full = FSL_M_Full, DIR = O, BUS = XCL6_B, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_B_S_Clk = FSL_S_Clk, DIR = I, BUS = XCL6_B, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_B_S_Read = FSL_S_Read, DIR = I, BUS = XCL6_B, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_B_S_Data = FSL_S_Data, DIR = O, BUS = XCL6_B, VEC = [0:31], DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_B_S_Control = FSL_S_Control, DIR = O, BUS = XCL6_B, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL6_B_S_Exists = FSL_S_Exists, DIR = O, BUS = XCL6_B, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_Rst = SPLB_Rst, DIR = I, BUS = SPLB6, SIGIS = RST, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_PLB_ABus = PLB_ABus, DIR = I, BUS = SPLB6, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB6, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB6, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_PLB_masterID = PLB_masterID, DIR = I, BUS = SPLB6, VEC = [0:(C_SPLB6_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB6, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_PLB_BE = PLB_BE, DIR = I, BUS = SPLB6, VEC = [0:((C_SPLB6_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_PLB_UABus = PLB_UABus, DIR = I, BUS = SPLB6, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB6, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB6, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_PLB_abort = PLB_abort, DIR = I, BUS = SPLB6, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB6, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_PLB_MSize = PLB_MSize, DIR = I, BUS = SPLB6, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_PLB_size = PLB_size, DIR = I, BUS = SPLB6, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_PLB_type = PLB_type, DIR = I, BUS = SPLB6, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB6, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB6, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_PLB_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SPLB6, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB6, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_PLB_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SPLB6, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_PLB_reqPri = PLB_reqPri, DIR = I, BUS = SPLB6, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_PLB_TAttribute = PLB_TAttribute, DIR = I, BUS = SPLB6, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB6, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB6, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_PLB_wrDBus = PLB_wrDBus, DIR = I, BUS = SPLB6, VEC = [0:(C_SPLB6_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB6, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_Sl_SSize = Sl_SSize, DIR = O, BUS = SPLB6, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_Sl_wait = Sl_wait, DIR = O, BUS = SPLB6, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB6, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB6, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB6, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB6, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_Sl_rdDBus = Sl_rdDBus, DIR = O, BUS = SPLB6, VEC = [0:(C_SPLB6_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SPLB6, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB6, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB6, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB6, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_Sl_MBusy = Sl_MBusy, DIR = O, BUS = SPLB6, VEC = [0:(C_SPLB6_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_Sl_MRdErr = Sl_MRdErr, DIR = O, BUS = SPLB6, VEC = [0:(C_SPLB6_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_Sl_MWrErr = Sl_MWrErr, DIR = O, BUS = SPLB6, VEC = [0:(C_SPLB6_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB6_Sl_MIRQ = Sl_MIRQ, DIR = O, BUS = SPLB6, VEC = [0:(C_SPLB6_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA6_RstOut = LL_RST_ACK, DIR = O, BUS = SDMA_LL6, DEFAULT = LL_RST_ACK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA6_TX_D = LL_Tx_Data, DIR = O, BUS = SDMA_LL6, VEC = [0:31], DEFAULT = LL_Tx_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA6_TX_Rem = LL_Tx_Rem, DIR = O, BUS = SDMA_LL6, VEC = [0:3], DEFAULT = LL_Tx_Rem, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA6_TX_SOF = LL_Tx_SOF_n, DIR = O, BUS = SDMA_LL6, DEFAULT = LL_Tx_SOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA6_TX_EOF = LL_Tx_EOF_n, DIR = O, BUS = SDMA_LL6, DEFAULT = LL_Tx_EOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA6_TX_SOP = LL_Tx_SOP_n, DIR = O, BUS = SDMA_LL6, DEFAULT = LL_Tx_SOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA6_TX_EOP = LL_Tx_EOP_n, DIR = O, BUS = SDMA_LL6, DEFAULT = LL_Tx_EOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA6_TX_Src_Rdy = LL_Tx_SrcRdy_n, DIR = O, BUS = SDMA_LL6, DEFAULT = LL_Tx_SrcRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA6_TX_Dst_Rdy = LL_Tx_DstRdy_n, DIR = I, BUS = SDMA_LL6, INITIALVAL = VCC, DEFAULT = LL_Tx_DstRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA6_RX_D = LL_Rx_Data, DIR = I, BUS = SDMA_LL6, INITIALVAL = GND, VEC = [0:31], DEFAULT = LL_Rx_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA6_RX_Rem = LL_Rx_Rem, DIR = I, BUS = SDMA_LL6, INITIALVAL = VCC, VEC = [0:3], DEFAULT = LL_Rx_Rem, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA6_RX_SOF = LL_Rx_SOF_n, DIR = I, BUS = SDMA_LL6, INITIALVAL = VCC, DEFAULT = LL_Rx_SOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA6_RX_EOF = LL_Rx_EOF_n, DIR = I, BUS = SDMA_LL6, INITIALVAL = VCC, DEFAULT = LL_Rx_EOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA6_RX_SOP = LL_Rx_SOP_n, DIR = I, BUS = SDMA_LL6, INITIALVAL = VCC, DEFAULT = LL_Rx_SOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA6_RX_EOP = LL_Rx_EOP_n, DIR = I, BUS = SDMA_LL6, INITIALVAL = VCC, DEFAULT = LL_Rx_EOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA6_RX_Src_Rdy = LL_Rx_SrcRdy_n, DIR = I, BUS = SDMA_LL6, INITIALVAL = VCC, DEFAULT = LL_Rx_SrcRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA6_RX_Dst_Rdy = LL_Rx_DstRdy_n, DIR = O, BUS = SDMA_LL6, DEFAULT = LL_Rx_DstRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_Rst = SPLB_Rst, DIR = I, BUS = SDMA_CTRL6, SIGIS = RST, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_PLB_ABus = PLB_ABus, DIR = I, BUS = SDMA_CTRL6, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_PLB_PAValid = PLB_PAValid, DIR = I, BUS = SDMA_CTRL6, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_PLB_SAValid = PLB_SAValid, DIR = I, BUS = SDMA_CTRL6, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_PLB_masterID = PLB_masterID, DIR = I, BUS = SDMA_CTRL6, VEC = [0:(C_SDMA_CTRL6_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_PLB_RNW = PLB_RNW, DIR = I, BUS = SDMA_CTRL6, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_PLB_BE = PLB_BE, DIR = I, BUS = SDMA_CTRL6, VEC = [0:((C_SDMA_CTRL6_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_PLB_UABus = PLB_UABus, DIR = I, BUS = SDMA_CTRL6, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SDMA_CTRL6, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SDMA_CTRL6, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_PLB_abort = PLB_abort, DIR = I, BUS = SDMA_CTRL6, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_PLB_busLock = PLB_busLock, DIR = I, BUS = SDMA_CTRL6, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_PLB_MSize = PLB_MSize, DIR = I, BUS = SDMA_CTRL6, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_PLB_size = PLB_size, DIR = I, BUS = SDMA_CTRL6, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_PLB_type = PLB_type, DIR = I, BUS = SDMA_CTRL6, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_PLB_lockErr = PLB_lockErr, DIR = I, BUS = SDMA_CTRL6, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SDMA_CTRL6, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_PLB_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SDMA_CTRL6, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SDMA_CTRL6, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_PLB_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SDMA_CTRL6, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_PLB_reqPri = PLB_reqPri, DIR = I, BUS = SDMA_CTRL6, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_PLB_TAttribute = PLB_TAttribute, DIR = I, BUS = SDMA_CTRL6, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SDMA_CTRL6, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SDMA_CTRL6, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_PLB_wrDBus = PLB_wrDBus, DIR = I, BUS = SDMA_CTRL6, VEC = [0:(C_SDMA_CTRL6_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_Sl_addrAck = Sl_addrAck, DIR = O, BUS = SDMA_CTRL6, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_Sl_SSize = Sl_SSize, DIR = O, BUS = SDMA_CTRL6, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_Sl_wait = Sl_wait, DIR = O, BUS = SDMA_CTRL6, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SDMA_CTRL6, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SDMA_CTRL6, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_Sl_wrComp = Sl_wrComp, DIR = O, BUS = SDMA_CTRL6, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SDMA_CTRL6, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_Sl_rdDBus = Sl_rdDBus, DIR = O, BUS = SDMA_CTRL6, VEC = [0:(C_SDMA_CTRL6_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SDMA_CTRL6, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SDMA_CTRL6, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_Sl_rdComp = Sl_rdComp, DIR = O, BUS = SDMA_CTRL6, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SDMA_CTRL6, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_Sl_MBusy = Sl_MBusy, DIR = O, BUS = SDMA_CTRL6, VEC = [0:(C_SDMA_CTRL6_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_Sl_MRdErr = Sl_MRdErr, DIR = O, BUS = SDMA_CTRL6, VEC = [0:(C_SDMA_CTRL6_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_Sl_MWrErr = Sl_MWrErr, DIR = O, BUS = SDMA_CTRL6, VEC = [0:(C_SDMA_CTRL6_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL6_Sl_MIRQ = Sl_MIRQ, DIR = O, BUS = SDMA_CTRL6, VEC = [0:(C_SDMA_CTRL6_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM6_Addr = Addr, DIR = I, BUS = MPMC_PIM6, VEC = [31:0], DEFAULT = Addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM6_AddrReq = AddrReq, DIR = I, BUS = MPMC_PIM6, DEFAULT = AddrReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM6_AddrAck = AddrAck, DIR = O, BUS = MPMC_PIM6, DEFAULT = AddrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM6_RNW = RNW, DIR = I, BUS = MPMC_PIM6, DEFAULT = RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM6_Size = Size, DIR = I, BUS = MPMC_PIM6, VEC = [3:0], DEFAULT = Size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM6_RdModWr = RdModWr, DIR = I, BUS = MPMC_PIM6, DEFAULT = RdModWr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM6_WrFIFO_Data = WrFIFO_Data, DIR = I, BUS = MPMC_PIM6, VEC = [(C_PIM6_DATA_WIDTH-1):0], DEFAULT = WrFIFO_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM6_WrFIFO_BE = WrFIFO_BE, DIR = I, BUS = MPMC_PIM6, VEC = [(C_PIM6_DATA_WIDTH/8-1):0], DEFAULT = WrFIFO_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM6_WrFIFO_Push = WrFIFO_Push, DIR = I, BUS = MPMC_PIM6, DEFAULT = WrFIFO_Push, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM6_RdFIFO_Data = RdFIFO_Data, DIR = O, BUS = MPMC_PIM6, VEC = [(C_PIM6_DATA_WIDTH-1):0], DEFAULT = RdFIFO_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM6_RdFIFO_Pop = RdFIFO_Pop, DIR = I, BUS = MPMC_PIM6, DEFAULT = RdFIFO_Pop, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM6_RdFIFO_RdWdAddr = RdFIFO_RdWdAddr, DIR = O, BUS = MPMC_PIM6, VEC = [3:0], DEFAULT = RdFIFO_RdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM6_WrFIFO_Empty = WrFIFO_Empty, DIR = O, BUS = MPMC_PIM6, DEFAULT = WrFIFO_Empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM6_WrFIFO_AlmostFull = WrFIFO_AlmostFull, DIR = O, BUS = MPMC_PIM6, DEFAULT = WrFIFO_AlmostFull, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM6_WrFIFO_Flush = WrFIFO_Flush, DIR = I, BUS = MPMC_PIM6, DEFAULT = WrFIFO_Flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM6_RdFIFO_Empty = RdFIFO_Empty, DIR = O, BUS = MPMC_PIM6, DEFAULT = RdFIFO_Empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM6_RdFIFO_Flush = RdFIFO_Flush, DIR = I, BUS = MPMC_PIM6, DEFAULT = RdFIFO_Flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM6_RdFIFO_Latency = RDFIFO_Latency, DIR = O, BUS = MPMC_PIM6, VEC = [1:0], DEFAULT = RDFIFO_Latency, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM6_InitDone = InitDone, DIR = O, BUS = MPMC_PIM6, DEFAULT = InitDone, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC6_MIMCReadNotWrite = MIMCREADNOTWRITE, DIR = I, BUS = PPC440MC6, DEFAULT = MIMCREADNOTWRITE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC6_MIMCAddress = MIMCADDRESS, DIR = I, BUS = PPC440MC6, VEC = [0:35], DEFAULT = MIMCADDRESS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC6_MIMCAddressValid = MIMCADDRESSVALID, DIR = I, BUS = PPC440MC6, DEFAULT = MIMCADDRESSVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC6_MIMCWriteData = MIMCWRITEDATA, DIR = I, BUS = PPC440MC6, VEC = [0:127], DEFAULT = MIMCWRITEDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC6_MIMCWriteDataValid = MIMCWRITEDATAVALID, DIR = I, BUS = PPC440MC6, DEFAULT = MIMCWRITEDATAVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC6_MIMCByteEnable = MIMCBYTEENABLE, DIR = I, BUS = PPC440MC6, VEC = [0:15], DEFAULT = MIMCBYTEENABLE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC6_MIMCBankConflict = MIMCBANKCONFLICT, DIR = I, BUS = PPC440MC6, DEFAULT = MIMCBANKCONFLICT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC6_MIMCRowConflict = MIMCROWCONFLICT, DIR = I, BUS = PPC440MC6, DEFAULT = MIMCROWCONFLICT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC6_MCMIReadData = MCMIREADDATA, DIR = O, BUS = PPC440MC6, VEC = [0:127], DEFAULT = MCMIREADDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC6_MCMIReadDataValid = MCMIREADDATAVALID, DIR = O, BUS = PPC440MC6, DEFAULT = MCMIREADDATAVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC6_MCMIReadDataErr = MCMIREADDATAERR, DIR = O, BUS = PPC440MC6, DEFAULT = MCMIREADDATAERR, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC6_MCMIAddrReadyToAccept = MCMIADDRREADYTOACCEPT, DIR = O, BUS = PPC440MC6, DEFAULT = MCMIADDRREADYTOACCEPT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC6_Cmd_Clk = cmd_clk, DIR = I, BUS = VFBC6, DEFAULT = cmd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC6_Cmd_Reset = cmd_reset, DIR = I, BUS = VFBC6, DEFAULT = cmd_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC6_Cmd_Data = cmd_data, DIR = I, BUS = VFBC6, VEC = [31:0], DEFAULT = cmd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC6_Cmd_Write = cmd_write, DIR = I, BUS = VFBC6, DEFAULT = cmd_write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC6_Cmd_End = cmd_end, DIR = I, BUS = VFBC6, DEFAULT = cmd_end, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC6_Cmd_Full = cmd_full, DIR = O, BUS = VFBC6, DEFAULT = cmd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC6_Cmd_Almost_Full = cmd_almost_full, DIR = O, BUS = VFBC6, DEFAULT = cmd_almost_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC6_Cmd_Idle = cmd_idle, DIR = O, BUS = VFBC6, DEFAULT = cmd_idle, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC6_Wd_Clk = wd_clk, DIR = I, BUS = VFBC6, DEFAULT = wd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC6_Wd_Reset = wd_reset, DIR = I, BUS = VFBC6, DEFAULT = wd_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC6_Wd_Write = wd_write, DIR = I, BUS = VFBC6, DEFAULT = wd_write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC6_Wd_End_Burst = wd_end_burst, DIR = I, BUS = VFBC6, DEFAULT = wd_end_burst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC6_Wd_Flush = wd_flush, DIR = I, BUS = VFBC6, DEFAULT = wd_flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC6_Wd_Data = wd_data, DIR = I, BUS = VFBC6, VEC = [C_VFBC6_RDWD_DATA_WIDTH-1:0], DEFAULT = wd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC6_Wd_Data_BE = wd_data_be, DIR = I, BUS = VFBC6, VEC = [C_VFBC6_RDWD_DATA_WIDTH/8-1:0], DEFAULT = wd_data_be, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC6_Wd_Full = wd_full, DIR = O, BUS = VFBC6, DEFAULT = wd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC6_Wd_Almost_Full = wd_almost_full, DIR = O, BUS = VFBC6, DEFAULT = wd_almost_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC6_Rd_Clk = rd_clk, DIR = I, BUS = VFBC6, DEFAULT = rd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC6_Rd_Reset = rd_reset, DIR = I, BUS = VFBC6, DEFAULT = rd_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC6_Rd_Read = rd_read, DIR = I, BUS = VFBC6, DEFAULT = rd_read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC6_Rd_End_Burst = rd_end_burst, DIR = I, BUS = VFBC6, DEFAULT = rd_end_burst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC6_Rd_Flush = rd_flush, DIR = I, BUS = VFBC6, DEFAULT = rd_flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC6_Rd_Data = rd_data, DIR = O, BUS = VFBC6, VEC = [C_VFBC6_RDWD_DATA_WIDTH-1:0], DEFAULT = rd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC6_Rd_Empty = rd_empty, DIR = O, BUS = VFBC6, DEFAULT = rd_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC6_Rd_Almost_Empty = rd_almost_empty, DIR = O, BUS = VFBC6, DEFAULT = rd_almost_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB6_cmd_clk = cmd_clk, DIR = I, BUS = MCB6, DEFAULT = cmd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB6_cmd_en = cmd_en, DIR = I, BUS = MCB6, DEFAULT = cmd_en, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB6_cmd_instr = cmd_instr, DIR = I, BUS = MCB6, VEC = [2:0], DEFAULT = cmd_instr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB6_cmd_bl = cmd_bl, DIR = I, BUS = MCB6, VEC = [5:0], DEFAULT = cmd_bl, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB6_cmd_byte_addr = cmd_byte_addr, DIR = I, BUS = MCB6, VEC = [29:0], DEFAULT = cmd_byte_addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB6_cmd_empty = cmd_empty, DIR = O, BUS = MCB6, DEFAULT = cmd_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB6_cmd_full = cmd_full, DIR = O, BUS = MCB6, DEFAULT = cmd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB6_wr_clk = wr_clk, DIR = I, BUS = MCB6, DEFAULT = wr_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB6_wr_en = wr_en, DIR = I, BUS = MCB6, DEFAULT = wr_en, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB6_wr_mask = wr_mask, DIR = I, BUS = MCB6, VEC = [C_PIM6_DATA_WIDTH/8-1:0], DEFAULT = wr_mask, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB6_wr_data = wr_data, DIR = I, BUS = MCB6, VEC = [C_PIM6_DATA_WIDTH-1:0], DEFAULT = wr_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB6_wr_full = wr_full, DIR = O, BUS = MCB6, DEFAULT = wr_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB6_wr_empty = wr_empty, DIR = O, BUS = MCB6, DEFAULT = wr_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB6_wr_count = wr_count, DIR = O, BUS = MCB6, VEC = [6:0], DEFAULT = wr_count, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB6_wr_underrun = wr_underrun, DIR = O, BUS = MCB6, DEFAULT = wr_underrun, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB6_wr_error = wr_error, DIR = O, BUS = MCB6, DEFAULT = wr_error, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB6_rd_clk = rd_clk, DIR = I, BUS = MCB6, DEFAULT = rd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB6_rd_en = rd_en, DIR = I, BUS = MCB6, DEFAULT = rd_en, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB6_rd_data = rd_data, DIR = O, BUS = MCB6, VEC = [C_PIM6_DATA_WIDTH-1:0], DEFAULT = rd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB6_rd_full = rd_full, DIR = O, BUS = MCB6, DEFAULT = rd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB6_rd_empty = rd_empty, DIR = O, BUS = MCB6, DEFAULT = rd_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB6_rd_count = rd_count, DIR = O, BUS = MCB6, VEC = [6:0], DEFAULT = rd_count, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB6_rd_overflow = rd_overflow, DIR = O, BUS = MCB6, DEFAULT = rd_overflow, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB6_rd_error = rd_error, DIR = O, BUS = MCB6, DEFAULT = rd_error, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_M_Clk = FSL_M_Clk, DIR = I, BUS = XCL7, SIGIS = CLK, INITIALVAL = VCC, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_M_Write = FSL_M_Write, DIR = I, BUS = XCL7, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_M_Data = FSL_M_Data, DIR = I, BUS = XCL7, VEC = [0:31], DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_M_Control = FSL_M_Control, DIR = I, BUS = XCL7, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_M_Full = FSL_M_Full, DIR = O, BUS = XCL7, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_S_Clk = FSL_S_Clk, DIR = I, BUS = XCL7, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_S_Read = FSL_S_Read, DIR = I, BUS = XCL7, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_S_Data = FSL_S_Data, DIR = O, BUS = XCL7, VEC = [0:31], DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_S_Control = FSL_S_Control, DIR = O, BUS = XCL7, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_S_Exists = FSL_S_Exists, DIR = O, BUS = XCL7, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_B_M_Clk = FSL_M_Clk, DIR = I, BUS = XCL7_B, SIGIS = CLK, INITIALVAL = VCC, DEFAULT = FSL_M_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_B_M_Write = FSL_M_Write, DIR = I, BUS = XCL7_B, DEFAULT = FSL_M_Write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_B_M_Data = FSL_M_Data, DIR = I, BUS = XCL7_B, VEC = [0:31], DEFAULT = FSL_M_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_B_M_Control = FSL_M_Control, DIR = I, BUS = XCL7_B, DEFAULT = FSL_M_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_B_M_Full = FSL_M_Full, DIR = O, BUS = XCL7_B, DEFAULT = FSL_M_Full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_B_S_Clk = FSL_S_Clk, DIR = I, BUS = XCL7_B, DEFAULT = FSL_S_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_B_S_Read = FSL_S_Read, DIR = I, BUS = XCL7_B, DEFAULT = FSL_S_Read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_B_S_Data = FSL_S_Data, DIR = O, BUS = XCL7_B, VEC = [0:31], DEFAULT = FSL_S_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_B_S_Control = FSL_S_Control, DIR = O, BUS = XCL7_B, DEFAULT = FSL_S_Control, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT FSL7_B_S_Exists = FSL_S_Exists, DIR = O, BUS = XCL7_B, DEFAULT = FSL_S_Exists, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_Rst = SPLB_Rst, DIR = I, BUS = SPLB7, SIGIS = RST, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_PLB_ABus = PLB_ABus, DIR = I, BUS = SPLB7, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB7, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB7, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_PLB_masterID = PLB_masterID, DIR = I, BUS = SPLB7, VEC = [0:(C_SPLB7_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB7, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_PLB_BE = PLB_BE, DIR = I, BUS = SPLB7, VEC = [0:((C_SPLB7_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_PLB_UABus = PLB_UABus, DIR = I, BUS = SPLB7, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB7, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB7, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_PLB_abort = PLB_abort, DIR = I, BUS = SPLB7, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB7, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_PLB_MSize = PLB_MSize, DIR = I, BUS = SPLB7, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_PLB_size = PLB_size, DIR = I, BUS = SPLB7, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_PLB_type = PLB_type, DIR = I, BUS = SPLB7, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB7, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB7, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_PLB_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SPLB7, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB7, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_PLB_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SPLB7, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_PLB_reqPri = PLB_reqPri, DIR = I, BUS = SPLB7, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_PLB_TAttribute = PLB_TAttribute, DIR = I, BUS = SPLB7, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB7, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB7, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_PLB_wrDBus = PLB_wrDBus, DIR = I, BUS = SPLB7, VEC = [0:(C_SPLB7_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB7, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_Sl_SSize = Sl_SSize, DIR = O, BUS = SPLB7, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_Sl_wait = Sl_wait, DIR = O, BUS = SPLB7, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB7, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB7, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB7, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB7, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_Sl_rdDBus = Sl_rdDBus, DIR = O, BUS = SPLB7, VEC = [0:(C_SPLB7_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SPLB7, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB7, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB7, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB7, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_Sl_MBusy = Sl_MBusy, DIR = O, BUS = SPLB7, VEC = [0:(C_SPLB7_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_Sl_MRdErr = Sl_MRdErr, DIR = O, BUS = SPLB7, VEC = [0:(C_SPLB7_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_Sl_MWrErr = Sl_MWrErr, DIR = O, BUS = SPLB7, VEC = [0:(C_SPLB7_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB7_Sl_MIRQ = Sl_MIRQ, DIR = O, BUS = SPLB7, VEC = [0:(C_SPLB7_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA7_RstOut = LL_RST_ACK, DIR = O, BUS = SDMA_LL7, DEFAULT = LL_RST_ACK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA7_TX_D = LL_Tx_Data, DIR = O, BUS = SDMA_LL7, VEC = [0:31], DEFAULT = LL_Tx_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA7_TX_Rem = LL_Tx_Rem, DIR = O, BUS = SDMA_LL7, VEC = [0:3], DEFAULT = LL_Tx_Rem, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA7_TX_SOF = LL_Tx_SOF_n, DIR = O, BUS = SDMA_LL7, DEFAULT = LL_Tx_SOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA7_TX_EOF = LL_Tx_EOF_n, DIR = O, BUS = SDMA_LL7, DEFAULT = LL_Tx_EOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA7_TX_SOP = LL_Tx_SOP_n, DIR = O, BUS = SDMA_LL7, DEFAULT = LL_Tx_SOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA7_TX_EOP = LL_Tx_EOP_n, DIR = O, BUS = SDMA_LL7, DEFAULT = LL_Tx_EOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA7_TX_Src_Rdy = LL_Tx_SrcRdy_n, DIR = O, BUS = SDMA_LL7, DEFAULT = LL_Tx_SrcRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA7_TX_Dst_Rdy = LL_Tx_DstRdy_n, DIR = I, BUS = SDMA_LL7, INITIALVAL = VCC, DEFAULT = LL_Tx_DstRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA7_RX_D = LL_Rx_Data, DIR = I, BUS = SDMA_LL7, INITIALVAL = GND, VEC = [0:31], DEFAULT = LL_Rx_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA7_RX_Rem = LL_Rx_Rem, DIR = I, BUS = SDMA_LL7, INITIALVAL = VCC, VEC = [0:3], DEFAULT = LL_Rx_Rem, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA7_RX_SOF = LL_Rx_SOF_n, DIR = I, BUS = SDMA_LL7, INITIALVAL = VCC, DEFAULT = LL_Rx_SOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA7_RX_EOF = LL_Rx_EOF_n, DIR = I, BUS = SDMA_LL7, INITIALVAL = VCC, DEFAULT = LL_Rx_EOF_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA7_RX_SOP = LL_Rx_SOP_n, DIR = I, BUS = SDMA_LL7, INITIALVAL = VCC, DEFAULT = LL_Rx_SOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA7_RX_EOP = LL_Rx_EOP_n, DIR = I, BUS = SDMA_LL7, INITIALVAL = VCC, DEFAULT = LL_Rx_EOP_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA7_RX_Src_Rdy = LL_Rx_SrcRdy_n, DIR = I, BUS = SDMA_LL7, INITIALVAL = VCC, DEFAULT = LL_Rx_SrcRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA7_RX_Dst_Rdy = LL_Rx_DstRdy_n, DIR = O, BUS = SDMA_LL7, DEFAULT = LL_Rx_DstRdy_n, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_Rst = SPLB_Rst, DIR = I, BUS = SDMA_CTRL7, SIGIS = RST, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_PLB_ABus = PLB_ABus, DIR = I, BUS = SDMA_CTRL7, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_PLB_PAValid = PLB_PAValid, DIR = I, BUS = SDMA_CTRL7, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_PLB_SAValid = PLB_SAValid, DIR = I, BUS = SDMA_CTRL7, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_PLB_masterID = PLB_masterID, DIR = I, BUS = SDMA_CTRL7, VEC = [0:(C_SDMA_CTRL7_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_PLB_RNW = PLB_RNW, DIR = I, BUS = SDMA_CTRL7, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_PLB_BE = PLB_BE, DIR = I, BUS = SDMA_CTRL7, VEC = [0:((C_SDMA_CTRL7_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_PLB_UABus = PLB_UABus, DIR = I, BUS = SDMA_CTRL7, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SDMA_CTRL7, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SDMA_CTRL7, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_PLB_abort = PLB_abort, DIR = I, BUS = SDMA_CTRL7, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_PLB_busLock = PLB_busLock, DIR = I, BUS = SDMA_CTRL7, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_PLB_MSize = PLB_MSize, DIR = I, BUS = SDMA_CTRL7, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_PLB_size = PLB_size, DIR = I, BUS = SDMA_CTRL7, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_PLB_type = PLB_type, DIR = I, BUS = SDMA_CTRL7, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_PLB_lockErr = PLB_lockErr, DIR = I, BUS = SDMA_CTRL7, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SDMA_CTRL7, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_PLB_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SDMA_CTRL7, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SDMA_CTRL7, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_PLB_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SDMA_CTRL7, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_PLB_reqPri = PLB_reqPri, DIR = I, BUS = SDMA_CTRL7, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_PLB_TAttribute = PLB_TAttribute, DIR = I, BUS = SDMA_CTRL7, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SDMA_CTRL7, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SDMA_CTRL7, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_PLB_wrDBus = PLB_wrDBus, DIR = I, BUS = SDMA_CTRL7, VEC = [0:(C_SDMA_CTRL7_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_Sl_addrAck = Sl_addrAck, DIR = O, BUS = SDMA_CTRL7, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_Sl_SSize = Sl_SSize, DIR = O, BUS = SDMA_CTRL7, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_Sl_wait = Sl_wait, DIR = O, BUS = SDMA_CTRL7, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SDMA_CTRL7, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SDMA_CTRL7, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_Sl_wrComp = Sl_wrComp, DIR = O, BUS = SDMA_CTRL7, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SDMA_CTRL7, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_Sl_rdDBus = Sl_rdDBus, DIR = O, BUS = SDMA_CTRL7, VEC = [0:(C_SDMA_CTRL7_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = SDMA_CTRL7, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SDMA_CTRL7, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_Sl_rdComp = Sl_rdComp, DIR = O, BUS = SDMA_CTRL7, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SDMA_CTRL7, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_Sl_MBusy = Sl_MBusy, DIR = O, BUS = SDMA_CTRL7, VEC = [0:(C_SDMA_CTRL7_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_Sl_MRdErr = Sl_MRdErr, DIR = O, BUS = SDMA_CTRL7, VEC = [0:(C_SDMA_CTRL7_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_Sl_MWrErr = Sl_MWrErr, DIR = O, BUS = SDMA_CTRL7, VEC = [0:(C_SDMA_CTRL7_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SDMA_CTRL7_Sl_MIRQ = Sl_MIRQ, DIR = O, BUS = SDMA_CTRL7, VEC = [0:(C_SDMA_CTRL7_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM7_Addr = Addr, DIR = I, BUS = MPMC_PIM7, VEC = [31:0], DEFAULT = Addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM7_AddrReq = AddrReq, DIR = I, BUS = MPMC_PIM7, DEFAULT = AddrReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM7_AddrAck = AddrAck, DIR = O, BUS = MPMC_PIM7, DEFAULT = AddrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM7_RNW = RNW, DIR = I, BUS = MPMC_PIM7, DEFAULT = RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM7_Size = Size, DIR = I, BUS = MPMC_PIM7, VEC = [3:0], DEFAULT = Size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM7_RdModWr = RdModWr, DIR = I, BUS = MPMC_PIM7, DEFAULT = RdModWr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM7_WrFIFO_Data = WrFIFO_Data, DIR = I, BUS = MPMC_PIM7, VEC = [(C_PIM7_DATA_WIDTH-1):0], DEFAULT = WrFIFO_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM7_WrFIFO_BE = WrFIFO_BE, DIR = I, BUS = MPMC_PIM7, VEC = [(C_PIM7_DATA_WIDTH/8-1):0], DEFAULT = WrFIFO_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM7_WrFIFO_Push = WrFIFO_Push, DIR = I, BUS = MPMC_PIM7, DEFAULT = WrFIFO_Push, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM7_RdFIFO_Data = RdFIFO_Data, DIR = O, BUS = MPMC_PIM7, VEC = [(C_PIM7_DATA_WIDTH-1):0], DEFAULT = RdFIFO_Data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM7_RdFIFO_Pop = RdFIFO_Pop, DIR = I, BUS = MPMC_PIM7, DEFAULT = RdFIFO_Pop, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM7_RdFIFO_RdWdAddr = RdFIFO_RdWdAddr, DIR = O, BUS = MPMC_PIM7, VEC = [3:0], DEFAULT = RdFIFO_RdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM7_WrFIFO_Empty = WrFIFO_Empty, DIR = O, BUS = MPMC_PIM7, DEFAULT = WrFIFO_Empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM7_WrFIFO_AlmostFull = WrFIFO_AlmostFull, DIR = O, BUS = MPMC_PIM7, DEFAULT = WrFIFO_AlmostFull, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM7_WrFIFO_Flush = WrFIFO_Flush, DIR = I, BUS = MPMC_PIM7, DEFAULT = WrFIFO_Flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM7_RdFIFO_Empty = RdFIFO_Empty, DIR = O, BUS = MPMC_PIM7, DEFAULT = RdFIFO_Empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM7_RdFIFO_Flush = RdFIFO_Flush, DIR = I, BUS = MPMC_PIM7, DEFAULT = RdFIFO_Flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM7_RdFIFO_Latency = RDFIFO_Latency, DIR = O, BUS = MPMC_PIM7, VEC = [1:0], DEFAULT = RDFIFO_Latency, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PIM7_InitDone = InitDone, DIR = O, BUS = MPMC_PIM7, DEFAULT = InitDone, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC7_MIMCReadNotWrite = MIMCREADNOTWRITE, DIR = I, BUS = PPC440MC7, DEFAULT = MIMCREADNOTWRITE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC7_MIMCAddress = MIMCADDRESS, DIR = I, BUS = PPC440MC7, VEC = [0:35], DEFAULT = MIMCADDRESS, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC7_MIMCAddressValid = MIMCADDRESSVALID, DIR = I, BUS = PPC440MC7, DEFAULT = MIMCADDRESSVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC7_MIMCWriteData = MIMCWRITEDATA, DIR = I, BUS = PPC440MC7, VEC = [0:127], DEFAULT = MIMCWRITEDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC7_MIMCWriteDataValid = MIMCWRITEDATAVALID, DIR = I, BUS = PPC440MC7, DEFAULT = MIMCWRITEDATAVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC7_MIMCByteEnable = MIMCBYTEENABLE, DIR = I, BUS = PPC440MC7, VEC = [0:15], DEFAULT = MIMCBYTEENABLE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC7_MIMCBankConflict = MIMCBANKCONFLICT, DIR = I, BUS = PPC440MC7, DEFAULT = MIMCBANKCONFLICT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC7_MIMCRowConflict = MIMCROWCONFLICT, DIR = I, BUS = PPC440MC7, DEFAULT = MIMCROWCONFLICT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC7_MCMIReadData = MCMIREADDATA, DIR = O, BUS = PPC440MC7, VEC = [0:127], DEFAULT = MCMIREADDATA, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC7_MCMIReadDataValid = MCMIREADDATAVALID, DIR = O, BUS = PPC440MC7, DEFAULT = MCMIREADDATAVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC7_MCMIReadDataErr = MCMIREADDATAERR, DIR = O, BUS = PPC440MC7, DEFAULT = MCMIREADDATAERR, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT PPC440MC7_MCMIAddrReadyToAccept = MCMIADDRREADYTOACCEPT, DIR = O, BUS = PPC440MC7, DEFAULT = MCMIADDRREADYTOACCEPT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC7_Cmd_Clk = cmd_clk, DIR = I, BUS = VFBC7, DEFAULT = cmd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC7_Cmd_Reset = cmd_reset, DIR = I, BUS = VFBC7, DEFAULT = cmd_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC7_Cmd_Data = cmd_data, DIR = I, BUS = VFBC7, VEC = [31:0], DEFAULT = cmd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC7_Cmd_Write = cmd_write, DIR = I, BUS = VFBC7, DEFAULT = cmd_write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC7_Cmd_End = cmd_end, DIR = I, BUS = VFBC7, DEFAULT = cmd_end, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC7_Cmd_Full = cmd_full, DIR = O, BUS = VFBC7, DEFAULT = cmd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC7_Cmd_Almost_Full = cmd_almost_full, DIR = O, BUS = VFBC7, DEFAULT = cmd_almost_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC7_Cmd_Idle = cmd_idle, DIR = O, BUS = VFBC7, DEFAULT = cmd_idle, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC7_Wd_Clk = wd_clk, DIR = I, BUS = VFBC7, DEFAULT = wd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC7_Wd_Reset = wd_reset, DIR = I, BUS = VFBC7, DEFAULT = wd_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC7_Wd_Write = wd_write, DIR = I, BUS = VFBC7, DEFAULT = wd_write, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC7_Wd_End_Burst = wd_end_burst, DIR = I, BUS = VFBC7, DEFAULT = wd_end_burst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC7_Wd_Flush = wd_flush, DIR = I, BUS = VFBC7, DEFAULT = wd_flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC7_Wd_Data = wd_data, DIR = I, BUS = VFBC7, VEC = [C_VFBC7_RDWD_DATA_WIDTH-1:0], DEFAULT = wd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC7_Wd_Data_BE = wd_data_be, DIR = I, BUS = VFBC7, VEC = [C_VFBC7_RDWD_DATA_WIDTH/8-1:0], DEFAULT = wd_data_be, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC7_Wd_Full = wd_full, DIR = O, BUS = VFBC7, DEFAULT = wd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC7_Wd_Almost_Full = wd_almost_full, DIR = O, BUS = VFBC7, DEFAULT = wd_almost_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC7_Rd_Clk = rd_clk, DIR = I, BUS = VFBC7, DEFAULT = rd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC7_Rd_Reset = rd_reset, DIR = I, BUS = VFBC7, DEFAULT = rd_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC7_Rd_Read = rd_read, DIR = I, BUS = VFBC7, DEFAULT = rd_read, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC7_Rd_End_Burst = rd_end_burst, DIR = I, BUS = VFBC7, DEFAULT = rd_end_burst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC7_Rd_Flush = rd_flush, DIR = I, BUS = VFBC7, DEFAULT = rd_flush, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC7_Rd_Data = rd_data, DIR = O, BUS = VFBC7, VEC = [C_VFBC7_RDWD_DATA_WIDTH-1:0], DEFAULT = rd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC7_Rd_Empty = rd_empty, DIR = O, BUS = VFBC7, DEFAULT = rd_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT VFBC7_Rd_Almost_Empty = rd_almost_empty, DIR = O, BUS = VFBC7, DEFAULT = rd_almost_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB7_cmd_clk = cmd_clk, DIR = I, BUS = MCB7, DEFAULT = cmd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB7_cmd_en = cmd_en, DIR = I, BUS = MCB7, DEFAULT = cmd_en, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB7_cmd_instr = cmd_instr, DIR = I, BUS = MCB7, VEC = [2:0], DEFAULT = cmd_instr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB7_cmd_bl = cmd_bl, DIR = I, BUS = MCB7, VEC = [5:0], DEFAULT = cmd_bl, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB7_cmd_byte_addr = cmd_byte_addr, DIR = I, BUS = MCB7, VEC = [29:0], DEFAULT = cmd_byte_addr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB7_cmd_empty = cmd_empty, DIR = O, BUS = MCB7, DEFAULT = cmd_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB7_cmd_full = cmd_full, DIR = O, BUS = MCB7, DEFAULT = cmd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB7_wr_clk = wr_clk, DIR = I, BUS = MCB7, DEFAULT = wr_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB7_wr_en = wr_en, DIR = I, BUS = MCB7, DEFAULT = wr_en, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB7_wr_mask = wr_mask, DIR = I, BUS = MCB7, VEC = [C_PIM7_DATA_WIDTH/8-1:0], DEFAULT = wr_mask, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB7_wr_data = wr_data, DIR = I, BUS = MCB7, VEC = [C_PIM7_DATA_WIDTH-1:0], DEFAULT = wr_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB7_wr_full = wr_full, DIR = O, BUS = MCB7, DEFAULT = wr_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB7_wr_empty = wr_empty, DIR = O, BUS = MCB7, DEFAULT = wr_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB7_wr_count = wr_count, DIR = O, BUS = MCB7, VEC = [6:0], DEFAULT = wr_count, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB7_wr_underrun = wr_underrun, DIR = O, BUS = MCB7, DEFAULT = wr_underrun, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB7_wr_error = wr_error, DIR = O, BUS = MCB7, DEFAULT = wr_error, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB7_rd_clk = rd_clk, DIR = I, BUS = MCB7, DEFAULT = rd_clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB7_rd_en = rd_en, DIR = I, BUS = MCB7, DEFAULT = rd_en, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB7_rd_data = rd_data, DIR = O, BUS = MCB7, VEC = [C_PIM7_DATA_WIDTH-1:0], DEFAULT = rd_data, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB7_rd_full = rd_full, DIR = O, BUS = MCB7, DEFAULT = rd_full, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB7_rd_empty = rd_empty, DIR = O, BUS = MCB7, DEFAULT = rd_empty, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB7_rd_count = rd_count, DIR = O, BUS = MCB7, VEC = [6:0], DEFAULT = rd_count, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB7_rd_overflow = rd_overflow, DIR = O, BUS = MCB7, DEFAULT = rd_overflow, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MCB7_rd_error = rd_error, DIR = O, BUS = MCB7, DEFAULT = rd_error, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_Rst = SPLB_Rst, DIR = I, BUS = MPMC_CTRL, SIGIS = RST, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_PLB_ABus = PLB_ABus, DIR = I, BUS = MPMC_CTRL, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_PLB_PAValid = PLB_PAValid, DIR = I, BUS = MPMC_CTRL, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_PLB_SAValid = PLB_SAValid, DIR = I, BUS = MPMC_CTRL, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_PLB_masterID = PLB_masterID, DIR = I, BUS = MPMC_CTRL, VEC = [0:(C_MPMC_CTRL_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_PLB_RNW = PLB_RNW, DIR = I, BUS = MPMC_CTRL, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_PLB_BE = PLB_BE, DIR = I, BUS = MPMC_CTRL, VEC = [0:((C_MPMC_CTRL_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_PLB_UABus = PLB_UABus, DIR = I, BUS = MPMC_CTRL, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = MPMC_CTRL, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = MPMC_CTRL, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_PLB_abort = PLB_abort, DIR = I, BUS = MPMC_CTRL, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_PLB_busLock = PLB_busLock, DIR = I, BUS = MPMC_CTRL, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_PLB_MSize = PLB_MSize, DIR = I, BUS = MPMC_CTRL, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_PLB_size = PLB_size, DIR = I, BUS = MPMC_CTRL, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_PLB_type = PLB_type, DIR = I, BUS = MPMC_CTRL, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_PLB_lockErr = PLB_lockErr, DIR = I, BUS = MPMC_CTRL, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = MPMC_CTRL, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_PLB_wrPendPri = PLB_wrPendPri, DIR = I, BUS = MPMC_CTRL, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = MPMC_CTRL, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_PLB_rdPendPri = PLB_rdPendPri, DIR = I, BUS = MPMC_CTRL, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_PLB_reqPri = PLB_reqPri, DIR = I, BUS = MPMC_CTRL, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_PLB_TAttribute = PLB_TAttribute, DIR = I, BUS = MPMC_CTRL, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = MPMC_CTRL, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = MPMC_CTRL, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_PLB_wrDBus = PLB_wrDBus, DIR = I, BUS = MPMC_CTRL, VEC = [0:(C_MPMC_CTRL_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_Sl_addrAck = Sl_addrAck, DIR = O, BUS = MPMC_CTRL, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_Sl_SSize = Sl_SSize, DIR = O, BUS = MPMC_CTRL, VEC = [0:1], DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_Sl_wait = Sl_wait, DIR = O, BUS = MPMC_CTRL, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = MPMC_CTRL, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = MPMC_CTRL, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_Sl_wrComp = Sl_wrComp, DIR = O, BUS = MPMC_CTRL, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = MPMC_CTRL, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_Sl_rdDBus = Sl_rdDBus, DIR = O, BUS = MPMC_CTRL, VEC = [0:(C_MPMC_CTRL_DWIDTH-1)], DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, BUS = MPMC_CTRL, VEC = [0:3], DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = MPMC_CTRL, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_Sl_rdComp = Sl_rdComp, DIR = O, BUS = MPMC_CTRL, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = MPMC_CTRL, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_Sl_MBusy = Sl_MBusy, DIR = O, BUS = MPMC_CTRL, VEC = [0:(C_MPMC_CTRL_NUM_MASTERS-1)], DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_Sl_MRdErr = Sl_MRdErr, DIR = O, BUS = MPMC_CTRL, VEC = [0:(C_MPMC_CTRL_NUM_MASTERS-1)], DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_Sl_MWrErr = Sl_MWrErr, DIR = O, BUS = MPMC_CTRL, VEC = [0:(C_MPMC_CTRL_NUM_MASTERS-1)], DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_CTRL_Sl_MIRQ = Sl_MIRQ, DIR = O, BUS = MPMC_CTRL, VEC = [0:(C_MPMC_CTRL_NUM_MASTERS-1)], DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MPMC_Clk0 = clk_166_6667MHzPLL0, DIR = I, SIGIS = CLK, INITIALVAL = VCC, ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_166_6667MHzPLL0
 PORT MPMC_Clk0_DIV2 = clk_83_3333MHzPLL0, DIR = I, SIGIS = CLK, INITIALVAL = VCC, ISVALID = (C_USE_MIG_V5_PHY && [xstrncmp C_MEM_TYPE  DDR2 ]), ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_83_3333MHzPLL0
 PORT MPMC_Clk90 = clk_166_6667MHz90PLL0, DIR = I, SIGIS = CLK, INITIALVAL = VCC, ASSIGNMENT = REQUIRE, ISVALID = (!C_USE_MCB_S6_PHY && !C_USE_MIG_V6_PHY && ([xstrncmp C_MEM_TYPE  DDR ] || [xstrncmp C_MEM_TYPE  DDR2 ] || C_DEBUG_REG_ENABLE)), DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_166_6667MHz90PLL0
 PORT MPMC_Clk_200MHz = clk_200_0000MHz, DIR = I, SIGIS = CLK, INITIALVAL = VCC, ISVALID = ((C_USE_MIG_V4_PHY || C_USE_MIG_V5_PHY|| C_USE_MIG_V6_PHY) && C_NUM_IDELAYCTRL > 0), ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_200_0000MHz
 PORT MPMC_Rst = sys_periph_reset, DIR = I, SIGIS = RST, ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = sys_periph_reset
 PORT DDR2_Clk = fpga_0_DDR2_SDRAM_DDR2_Clk_pin, DIR = O, VEC = [C_MEM_CLK_WIDTH-1:0], SIGIS = CLK, ISVALID = ([xstrncmp C_MEM_TYPE  DDR2 ] && !C_USE_MCB_S6_PHY), ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = DDR2_Clk, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_DDR2_SDRAM_DDR2_Clk_pin
 PORT DDR2_Clk_n = fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin, DIR = O, VEC = [C_MEM_CLK_WIDTH-1:0], SIGIS = CLK, ISVALID = ([xstrncmp C_MEM_TYPE  DDR2 ] && !C_USE_MCB_S6_PHY), ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = DDR2_Clk_n, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin
 PORT DDR2_CE = fpga_0_DDR2_SDRAM_DDR2_CE_pin, DIR = O, VEC = [C_MEM_CE_WIDTH-1:0], ISVALID = ([xstrncmp C_MEM_TYPE  DDR2 ] && !C_USE_MCB_S6_PHY), ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = DDR2_CLK_ENABLE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_DDR2_SDRAM_DDR2_CE_pin
 PORT DDR2_CS_n = fpga_0_DDR2_SDRAM_DDR2_CS_n_pin, DIR = O, VEC = [C_MEM_CS_N_WIDTH-1:0], ISVALID = ([xstrncmp C_MEM_TYPE  DDR2 ] && !C_USE_MCB_S6_PHY), ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = DDR2_CHIP_SELECT, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_DDR2_SDRAM_DDR2_CS_n_pin
 PORT DDR2_ODT = fpga_0_DDR2_SDRAM_DDR2_ODT_pin, DIR = O, VEC = [C_MEM_ODT_WIDTH-1:0], ISVALID = ([xstrncmp C_MEM_TYPE  DDR2 ] && !C_USE_MCB_S6_PHY), ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = DDR2_ODT, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_DDR2_SDRAM_DDR2_ODT_pin
 PORT DDR2_RAS_n = fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin, DIR = O, ISVALID = ([xstrncmp C_MEM_TYPE  DDR2 ] && !C_USE_MCB_S6_PHY), ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = DDR2_ROW_ADDR_SELECT, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin
 PORT DDR2_CAS_n = fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin, DIR = O, ISVALID = ([xstrncmp C_MEM_TYPE  DDR2 ] && !C_USE_MCB_S6_PHY), ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = DDR2_COL_ADDR_SELECT, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin
 PORT DDR2_WE_n = fpga_0_DDR2_SDRAM_DDR2_WE_n_pin, DIR = O, ISVALID = ([xstrncmp C_MEM_TYPE  DDR2 ] && !C_USE_MCB_S6_PHY), ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = DDR2_WRITE_ENABLE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_DDR2_SDRAM_DDR2_WE_n_pin
 PORT DDR2_BankAddr = fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin, DIR = O, VEC = [C_MEM_BANKADDR_WIDTH-1:0], ISVALID = ([xstrncmp C_MEM_TYPE  DDR2 ] && !C_USE_MCB_S6_PHY), ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = DDR2_BANKADDR, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin
 PORT DDR2_Addr = fpga_0_DDR2_SDRAM_DDR2_Addr_pin, DIR = O, VEC = [C_MEM_ADDR_WIDTH-1:0], ISVALID = ([xstrncmp C_MEM_TYPE  DDR2 ] && !C_USE_MCB_S6_PHY), ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = DDR2_ADDRESS, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_DDR2_SDRAM_DDR2_Addr_pin
 PORT DDR2_DQ = fpga_0_DDR2_SDRAM_DDR2_DQ_pin, DIR = IO, VEC = [C_ECC_DATA_WIDTH  + C_MEM_DATA_WIDTH-1:0], THREE_STATE = FALSE, ISVALID = ([xstrncmp C_MEM_TYPE  DDR2 ] && !C_USE_MCB_S6_PHY), ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = DDR2_DATA, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , IOB_STATE = BUF, MHS_VALUE = fpga_0_DDR2_SDRAM_DDR2_DQ_pin
 PORT DDR2_DM = fpga_0_DDR2_SDRAM_DDR2_DM_pin, DIR = O, VEC = [C_ECC_DM_WIDTH    + C_MEM_DM_WIDTH-1:0], ISVALID = ([xstrncmp C_MEM_TYPE  DDR2 ] && !C_USE_MCB_S6_PHY), ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = DDR2_DATA_MASK, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_DDR2_SDRAM_DDR2_DM_pin
 PORT DDR2_DQS = fpga_0_DDR2_SDRAM_DDR2_DQS_pin, DIR = IO, VEC = [C_ECC_DQS_WIDTH   + C_MEM_DQS_WIDTH-1:0], THREE_STATE = FALSE, ISVALID = ([xstrncmp C_MEM_TYPE  DDR2 ] && !C_USE_MCB_S6_PHY), ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = DDR2_DATA_STROBE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , IOB_STATE = BUF, MHS_VALUE = fpga_0_DDR2_SDRAM_DDR2_DQS_pin
 PORT DDR2_DQS_n = fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin, DIR = IO, VEC = [C_ECC_DQS_WIDTH   + C_MEM_DQS_WIDTH-1:0], THREE_STATE = FALSE, ISVALID = ([xstrncmp C_MEM_TYPE  DDR2 ] && !C_USE_MCB_S6_PHY && C_DDR2_DQSN_ENABLE), ASSIGNMENT = REQUIRE, IO_IF = memory_0, IO_IS = DDR2_DATA_STROBE_N, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , IOB_STATE = BUF, MHS_VALUE = fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin
END

BEGIN xps_sysace
 PARAMETER INSTANCE = SysACE_CompactFlash
 PARAMETER C_BASEADDR = 0x83600000, DT = std_logic_vector, BUS = SPLB, ADDRESS = BASE, PAIR = C_HIGHADDR, ASSIGNMENT = REQUIRE, MIN_SIZE = 0x80, ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xffffffff, MHS_VALUE = 0x83600000, RESOLVED_BUS = SPLB
 PARAMETER C_HIGHADDR = 0x8360ffff, DT = std_logic_vector, BUS = SPLB, ADDRESS = HIGH, PAIR = C_BASEADDR, ASSIGNMENT = REQUIRE, ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0x8360ffff, RESOLVED_BUS = SPLB
 PARAMETER C_MEM_WIDTH = 16, DT = INTEGER, RANGE = (8,16), PERMIT = BASE_USER, IO_IF = sysace_0, IO_IS = mem_data_bus_width, AFFECTS_PORTS_VEC = SysACE_MPD_I:SysACE_MPD_O:SysACE_MPD_T:SysACE_MPD, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 16, MHS_VALUE = 16
 PARAMETER C_SPLB_AWIDTH = 32, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_DWIDTH = 32, DT = INTEGER, BUS = SPLB, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB_BE:PLB_wrDBus:Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_P2P = 0, DT = INTEGER, BUS = SPLB, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_MID_WIDTH = 3, DT = INTEGER, BUS = SPLB, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB_masterID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 3, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_NUM_MASTERS = 8, DT = INTEGER, BUS = SPLB, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = Sl_MBusy:Sl_MWrErr:Sl_MRdErr:Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 8, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = SPLB
 PARAMETER C_FAMILY = virtex5, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex5
 PARAMETER HW_VER = 1.01.a
 BUS_INTERFACE SPLB = mb_plb, BUS_TYPE = SLAVE, BUS_STD = PLBV46
 PORT SPLB_Rst = SPLB_Rst, DIR = I, SIGIS = Rst, BUS = SPLB, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_ABus = PLB_ABus, DIR = I, VEC = [0:31], BUS = SPLB, DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_UABus = PLB_UABus, DIR = I, VEC = [0:31], BUS = SPLB, DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_masterID = PLB_masterID, DIR = I, VEC = [0:(C_SPLB_MID_WIDTH-1)], BUS = SPLB, DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_abort = PLB_abort, DIR = I, BUS = SPLB, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_BE = PLB_BE, DIR = I, VEC = [0:((C_SPLB_DWIDTH/8)-1)], BUS = SPLB, DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_MSize = PLB_MSize, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_size = PLB_size, DIR = I, VEC = [0:3], BUS = SPLB, DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_type = PLB_type, DIR = I, VEC = [0:2], BUS = SPLB, DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrDBus = PLB_wrDBus, DIR = I, VEC = [0:(C_SPLB_DWIDTH-1)], BUS = SPLB, DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrPendPri = PLB_wrPendPri, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdPendPri = PLB_rdPendPri, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_reqPri = PLB_reqPri, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_TAttribute = PLB_TAttribute, DIR = I, VEC = [0:15], BUS = SPLB, DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_SSize = Sl_SSize, DIR = O, VEC = [0:1], BUS = SPLB, DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wait = Sl_wait, DIR = O, BUS = SPLB, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdDBus = Sl_rdDBus, DIR = O, VEC = [0:(C_SPLB_DWIDTH-1)], BUS = SPLB, DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, VEC = [0:3], BUS = SPLB, DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MBusy = Sl_MBusy, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MWrErr = Sl_MWrErr, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MRdErr = Sl_MRdErr, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MIRQ = Sl_MIRQ, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT SysACE_MPA = fpga_0_SysACE_CompactFlash_SysACE_MPA_pin, DIR = O, VEC = [6:0], PERMIT = BASE_USER, DESC = 'Address Input', IO_IF = sysace_0, IO_IS = address, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_SysACE_CompactFlash_SysACE_MPA_pin
 PORT SysACE_CLK = fpga_0_SysACE_CompactFlash_SysACE_CLK_pin, DIR = I, PERMIT = BASE_USER, DESC = 'Clock Input', IO_IF = sysace_0, IO_IS = clk_in, buffer_type = BUFGP, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_SysACE_CompactFlash_SysACE_CLK_pin
 PORT SysACE_MPIRQ = fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin, DIR = I, PERMIT = BASE_USER, DESC = 'Active high Interrupt Output', IO_IF = sysace_0, IO_IS = intr_out, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin
 PORT SysACE_CEN = fpga_0_SysACE_CompactFlash_SysACE_CEN_pin, DIR = O, PERMIT = BASE_USER, DESC = 'Active LOW Chip Enable', IO_IF = sysace_0, IO_IS = chip_enable, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_SysACE_CompactFlash_SysACE_CEN_pin
 PORT SysACE_OEN = fpga_0_SysACE_CompactFlash_SysACE_OEN_pin, DIR = O, PERMIT = BASE_USER, DESC = 'Active LOW Output Enable', IO_IF = sysace_0, IO_IS = output_enable, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_SysACE_CompactFlash_SysACE_OEN_pin
 PORT SysACE_WEN = fpga_0_SysACE_CompactFlash_SysACE_WEN_pin, DIR = O, PERMIT = BASE_USER, DESC = 'Active LOW Write Enable', IO_IF = sysace_0, IO_IS = write_enable, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = fpga_0_SysACE_CompactFlash_SysACE_WEN_pin
 PORT SysACE_MPD = fpga_0_SysACE_CompactFlash_SysACE_MPD_pin, DIR = IO, VEC = [(C_MEM_WIDTH-1):0], ENDIAN = LITTLE, THREE_STATE = TRUE, TRI_I = SysACE_MPD_I, TRI_O = SysACE_MPD_O, TRI_T = SysACE_MPD_T, ENABLE = MULTI, PERMIT = BASE_USER, DESC = 'Data Input/Output', IO_IF = sysace_0, IO_IS = data, DEFAULT = , ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , IOB_STATE = INFER, MHS_VALUE = fpga_0_SysACE_CompactFlash_SysACE_MPD_pin
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_FAMILY = virtex6, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT0_VARIABLE_PHASE:C_CLKOUT1_VARIABLE_PHASE:C_CLKOUT2_VARIABLE_PHASE:C_CLKOUT3_VARIABLE_PHASE:C_CLKOUT4_VARIABLE_PHASE:C_CLKOUT5_VARIABLE_PHASE:C_CLKOUT6_VARIABLE_PHASE:C_CLKOUT7_VARIABLE_PHASE:C_CLKOUT8_VARIABLE_PHASE:C_CLKOUT9_VARIABLE_PHASE:C_CLKOUT10_VARIABLE_PHASE:C_CLKOUT11_VARIABLE_PHASE:C_CLKOUT12_VARIABLE_PHASE:C_CLKOUT13_VARIABLE_PHASE:C_CLKOUT14_VARIABLE_PHASE:C_CLKOUT15_VARIABLE_PHASE:C_CLKFBIN_DESKEW:C_CLKFBOUT_PHASE:C_CLKFBOUT_GROUP:C_PSDONE_GROUP:C_CLK_PRIMITIVE_FEEDBACK_BUF, MPD_VALUE = virtex6
 PARAMETER C_DEVICE = NOT_SET, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = NOT_SET
 PARAMETER C_PACKAGE = NOT_SET, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = NOT_SET
 PARAMETER C_SPEEDGRADE = NOT_SET, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = NOT_SET
 PARAMETER C_CLKIN_FREQ = 100000000, DT = INTEGER, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0, MHS_VALUE = 100000000
 PARAMETER C_CLKOUT0_FREQ = 166666666, DT = INTEGER, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT1_FREQ:C_CLKOUT1_PHASE:C_CLKOUT1_GROUP:C_CLKOUT1_BUF:C_CLKOUT1_VARIABLE_PHASE, MPD_VALUE = 0, MHS_VALUE = 166666666
 PARAMETER C_CLKOUT0_PHASE = 90, DT = REAL, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0, MHS_VALUE = 90
 PARAMETER C_CLKOUT0_GROUP = PLL0, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT0_VARIABLE_PHASE, MPD_VALUE = NONE, MHS_VALUE = PLL0
 PARAMETER C_CLKOUT0_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE, MHS_VALUE = TRUE
 PARAMETER C_CLKOUT0_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT0_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq]))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT1_FREQ = 166666666, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT0_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT2_FREQ:C_CLKOUT2_PHASE:C_CLKOUT2_GROUP:C_CLKOUT2_BUF:C_CLKOUT2_VARIABLE_PHASE, MPD_VALUE = 0, MHS_VALUE = 166666666
 PARAMETER C_CLKOUT1_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT0_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0, MHS_VALUE = 0
 PARAMETER C_CLKOUT1_GROUP = PLL0, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT0_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT1_VARIABLE_PHASE, MPD_VALUE = NONE, MHS_VALUE = PLL0
 PARAMETER C_CLKOUT1_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT0_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE, MHS_VALUE = TRUE
 PARAMETER C_CLKOUT1_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT0_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT1_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT2_FREQ = 200000000, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT1_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT3_FREQ:C_CLKOUT3_PHASE:C_CLKOUT3_GROUP:C_CLKOUT3_BUF:C_CLKOUT3_VARIABLE_PHASE, MPD_VALUE = 0, MHS_VALUE = 200000000
 PARAMETER C_CLKOUT2_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT1_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0, MHS_VALUE = 0
 PARAMETER C_CLKOUT2_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT1_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT2_VARIABLE_PHASE, MPD_VALUE = NONE, MHS_VALUE = NONE
 PARAMETER C_CLKOUT2_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT1_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE, MHS_VALUE = TRUE
 PARAMETER C_CLKOUT2_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT1_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT2_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT3_FREQ = 83333333, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT2_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT4_FREQ:C_CLKOUT4_PHASE:C_CLKOUT4_GROUP:C_CLKOUT4_BUF:C_CLKOUT4_VARIABLE_PHASE, MPD_VALUE = 0, MHS_VALUE = 83333333
 PARAMETER C_CLKOUT3_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT2_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0, MHS_VALUE = 0
 PARAMETER C_CLKOUT3_GROUP = PLL0, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT2_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT3_VARIABLE_PHASE, MPD_VALUE = NONE, MHS_VALUE = PLL0
 PARAMETER C_CLKOUT3_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT2_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE, MHS_VALUE = TRUE
 PARAMETER C_CLKOUT3_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT2_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT3_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT4_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT3_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT5_FREQ:C_CLKOUT5_PHASE:C_CLKOUT5_GROUP:C_CLKOUT5_BUF:C_CLKOUT5_VARIABLE_PHASE, MPD_VALUE = 0
 PARAMETER C_CLKOUT4_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT3_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT4_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT3_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT4_VARIABLE_PHASE, MPD_VALUE = NONE
 PARAMETER C_CLKOUT4_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT3_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_CLKOUT4_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT3_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT4_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT5_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT4_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT6_FREQ:C_CLKOUT6_PHASE:C_CLKOUT6_GROUP:C_CLKOUT6_BUF:C_CLKOUT6_VARIABLE_PHASE, MPD_VALUE = 0
 PARAMETER C_CLKOUT5_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT4_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT5_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT4_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT5_VARIABLE_PHASE, MPD_VALUE = NONE
 PARAMETER C_CLKOUT5_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT4_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_CLKOUT5_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT4_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT5_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT6_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT5_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT7_FREQ:C_CLKOUT7_PHASE:C_CLKOUT7_GROUP:C_CLKOUT7_BUF:C_CLKOUT7_VARIABLE_PHASE, MPD_VALUE = 0
 PARAMETER C_CLKOUT6_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT5_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT6_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT5_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT6_VARIABLE_PHASE, MPD_VALUE = NONE
 PARAMETER C_CLKOUT6_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT5_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_CLKOUT6_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT5_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT6_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT7_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT6_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT8_FREQ:C_CLKOUT8_PHASE:C_CLKOUT8_GROUP:C_CLKOUT8_BUF:C_CLKOUT8_VARIABLE_PHASE, MPD_VALUE = 0
 PARAMETER C_CLKOUT7_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT6_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT7_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT6_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT7_VARIABLE_PHASE, MPD_VALUE = NONE
 PARAMETER C_CLKOUT7_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT6_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_CLKOUT7_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT6_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT7_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT8_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT7_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT9_FREQ:C_CLKOUT9_PHASE:C_CLKOUT9_GROUP:C_CLKOUT9_BUF:C_CLKOUT9_VARIABLE_PHASE, MPD_VALUE = 0
 PARAMETER C_CLKOUT8_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT7_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT8_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT7_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT8_VARIABLE_PHASE, MPD_VALUE = NONE
 PARAMETER C_CLKOUT8_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT7_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_CLKOUT8_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT7_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT8_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT9_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT8_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT10_FREQ:C_CLKOUT10_PHASE:C_CLKOUT10_GROUP:C_CLKOUT10_BUF:C_CLKOUT10_VARIABLE_PHASE, MPD_VALUE = 0
 PARAMETER C_CLKOUT9_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT8_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT9_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT8_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT9_VARIABLE_PHASE, MPD_VALUE = NONE
 PARAMETER C_CLKOUT9_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT8_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_CLKOUT9_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT8_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT9_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT10_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT9_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT11_FREQ:C_CLKOUT11_PHASE:C_CLKOUT11_GROUP:C_CLKOUT11_BUF:C_CLKOUT11_VARIABLE_PHASE, MPD_VALUE = 0
 PARAMETER C_CLKOUT10_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT9_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT10_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT9_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT10_VARIABLE_PHASE, MPD_VALUE = NONE
 PARAMETER C_CLKOUT10_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT9_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_CLKOUT10_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT9_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT10_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT11_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT10_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT12_FREQ:C_CLKOUT12_PHASE:C_CLKOUT12_GROUP:C_CLKOUT12_BUF:C_CLKOUT12_VARIABLE_PHASE, MPD_VALUE = 0
 PARAMETER C_CLKOUT11_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT10_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT11_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT10_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT11_VARIABLE_PHASE, MPD_VALUE = NONE
 PARAMETER C_CLKOUT11_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT10_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_CLKOUT11_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT10_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT11_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT12_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT11_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT13_FREQ:C_CLKOUT13_PHASE:C_CLKOUT13_GROUP:C_CLKOUT13_BUF:C_CLKOUT13_VARIABLE_PHASE, MPD_VALUE = 0
 PARAMETER C_CLKOUT12_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT11_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT12_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT11_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT12_VARIABLE_PHASE, MPD_VALUE = NONE
 PARAMETER C_CLKOUT12_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT11_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_CLKOUT12_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT11_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT12_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT13_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT12_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT14_FREQ:C_CLKOUT14_PHASE:C_CLKOUT14_GROUP:C_CLKOUT14_BUF:C_CLKOUT14_VARIABLE_PHASE, MPD_VALUE = 0
 PARAMETER C_CLKOUT13_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT12_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT13_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT12_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT13_VARIABLE_PHASE, MPD_VALUE = NONE
 PARAMETER C_CLKOUT13_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT12_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_CLKOUT13_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT12_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT13_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT14_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT13_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT15_FREQ:C_CLKOUT15_PHASE:C_CLKOUT15_GROUP:C_CLKOUT15_BUF:C_CLKOUT15_VARIABLE_PHASE, MPD_VALUE = 0
 PARAMETER C_CLKOUT14_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT13_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT14_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT13_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT14_VARIABLE_PHASE, MPD_VALUE = NONE
 PARAMETER C_CLKOUT14_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT13_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_CLKOUT14_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT13_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT14_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT15_FREQ = 0, DT = INTEGER, TYPE = NON_HDL, ISVALID = (C_CLKOUT14_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT15_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = (C_CLKOUT14_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKOUT15_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL0_ADJUST=PLL0_ADJUST, PLL1=PLL1, PLL1_ADJUST=PLL1_ADJUST, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = (C_CLKOUT14_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_CLKOUT15_VARIABLE_PHASE, MPD_VALUE = NONE
 PARAMETER C_CLKOUT15_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = (C_CLKOUT14_FREQ > 0), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE
 PARAMETER C_CLKOUT15_VARIABLE_PHASE = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ((C_CLKOUT14_FREQ > 0) && ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || (![xstrncmp C_CLKOUT15_GROUP PLLE0] && ([xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq])))), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKFBIN_FREQ = 83333333, DT = INTEGER, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0, MHS_VALUE = 83333333
 PARAMETER C_CLKFBIN_DESKEW = NONE, DT = STRING, VALUES = (NONE=NONE, CLKIN=CLKIN, CLKOUT0=CLKOUT0, CLKOUT1=CLKOUT1, CLKOUT2=CLKOUT2, CLKOUT3=CLKOUT3, CLKOUT4=CLKOUT4, CLKOUT5=CLKOUT5, CLKOUT6=CLKOUT6, CLKOUT7=CLKOUT7, CLKOUT8=CLKOUT8, CLKOUT9=CLKOUT9, CLKOUT10=CLKOUT10, CLKOUT11=CLKOUT11, CLKOUT12=CLKOUT12, CLKOUT13=CLKOUT13, CLKOUT14=CLKOUT14, CLKOUT15=CLKOUT15), TYPE = NON_HDL, ISVALID = ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || [xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq]), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = NONE
 PARAMETER C_CLKFBOUT_FREQ = 83333333, DT = INTEGER, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0, MHS_VALUE = 83333333
 PARAMETER C_CLKFBOUT_PHASE = 0, DT = REAL, TYPE = NON_HDL, ISVALID = ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || [xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq]), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 0
 PARAMETER C_CLKFBOUT_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, PLL0=PLL0, PLL1=PLL1, DCM0=DCM0, DCM1=DCM1, DCM2=DCM2, DCM3=DCM3, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, PLLE0=PLLE0), TYPE = NON_HDL, ISVALID = ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || [xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq]), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = NONE
 PARAMETER C_CLKFBOUT_BUF = TRUE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = TRUE, MHS_VALUE = TRUE
 PARAMETER C_PSDONE_GROUP = NONE, DT = STRING, VALUES = (NONE=NONE, MMCM0=MMCM0, MMCM1=MMCM1, MMCM2=MMCM2, MMCM3=MMCM3, MMCM0_FB=MMCM0_FB, MMCM1_FB=MMCM1_FB, MMCM2_FB=MMCM2_FB, MMCM3_FB=MMCM3_FB), TYPE = NON_HDL, ISVALID = ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || [xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq]), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = NONE
 PARAMETER C_EXT_RESET_HIGH = 0, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = 1, MHS_VALUE = 0
 PARAMETER C_CLK_PRIMITIVE_FEEDBACK_BUF = FALSE, DT = BOOLEAN, VALUES = (FALSE=FALSE, TRUE=TRUE), TYPE = NON_HDL, ISVALID = ([xstrncmp C_FAMILY virtex6 ] || [xstrncmp C_FAMILY virtex6l] || [xstrncmp C_FAMILY virtex6lx] || [xstrncmp C_FAMILY virtex6sx] || [xstrncmp C_FAMILY virtex6hx] || [xstrncmp C_FAMILY virtex6cx] || [xstrncmp C_FAMILY virtex6llx] || [xstrncmp C_FAMILY virtex6lsx] || [xstrncmp C_FAMILY qvirtex6] || [xstrncmp C_FAMILY qvirtex6l] || [xstrncmp C_FAMILY qvirtex6lx] || [xstrncmp C_FAMILY qvirtex6sx] || [xstrncmp C_FAMILY qvirtex6fx] || [xstrncmp C_FAMILY qvirtex6tx] || [xstrncmp C_FAMILY virtex7] || [xstrncmp C_FAMILY kintex7] || [xstrncmp C_FAMILY artix7] || [xstrncmp C_FAMILY zynq]), ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = FALSE
 PARAMETER C_CLKOUT0_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT1_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT2_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT3_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT4_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT5_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT6_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT7_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT8_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT9_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT10_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT11_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT12_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT13_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT14_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLKOUT15_DUTY_CYCLE = 0.500000, DT = REAL, ASSIGNMENT = UPDATE, TYPE = NON_HDL, GUI_PERMIT = , MPD_VALUE = 0.500000
 PARAMETER C_CLK_GEN = UPDATE, VALUES = (UPDATE=UPDATE, PASSED=PASSED, FAILED=FAILED), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = UPDATE
 PARAMETER HW_VER = 4.03.a
 PORT CLKIN = CLK_S, DIR = I, SIGIS = CLK, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = CLK_S
 PORT CLKOUT0 = clk_166_6667MHz90PLL0, DIR = O, SIGIS = CLK, CLK_INPORT = CLKIN, CLK_FACTOR = 1.0 * C_CLKOUT0_FREQ / C_CLKIN_FREQ, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_166_6667MHz90PLL0
 PORT CLKOUT1 = clk_166_6667MHzPLL0, DIR = O, SIGIS = CLK, CLK_INPORT = CLKIN, CLK_FACTOR = 1.0 * C_CLKOUT1_FREQ / C_CLKIN_FREQ, ISVALID = (C_CLKOUT1_FREQ > 0), DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_166_6667MHzPLL0
 PORT CLKOUT2 = clk_200_0000MHz, DIR = O, SIGIS = CLK, CLK_INPORT = CLKIN, CLK_FACTOR = 1.0 * C_CLKOUT2_FREQ / C_CLKIN_FREQ, ISVALID = (C_CLKOUT2_FREQ > 0), DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_200_0000MHz
 PORT CLKOUT3 = clk_83_3333MHzPLL0, DIR = O, SIGIS = CLK, CLK_INPORT = CLKIN, CLK_FACTOR = 1.0 * C_CLKOUT3_FREQ / C_CLKIN_FREQ, ISVALID = (C_CLKOUT3_FREQ > 0), DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_83_3333MHzPLL0
 PORT CLKFBIN = SRAM_CLK_FB_s, DIR = I, SIGIS = CLK, ISVALID = (C_CLKFBIN_FREQ > 0), DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = SRAM_CLK_FB_s
 PORT CLKFBOUT = SRAM_CLK_OUT_s, DIR = O, SIGIS = CLK, CLK_INPORT = CLKIN, CLK_FACTOR = 1.0 * C_CLKFBOUT_FREQ / C_CLKIN_FREQ, ISVALID = (C_CLKFBOUT_FREQ > 0), DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = SRAM_CLK_OUT_s
 PORT RST = sys_rst_s, DIR = I, SIGIS = RST, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = sys_rst_s
 PORT LOCKED = Dcm_all_locked, DIR = O, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = Dcm_all_locked
END

BEGIN mdm
 PARAMETER INSTANCE = mdm_0
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = none, DT = string, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Masters that can talk to this slave, LONG_DESC = The '&' separated list of master interfaces that can access this slave, GUI_PERMIT = , BUS = S_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = none, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC = 0, DT = integer, RANGE = (0, 1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Is ACLK Asynchronous to Interconnect_ACLK, LONG_DESC = Is ACLK asynchronous with respect to the interconnect's ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_ACLK_RATIO = 1, DT = integer, TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = UPDATE, DESC = ACLK Frequency Ratio, LONG_DESC = In relation to C_INTERCONNECT_ACLK_RATIO on the interconnect, indicates the ratio of the ACLK frequency of this bus interface to the frequency of Interconnect_ACLK. Please refer to the online help on how this parameter is computed, GUI_PERMIT = , BUS = S_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_SECURE = 0, DT = integer, RANGE = (0,1), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Require TrustZone Secure on all accesses, LONG_DESC = All accesses to slave required to be secure, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_AW_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AW channel, LONG_DESC = Insert register slice on AW channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_AR_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on AR channel, LONG_DESC = Insert register slice on AR channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_W_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on W channel, LONG_DESC = Insert register slice on W channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_R_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on R channel, LONG_DESC = Insert register slice on R channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_B_REGISTER = 0, DT = integer, RANGE = (0:8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Use register slice on B channel, LONG_DESC = Insert register slice on B channel, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_WRITE_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Write Data FIFO Depth, LONG_DESC = Depth of bus interface write data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_READ_FIFO_DEPTH = 0, DT = integer, RANGE = (0, 32, 512), VALUES = ( 0 = 0 (None), 32 = 32 (SRL), 512 = 512 (BRAM)), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL, DESC = Read Data FIFO Depth, LONG_DESC = Depth of bus interface read data FIFO, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 0, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Write Transaction Acceptance Limit, LONG_DESC = Maximum number of active write transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = 
 PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE = 1, DT = integer, RANGE = (1, 2, 4, 8, 16, 32), TYPE = NON_MPD, ASSOCIATION = SLAVE, ASSIGNMENT = OPTIONAL_UPDATE, DESC = Read Transaction Acceptance Limit, LONG_DESC = Maximum number of active read transactions that the bus interface can accept. This parameter is ignored when the IP is connected to an interconnect in SASD mode., GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, BUS = S_AXI, AXI_VER = 1.01.a, BUS_TYPE = SLAVE, MPD_VALUE = 1, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), RESOLVED_BUS = 
 PARAMETER C_S_AXI_ADDED_AXI_PARAMS = TRUE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_S_AXI_AXI_VER = 1.01.a, TYPE = NON_HDL, ASSIGNMENT = CONSTANT
 PARAMETER C_FAMILY = virtex6, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_JTAG_CHAIN, MPD_VALUE = virtex6
 PARAMETER C_JTAG_CHAIN = 2, DT = INTEGER, RANGE = (1:4), VALUES = (1=USER1, 2=USER2, 3=USER3, 4=USER4), ISVALID = (([xstrncmp C_FAMILY  virtex4 ]) || ([xstrncmp C_FAMILY  virtex5 ]) || ([xstrncmp C_FAMILY  spartan6 ]) || ([xstrncmp C_FAMILY  virtex6 ])), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 2
 PARAMETER C_INTERCONNECT = 1, DT = INTEGER, RANGE = (1,2), VALUES = (1=PLBv46, 2=AXI), ISVALID = (C_USE_UART == 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_SPLB_AWIDTH:C_SPLB_DWIDTH:C_SPLB_P2P:C_SPLB_MID_WIDTH:C_SPLB_NUM_MASTERS:C_SPLB_NATIVE_DWIDTH:C_SPLB_SUPPORT_BURSTS:C_S_AXI_ADDR_WIDTH:C_S_AXI_DATA_WIDTH:C_S_AXI_PROTOCOL, MPD_VALUE = 1
 PARAMETER C_BASEADDR = 0x84400000, DT = STD_LOGIC_VECTOR, PAIR = C_HIGHADDR, ADDRESS = BASE, BUS = SPLB:S_AXI, MIN_SIZE = 0x100, ISVALID = (C_USE_UART == 1), ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xFFFFFFFF, MHS_VALUE = 0x84400000, RESOLVED_BUS = SPLB
 PARAMETER C_HIGHADDR = 0x8440ffff, DT = STD_LOGIC_VECTOR, PAIR = C_BASEADDR, ADDRESS = HIGH, BUS = SPLB:S_AXI, ISVALID = (C_USE_UART == 1), ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0x8440ffff, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_AWIDTH = 32, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT, ISVALID = ((C_INTERCONNECT == 1) && (C_USE_UART == 1)), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_DWIDTH = 32, DT = INTEGER, BUS = SPLB, ISVALID = ((C_INTERCONNECT == 1) && (C_USE_UART == 1)), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB_BE:PLB_wrDBus:Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_P2P = 0, DT = INTEGER, BUS = SPLB, ISVALID = ((C_INTERCONNECT == 1) && (C_USE_UART == 1)), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_MID_WIDTH = 3, DT = INTEGER, BUS = SPLB, ISVALID = ((C_INTERCONNECT == 1) && (C_USE_UART == 1)), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB_masterID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 3, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_NUM_MASTERS = 8, DT = INTEGER, BUS = SPLB, ISVALID = ((C_INTERCONNECT == 1) && (C_USE_UART == 1)), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = Sl_MBusy:Sl_MWrErr:Sl_MRdErr:Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 8, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT, ISVALID = ((C_INTERCONNECT == 1) && (C_USE_UART == 1)), TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB, ASSIGNEMNT = CONSTANT, ISVALID = ((C_INTERCONNECT == 1) && (C_USE_UART == 1)), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = SPLB
 PARAMETER C_MB_DBG_PORTS = 1, DT = INTEGER, RANGE = (0:8), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, MHS_VALUE = 1
 PARAMETER C_USE_UART = 1, DT = INTEGER, RANGE = (0:1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_INTERCONNECT:C_BASEADDR:C_HIGHADDR:C_SPLB_AWIDTH:C_SPLB_DWIDTH:C_SPLB_P2P:C_SPLB_MID_WIDTH:C_SPLB_NUM_MASTERS:C_SPLB_NATIVE_DWIDTH:C_SPLB_SUPPORT_BURSTS:C_S_AXI_ADDR_WIDTH:C_S_AXI_DATA_WIDTH:C_S_AXI_PROTOCOL, MPD_VALUE = 1, MHS_VALUE = 1
 PARAMETER C_S_AXI_ADDR_WIDTH = 32, DT = INTEGER, BUS = S_AXI, ASSIGNMENT = CONSTANT, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), AFFECTS_PORTS_VEC = S_AXI_AWADDR:S_AXI_ARADDR, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S_AXI_DATA_WIDTH = 32, DT = INTEGER, BUS = S_AXI, ASSIGNMENT = CONSTANT, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), AFFECTS_PORTS_VEC = S_AXI_WDATA:S_AXI_WSTRB:S_AXI_RDATA, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = 
 PARAMETER C_S_AXI_PROTOCOL = AXI4LITE, DT = STRING, BUS = S_AXI, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, ISVALID = ((C_INTERCONNECT == 2) && (C_USE_UART == 1)), GUI_PERMIT = , MPD_VALUE = AXI4LITE, RESOLVED_BUS = 
 PARAMETER HW_VER = 2.00.b
 BUS_INTERFACE SPLB = mb_plb, BUS_STD = PLBV46, BUS_TYPE = SLAVE, ISVALID = ((C_INTERCONNECT == 1) && (C_USE_UART == 1))
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_mdm_bus, BUS_STD = XIL_MBDEBUG3, BUS_TYPE = INITIATOR, ISVALID = (C_MB_DBG_PORTS >= 1)
 PORT Debug_SYS_Rst = Debug_SYS_Rst, DIR = O, SIGIS = RST, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = Debug_SYS_Rst
 PORT Ext_BRK = Ext_BRK, DIR = O, DEFAULT = Ext_BRK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Ext_NM_BRK = Ext_NM_BRK, DIR = O, DEFAULT = Ext_NM_BRK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT S_AXI_ARESETN = ARESETN, DIR = I, SIGIS = RST, BUS = S_AXI, ASSIGNMENT = OPTIONAL, DEFAULT = ARESETN, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_AWADDR = AWADDR, DIR = I, BUS = S_AXI, VEC = [(C_S_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = AWADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_AWVALID = AWVALID, DIR = I, BUS = S_AXI, DEFAULT = AWVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_AWREADY = AWREADY, DIR = O, BUS = S_AXI, DEFAULT = AWREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_WDATA = WDATA, DIR = I, BUS = S_AXI, VEC = [(C_S_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = WDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_WSTRB = WSTRB, DIR = I, BUS = S_AXI, VEC = [(C_S_AXI_DATA_WIDTH/8-1):0], ENDIAN = LITTLE, DEFAULT = WSTRB, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_WVALID = WVALID, DIR = I, BUS = S_AXI, DEFAULT = WVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_WREADY = WREADY, DIR = O, BUS = S_AXI, DEFAULT = WREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_BRESP = BRESP, DIR = O, BUS = S_AXI, VEC = [1:0], DEFAULT = BRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_BVALID = BVALID, DIR = O, BUS = S_AXI, DEFAULT = BVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_BREADY = BREADY, DIR = I, BUS = S_AXI, DEFAULT = BREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_ARADDR = ARADDR, DIR = I, BUS = S_AXI, VEC = [(C_S_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = ARADDR, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_ARVALID = ARVALID, DIR = I, BUS = S_AXI, DEFAULT = ARVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_ARREADY = ARREADY, DIR = O, BUS = S_AXI, DEFAULT = ARREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_RDATA = RDATA, DIR = O, BUS = S_AXI, VEC = [(C_S_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, DEFAULT = RDATA, ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_RRESP = RRESP, DIR = O, BUS = S_AXI, VEC = [1:0], DEFAULT = RRESP, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_RVALID = RVALID, DIR = O, BUS = S_AXI, DEFAULT = RVALID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT S_AXI_RREADY = RREADY, DIR = I, BUS = S_AXI, DEFAULT = RREADY, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT SPLB_Rst = SPLB_Rst, DIR = I, SIGIS = RST, BUS = SPLB, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_ABus = PLB_ABus, DIR = I, BUS = SPLB, VEC = [0:31], DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_UABus = PLB_UABus, DIR = I, BUS = SPLB, VEC = [0:31], DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_masterID = PLB_masterID, DIR = I, BUS = SPLB, VEC = [0:(C_SPLB_MID_WIDTH-1)], DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_abort = PLB_abort, DIR = I, BUS = SPLB, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_BE = PLB_BE, DIR = I, BUS = SPLB, VEC = [0:((C_SPLB_DWIDTH/8)-1)], DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_MSize = PLB_MSize, DIR = I, BUS = SPLB, VEC = [0:1], DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_size = PLB_size, DIR = I, BUS = SPLB, VEC = [0:3], DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_type = PLB_type, DIR = I, BUS = SPLB, VEC = [0:2], DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrDBus = PLB_wrDBus, DIR = I, BUS = SPLB, VEC = [0:(C_SPLB_DWIDTH-1)], DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrPendPri = PLB_wrPendPri, DIR = I, BUS = SPLB, VEC = [0:1], DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdPendPri = PLB_rdPendPri, DIR = I, BUS = SPLB, VEC = [0:1], DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_reqPri = PLB_reqPri, DIR = I, BUS = SPLB, VEC = [0:1], DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_TAttribute = PLB_TAttribute, DIR = I, BUS = SPLB, VEC = [0:15], DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_SSize = Sl_SSize, DIR = O, VEC = [0:1], BUS = SPLB, DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wait = Sl_wait, DIR = O, BUS = SPLB, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdDBus = Sl_rdDBus, DIR = O, VEC = [0:(C_SPLB_DWIDTH-1)], BUS = SPLB, DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, VEC = [0:3], BUS = SPLB, DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MBusy = Sl_MBusy, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MWrErr = Sl_MWrErr, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MRdErr = Sl_MRdErr, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MIRQ = Sl_MIRQ, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Dbg_Clk_0 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_0, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MBDEBUG_0
 PORT Dbg_TDI_0 = Dbg_TDI, DIR = O, BUS = MBDEBUG_0, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MBDEBUG_0
 PORT Dbg_TDO_0 = Dbg_TDO, DIR = I, BUS = MBDEBUG_0, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MBDEBUG_0
 PORT Dbg_Reg_En_0 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_0, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MBDEBUG_0
 PORT Dbg_Capture_0 = Dbg_Capture, DIR = O, BUS = MBDEBUG_0, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MBDEBUG_0
 PORT Dbg_Shift_0 = Dbg_Shift, DIR = O, BUS = MBDEBUG_0, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MBDEBUG_0
 PORT Dbg_Update_0 = Dbg_Update, DIR = O, BUS = MBDEBUG_0, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MBDEBUG_0
 PORT Dbg_Rst_0 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_0, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MBDEBUG_0
 PORT Dbg_Clk_1 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_1, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_1 = Dbg_TDI, DIR = O, BUS = MBDEBUG_1, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_1 = Dbg_TDO, DIR = I, BUS = MBDEBUG_1, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_1 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_1, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_1 = Dbg_Capture, DIR = O, BUS = MBDEBUG_1, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_1 = Dbg_Shift, DIR = O, BUS = MBDEBUG_1, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_1 = Dbg_Update, DIR = O, BUS = MBDEBUG_1, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_1 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_1, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_2 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_2, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_2 = Dbg_TDI, DIR = O, BUS = MBDEBUG_2, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_2 = Dbg_TDO, DIR = I, BUS = MBDEBUG_2, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_2 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_2, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_2 = Dbg_Capture, DIR = O, BUS = MBDEBUG_2, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_2 = Dbg_Shift, DIR = O, BUS = MBDEBUG_2, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_2 = Dbg_Update, DIR = O, BUS = MBDEBUG_2, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_2 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_2, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_3 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_3, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_3 = Dbg_TDI, DIR = O, BUS = MBDEBUG_3, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_3 = Dbg_TDO, DIR = I, BUS = MBDEBUG_3, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_3 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_3, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_3 = Dbg_Capture, DIR = O, BUS = MBDEBUG_3, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_3 = Dbg_Shift, DIR = O, BUS = MBDEBUG_3, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_3 = Dbg_Update, DIR = O, BUS = MBDEBUG_3, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_3 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_3, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_4 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_4, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_4 = Dbg_TDI, DIR = O, BUS = MBDEBUG_4, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_4 = Dbg_TDO, DIR = I, BUS = MBDEBUG_4, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_4 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_4, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_4 = Dbg_Capture, DIR = O, BUS = MBDEBUG_4, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_4 = Dbg_Shift, DIR = O, BUS = MBDEBUG_4, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_4 = Dbg_Update, DIR = O, BUS = MBDEBUG_4, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_4 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_4, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_5 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_5, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_5 = Dbg_TDI, DIR = O, BUS = MBDEBUG_5, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_5 = Dbg_TDO, DIR = I, BUS = MBDEBUG_5, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_5 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_5, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_5 = Dbg_Capture, DIR = O, BUS = MBDEBUG_5, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_5 = Dbg_Shift, DIR = O, BUS = MBDEBUG_5, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_5 = Dbg_Update, DIR = O, BUS = MBDEBUG_5, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_5 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_5, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_6 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_6, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_6 = Dbg_TDI, DIR = O, BUS = MBDEBUG_6, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_6 = Dbg_TDO, DIR = I, BUS = MBDEBUG_6, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_6 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_6, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_6 = Dbg_Capture, DIR = O, BUS = MBDEBUG_6, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_6 = Dbg_Shift, DIR = O, BUS = MBDEBUG_6, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_6 = Dbg_Update, DIR = O, BUS = MBDEBUG_6, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_6 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_6, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Clk_7 = Dbg_Clk, DIR = O, SIGIS = CLK, BUS = MBDEBUG_7, DEFAULT = Dbg_Clk, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDI_7 = Dbg_TDI, DIR = O, BUS = MBDEBUG_7, DEFAULT = Dbg_TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_TDO_7 = Dbg_TDO, DIR = I, BUS = MBDEBUG_7, DEFAULT = Dbg_TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Reg_En_7 = Dbg_Reg_En, DIR = O, BUS = MBDEBUG_7, VEC = [0:7], DEFAULT = Dbg_Reg_En, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Capture_7 = Dbg_Capture, DIR = O, BUS = MBDEBUG_7, DEFAULT = Dbg_Capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Shift_7 = Dbg_Shift, DIR = O, BUS = MBDEBUG_7, DEFAULT = Dbg_Shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Update_7 = Dbg_Update, DIR = O, BUS = MBDEBUG_7, DEFAULT = Dbg_Update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dbg_Rst_7 = Debug_Rst, DIR = O, SIGIS = RST, BUS = MBDEBUG_7, DEFAULT = Debug_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT bscan_tdi = bscan_tdi, DIR = O, DEFAULT = bscan_tdi, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT bscan_reset = bscan_reset, DIR = O, SIGIS = RST, DEFAULT = bscan_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT bscan_shift = bscan_shift, DIR = O, DEFAULT = bscan_shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT bscan_update = bscan_update, DIR = O, DEFAULT = bscan_update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT bscan_capture = bscan_capture, DIR = O, DEFAULT = bscan_capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT bscan_sel1 = bscan_sel1, DIR = O, DEFAULT = bscan_sel1, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT bscan_drck1 = bscan_drck1, DIR = O, SIGIS = CLK, DEFAULT = bscan_drck1, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER
 PORT bscan_tdo1 = bscan_tdo1, DIR = I, DEFAULT = bscan_tdo1, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT Ext_JTAG_DRCK = DRCK, DIR = O, SIGIS = CLK, BUS = XMTC, DEFAULT = DRCK, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Ext_JTAG_RESET = RESET, DIR = O, SIGIS = RST, BUS = XMTC, DEFAULT = RESET, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Ext_JTAG_SEL = SEL, DIR = O, BUS = XMTC, DEFAULT = SEL, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Ext_JTAG_CAPTURE = CAPTURE, DIR = O, BUS = XMTC, DEFAULT = CAPTURE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Ext_JTAG_SHIFT = SHIFT, DIR = O, BUS = XMTC, DEFAULT = SHIFT, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Ext_JTAG_UPDATE = UPDATE, DIR = O, BUS = XMTC, DEFAULT = UPDATE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Ext_JTAG_TDI = TDI, DIR = O, BUS = XMTC, DEFAULT = TDI, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Ext_JTAG_TDO = TDO, DIR = I, BUS = XMTC, DEFAULT = TDO, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER C_SUBFAMILY = lx, DT = string, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = lx
 PARAMETER C_EXT_RST_WIDTH = 4, DT = integer, RANGE = (1:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4
 PARAMETER C_AUX_RST_WIDTH = 4, DT = integer, RANGE = (1:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 4
 PARAMETER C_EXT_RESET_HIGH = 0, DT = std_logic, RANGE = (0,1), IO_IF = reset_0, IO_IS = polarity, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, MHS_VALUE = 0
 PARAMETER C_AUX_RESET_HIGH = 1, DT = std_logic, RANGE = (0,1), IO_IF = reset_0, IO_IS = polarity, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_NUM_BUS_RST = 1, DT = integer, RANGE = (1:8), AFFECTS_PORTS_VEC = Bus_Struct_Reset, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_NUM_PERP_RST = 1, DT = integer, RANGE = (1:16), AFFECTS_PORTS_VEC = Peripheral_Reset, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_NUM_INTERCONNECT_ARESETN = 1, DT = integer, RANGE = (1:8), AFFECTS_PORTS_VEC = Interconnect_aresetn, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_NUM_PERP_ARESETN = 1, DT = integer, RANGE = (1:16), AFFECTS_PORTS_VEC = Peripheral_aresetn, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_FAMILY = virtex5, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, GUI_PERMIT = , MPD_VALUE = virtex5
 PARAMETER HW_VER = 3.00.a
 PORT Slowest_sync_clk = clk_83_3333MHzPLL0, DIR = I, SIGIS = CLK, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = clk_83_3333MHzPLL0
 PORT Ext_Reset_In = sys_rst_s, DIR = I, SIGIS = RST, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = sys_rst_s
 PORT MB_Debug_Sys_Rst = Debug_SYS_Rst, DIR = I, SIGIS = RST, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = Debug_SYS_Rst
 PORT Core_Reset_Req_0 = Core_Reset_Req, DIR = I, BUS = RESETPPC0, SIGIS = RST, DEFAULT = Core_Reset_Req, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Chip_Reset_Req_0 = Chip_Reset_Req, DIR = I, BUS = RESETPPC0, SIGIS = RST, DEFAULT = Chip_Reset_Req, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT System_Reset_Req_0 = System_Reset_Req, DIR = I, BUS = RESETPPC0, SIGIS = RST, DEFAULT = System_Reset_Req, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Core_Reset_Req_1 = Core_Reset_Req, DIR = I, BUS = RESETPPC1, SIGIS = RST, DEFAULT = Core_Reset_Req, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Chip_Reset_Req_1 = Chip_Reset_Req, DIR = I, BUS = RESETPPC1, SIGIS = RST, DEFAULT = Chip_Reset_Req, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT System_Reset_Req_1 = System_Reset_Req, DIR = I, BUS = RESETPPC1, SIGIS = RST, DEFAULT = System_Reset_Req, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT Dcm_locked = Dcm_all_locked, DIR = I, ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = Dcm_all_locked
 PORT RstcPPCresetcore_0 = RstcPPCresetcore, DIR = O, BUS = RESETPPC0, SIGIS = RST, DEFAULT = RstcPPCresetcore, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT RstcPPCresetchip_0 = RstsPPCresetchip, DIR = O, BUS = RESETPPC0, SIGIS = RST, DEFAULT = RstsPPCresetchip, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT RstcPPCresetsys_0 = RstcPPCresetsys, DIR = O, BUS = RESETPPC0, SIGIS = RST, DEFAULT = RstcPPCresetsys, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT RstcPPCresetcore_1 = RstcPPCresetcore, DIR = O, BUS = RESETPPC1, SIGIS = RST, DEFAULT = RstcPPCresetcore, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT RstcPPCresetchip_1 = RstsPPCresetchip, DIR = O, BUS = RESETPPC1, SIGIS = RST, DEFAULT = RstsPPCresetchip, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT RstcPPCresetsys_1 = RstcPPCresetsys, DIR = O, BUS = RESETPPC1, SIGIS = RST, DEFAULT = RstcPPCresetsys, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = 
 PORT MB_Reset = mb_reset, DIR = O, SIGIS = RST, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = mb_reset
 PORT Bus_Struct_Reset = sys_bus_reset, DIR = O, VEC = [0:C_NUM_BUS_RST-1], SIGIS = RST, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset, DIR = O, VEC = [0:C_NUM_PERP_RST-1], SIGIS = RST, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = sys_periph_reset
END

BEGIN xps_intc
 PARAMETER INSTANCE = xps_intc_0
 PARAMETER C_FAMILY = virtex5, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex5
 PARAMETER C_BASEADDR = 0x81800000, DT = std_logic_vector(0 to 31), BUS = SPLB, ADDRESS = BASE, PAIR = C_HIGHADDR, MIN_SIZE = 0x20, ASSIGNMENT = REQUIRE, ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xffffffff, MHS_VALUE = 0x81800000, RESOLVED_BUS = SPLB
 PARAMETER C_HIGHADDR = 0x8180001F, DT = std_logic_vector(0 to 31), BUS = SPLB, ADDRESS = HIGH, PAIR = C_BASEADDR, ASSIGNMENT = REQUIRE, ADDR_TYPE = REGISTER, BITWIDTH = 32, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0x8180001F, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_AWIDTH = 32, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_DWIDTH = 32, DT = INTEGER, BUS = SPLB, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB_BE:PLB_wrDBus:Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_P2P = 0, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = Sl_MBusy:Sl_MWrErr:Sl_MRdErr:Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB, ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB_masterID, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 1, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0, RESOLVED_BUS = SPLB
 PARAMETER C_NUM_INTR_INPUTS = 2, DT = INTEGER, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_num_intr_inputs, RANGE = (1:C_SPLB_NATIVE_DWIDTH), AFFECTS_PORTS_VEC = Intr, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , MPD_VALUE = 2
 PARAMETER C_KIND_OF_INTR = 0xffffffff, DT = std_logic_vector(31 downto 0), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_kind_of_intr, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0xffffffff
 PARAMETER C_KIND_OF_EDGE = 0xffffffff, DT = std_logic_vector(31 downto 0), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_kind_of_edge, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0xffffffff
 PARAMETER C_KIND_OF_LVL = 0xffffffff, DT = std_logic_vector(31 downto 0), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_kind_of_lvl, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , BITWIDTH = 32, MPD_VALUE = 0xffffffff
 PARAMETER C_HAS_IPR = 1, DT = INTEGER, PERMIT = BASE_USER, RANGE = (0,1), DESC = Interrupt Pending Register, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_HAS_SIE = 1, DT = INTEGER, PERMIT = BASE_USER, RANGE = (0,1), DESC = Set Interrupt Enables, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_HAS_CIE = 1, DT = INTEGER, PERMIT = BASE_USER, RANGE = (0,1), DESC = Clear Interrupt Enables, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_HAS_IVR = 1, DT = INTEGER, PERMIT = BASE_USER, RANGE = (0,1), DESC = Interrupt Vector Register, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_IRQ_IS_LEVEL = 1, DT = INTEGER, PERMIT = BASE_USER, RANGE = (0,1), VALUES = (0 = Edge, 1 = Level ), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_IRQ_ACTIVE = 1, DT = std_logic, RANGE = (0,1), VALUES = (0 = Falling/Low, 1 = Rising/High ), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER HW_VER = 2.01.a
 BUS_INTERFACE SPLB = mb_plb, BUS_TYPE = SLAVE, BUS_STD = PLBV46
 PORT SPLB_Rst = SPLB_Rst, DIR = I, SIGIS = Rst, BUS = SPLB, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_ABus = PLB_ABus, DIR = I, VEC = [0:31], BUS = SPLB, DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_masterID = PLB_masterID, DIR = I, VEC = [0:(C_SPLB_MID_WIDTH-1)], BUS = SPLB, DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_BE = PLB_BE, DIR = I, VEC = [0:((C_SPLB_DWIDTH/8)-1)], BUS = SPLB, DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_size = PLB_size, DIR = I, VEC = [0:3], BUS = SPLB, DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_type = PLB_type, DIR = I, VEC = [0:2], BUS = SPLB, DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrDBus = PLB_wrDBus, DIR = I, VEC = [0:(C_SPLB_DWIDTH-1)], BUS = SPLB, DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_UABus = PLB_UABus, DIR = I, VEC = [0:31], BUS = SPLB, DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_abort = PLB_abort, DIR = I, BUS = SPLB, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_MSize = PLB_MSize, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrPendPri = PLB_wrPendPri, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdPendPri = PLB_rdPendPri, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_reqPri = PLB_reqPri, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_TAttribute = PLB_TAttribute, DIR = I, VEC = [0:15], BUS = SPLB, DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_SSize = Sl_SSize, DIR = O, VEC = [0:1], BUS = SPLB, DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wait = Sl_wait, DIR = O, BUS = SPLB, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdDBus = Sl_rdDBus, DIR = O, VEC = [0:(C_SPLB_DWIDTH-1)], BUS = SPLB, DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MBusy = Sl_MBusy, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MWrErr = Sl_MWrErr, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MRdErr = Sl_MRdErr, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, VEC = [0:3], BUS = SPLB, DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MIRQ = Sl_MIRQ, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Intr = jaip_0_IP2INTC_Irpt, DIR = I, VEC = [(C_NUM_INTR_INPUTS-1):0], SIGIS = INTERRUPT, ENDIAN = LITTLE, DEFAULT = , ASSIGNMENT = OPTIONAL, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SENSITIVITY = EDGE_RISING, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = jaip_0_IP2INTC_Irpt
 PORT Irq = microblaze_0_Interrupt, DIR = O, SIGIS = INTERRUPT, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SENSITIVITY = EDGE_RISING, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = microblaze_0_Interrupt
END

BEGIN data_coherence_controller
 PARAMETER INSTANCE = data_coherence_controller_0
 PARAMETER C_BASEADDR = 0x88080000, DT = std_logic_vector, MIN_SIZE = 0x100, PAIR = C_HIGHADDR, ADDRESS = BASE, BUS = MPLB:SPLB, ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xffffffff, MHS_VALUE = 0x88080000, RESOLVED_BUS = MPLB:SPLB
 PARAMETER C_HIGHADDR = 0x880801FF, DT = std_logic_vector, PAIR = C_BASEADDR, ADDRESS = HIGH, BUS = MPLB:SPLB, ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0x880801FF, RESOLVED_BUS = MPLB:SPLB
 PARAMETER C_SPLB_AWIDTH = 32, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_DWIDTH = 128, DT = INTEGER, BUS = SPLB, RANGE = (32, 64, 128), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB_BE:PLB_wrDBus:Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 128, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_NUM_MASTERS = 8, DT = INTEGER, BUS = SPLB, RANGE = (1:16), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = Sl_MBusy:Sl_MWrErr:Sl_MRdErr:Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_MID_WIDTH = 3, DT = INTEGER, BUS = SPLB, RANGE = (1:4), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB_masterID, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 3, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB, RANGE = (32, 64, 128), ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_P2P = 0, DT = INTEGER, BUS = SPLB, RANGE = (0, 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB, RANGE = (0, 1), ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SPLB, RANGE = (32, 64, 128), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_CLK_PERIOD_PS = 10000, DT = INTEGER, BUS = SPLB, ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , CLK_UNIT = PS, CLK_PORT = SPLB_CLK, MPD_VALUE = 10000, RESOLVED_BUS = SPLB
 PARAMETER C_INCLUDE_DPHASE_TIMER = 0, DT = INTEGER, RANGE = (0, 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_FAMILY = virtex6, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex6
 PARAMETER C_MPLB_AWIDTH = 32, DT = INTEGER, BUS = MPLB, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = MPLB
 PARAMETER C_MPLB_DWIDTH = 128, DT = INTEGER, BUS = MPLB, RANGE = (32, 64, 128), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = M_BE:M_wrDBus:PLB_MRdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 128, RESOLVED_BUS = MPLB
 PARAMETER C_MPLB_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = MPLB, RANGE = (32, 64, 128), ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = MPLB
 PARAMETER C_MPLB_P2P = 0, DT = INTEGER, BUS = MPLB, RANGE = (0, 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = MPLB
 PARAMETER C_MPLB_SMALLEST_SLAVE = 32, DT = INTEGER, BUS = MPLB, RANGE = (32, 64, 128), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = MPLB
 PARAMETER C_MPLB_CLK_PERIOD_PS = 10000, DT = INTEGER, BUS = MPLB, ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , CLK_UNIT = PS, CLK_PORT = MPLB_CLK, MPD_VALUE = 10000, RESOLVED_BUS = MPLB
 PARAMETER C_MEM0_BASEADDR = 0x88080200, DT = std_logic_vector, PAIR = C_MEM0_HIGHADDR, ADDRESS = BASE, BUS = MPLB:SPLB, ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xffffffff, MHS_VALUE = 0x88080200, RESOLVED_BUS = MPLB:SPLB
 PARAMETER C_MEM0_HIGHADDR = 0x880803FF, DT = std_logic_vector, PAIR = C_MEM0_BASEADDR, ADDRESS = HIGH, BUS = MPLB:SPLB, ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0x880803FF, RESOLVED_BUS = MPLB:SPLB
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE MPLB = mb_plb, BUS_STD = PLBV46, BUS_TYPE = MASTER, GENERATE_BURSTS = TRUE
 BUS_INTERFACE SPLB = mb_plb, BUS_STD = PLBV46, BUS_TYPE = SLAVE
 PORT COOR2JAIP_response_msg = data_coherence_controller_0_COOR2JAIP_response_msg, DIR = O, VEC = [15:0], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = data_coherence_controller_0_COOR2JAIP_response_msg
 PORT COOR2JAIP_res_newTH_data1 = data_coherence_controller_0_COOR2JAIP_res_newTH_data1, DIR = O, VEC = [31:0], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = data_coherence_controller_0_COOR2JAIP_res_newTH_data1
 PORT COOR2JAIP_res_newTH_data2 = data_coherence_controller_0_COOR2JAIP_res_newTH_data2, DIR = O, VEC = [31:0], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = data_coherence_controller_0_COOR2JAIP_res_newTH_data2
 PORT JAIP2COOR_cmd0 = jaip_0_JAIP2COOR_cmd, DIR = I, VEC = [2:0], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = jaip_0_JAIP2COOR_cmd
 PORT DCC_0_w_en_in = jaip_0_JAIP2COOR_cache_w_en, DIR = I, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = jaip_0_JAIP2COOR_cache_w_en
 PORT DCC_0_r_en_in = jaip_0_JAIP2COOR_cache_r_en, DIR = I, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = jaip_0_JAIP2COOR_cache_r_en
 PORT DCC_0_addr_in = jaip_0_JAIP2COOR_info1, DIR = I, VEC = [0:31], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = jaip_0_JAIP2COOR_info1
 PORT DCC_0_data_in = jaip_0_JAIP2COOR_info2, DIR = I, VEC = [0:31], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = jaip_0_JAIP2COOR_info2
 PORT JAIP2COOR0_pending_resMsgSent = jaip_0_JAIP2COOR_pending_resMsgSent, DIR = I, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = jaip_0_JAIP2COOR_pending_resMsgSent
 PORT DCC_0_ack_out = data_coherence_controller_0_DCC_0_ack_out, DIR = O, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = data_coherence_controller_0_DCC_0_ack_out
 PORT DCC_0_en_out = data_coherence_controller_0_DCC_0_en_out, DIR = O, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = data_coherence_controller_0_DCC_0_en_out
 PORT DCC_0_addr_out = data_coherence_controller_0_DCC_0_addr_out, DIR = O, VEC = [0:31], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = data_coherence_controller_0_DCC_0_addr_out
 PORT DCC_0_data_out = data_coherence_controller_0_DCC_0_data_out, DIR = O, VEC = [0:31], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = data_coherence_controller_0_DCC_0_data_out
 PORT SPLB_Rst = SPLB_Rst, DIR = I, SIGIS = RST, BUS = SPLB, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_ABus = PLB_ABus, DIR = I, VEC = [0:31], BUS = SPLB, DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_UABus = PLB_UABus, DIR = I, VEC = [0:31], BUS = SPLB, DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_masterID = PLB_masterID, DIR = I, VEC = [0:(C_SPLB_MID_WIDTH-1)], BUS = SPLB, DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_abort = PLB_abort, DIR = I, BUS = SPLB, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_BE = PLB_BE, DIR = I, VEC = [0:((C_SPLB_DWIDTH/8)-1)], BUS = SPLB, DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_MSize = PLB_MSize, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_size = PLB_size, DIR = I, VEC = [0:3], BUS = SPLB, DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_type = PLB_type, DIR = I, VEC = [0:2], BUS = SPLB, DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrDBus = PLB_wrDBus, DIR = I, VEC = [0:(C_SPLB_DWIDTH-1)], BUS = SPLB, DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrPendPri = PLB_wrPendPri, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdPendPri = PLB_rdPendPri, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_reqPri = PLB_reqPri, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_TAttribute = PLB_TAttribute, DIR = I, VEC = [0:15], BUS = SPLB, DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_SSize = Sl_SSize, DIR = O, VEC = [0:1], BUS = SPLB, DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wait = Sl_wait, DIR = O, BUS = SPLB, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdDBus = Sl_rdDBus, DIR = O, VEC = [0:(C_SPLB_DWIDTH-1)], BUS = SPLB, DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, VEC = [0:3], BUS = SPLB, DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MBusy = Sl_MBusy, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MWrErr = Sl_MWrErr, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MRdErr = Sl_MRdErr, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MIRQ = Sl_MIRQ, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT MPLB_Rst = MPLB_Rst, DIR = I, SIGIS = RST, BUS = MPLB, DEFAULT = MPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_request = M_request, DIR = O, BUS = MPLB, DEFAULT = M_request, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_priority = M_priority, DIR = O, VEC = [0:1], BUS = MPLB, DEFAULT = M_priority, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_busLock = M_busLock, DIR = O, BUS = MPLB, DEFAULT = M_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_RNW = M_RNW, DIR = O, BUS = MPLB, DEFAULT = M_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_BE = M_BE, DIR = O, VEC = [0:((C_MPLB_DWIDTH/8)-1)], BUS = MPLB, DEFAULT = M_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_MSize = M_MSize, DIR = O, VEC = [0:1], BUS = MPLB, DEFAULT = M_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_size = M_size, DIR = O, VEC = [0:3], BUS = MPLB, DEFAULT = M_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_type = M_type, DIR = O, VEC = [0:2], BUS = MPLB, DEFAULT = M_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_TAttribute = M_TAttribute, DIR = O, VEC = [0:15], BUS = MPLB, DEFAULT = M_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_lockErr = M_lockErr, DIR = O, BUS = MPLB, DEFAULT = M_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_abort = M_abort, DIR = O, BUS = MPLB, DEFAULT = M_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_UABus = M_UABus, DIR = O, VEC = [0:31], BUS = MPLB, DEFAULT = M_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_ABus = M_ABus, DIR = O, VEC = [0:31], BUS = MPLB, DEFAULT = M_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_wrDBus = M_wrDBus, DIR = O, VEC = [0:(C_MPLB_DWIDTH-1)], BUS = MPLB, DEFAULT = M_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_wrBurst = M_wrBurst, DIR = O, BUS = MPLB, DEFAULT = M_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_rdBurst = M_rdBurst, DIR = O, BUS = MPLB, DEFAULT = M_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MAddrAck = PLB_MAddrAck, DIR = I, BUS = MPLB, DEFAULT = PLB_MAddrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MSSize = PLB_MSSize, DIR = I, VEC = [0:1], BUS = MPLB, DEFAULT = PLB_MSSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MRearbitrate = PLB_MRearbitrate, DIR = I, BUS = MPLB, DEFAULT = PLB_MRearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MTimeout = PLB_MTimeout, DIR = I, BUS = MPLB, DEFAULT = PLB_MTimeout, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MBusy = PLB_MBusy, DIR = I, BUS = MPLB, DEFAULT = PLB_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MRdErr = PLB_MRdErr, DIR = I, BUS = MPLB, DEFAULT = PLB_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MWrErr = PLB_MWrErr, DIR = I, BUS = MPLB, DEFAULT = PLB_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MIRQ = PLB_MIRQ, DIR = I, BUS = MPLB, DEFAULT = PLB_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MRdDBus = PLB_MRdDBus, DIR = I, VEC = [0:(C_MPLB_DWIDTH-1)], BUS = MPLB, DEFAULT = PLB_MRdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MRdWdAddr = PLB_MRdWdAddr, DIR = I, VEC = [0:3], BUS = MPLB, DEFAULT = PLB_MRdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MRdDAck = PLB_MRdDAck, DIR = I, BUS = MPLB, DEFAULT = PLB_MRdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MRdBTerm = PLB_MRdBTerm, DIR = I, BUS = MPLB, DEFAULT = PLB_MRdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MWrDAck = PLB_MWrDAck, DIR = I, BUS = MPLB, DEFAULT = PLB_MWrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MWrBTerm = PLB_MWrBTerm, DIR = I, BUS = MPLB, DEFAULT = PLB_MWrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
END

BEGIN jaip
 PARAMETER INSTANCE = jaip_0
 PARAMETER C_BASEADDR = 0x88000000, DT = std_logic_vector, MIN_SIZE = 0x200, PAIR = C_HIGHADDR, ADDRESS = BASE, BUS = MPLB:SPLB, ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xffffffff, MHS_VALUE = 0x88000000, RESOLVED_BUS = MPLB:SPLB
 PARAMETER C_HIGHADDR = 0x8800FFFF, DT = std_logic_vector, PAIR = C_BASEADDR, ADDRESS = HIGH, BUS = MPLB:SPLB, ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0x8800FFFF, RESOLVED_BUS = MPLB:SPLB
 PARAMETER C_SPLB_AWIDTH = 32, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_DWIDTH = 128, DT = INTEGER, BUS = SPLB, RANGE = (32, 64, 128), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB_BE:PLB_wrDBus:Sl_rdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 128, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_NUM_MASTERS = 8, DT = INTEGER, BUS = SPLB, RANGE = (1:16), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = Sl_MBusy:Sl_MWrErr:Sl_MRdErr:Sl_MIRQ, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_MID_WIDTH = 3, DT = INTEGER, BUS = SPLB, RANGE = (1:4), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = PLB_masterID, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 3, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB, RANGE = (32, 64, 128), ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_P2P = 0, DT = INTEGER, BUS = SPLB, RANGE = (0, 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB, RANGE = (0, 1), ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SPLB, RANGE = (32, 64, 128), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = SPLB
 PARAMETER C_SPLB_CLK_PERIOD_PS = 10000, DT = INTEGER, BUS = SPLB, ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , CLK_UNIT = PS, CLK_PORT = SPLB_CLK, MPD_VALUE = 10000, RESOLVED_BUS = SPLB
 PARAMETER C_INCLUDE_DPHASE_TIMER = 0, DT = INTEGER, RANGE = (0, 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_FAMILY = virtex6, DT = STRING, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex6
 PARAMETER C_MPLB_AWIDTH = 32, DT = INTEGER, BUS = MPLB, ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 32, RESOLVED_BUS = MPLB
 PARAMETER C_MPLB_DWIDTH = 128, DT = INTEGER, BUS = MPLB, RANGE = (32, 64, 128), ASSIGNMENT = UPDATE, AFFECTS_PORTS_VEC = M_BE:M_wrDBus:PLB_MRdDBus, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 128, RESOLVED_BUS = MPLB
 PARAMETER C_MPLB_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = MPLB, RANGE = (32, 64, 128), ASSIGNMENT = CONSTANT, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = MPLB
 PARAMETER C_MPLB_P2P = 0, DT = INTEGER, BUS = MPLB, RANGE = (0, 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0, RESOLVED_BUS = MPLB
 PARAMETER C_MPLB_SMALLEST_SLAVE = 32, DT = INTEGER, BUS = MPLB, RANGE = (32, 64, 128), ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32, RESOLVED_BUS = MPLB
 PARAMETER C_MPLB_CLK_PERIOD_PS = 10000, DT = INTEGER, BUS = MPLB, ASSIGNMENT = OPTIONAL_UPDATE, TYPE = HDL, GUI_PERMIT = , CLK_UNIT = PS, CLK_PORT = MPLB_CLK, MPD_VALUE = 10000, RESOLVED_BUS = MPLB
 PARAMETER C_MEM0_BASEADDR = 0x88010000, DT = std_logic_vector, PAIR = C_MEM0_HIGHADDR, ADDRESS = BASE, BUS = MPLB:SPLB, ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0xffffffff, MHS_VALUE = 0x88010000, RESOLVED_BUS = MPLB:SPLB
 PARAMETER C_MEM0_HIGHADDR = 0x8801FFFF, DT = std_logic_vector, PAIR = C_MEM0_BASEADDR, ADDRESS = HIGH, BUS = MPLB:SPLB, ADDR_TYPE = REGISTER, BITWIDTH = 32, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = 0x00000000, MHS_VALUE = 0x8801FFFF, RESOLVED_BUS = MPLB:SPLB
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE MPLB = mb_plb, BUS_STD = PLBV46, BUS_TYPE = MASTER, GENERATE_BURSTS = TRUE
 BUS_INTERFACE SPLB = mb_plb, BUS_STD = PLBV46, BUS_TYPE = SLAVE
 PORT debug_jpl_mst_address = jaip_0_debug_jpl_mst_address_to_chipscope_ila_0, DIR = O, VEC = [31:0], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = jaip_0_debug_jpl_mst_address_to_chipscope_ila_0
 PORT debug_external = jaip_0_debug_external_to_chipscope_ila_0, DIR = O, VEC = [31:0], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = jaip_0_debug_external_to_chipscope_ila_0
 PORT debug_CST_entry = jaip_0_debug_CST_entry_to_chipscope_ila_0, DIR = O, VEC = [31:0], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = jaip_0_debug_CST_entry_to_chipscope_ila_0
 PORT debug_trig = jaip_0_debug_trig_to_chipscope_ila_0, DIR = O, VEC = [7:0], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = jaip_0_debug_trig_to_chipscope_ila_0
 PORT debug_TOS_A = jaip_0_debug_TOS_A_to_chipscope_ila_0, DIR = O, VEC = [31:0], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = jaip_0_debug_TOS_A_to_chipscope_ila_0
 PORT debug_TOS_B = jaip_0_debug_TOS_B_to_chipscope_ila_0, DIR = O, VEC = [31:0], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = jaip_0_debug_TOS_B_to_chipscope_ila_0
 PORT debug_TOS_C = jaip_0_debug_TOS_C_to_chipscope_ila_0, DIR = O, VEC = [31:0], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = jaip_0_debug_TOS_C_to_chipscope_ila_0
 PORT debug_instrs_pkg = jaip_0_debug_instrs_pkg_to_chipscope_ila_0, DIR = O, VEC = [15:0], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = jaip_0_debug_instrs_pkg_to_chipscope_ila_0
 PORT debug_CTRL_state = jaip_0_debug_CTRL_state_to_chipscope_ila_0, DIR = O, VEC = [5:0], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = jaip_0_debug_CTRL_state_to_chipscope_ila_0
 PORT JAIP2COOR_cmd = jaip_0_JAIP2COOR_cmd, DIR = O, VEC = [2:0], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = jaip_0_JAIP2COOR_cmd
 PORT JAIP2COOR_cache_w_en = jaip_0_JAIP2COOR_cache_w_en, DIR = O, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = jaip_0_JAIP2COOR_cache_w_en
 PORT JAIP2COOR_cache_r_en = jaip_0_JAIP2COOR_cache_r_en, DIR = O, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = jaip_0_JAIP2COOR_cache_r_en
 PORT JAIP2COOR_info1 = jaip_0_JAIP2COOR_info1, DIR = O, VEC = [0:31], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = jaip_0_JAIP2COOR_info1
 PORT JAIP2COOR_info2 = jaip_0_JAIP2COOR_info2, DIR = O, VEC = [0:31], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = jaip_0_JAIP2COOR_info2
 PORT JAIP2COOR_pending_resMsgSent = jaip_0_JAIP2COOR_pending_resMsgSent, DIR = O, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = jaip_0_JAIP2COOR_pending_resMsgSent
 PORT COOR2JAIP_rd_ack = data_coherence_controller_0_DCC_0_ack_out, DIR = I, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = data_coherence_controller_0_DCC_0_ack_out
 PORT COOR2JAIP_cache_w_en = data_coherence_controller_0_DCC_0_en_out, DIR = I, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = data_coherence_controller_0_DCC_0_en_out
 PORT COOR2JAIP_info1 = data_coherence_controller_0_DCC_0_addr_out, DIR = I, VEC = [0:31], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = data_coherence_controller_0_DCC_0_addr_out
 PORT COOR2JAIP_info2 = data_coherence_controller_0_DCC_0_data_out, DIR = I, VEC = [0:31], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = data_coherence_controller_0_DCC_0_data_out
 PORT COOR2JAIP_response_msg = data_coherence_controller_0_COOR2JAIP_response_msg, DIR = I, VEC = [15:0], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = data_coherence_controller_0_COOR2JAIP_response_msg
 PORT COOR2JAIP_res_newTH_data1 = data_coherence_controller_0_COOR2JAIP_res_newTH_data1, DIR = I, VEC = [31:0], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = data_coherence_controller_0_COOR2JAIP_res_newTH_data1
 PORT COOR2JAIP_res_newTH_data2 = data_coherence_controller_0_COOR2JAIP_res_newTH_data2, DIR = I, VEC = [31:0], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = data_coherence_controller_0_COOR2JAIP_res_newTH_data2
 PORT SPLB_Rst = SPLB_Rst, DIR = I, SIGIS = RST, BUS = SPLB, DEFAULT = SPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_ABus = PLB_ABus, DIR = I, VEC = [0:31], BUS = SPLB, DEFAULT = PLB_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_UABus = PLB_UABus, DIR = I, VEC = [0:31], BUS = SPLB, DEFAULT = PLB_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB, DEFAULT = PLB_PAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB, DEFAULT = PLB_SAValid, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB, DEFAULT = PLB_rdPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB, DEFAULT = PLB_wrPrim, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_masterID = PLB_masterID, DIR = I, VEC = [0:(C_SPLB_MID_WIDTH-1)], BUS = SPLB, DEFAULT = PLB_masterID, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_abort = PLB_abort, DIR = I, BUS = SPLB, DEFAULT = PLB_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB, DEFAULT = PLB_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB, DEFAULT = PLB_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_BE = PLB_BE, DIR = I, VEC = [0:((C_SPLB_DWIDTH/8)-1)], BUS = SPLB, DEFAULT = PLB_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_MSize = PLB_MSize, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_size = PLB_size, DIR = I, VEC = [0:3], BUS = SPLB, DEFAULT = PLB_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_type = PLB_type, DIR = I, VEC = [0:2], BUS = SPLB, DEFAULT = PLB_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB, DEFAULT = PLB_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrDBus = PLB_wrDBus, DIR = I, VEC = [0:(C_SPLB_DWIDTH-1)], BUS = SPLB, DEFAULT = PLB_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB, DEFAULT = PLB_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB, DEFAULT = PLB_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB, DEFAULT = PLB_wrPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB, DEFAULT = PLB_rdPendReq, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_wrPendPri = PLB_wrPendPri, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_wrPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_rdPendPri = PLB_rdPendPri, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_rdPendPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_reqPri = PLB_reqPri, DIR = I, VEC = [0:1], BUS = SPLB, DEFAULT = PLB_reqPri, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT PLB_TAttribute = PLB_TAttribute, DIR = I, VEC = [0:15], BUS = SPLB, DEFAULT = PLB_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB, DEFAULT = Sl_addrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_SSize = Sl_SSize, DIR = O, VEC = [0:1], BUS = SPLB, DEFAULT = Sl_SSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wait = Sl_wait, DIR = O, BUS = SPLB, DEFAULT = Sl_wait, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB, DEFAULT = Sl_rearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB, DEFAULT = Sl_wrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB, DEFAULT = Sl_wrComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB, DEFAULT = Sl_wrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdDBus = Sl_rdDBus, DIR = O, VEC = [0:(C_SPLB_DWIDTH-1)], BUS = SPLB, DEFAULT = Sl_rdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, VEC = [0:3], BUS = SPLB, DEFAULT = Sl_rdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB, DEFAULT = Sl_rdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB, DEFAULT = Sl_rdComp, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB, DEFAULT = Sl_rdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MBusy = Sl_MBusy, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MWrErr = Sl_MWrErr, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MRdErr = Sl_MRdErr, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT Sl_MIRQ = Sl_MIRQ, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB, DEFAULT = Sl_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = SPLB
 PORT MPLB_Rst = MPLB_Rst, DIR = I, SIGIS = RST, BUS = MPLB, DEFAULT = MPLB_Rst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT MD_error = jaip_0_MD_error, DIR = O, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = jaip_0_MD_error
 PORT M_request = M_request, DIR = O, BUS = MPLB, DEFAULT = M_request, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_priority = M_priority, DIR = O, VEC = [0:1], BUS = MPLB, DEFAULT = M_priority, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_busLock = M_busLock, DIR = O, BUS = MPLB, DEFAULT = M_busLock, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_RNW = M_RNW, DIR = O, BUS = MPLB, DEFAULT = M_RNW, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_BE = M_BE, DIR = O, VEC = [0:((C_MPLB_DWIDTH/8)-1)], BUS = MPLB, DEFAULT = M_BE, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_MSize = M_MSize, DIR = O, VEC = [0:1], BUS = MPLB, DEFAULT = M_MSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_size = M_size, DIR = O, VEC = [0:3], BUS = MPLB, DEFAULT = M_size, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_type = M_type, DIR = O, VEC = [0:2], BUS = MPLB, DEFAULT = M_type, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_TAttribute = M_TAttribute, DIR = O, VEC = [0:15], BUS = MPLB, DEFAULT = M_TAttribute, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_lockErr = M_lockErr, DIR = O, BUS = MPLB, DEFAULT = M_lockErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_abort = M_abort, DIR = O, BUS = MPLB, DEFAULT = M_abort, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_UABus = M_UABus, DIR = O, VEC = [0:31], BUS = MPLB, DEFAULT = M_UABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_ABus = M_ABus, DIR = O, VEC = [0:31], BUS = MPLB, DEFAULT = M_ABus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_wrDBus = M_wrDBus, DIR = O, VEC = [0:(C_MPLB_DWIDTH-1)], BUS = MPLB, DEFAULT = M_wrDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_wrBurst = M_wrBurst, DIR = O, BUS = MPLB, DEFAULT = M_wrBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT M_rdBurst = M_rdBurst, DIR = O, BUS = MPLB, DEFAULT = M_rdBurst, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MAddrAck = PLB_MAddrAck, DIR = I, BUS = MPLB, DEFAULT = PLB_MAddrAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MSSize = PLB_MSSize, DIR = I, VEC = [0:1], BUS = MPLB, DEFAULT = PLB_MSSize, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MRearbitrate = PLB_MRearbitrate, DIR = I, BUS = MPLB, DEFAULT = PLB_MRearbitrate, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MTimeout = PLB_MTimeout, DIR = I, BUS = MPLB, DEFAULT = PLB_MTimeout, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MBusy = PLB_MBusy, DIR = I, BUS = MPLB, DEFAULT = PLB_MBusy, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MRdErr = PLB_MRdErr, DIR = I, BUS = MPLB, DEFAULT = PLB_MRdErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MWrErr = PLB_MWrErr, DIR = I, BUS = MPLB, DEFAULT = PLB_MWrErr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MIRQ = PLB_MIRQ, DIR = I, BUS = MPLB, DEFAULT = PLB_MIRQ, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MRdDBus = PLB_MRdDBus, DIR = I, VEC = [0:(C_MPLB_DWIDTH-1)], BUS = MPLB, DEFAULT = PLB_MRdDBus, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MRdWdAddr = PLB_MRdWdAddr, DIR = I, VEC = [0:3], BUS = MPLB, DEFAULT = PLB_MRdWdAddr, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MRdDAck = PLB_MRdDAck, DIR = I, BUS = MPLB, DEFAULT = PLB_MRdDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MRdBTerm = PLB_MRdBTerm, DIR = I, BUS = MPLB, DEFAULT = PLB_MRdBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MWrDAck = PLB_MWrDAck, DIR = I, BUS = MPLB, DEFAULT = PLB_MWrDAck, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT PLB_MWrBTerm = PLB_MWrBTerm, DIR = I, BUS = MPLB, DEFAULT = PLB_MWrBTerm, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, RESOLVED_BUS = MPLB
 PORT IP2INTC_Irpt = jaip_0_IP2INTC_Irpt, DIR = O, SIGIS = INTERRUPT, SENSITIVITY = LEVEL_HIGH, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = jaip_0_IP2INTC_Irpt
END

BEGIN chipscope_ila
 PARAMETER INSTANCE = chipscope_ila_0
 PARAMETER C_FAMILY = virtex5, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = virtex5
 PARAMETER C_DEVICE = xc5vlx50, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = xc5vlx50
 PARAMETER C_PACKAGE = ffg676, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = ffg676
 PARAMETER C_SPEEDGRADE = -11, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = -11
 PARAMETER C_NUM_DATA_SAMPLES = 1024, DT = integer, RANGE = (512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1024, MHS_VALUE = 1024
 PARAMETER C_DATA_SAME_AS_TRIGGER = 1, DT = integer, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_DATA_IN_WIDTH, MPD_VALUE = 1
 PARAMETER C_DATA_IN_WIDTH = 32, DT = integer, RANGE = (1:1024), ISVALID = (C_DATA_SAME_AS_TRIGGER == 0), AFFECTS_PORTS_VEC = DATA, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 32
 PARAMETER C_ENABLE_TRIGGER_OUT = 1, DT = integer, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_DISABLE_RPM = 0, DT = integer, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_RISING_CLOCK_EDGE = 1, DT = integer, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_MAX_SEQUENCER_LEVELS = 1, DT = integer, RANGE = (1:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_ENABLE_STORAGE_QUALIFICATION = 1, DT = integer, RANGE = (0,1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER C_TRIG0_UNITS = 1, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG0_TRIGGER_IN_WIDTH:C_TRIG0_UNIT_COUNTER_WIDTH:C_TRIG0_UNIT_MATCH_TYPE, MPD_VALUE = 1, MHS_VALUE = 1
 PARAMETER C_TRIG0_TRIGGER_IN_WIDTH = 222, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG0_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG0, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8, MHS_VALUE = 222
 PARAMETER C_TRIG0_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG0_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG0_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG0_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG1_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG1_TRIGGER_IN_WIDTH:C_TRIG1_UNIT_COUNTER_WIDTH:C_TRIG1_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG1_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG1_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG1, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG1_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG1_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG1_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG1_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG2_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG2_TRIGGER_IN_WIDTH:C_TRIG2_UNIT_COUNTER_WIDTH:C_TRIG2_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG2_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG2_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG2, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG2_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG2_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG2_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG2_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG3_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG3_TRIGGER_IN_WIDTH:C_TRIG3_UNIT_COUNTER_WIDTH:C_TRIG3_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG3_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG3_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG3, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG3_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG3_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG3_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG3_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG4_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG4_TRIGGER_IN_WIDTH:C_TRIG4_UNIT_COUNTER_WIDTH:C_TRIG4_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG4_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG4_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG4, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG4_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG4_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG4_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG4_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG5_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG5_TRIGGER_IN_WIDTH:C_TRIG5_UNIT_COUNTER_WIDTH:C_TRIG5_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG5_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG5_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG5, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG5_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG5_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG5_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG5_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG6_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG6_TRIGGER_IN_WIDTH:C_TRIG6_UNIT_COUNTER_WIDTH:C_TRIG6_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG6_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG6_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG6, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG6_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG6_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG6_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG6_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG7_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG7_TRIGGER_IN_WIDTH:C_TRIG7_UNIT_COUNTER_WIDTH:C_TRIG7_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG7_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG7_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG7, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG7_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG7_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG7_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG7_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG8_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG8_TRIGGER_IN_WIDTH:C_TRIG8_UNIT_COUNTER_WIDTH:C_TRIG8_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG8_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG8_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG8, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG8_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG8_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG8_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG8_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG9_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG9_TRIGGER_IN_WIDTH:C_TRIG9_UNIT_COUNTER_WIDTH:C_TRIG9_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG9_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG9_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG9, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG9_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG9_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG9_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG9_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG10_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG10_TRIGGER_IN_WIDTH:C_TRIG10_UNIT_COUNTER_WIDTH:C_TRIG10_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG10_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG10_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG10, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG10_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG10_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG10_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG10_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG11_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG11_TRIGGER_IN_WIDTH:C_TRIG11_UNIT_COUNTER_WIDTH:C_TRIG11_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG11_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG11_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG11, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG11_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG11_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG11_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG11_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG12_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG12_TRIGGER_IN_WIDTH:C_TRIG12_UNIT_COUNTER_WIDTH:C_TRIG12_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG12_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG12_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG12, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG12_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG12_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG12_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG12_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG13_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG13_TRIGGER_IN_WIDTH:C_TRIG13_UNIT_COUNTER_WIDTH:C_TRIG13_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG13_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG13_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG13, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG13_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG13_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG13_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG13_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG14_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG14_TRIGGER_IN_WIDTH:C_TRIG14_UNIT_COUNTER_WIDTH:C_TRIG14_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG14_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG14_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG14, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG14_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG14_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG14_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG14_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER C_TRIG15_UNITS = 0, DT = integer, RANGE = (0:16), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, AFFECTS_PARAMS_ISVALID = C_TRIG15_TRIGGER_IN_WIDTH:C_TRIG15_UNIT_COUNTER_WIDTH:C_TRIG15_UNIT_MATCH_TYPE, MPD_VALUE = 0
 PARAMETER C_TRIG15_TRIGGER_IN_WIDTH = 8, DT = integer, RANGE = (1:256), ISVALID = (C_TRIG15_UNITS >= 1), AFFECTS_PORTS_VEC = TRIG15, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 8
 PARAMETER C_TRIG15_UNIT_COUNTER_WIDTH = 0, DT = integer, RANGE = (0:32), ISVALID = (C_TRIG15_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_TRIG15_UNIT_MATCH_TYPE = basic, DT = string, VALUES = (basic=basic, basic with edges=basic with edges, extended=extended, extended with edges=extended with edges, range=range, range with edges=range with edges), ISVALID = (C_TRIG15_UNITS >= 1), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = basic
 PARAMETER HW_VER = 1.05.a
 PORT CHIPSCOPE_ILA_CONTROL = chipscope_ila_0_icon_control, DIR = I, VEC = [35:0], DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = chipscope_ila_0_icon_control
 PORT CLK = microblaze_0_DXCL_FSL_S_Clk, DIR = I, SIGIS = CLK, DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = microblaze_0_DXCL_FSL_S_Clk
 PORT TRIG0 = jaip_0_debug_CST_entry_to_chipscope_ila_0 & jaip_0_debug_CTRL_state_to_chipscope_ila_0 & jaip_0_debug_TOS_A_to_chipscope_ila_0 & jaip_0_debug_TOS_B_to_chipscope_ila_0 & jaip_0_debug_TOS_C_to_chipscope_ila_0 & jaip_0_debug_instrs_pkg_to_chipscope_ila_0 & jaip_0_debug_jpl_mst_address_to_chipscope_ila_0 & jaip_0_debug_trig_to_chipscope_ila_0 & jaip_0_debug_external_to_chipscope_ila_0, DIR = I, VEC = [(C_TRIG0_TRIGGER_IN_WIDTH-1):0], ISVALID = (C_TRIG0_UNITS >= 1), DEFAULT = , ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = jaip_0_debug_CST_entry_to_chipscope_ila_0 & jaip_0_debug_CTRL_state_to_chipscope_ila_0 & jaip_0_debug_TOS_A_to_chipscope_ila_0 & jaip_0_debug_TOS_B_to_chipscope_ila_0 & jaip_0_debug_TOS_C_to_chipscope_ila_0 & jaip_0_debug_instrs_pkg_to_chipscope_ila_0 & jaip_0_debug_jpl_mst_address_to_chipscope_ila_0 & jaip_0_debug_trig_to_chipscope_ila_0 & jaip_0_debug_external_to_chipscope_ila_0
END

BEGIN chipscope_icon
 PARAMETER INSTANCE = chipscope_icon_0
 PARAMETER C_FAMILY = virtex5, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , AFFECTS_PARAMS_ISVALID = C_FORCE_BSCAN_USER_PORT, MPD_VALUE = virtex5
 PARAMETER C_DEVICE = xc5vlx50, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = xc5vlx50
 PARAMETER C_PACKAGE = ffg676, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = ffg676
 PARAMETER C_SPEEDGRADE = -11, DT = string, ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , MPD_VALUE = -11
 PARAMETER C_NUM_CONTROL_PORTS = 1, DT = integer, RANGE = (1:15), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1, MHS_VALUE = 1
 PARAMETER C_SYSTEM_CONTAINS_MDM = 0, DT = integer, RANGE = (0,1), SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_mdm_param, ASSIGNMENT = UPDATE, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 0
 PARAMETER C_FORCE_BSCAN_USER_PORT = 1, DT = integer, RANGE = (1:4), VALUES = (1=USER1, 2=USER2, 3=USER3, 4=USER4), ISVALID = (([xstrncmp C_FAMILY  virtex4 ]) || ([xstrncmp C_FAMILY  virtex5 ]) || ([xstrncmp C_FAMILY  virtex6 ]) || ([xstrncmp C_FAMILY  spartan6 ]) || ([xstrncmp C_FAMILY  virtex6l ]) || ([xstrncmp C_FAMILY  kintex7 ]) || ([xstrncmp C_FAMILY  virtex7 ]) || ([xstrncmp C_FAMILY  zynq ]) || ([xstrncmp C_FAMILY  artix7 ])), ASSIGNMENT = OPTIONAL, TYPE = HDL, GUI_PERMIT = , CONST_RANGE = , IS_RANGE_CONST = TRUE, MPD_VALUE = 1
 PARAMETER HW_VER = 1.06.a
 PORT control0 = chipscope_ila_0_icon_control, DIR = O, VEC = [35:0], ASSIGNMENT = REQUIRE, DEFAULT = , ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER, MHS_VALUE = chipscope_ila_0_icon_control
 PORT tdi_in = bscan_tdi, DIR = I, DEFAULT = bscan_tdi, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT reset_in = bscan_reset, DIR = I, DEFAULT = bscan_reset, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT shift_in = bscan_shift, DIR = I, DEFAULT = bscan_shift, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT update_in = bscan_update, DIR = I, DEFAULT = bscan_update, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT sel_in = bscan_sel1, DIR = I, DEFAULT = bscan_sel1, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT drck_in = bscan_drck1, DIR = I, DEFAULT = bscan_drck1, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT capture_in = bscan_capture, DIR = I, DEFAULT = bscan_capture, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
 PORT tdo_out = bscan_tdo1, DIR = O, DEFAULT = bscan_tdo1, ASSIGNMENT = OPTIONAL, ENDIAN = BIG, GUI_PERMIT = ALL_USERS, INITVAL = GND, INTERRUPT_PRIORITY = LOW, SIGIS = , THREE_STATE = FALSE, IOB_STATE = INFER
END

