## This is a most popular repository list for Verilog sorted by number of stars
|STARS|FORKS|ISSUES|LAST COMMIT|NAME/PLACE|DESCRIPTION|
| --- | --- | --- | --- | --- | --- |
| 1413 | 658 | 33 | 1 year, 8 days ago | [e200_opensource](https://github.com/SI-RISCV/e200_opensource)/1 | The Ultra-Low Power RISC Core |
| 1347 | 357 | 25 | 4 months ago | [picorv32](https://github.com/cliffordwolf/picorv32)/2 | PicoRV32 - A Size-Optimized RISC-V CPU |
| 1136 | 391 | 22 | 9 months ago | [wujian100_open](https://github.com/T-head-Semi/wujian100_open)/3 | IC design and development should be fasterÔºåsimpler and more reliable |
| 928 | 61 | 2 | 1 year, 5 months ago | [amiga2000-gfxcard](https://github.com/mntmn/amiga2000-gfxcard)/4 | MNT VA2000, an Open Source Amiga 2/3/4000 Graphics Card (Zorro II/III), written in Verilog |
| 923 | 357 | 176 | 2 years ago | [hw](https://github.com/nvdla/hw)/5 | RTL, Cmodel, and testbench for NVDLA |
| 872 | 112 | 7 | a month ago | [darkriscv](https://github.com/darklife/darkriscv)/6 | opensouce RISC-V cpu core implemented in Verilog from scratch in one night! |
| 610 | 157 | 11 | 2 years ago | [miaow](https://github.com/VerticalResearchGroup/miaow)/7 | An open source GPU based off of the AMD Southern Islands ISA. |
| 602 | 906 | 25 | 8 days ago | [hdl](https://github.com/analogdevicesinc/hdl)/8 | HDL libraries and projects |
| 572 | 69 | 0 | a month ago | [zipcpu](https://github.com/ZipCPU/zipcpu)/9 | A small, light weight, RISC CPU soft core |
| 550 | 194 | 15 | 22 hours ago | [verilog-ethernet](https://github.com/alexforencich/verilog-ethernet)/10 | Verilog Ethernet components for FPGA implementation |
| 543 | 190 | 28 | 2 years ago | [oh](https://github.com/aolofsson/oh)/11 | Verilog library for ASIC and FPGA designers |
| 480 | 416 | 35 | 2 days ago | [uhd](https://github.com/EttusResearch/uhd)/12 | The USRP‚Ñ¢ Hardware Driver Repository |
| 464 | 82 | 10 | 19 days ago | [corundum](https://github.com/corundum/corundum)/13 | Open source, high performance, FPGA-based NIC |
| 394 | 134 | 4 | 4 months ago | [open-fpga-verilog-tutorial](https://github.com/Obijuan/open-fpga-verilog-tutorial)/14 | Learn how to design digital systems and synthesize them into an FPGA using only opensource tools |
| 383 | 84 | 41 | 15 days ago | [sd2snes](https://github.com/mrehkopf/sd2snes)/15 | SD card based multi-purpose cartridge for the SNES |
| 376 | 150 | 1 | 3 years ago | [mips-cpu](https://github.com/jmahler/mips-cpu)/16 | MIPS CPU implemented in Verilog |
| 372 | 180 | 6 | 1 year, 9 months ago | [ODriveHardware](https://github.com/madcowswe/ODriveHardware)/17 | High performance motor control |
| 352 | 70 | 0 | 8 months ago | [LeFlow](https://github.com/danielholanda/LeFlow)/18 | Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks |
| 313 | 114 | 24 | a month ago | [mor1kx](https://github.com/openrisc/mor1kx)/19 | mor1kx - an OpenRISC 1000 processor IP core |
| 286 | 137 | 0 | 5 years ago | [FPGA-Imaging-Library](https://github.com/dtysky/FPGA-Imaging-Library)/20 | An open source library for image processing on FPGA. |
| 285 | 147 | 37 | 4 years ago | [riffa](https://github.com/KastnerRG/riffa)/21 | The RIFFA development repository |
| 284 | 47 | 11 | 3 months ago | [riscv-formal](https://github.com/SymbioticEDA/riscv-formal)/22 | RISC-V Formal Verification Framework |
| 268 | 88 | 7 | 1 year, 3 months ago | [icezum](https://github.com/FPGAwars/icezum)/23 | :star2: IceZUM Alhambra: an Arduino-like Open FPGA electronic board |
| 267 | 93 | 0 | 2 years ago | [verilog](https://github.com/seldridge/verilog)/24 | Repository for basic (and not so basic) Verilog blocks with high re-use potential |
| 264 | 122 | 14 | 8 years ago | [netfpga](https://github.com/NetFPGA/netfpga)/25 | NetFPGA 1G infrastructure and gateware |
| 245 | 35 | 8 | 2 months ago | [VerilogBoy](https://github.com/zephray/VerilogBoy)/26 | A Pi emulating a GameBoy sounds cheap. What about an FPGA? |
| 245 | 40 | 9 | 12 days ago | [serv](https://github.com/olofk/serv)/27 | SERV - The SErial RISC-V CPU |
| 243 | 84 | 4 | 12 days ago | [verilog-axi](https://github.com/alexforencich/verilog-axi)/28 | Verilog AXI components for FPGA implementation |
| 239 | 25 | 6 | 1 year, 3 months ago | [Project-Zipline](https://github.com/opencomputeproject/Project-Zipline)/29 | Defines a lossless compressed data format that is independent of CPU type, operating system, file system, and character set, and is suitable for compression using the XP10 algorithm. |
| 234 | 114 | 6 | 6 years ago | [FPGA-Litecoin-Miner](https://github.com/kramble/FPGA-Litecoin-Miner)/30 | A litecoin scrypt miner implemented with FPGA on-chip memory.  |
| 210 | 53 | 2 | 2 years ago | [zet](https://github.com/marmolejo/zet)/31 | Open source implementation of a x86 processor |
| 209 | 20 | 65 | 6 months ago | [ucr-eecs168-lab](https://github.com/sheldonucr/ucr-eecs168-lab)/32 | The lab schedules for EECS168 at UC Riverside |
| 207 | 94 | 15 | 2 years ago | [convolution_network_on_FPGA](https://github.com/hunterlew/convolution_network_on_FPGA)/33 | CNN acceleration on virtex-7 FPGA with verilog HDL |
| 195 | 20 | 20 | 11 months ago | [spispy](https://github.com/osresearch/spispy)/34 | An open source SPI flash emulator and monitor |
| 192 | 36 | 1 | 3 years ago | [ridecore](https://github.com/ridecore/ridecore)/35 | RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL. |
| 189 | 82 | 2 | 2 months ago | [cores](https://github.com/ultraembedded/cores)/36 | Various HDL (Verilog) IP Cores |
| 185 | 28 | 4 | 4 days ago | [Flute](https://github.com/bluespec/Flute)/37 | RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance |
| 181 | 63 | 0 | a month ago | [basic_verilog](https://github.com/pConst/basic_verilog)/38 | Must-have verilog systemverilog modules |
| 181 | 42 | 0 | 4 months ago | [riscv](https://github.com/ultraembedded/riscv)/39 | RISC-V CPU Core (RV32IM) |
| 180 | 49 | 22 | 8 years ago | [fpga_nes](https://github.com/brianbennett/fpga_nes)/40 | FPGA-based Nintendo Entertainment System Emulator |
| 178 | 34 | 12 | 24 days ago | [Piccolo](https://github.com/bluespec/Piccolo)/41 | RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT) |
| 178 | 68 | 13 | 10 months ago | [fpu](https://github.com/dawsonjon/fpu)/42 | synthesiseable ieee 754 floating point library in verilog  |
| 173 | 60 | 1 | 4 years ago | [verilog-6502](https://github.com/Arlet/verilog-6502)/43 | A Verilog HDL model of the MOS 6502 CPU |
| 170 | 58 | 10 | 4 months ago | [Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA](https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA)/44 | Verilog Generator of Neural Net Digit Detector for FPGA |
| 170 | 48 | 23 | 25 days ago | [OpenROAD](https://github.com/The-OpenROAD-Project/OpenROAD)/45 | OpenROAD's unified application implementing an RTL-to-GDS Flow |
| 169 | 59 | 7 | 21 days ago | [verilog-pcie](https://github.com/alexforencich/verilog-pcie)/46 | Verilog PCI express components |
| 168 | 7 | 1 | 1 year, 8 months ago | [fpga-chip8](https://github.com/pwmarcz/fpga-chip8)/47 | CHIP-8 console on FPGA |
| 163 | 166 | 1 | 8 months ago | [fpga](https://github.com/EttusResearch/fpga)/48 | The USRP‚Ñ¢ Hardware Driver FPGA Repository |
| 162 | 26 | 5 | 2 years ago | [TinyFPGA-B-Series](https://github.com/tinyfpga/TinyFPGA-B-Series)/49 | Open source design files for the TinyFPGA B-Series boards.   |
| 162 | 21 | 0 | 6 years ago | [ez8](https://github.com/zhemao/ez8)/50 | The Easy 8-bit Processor |
| 155 | 10 | 0 | 10 months ago | [fpg1](https://github.com/hrvach/fpg1)/51 | PDP-1 FPGA implementation in Verilog, with CRT, Teletype and Console. |
| 152 | 36 | 91 | 28 days ago | [basejump_stl](https://github.com/bespoke-silicon-group/basejump_stl)/52 | BaseJump STL: A Standard Template Library for SystemVerilog |
| 147 | 46 | 3 | 9 months ago | [AccDNN](https://github.com/IBM/AccDNN)/53 | A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration. |
| 144 | 57 | 2 | 1 year, 3 months ago | [verilog-i2c](https://github.com/alexforencich/verilog-i2c)/54 | Verilog I2C interface for FPGA implementation |
| 143 | 50 | 1 | 3 years ago | [sdram-controller](https://github.com/stffrdhrn/sdram-controller)/55 | Verilog SDRAM memory controller  |
| 140 | 57 | 4 | 1 year, 5 months ago | [verilog-uart](https://github.com/alexforencich/verilog-uart)/56 | Verilog UART |
| 140 | 60 | 0 | a month ago | [Kryon](https://github.com/becomequantum/Kryon)/57 | FPGA,Verilog,Python |
| 137 | 51 | 2 | 5 months ago | [sha256](https://github.com/secworks/sha256)/58 | Hardware implementation of the SHA-256 cryptographic hash function |
| 130 | 17 | 1 | 6 days ago | [wb2axip](https://github.com/ZipCPU/wb2axip)/59 | Bus bridges and other odds and ends |
| 128 | 48 | 3 | 2 years ago | [CNN-FPGA](https://github.com/QShen3/CNN-FPGA)/60 | ‰ΩøÁî®VerilogÂÆûÁé∞ÁöÑCNNÊ®°ÂùóÔºåÂèØ‰ª•Êñπ‰æøÁöÑÂú®FPGAÈ°πÁõÆ‰∏≠‰ΩøÁî® |
| 127 | 23 | 14 | a month ago | [openlane](https://github.com/efabless/openlane)/61 | OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization. |
| 124 | 38 | 0 | 6 years ago | [milkymist](https://github.com/m-labs/milkymist)/62 | SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU |
| 121 | 23 | 4 | 10 months ago | [FPGA-peripherals](https://github.com/FPGAwars/FPGA-peripherals)/63 | :seedling: :snowflake: Collection of open-source peripherals in Verilog |
| 121 | 24 | 0 | 1 year, 9 months ago | [SimpleVOut](https://github.com/cliffordwolf/SimpleVOut)/64 | A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals |
| 117 | 101 | 111 | 2 months ago | [black-parrot](https://github.com/black-parrot/black-parrot)/65 | A Linux-capable host multicore for and by the world |
| 116 | 67 | 3 | 3 years ago | [FPGA_Based_CNN](https://github.com/mtmd/FPGA_Based_CNN)/66 | FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform. |
| 116 | 44 | 2 | 20 days ago | [SCALE-MAMBA](https://github.com/KULeuven-COSIC/SCALE-MAMBA)/67 | Repository for the SCALE-MAMBA MPC system |
| 113 | 23 | 0 | 29 days ago | [wbuart32](https://github.com/ZipCPU/wbuart32)/68 | A simple, basic, formally verified UART controller |
| 113 | 41 | 19 | 10 months ago | [open-register-design-tool](https://github.com/Juniper/open-register-design-tool)/69 | Tool to generate register RTL, models, and docs using SystemRDL or JSpec input |
| 112 | 40 | 5 | 1 year, 2 months ago | [Tang_E203_Mini](https://github.com/Lichee-Pi/Tang_E203_Mini)/70 | LicheeTang ËúÇÈ∏üE203 Core |
| 111 | 40 | 3 | 6 years ago | [fpganes](https://github.com/strigeus/fpganes)/71 | NES in Verilog |
| 110 | 77 | 16 | 2 years ago | [orpsoc-cores](https://github.com/openrisc/orpsoc-cores)/72 | Core description files for FuseSoC |
| 106 | 19 | 5 | 1 year, 5 months ago | [DisplayPort_Verilog](https://github.com/hamsternz/DisplayPort_Verilog)/73 | A Verilog implementation of DisplayPort protocol for FPGAs |
| 106 | 43 | 0 | 5 months ago | [schoolMIPS](https://github.com/MIPSfpga/schoolMIPS)/74 | CPU microarchitecture, step by step |
| 105 | 53 | 0 | 28 days ago | [aes](https://github.com/secworks/aes)/75 | Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys. |
| 105 | 26 | 1 | a month ago | [iceGDROM](https://github.com/zeldin/iceGDROM)/76 | An FPGA based GDROM emulator for the Sega Dreamcast |
| 103 | 7 | 0 | 2 years ago | [vm80a](https://github.com/1801BM1/vm80a)/77 | i8080 precise replica in Verilog, based on reverse engineering of real die |
| 102 | 54 | 5 | 4 days ago | [openofdm](https://github.com/jhshi/openofdm)/78 | Sythesizable, modular Verilog implementation of 802.11 OFDM decoder. |
| 102 | 47 | 0 | a day ago | [openwifi-hw](https://github.com/open-sdr/openwifi-hw)/79 | FPGA/hardware design of openwifi |
| 99 | 30 | 3 | a month ago | [nandland](https://github.com/nandland/nandland)/80 | All code found on nandland is here.  underconstruction.gif |
| 98 | 26 | 0 | 2 years ago | [mriscv](https://github.com/onchipuis/mriscv)/81 | A 32-bit Microcontroller featuring a RISC-V core |
| 98 | 13 | 3 | 11 days ago | [DreamcastHDMI](https://github.com/chriz2600/DreamcastHDMI)/82 | Dreamcast HDMI |
| 97 | 42 | 1 | 8 years ago | [fft-dit-fpga](https://github.com/benreynwar/fft-dit-fpga)/83 | Verilog module for calculation of FFT. |
| 97 | 67 | 4 | 3 years ago | [Hardware-CNN](https://github.com/alan4186/Hardware-CNN)/84 | A convolutional neural network implemented in hardware (verilog) |
| 96 | 25 | 1 | 5 months ago | [RePlAce](https://github.com/The-OpenROAD-Project/RePlAce)/85 | RePlAce global placement tool |
| 96 | 70 | 4 | 7 years ago | [uvm_axi](https://github.com/funningboy/uvm_axi)/86 | uvm AXI BFM(bus functional model) |
| 96 | 13 | 58 | 1 year, 9 months ago | [spatial-lang](https://github.com/stanford-ppl/spatial-lang)/87 | Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language" |
| 94 | 26 | 2 | 2 years ago | [Single_instruction_cycle_OpenMIPS](https://github.com/zach0zhang/Single_instruction_cycle_OpenMIPS)/88 | ÈÄöËøáÂ≠¶‰π†„ÄäËá™Â∑±Âä®ÊâãÂÜôCPU„ÄãÔºåÂ∞Ü‰π¶‰∏≠ÂÆûÁé∞ÁöÑÂÖºÂÆπMIPS32Êåá‰ª§ÈõÜÊû∂ÊûÑÁöÑÂ§ÑÁêÜÂô®‚Äî‚ÄîOpenMIPSÔºà‰∫îÁ∫ßÊµÅÊ∞¥Á∫øÁªìÊûÑÔºâÔºåÁÆÄÂåñÊàêÂçïÊåá‰ª§Âë®ÊúüÂÆûÁé∞ÁöÑÂ§ÑÁêÜÂô® |
| 94 | 12 | 1 | a month ago | [cpu11](https://github.com/1801BM1/cpu11)/89 | Revengineered ancient PDP-11 CPUs, originals and clones |
| 94 | 60 | 1 | 4 years ago | [or1200](https://github.com/openrisc/or1200)/90 | OpenRISC 1200 implementation |
| 93 | 17 | 17 | 10 minutes ago | [livehd](https://github.com/masc-ucsc/livehd)/91 | Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation |
| 91 | 29 | 1 | 3 years ago | [kamikaze](https://github.com/rgwan/kamikaze)/92 | Light-weight RISC-V RV32IMC microcontroller core. |
| 91 | 17 | 1 | 5 years ago | [oldland-cpu](https://github.com/jamieiles/oldland-cpu)/93 | Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools |
| 89 | 12 | 3 | 9 months ago | [panologic-g2](https://github.com/tomverbeure/panologic-g2)/94 | Pano Logic G2 Reverse Engineering Project |
| 87 | 29 | 2 | a month ago | [apple-one](https://github.com/alangarf/apple-one)/95 | An attempt at a small Verilog implementation of the original Apple 1 on an FPGA |
| 86 | 16 | 3 | 24 days ago | [warp-v](https://github.com/stevehoover/warp-v)/96 | WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog. |
| 85 | 23 | 1 | 15 hours ago | [ice40-playground](https://github.com/smunaut/ice40-playground)/97 | Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker) |
| 84 | 9 | 1 | 1 year, 9 months ago | [NeoGeoFPGA-sim](https://github.com/neogeodev/NeoGeoFPGA-sim)/98 | Simulation only cartridge NeoGeo hardware definition |
| 83 | 24 | 0 | 9 months ago | [mips32-cpu](https://github.com/Trinkle23897/mips32-cpu)/99 | Â•ãÊàò‰∏ÄÂ≠¶ÊúüÔºåÈÄ†Âè∞ËÆ°ÁÆóÊú∫ÔºàÁºñËØëÂá∫ÁöÑbitÊñá‰ª∂Âú®release‰∏≠ÔºåÂèØ‰ª•Áõ¥Êé•È£üÁî®Ôºâ |
| 83 | 16 | 3 | 5 years ago | [NeoGeoHDMI](https://github.com/charcole/NeoGeoHDMI)/100 | Verilog project that takes the digital video and audio from a Neo Geo MVS before going through the DACs and outputs the signals over HDMI |
| 82 | 14 | 2 | 4 months ago | [biriscv](https://github.com/ultraembedded/biriscv)/101 | 32-bit Superscalar RISC-V CPU |
| 81 | 28 | 0 | 15 days ago | [ivtest](https://github.com/steveicarus/ivtest)/102 | Regression test suite for Icarus Verilog. |
| 80 | 74 | 0 | 2 years ago | [FPGA-CNN](https://github.com/dem123456789/FPGA-CNN)/103 | FPGA implementation of Cellular Neural Network (CNN) |
| 80 | 15 | 0 | 2 months ago | [openarty](https://github.com/ZipCPU/openarty)/104 | An Open Source configuration of the Arty platform |
| 79 | 12 | 2 | 10 months ago | [raven-picorv32](https://github.com/efabless/raven-picorv32)/105 | Silicon-validated SoC implementation of the PicoSoc/PicoRV32 |
| 79 | 9 | 5 | 17 days ago | [n64rgb](https://github.com/borti4938/n64rgb)/106 | Everything around N64 and RGB |
| 78 | 29 | 1 | 7 years ago | [Xilinx-Serial-Miner](https://github.com/teknohog/Xilinx-Serial-Miner)/107 | Bitcoin miner for Xilinx FPGAs |
| 78 | 10 | 1 | 3 months ago | [lpc_sniffer_tpm](https://github.com/denandz/lpc_sniffer_tpm)/108 | A low pin count sniffer for ICEStick - targeting TPM chips |
| 78 | 20 | 15 | 2 years ago | [c65gs](https://github.com/gardners/c65gs)/109 | FPGA-based C64 Accelerator / C65 like computer |
| 78 | 8 | 1 | 9 years ago | [Homotopy](https://github.com/andrejbauer/Homotopy)/110 | Homotopy theory in Coq. |
| 78 | 36 | 8 | 1 year, 2 months ago | [mipsfpga-plus](https://github.com/MIPSfpga/mipsfpga-plus)/111 | MIPSfpga+ allows loading programs via UART and has a switchable clock |
| 78 | 8 | 0 | 2 years ago | [iCE40](https://github.com/mcmayer/iCE40)/112 | Lattice iCE40 FPGA experiments - Work in progress |
| 78 | 35 | 8 | 9 months ago | [Tang_FPGA_Examples](https://github.com/Lichee-Pi/Tang_FPGA_Examples)/113 | LicheeTang FPGA Examples |
| 77 | 26 | 0 | 8 months ago | [NaiveMIPS-HDL](https://github.com/z4yx/NaiveMIPS-HDL)/114 | Na√Øve MIPS32 SoC implementation |
| 77 | 33 | 18 | 15 days ago | [Hermes-Lite2](https://github.com/softerhardware/Hermes-Lite2)/115 | A second generation low-cost amateur HF software defined radio transceiver. |
| 76 | 23 | 0 | 5 years ago | [cpu](https://github.com/ejrh/cpu)/116 | A very primitive but hopefully self-educational CPU in Verilog |
| 76 | 5 | 0 | 26 days ago | [vgasim](https://github.com/ZipCPU/vgasim)/117 | A Video display simulator |
| 76 | 18 | 1 | 8 months ago | [usbcorev](https://github.com/avakar/usbcorev)/118 | A full-speed device-side USB peripheral core written in Verilog. |
| 76 | 7 | 3 | 10 days ago | [jt12](https://github.com/jotego/jt12)/119 | FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10) |
| 75 | 18 | 0 | 3 years ago | [archexp](https://github.com/zhanghai/archexp)/120 | ÊµôÊ±üÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫‰ΩìÁ≥ªÁªìÊûÑËØæÁ®ãÂÆûÈ™å |
| 75 | 11 | 3 | 3 years ago | [fpgaboy](https://github.com/trun/fpgaboy)/121 | Implementation Nintendo's GameBoy console on an FPGA |
| 75 | 24 | 0 | 5 years ago | [lm32](https://github.com/m-labs/lm32)/122 | LatticeMico32 soft processor |
| 75 | 43 | 3 | 7 years ago | [Icarus](https://github.com/ngzhang/Icarus)/123 | DUAL Spartan6 Development Platform |
| 74 | 7 | 4 | 15 days ago | [usb3_pipe](https://github.com/enjoy-digital/usb3_pipe)/124 | USB3 PIPE interface for Xilinx 7-Series / Lattice ECP5 |
| 74 | 17 | 3 | 2 months ago | [tinyfpga_bx_usbserial](https://github.com/davidthings/tinyfpga_bx_usbserial)/125 | USB Serial on the TinyFPGA BX |
| 73 | 10 | 1 | 3 months ago | [Toooba](https://github.com/bluespec/Toooba)/126 | RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT |
| 70 | 13 | 2 | 8 days ago | [Radioberry-2.x](https://github.com/pa3gsb/Radioberry-2.x)/127 | Ham Radio hat for Raspberry PI |
| 70 | 41 | 67 | a month ago | [fomu-workshop](https://github.com/im-tomu/fomu-workshop)/128 | Support files for participating in a Fomu workshop |
| 69 | 9 | 0 | 4 years ago | [PonyLink](https://github.com/cliffordwolf/PonyLink)/129 | A single-wire bi-directional chip-to-chip interface for FPGAs |
| 69 | 7 | 1 | 4 months ago | [antikernel](https://github.com/azonenberg/antikernel)/130 | The Antikernel operating system project |
| 69 | 18 | 0 | 21 days ago | [icebreaker-examples](https://github.com/icebreaker-fpga/icebreaker-examples)/131 | This repository contains small example designs that can be used with the open source icestorm flow. |
| 68 | 12 | 0 | 6 months ago | [agc_simulation](https://github.com/virtualagc/agc_simulation)/132 | Verilog simulation files for a replica of the Apollo Guidance Computer |
| 68 | 6 | 1 | 6 months ago | [display_controller](https://github.com/projf/display_controller)/133 | FPGA display controller with support for VGA, DVI, and HDMI. |
| 68 | 19 | 7 | 3 months ago | [ice40_examples](https://github.com/nesl/ice40_examples)/134 | Public examples of ICE40 HX8K examples using Icestorm |
| 67 | 27 | 0 | 1 year, 8 months ago | [PASC](https://github.com/jbush001/PASC)/135 | Parallel Array of Simple Cores. Multicore processor. |
| 66 | 41 | 18 | a month ago | [Genesis_MiSTer](https://github.com/MiSTer-devel/Genesis_MiSTer)/136 | Sega Genesis for MiSTer |
| 66 | 46 | 4 | 6 years ago | [DSLogic-hdl](https://github.com/DreamSourceLab/DSLogic-hdl)/137 | An open source FPGA design for DSLogic |
| 65 | 30 | 22 | a day ago | [ao486_MiSTer](https://github.com/MiSTer-devel/ao486_MiSTer)/138 | ao486 port for MiSTer |
| 65 | 7 | 8 | a month ago | [xcrypto](https://github.com/scarv/xcrypto)/139 | XCrypto: a cryptographic ISE for RISC-V |
| 64 | 4 | 4 | 14 days ago | [RISCBoy](https://github.com/Wren6991/RISCBoy)/140 | Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink |
| 63 | 32 | 1 | 2 years ago | [zynq-axis](https://github.com/bmartini/zynq-axis)/141 | Hardware, Linux Driver and Library for the Zynq AXI DMA interface  |
| 63 | 28 | 8 | 1 year, 26 days ago | [c5soc_opencl](https://github.com/thinkoco/c5soc_opencl)/142 | DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobel and so on. |
| 62 | 16 | 2 | 1 year, 8 months ago | [ZAP](https://github.com/krevanth/ZAP)/143 | ZAP is a pipelined ARMv4T architecture compatible processor with cache and MMU. |
| 62 | 26 | 0 | 2 months ago | [Verilog-Practice](https://github.com/xiaop1/Verilog-Practice)/144 | HDLBits website practices & solutions |
| 61 | 11 | 0 | 4 years ago | [cpus-caddr](https://github.com/lisper/cpus-caddr)/145 | FPGA based MIT CADR lisp machine - rewritten in modern verilog - boots and runs |
| 61 | 13 | 5 | 1 year, 12 days ago | [Reindeer](https://github.com/PulseRain/Reindeer)/146 | PulseRain Reindeer - RISCV RV32I[M] Soft CPU |
| 59 | 9 | 8 | 2 days ago | [jt_gng](https://github.com/jotego/jt_gng)/147 | CAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando and Vulgus. |
| 59 | 14 | 0 | 11 months ago | [MobileNet-in-FPGA](https://github.com/ZFTurbo/MobileNet-in-FPGA)/148 | Generator of verilog description for FPGA MobileNet implementation |
| 58 | 7 | 1 | 4 days ago | [icestation-32](https://github.com/dan-rodrigues/icestation-32)/149 | Compact FPGA game console |
| 58 | 16 | 6 | 8 months ago | [Haasoscope](https://github.com/drandyhaas/Haasoscope)/150 | Docs, design, firmware, and software for the Haasoscope |
| 57 | 13 | 3 | 8 years ago | [ao68000](https://github.com/alfikpl/ao68000)/151 | The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor. |
| 57 | 8 | 1 | 10 months ago | [Riscy-SoC](https://github.com/AleksandarKostovic/Riscy-SoC)/152 | Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog |
| 57 | 7 | 0 | 3 years ago | [FPGA-TX](https://github.com/dawsonjon/FPGA-TX)/153 | FPGA based transmitter |
| 56 | 23 | 1 | 2 years ago | [VidorFPGA](https://github.com/vidor-libraries/VidorFPGA)/154 | repository for Vidor FPGA IP blocks and projects |
| 56 | 9 | 0 | 1 year, 16 days ago | [MIPS-pipeline-processor](https://github.com/mhyousefi/MIPS-pipeline-processor)/155 | A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding |
| 55 | 21 | 18 | 2 months ago | [Minimig-AGA_MiSTer](https://github.com/MiSTer-devel/Minimig-AGA_MiSTer)/156 | None |
| 55 | 7 | 0 | 2 years ago | [toygpu](https://github.com/matt-kimball/toygpu)/157 | A simple GPU on a TinyFPGA BX |
| 54 | 7 | 13 | 1 year, 2 months ago | [Neogeo_MiSTer](https://github.com/furrtek/Neogeo_MiSTer)/158 | SNK NeoGeo core for the MiSTer platform |
| 54 | 13 | 0 | 4 months ago | [hardenedlinux_profiles](https://github.com/hardenedlinux/hardenedlinux_profiles)/159 | It contains hardenedlinux community documentation. |
| 53 | 24 | 0 | 5 days ago | [cdbus_ip](https://github.com/dukelec/cdbus_ip)/160 | CDBUS Protocol and the IP Core for FPGA users |
| 53 | 23 | 2 | 4 months ago | [SD-card-controller](https://github.com/mczerski/SD-card-controller)/161 | WISHBONE SD Card Controller IP Core |
| 52 | 26 | 0 | 14 days ago | [timetoexplore](https://github.com/WillGreen/timetoexplore)/162 | Source code to accompany https://timetoexplore.net |
| 52 | 29 | 29 | 19 days ago | [NeoGeo_MiSTer](https://github.com/MiSTer-devel/NeoGeo_MiSTer)/163 | NeoGeo for MiSTer |
| 51 | 18 | 0 | 2 years ago | [clacc](https://github.com/taoyilee/clacc)/164 | Deep Learning Accelerator (Convolution Neural Networks) |
| 51 | 13 | 1 | 4 years ago | [fpga-md5-cracker](https://github.com/John-Leitch/fpga-md5-cracker)/165 | A 64-stage pipelined MD5 implementation written in verliog.  Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per second. |
| 51 | 17 | 14 | a year ago | [alpha-release](https://github.com/The-OpenROAD-Project/alpha-release)/166 | Builds, flow and designs for the alpha release |
| 50 | 7 | 0 | 1 year, 3 months ago | [up5k_basic](https://github.com/emeb/up5k_basic)/167 | A small 6502 system with MS BASIC in ROM |
| 50 | 28 | 0 | 7 years ago | [uart](https://github.com/jamieiles/uart)/168 | Verilog UART |
| 50 | 11 | 0 | 1 year, 4 months ago | [MARLANN](https://github.com/SymbioticEDA/MARLANN)/169 | Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks |
| 50 | 22 | 0 | 2 years ago | [verilog-lfsr](https://github.com/alexforencich/verilog-lfsr)/170 | Fully parametrizable combinatorial parallel LFSR/CRC module |
| 50 | 13 | 0 | 1 year, 8 months ago | [VexRiscvSoftcoreContest2018](https://github.com/SpinalHDL/VexRiscvSoftcoreContest2018)/171 | None |
| 50 | 26 | 34 | 4 years ago | [minimig-mist](https://github.com/rkrajnc/minimig-mist)/172 | Minimig for the MiST board |
| 49 | 21 | 1 | 10 months ago | [opencpi](https://github.com/opencpi/opencpi)/173 | Open Component Portability Infrastructure |
| 49 | 8 | 1 | 6 months ago | [ice40_ultraplus_examples](https://github.com/damdoy/ice40_ultraplus_examples)/174 | Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation |
| 48 | 28 | 0 | 5 days ago | [cdpga](https://github.com/dukelec/cdpga)/175 | FPGA core boards / evaluation boards based on CDCTL hardware |
| 48 | 9 | 0 | 1 year, 10 months ago | [riscv](https://github.com/ataradov/riscv)/176 | Verilog implementation of a RISC-V core |
| 48 | 4 | 2 | 9 months ago | [ay-3-8910_reverse_engineered](https://github.com/lvd2/ay-3-8910_reverse_engineered)/177 | The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register dump files into .flac soundtrack. |
| 47 | 20 | 48 | 6 days ago | [bsg_manycore](https://github.com/bespoke-silicon-group/bsg_manycore)/178 | Tile based architecture designed for computing efficiency, scalability and generality |
| 47 | 16 | 0 | 6 years ago | [verilog_fixed_point_math_library](https://github.com/freecores/verilog_fixed_point_math_library)/179 | Fixed Point Math Library for Verilog |
| 47 | 2 | 0 | 1 year, 5 months ago | [soc](https://github.com/combinatorylogic/soc)/180 | An experimental System-on-Chip with a custom compiler toolchain. |
| 46 | 38 | 1 | 26 days ago | [Practical-UVM-Step-By-Step](https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step)/181 | This is the main repository for all the examples for the book Practical UVM |
| 46 | 21 | 3 | 3 years ago | [digital-servo](https://github.com/nist-ionstorage/digital-servo)/182 | NIST digital servo: an FPGA based fast digital feedback controller |
| 45 | 3 | 1 | 3 years ago | [21FX](https://github.com/defparam/21FX)/183 | A bootloader for the SNES console |
| 46 | 12 | 0 | 2 years ago | [hyperram](https://github.com/blackmesalabs/hyperram)/184 | Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC |
| 46 | 46 | 5 | 2 years ago | [Convolutional-Neural-Network](https://github.com/AniketBadhan/Convolutional-Neural-Network)/185 | Implementation of CNN using Verilog |
| 45 | 13 | 1 | 7 months ago | [aib-phy-hardware](https://github.com/intel/aib-phy-hardware)/186 | None |
| 44 | 26 | 2 | 6 years ago | [beagle](https://github.com/bikerglen/beagle)/187 | BeagleBone HW, SW, & FPGA Development |
| 44 | 10 | 2 | 6 hours ago | [aib-phy-hardware](https://github.com/chipsalliance/aib-phy-hardware)/188 | Advanced Interface Bus (AIB) die-to-die hardware open source |
| 44 | 14 | 0 | 2 years ago | [SoftMC](https://github.com/CMU-SAFARI/SoftMC)/189 | SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. The design, the interface, and its capabilities and limitations are discussed in our HPCA 2017 paper: "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies" <https://people.inf.ethz.ch/omutlu/pub/softMC_hpca17.pdf> |
| 44 | 9 | 1 | 2 years ago | [RISC-V-CPU](https://github.com/Evensgn/RISC-V-CPU)/190 | RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL. |
| 44 | 10 | 1 | 1 year, 4 months ago | [up5k](https://github.com/osresearch/up5k)/191 | Upduino v2 with the ice40 up5k FPGA demos |
| 44 | 33 | 1 | 5 years ago | [mips32r1_xum](https://github.com/grantae/mips32r1_xum)/192 | A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old University of Utah XUM archive) |
| 44 | 15 | 3 | 8 years ago | [ORGFXSoC](https://github.com/maidenone/ORGFXSoC)/193 | An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU) |
| 44 | 7 | 47 | 27 days ago | [rigel](https://github.com/jameshegarty/rigel)/194 | Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra. |
| 43 | 3 | 0 | 10 days ago | [wbscope](https://github.com/ZipCPU/wbscope)/195 | A wishbone controlled scope for FPGA's |
| 43 | 20 | 0 | 2 years ago | [TOE](https://github.com/hpb-project/TOE)/196 | TCP Offload Engine  |
| 43 | 5 | 0 | a month ago | [XilinxUnisimLibrary](https://github.com/Xilinx/XilinxUnisimLibrary)/197 | None |
| 43 | 19 | 2 | 11 months ago | [daisho](https://github.com/enjoy-digital/daisho)/198 | Test of the USB3 IP Core from Daisho on a Xilinx device |
| 42 | 3 | 1 | 7 months ago | [flickerfixer](https://github.com/niklasekstrom/flickerfixer)/199 | An open source flicker fixer for Amiga 500/2000 |
| 42 | 4 | 0 | 2 years ago | [collection-iPxs](https://github.com/sergicuen/collection-iPxs)/200 | Icestudio Pixel Stream collection |
| 42 | 22 | 8 | 3 years ago | [nysa-sata](https://github.com/CospanDesign/nysa-sata)/201 | None |
| 42 | 17 | 2 | 2 years ago | [chiphack](https://github.com/embecosm/chiphack)/202 | Repository and Wiki for Chip Hack events. |
| 42 | 17 | 0 | 2 years ago | [MIPS](https://github.com/valar1234/MIPS)/203 | A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cache. |
| 41 | 37 | 1 | 1 year, 2 months ago | [AlteraDE2Labs_Verilog](https://github.com/BenBergman/AlteraDE2Labs_Verilog)/204 | My solutions to Alteras example labs |
| 41 | 13 | 0 | 5 years ago | [Verilog-caches](https://github.com/airin711/Verilog-caches)/205 | Various caches written in Verilog-HDL |
| 41 | 22 | 0 | 3 days ago | [async_fifo](https://github.com/dpretet/async_fifo)/206 | A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog |
| 40 | 21 | 1 | 4 days ago | [libsystemctlm-soc](https://github.com/Xilinx/libsystemctlm-soc)/207 | SystemC/TLM-2.0 Co-simulation framework |
| 40 | 13 | 0 | 4 years ago | [yarvi](https://github.com/tommythorn/yarvi)/208 | Yet Another RISC-V Implementation |
| 40 | 4 | 0 | 1 year, 4 months ago | [rt](https://github.com/tomverbeure/rt)/209 | A Full Hardware Real-Time Ray-Tracer |
| 40 | 10 | 0 | 3 years ago | [mc6809](https://github.com/cavnex/mc6809)/210 | Cycle-Accurate MC6809/E implementation, Verilog |
| 39 | 7 | 15 | 3 months ago | [hrm-cpu](https://github.com/adumont/hrm-cpu)/211 | Human Resource Machine - CPU Design #HRM |
| 39 | 7 | 0 | 3 years ago | [MAM65C02-Processor-Core](https://github.com/MorrisMA/MAM65C02-Processor-Core)/212 | Microprogrammed 65C02-compatible Processor Core for FPGAs (Verilog-2001) |
| 39 | 8 | 0 | 2 months ago | [moxie-cores](https://github.com/atgreen/moxie-cores)/213 | Moxie-compatible core repository |
| 39 | 5 | 1 | 1 year, 1 month ago | [engine-V](https://github.com/micro-FPGA/engine-V)/214 | SoftCPU/SoC engine-V |
| 39 | 12 | 0 | 4 years ago | [sds7102](https://github.com/wingel/sds7102)/215 | A port of Linux to the OWON SDS7102 scope |
| 38 | 5 | 1 | 2 years ago | [lpc_sniffer](https://github.com/lynxis/lpc_sniffer)/216 | a low pin count sniffer for icestick |
| 38 | 26 | 1 | 1 year, 7 months ago | [GNSS_Firehose](https://github.com/pmonta/GNSS_Firehose)/217 | Wideband front-end digitizer for GPS, GLONASS, Galileo, BeiDou |
| 38 | 7 | 1 | 10 months ago | [panologic](https://github.com/tomverbeure/panologic)/218 | PanoLogic Zero Client G1 reverse engineering info |
| 38 | 2 | 1 | a month ago | [iua](https://github.com/smunaut/iua)/219 | ice40 USB Analyzer |
| 37 | 9 | 0 | 1 year, 2 months ago | [ctf](https://github.com/q3k/ctf)/220 | Stuff from CTF contests |
| 37 | 8 | 0 | 2 years ago | [mips-cpu](https://github.com/sxtyzhangzk/mips-cpu)/221 | A MIPS CPU implemented in Verilog |
| 37 | 30 | 0 | 4 years ago | [mojo-base-project](https://github.com/embmicro/mojo-base-project)/222 | This is the base project for the Mojo. It should be used as the starting point for all projects. |
| 37 | 19 | 1 | a month ago | [cnn_hardware_acclerator_for_fpga](https://github.com/sumanth-kalluri/cnn_hardware_acclerator_for_fpga)/223 | This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Networks on FPGAs |
| 37 | 14 | 0 | 10 months ago | [R8051](https://github.com/risclite/R8051)/224 |  8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core. |
| 37 | 10 | 0 | 1 year, 4 months ago | [Speech256](https://github.com/trcwm/Speech256)/225 | An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10. |
| 37 | 19 | 2 | 1 year, 1 month ago | [verilog-cam](https://github.com/alexforencich/verilog-cam)/226 | Verilog Content Addressable Memory Module |
| 37 | 10 | 0 | 2 months ago | [challenges-2020](https://github.com/pwn2winctf/challenges-2020)/227 | Pwn2Win 2020 Challenges |
| 37 | 5 | 2 | 8 months ago | [OpenAmiga500FastRamExpansion](https://github.com/SukkoPera/OpenAmiga500FastRamExpansion)/228 | 4/8 MB Fast RAM Expansion for the Commodore Amiga 500 |
| 36 | 6 | 0 | 4 months ago | [MIPS48PipelineCPU](https://github.com/ljlin/MIPS48PipelineCPU)/229 | ÂÜØÁà±Ê∞ëËÄÅÂ∏à„ÄäËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜA„ÄãËØæÁ®ãËÆæËÆ° |
| 36 | 8 | 2 | 4 years ago | [ACC](https://github.com/Obijuan/ACC)/230 | Apollo CPU Core in Verilog. For learning and having fun with open FPGA |
| 36 | 5 | 2 | 2 years ago | [cnnhwpe](https://github.com/chenhaoc/cnnhwpe)/231 | None |
| 36 | 12 | 1 | 4 months ago | [fpga-sdft](https://github.com/mattvenn/fpga-sdft)/232 | sliding DFT for FPGA, targetting Lattice ICE40 1k |
| 36 | 9 | 0 | 8 years ago | [dcpu16](https://github.com/sybreon/dcpu16)/233 | Pipelined DCPU-16 Verilog Implementation |
| 35 | 16 | 1 | 2 years ago | [ARM7](https://github.com/chsasank/ARM7)/234 | Implemetation of pipelined ARM7TDMI processor in Verilog |
| 35 | 7 | 9 | 1 year, 10 months ago | [BeagleWire](https://github.com/pmezydlo/BeagleWire)/235 | This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017 |
| 35 | 11 | 0 | 3 months ago | [sha3](https://github.com/ucb-bar/sha3)/236 | None |
| 35 | 13 | 2 | 1 year, 3 months ago | [Verilog-Projects](https://github.com/nextbytes/Verilog-Projects)/237 | This repository contains source code for past labs and projects involving FPGA and Verilog based designs |
| 35 | 12 | 0 | 3 years ago | [caribou](https://github.com/fpgasystems/caribou)/238 | Caribou: Distributed Smart Storage built with FPGAs |
| 35 | 4 | 0 | 2 years ago | [RISC-processor](https://github.com/suyashmahar/RISC-processor)/239 | Simple single cycle RISC processor written in Verilog  |
| 34 | 2 | 0 | 2 years ago | [vga_to_ascii](https://github.com/zephray/vga_to_ascii)/240 | Realtime VGA to ASCII Art converter |
| 34 | 8 | 0 | 1 year, 8 months ago | [HyperBUS](https://github.com/gtjennings1/HyperBUS)/241 | A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs |
| 34 | 11 | 0 | 3 months ago | [max1000-tutorial](https://github.com/vpecanins/max1000-tutorial)/242 | Tutorial and example projects for the Arrow MAX1000 FPGA board |
| 34 | 10 | 0 | 8 months ago | [icebreaker-workshop](https://github.com/icebreaker-fpga/icebreaker-workshop)/243 | iCEBreaker Workshop |
| 34 | 16 | 1 | 5 years ago | [minimig-de1](https://github.com/rkrajnc/minimig-de1)/244 | Minimig for the DE1 board |
| 34 | 6 | 1 | 2 years ago | [BAR-Tender](https://github.com/defparam/BAR-Tender)/245 | An FPGA I/O Device which services physical memory reads/writes via UMDF2 driver |
| 34 | 24 | 3 | 2 years ago | [prog_fpgas](https://github.com/simonmonk/prog_fpgas)/246 | The repository for the Verilog code examples and ISE projects that accompany the book Programming FPGAs: Getting Started with Verilog. |
| 33 | 12 | 1 | 8 years ago | [vSPI](https://github.com/mjlyons/vSPI)/247 | Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah USB/SPI adapter |
| 34 | 28 | 1 | 2 years ago | [ethernet_10ge_mac_SV_UVM_tb](https://github.com/andres-mancera/ethernet_10ge_mac_SV_UVM_tb)/248 | SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core |
| 33 | 13 | 0 | 7 years ago | [Multiplier16X16](https://github.com/wuzeyou/Multiplier16X16)/249 | Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder |
| 33 | 10 | 4 | 8 days ago | [mflowgen](https://github.com/cornell-brg/mflowgen)/250 | mflowgen -- A Modular ASIC/FPGA Flow Generator |
| 33 | 7 | 3 | 15 days ago | [iceZ0mb1e](https://github.com/abnoname/iceZ0mb1e)/251 | FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC |
| 33 | 21 | 3 | 4 years ago | [bch_verilog](https://github.com/russdill/bch_verilog)/252 | Verilog based BCH encoder/decoder |
| 32 | 12 | 0 | 5 years ago | [verilog-utils](https://github.com/shuckc/verilog-utils)/253 | native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches |
| 32 | 18 | 17 | 2 months ago | [MegaCD_MiSTer](https://github.com/MiSTer-devel/MegaCD_MiSTer)/254 | Mega CD for MiSTer |
| 32 | 19 | 1 | 3 years ago | [h.265_encoder](https://github.com/Bearzeng/h.265_encoder)/255 | None |
| 32 | 4 | 2 | 3 years ago | [Frix](https://github.com/archlabo/Frix)/256 | IBM PC Compatible SoC for a commercially available FPGA board |
| 32 | 20 | 0 | 1 year, 9 months ago | [huaweicloud-fpga](https://github.com/huaweicloud/huaweicloud-fpga)/257 | The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server. |
| 32 | 6 | 0 | 6 months ago | [dpll](https://github.com/ZipCPU/dpll)/258 | A collection of phase locked loop (PLL) related projects |
| 31 | 6 | 2 | 7 hours ago | [rsyocto](https://github.com/robseb/rsyocto)/259 | ü§ñ SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10) |
| 31 | 18 | 1 | 1 year, 11 months ago | [GnuRadar](https://github.com/rseal/GnuRadar)/260 | Open-source software defined radar based on the USRP 1 hardware. |
| 31 | 13 | 0 | 7 years ago | [fpganes](https://github.com/jpwright/fpganes)/261 | FPGA-based AI for Super Mario Bros. Designed for an Altera DE2 |
| 31 | 6 | 0 | 3 years ago | [wiki](https://github.com/tmatsuya/wiki)/262 | None |
| 31 | 9 | 0 | 8 months ago | [drec-fpga-intro](https://github.com/viktor-prutyanov/drec-fpga-intro)/263 | Materials for "Introduction to FPGA and Verilog" at MIPT DREC |
| 30 | 5 | 1 | 5 years ago | [oc_jpegencode](https://github.com/chiggs/oc_jpegencode)/264 | Fork of OpenCores jpegencode with Cocotb testbench |
| 30 | 16 | 1 | 17 years ago | [8051](https://github.com/freecores/8051)/265 | 8051 core |
| 30 | 26 | 0 | 5 years ago | [IPCORE](https://github.com/aquaxis/IPCORE)/266 | None |
| 30 | 2 | 0 | 5 years ago | [gb](https://github.com/geky/gb)/267 | The Original Nintendo Gameboy in Verilog |
| 30 | 13 | 0 | 2 years ago | [robot-arm-v01](https://github.com/bikerglen/robot-arm-v01)/268 | None |
| 30 | 27 | 3 | 6 years ago | [cordic](https://github.com/cebarnes/cordic)/269 | An implementation of the CORDIC algorithm in Verilog. |
| 30 | 24 | 0 | 8 years ago | [DDR2_Controller](https://github.com/adibis/DDR2_Controller)/270 | DDR2 memory controller written in Verilog |
| 29 | 3 | 0 | 1 year, 9 months ago | [riscv-megaproject](https://github.com/rongcuid/riscv-megaproject)/271 | A series of (practise) projects of RISC-V cores. All cores will support at least the I instruction set. Expect bugs/limitations for earlier ones |
| 29 | 2 | 0 | 4 years ago | [HaSKI](https://github.com/wyager/HaSKI)/272 | CŒªash/Haskell FPGA-based SKI calculus evaluator |
| 29 | 5 | 0 | 2 years ago | [OpenFPGA](https://github.com/haojunliu/OpenFPGA)/273 | OpenFPGA |
| 29 | 1 | 2 | 9 months ago | [spokefpga](https://github.com/davidthings/spokefpga)/274 | FPGA Tools and Library |
| 29 | 3 | 0 | 1 year, 7 months ago | [tiny_usb_examples](https://github.com/lawrie/tiny_usb_examples)/275 | Using the TinyFPGA BX USB code in user designs |
| 29 | 7 | 5 | 1 year, 2 months ago | [SimpleCPU](https://github.com/SimpleCPU/SimpleCPU)/276 | An open source CPU design and verification platform for academia  |
| 29 | 17 | 0 | 2 years ago | [mnist_fpga](https://github.com/papcjy/mnist_fpga)/277 | using xilinx xc6slx45 to implement mnist net |
| 28 | 10 | 1 | 19 days ago | [fusesoc-cores](https://github.com/fusesoc/fusesoc-cores)/278 | FuseSoC standard core library |
| 28 | 3 | 3 | 4 months ago | [observer](https://github.com/olofk/observer)/279 | None |
| 28 | 5 | 0 | 1 year, 3 months ago | [fpga-odysseus](https://github.com/ulx3s/fpga-odysseus)/280 |  FPGA Odysseus with ULX3S |
| 28 | 3 | 0 | 2 years ago | [Computer-Architecture-Task-2](https://github.com/lmxyy/Computer-Architecture-Task-2)/281 | Riscv32 CPU Project |
| 28 | 9 | 0 | 3 months ago | [MangoMIPS32](https://github.com/RickyTino/MangoMIPS32)/282 | A softcore microprocessor of MIPS32 architecture. |
| 27 | 5 | 0 | 1 year, 11 months ago | [DIY_OpenMIPS](https://github.com/GundamBox/DIY_OpenMIPS)/283 | ÂØ¶‰Ωú„ÄäËá™Â∑±ÂãïÊâãÂØ´CPU„ÄãÊõ∏‰∏äÁöÑÁ®ãÂºèÁ¢º |
| 27 | 14 | 0 | 2 years ago | [eddr3](https://github.com/Elphel/eddr3)/284 | mirror of https://git.elphel.com/Elphel/eddr3 |
| 27 | 22 | 2 | 13 hours ago | [Menu_MiSTer](https://github.com/MiSTer-devel/Menu_MiSTer)/285 | None |
| 27 | 2 | 0 | a day ago | [sdram-controller](https://github.com/hdl-util/sdram-controller)/286 | Generic FPGA SDRAM controller, originally made for AS4C4M16SA |
| 27 | 12 | 0 | 4 years ago | [yosys-bigsim](https://github.com/YosysHQ/yosys-bigsim)/287 | A collection of big designs to run post-synthesis simulations with yosys |
| 27 | 7 | 3 | 4 months ago | [i3c-slave-design](https://github.com/NXP/i3c-slave-design)/288 | MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices. |
| 27 | 10 | 3 | 19 days ago | [verilog-math](https://github.com/dawsonjon/verilog-math)/289 | Mathematical Functions in Verilog |
| 27 | 30 | 0 | 6 years ago | [FPGA_image_processing](https://github.com/suntodai/FPGA_image_processing)/290 | Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image |
| 27 | 4 | 1 | 4 days ago | [VGChips](https://github.com/furrtek/VGChips)/291 | Video Game custom chips reverse-engineered from silicon |
| 27 | 15 | 0 | 8 years ago | [verilog-sha256](https://github.com/rnz/verilog-sha256)/292 | Implementation of the SHA256 Algorithm in Verilog |
| 27 | 20 | 0 | 3 months ago | [thinpad_top](https://github.com/thu-cs-lab/thinpad_top)/293 | Project template for Artix-7 based Thinpad board |
| 27 | 10 | 0 | 1 year, 2 months ago | [csirx](https://github.com/stevenbell/csirx)/294 | Open-source CSI-2 receiver for Xilinx UltraScale parts  |
| 27 | 19 | 3 | 6 days ago | [FPGA-Devcloud](https://github.com/intel/FPGA-Devcloud)/295 | Get started using Intel¬Æ FPGA tools on the Devcloud with tutorials, workshops, advanced courses, and sample projects built specifically for students, researchers, and developers. Visit our official Intel¬Æ FPGA Devcloud website: |
| 27 | 17 | 0 | 1 year, 5 months ago | [x393](https://github.com/Elphel/x393)/296 | mirror of https://git.elphel.com/Elphel/x393 |
| 27 | 18 | 1 | 7 years ago | [Atalanta](https://github.com/hsluoyz/Atalanta)/297 | Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University. |
| 27 | 5 | 0 | 10 months ago | [X-Core](https://github.com/PerfXLab/X-Core)/298 | an open source 32-bit RISC-V (RV32IM) MCU for Perf-V FPGA Board |
| 27 | 34 | 1 | a day ago | [oc-accel](https://github.com/OpenCAPI/oc-accel)/299 | OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology |
| 27 | 17 | 0 | 8 years ago | [tdc-core](https://github.com/m-labs/tdc-core)/300 | A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs |
| 27 | 3 | 1 | 4 years ago | [RISCV_Piccolo_v1](https://github.com/rsnikhil/RISCV_Piccolo_v1)/301 | Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore). |
| 27 | 3 | 2 | 2 days ago | [QuokkaEvaluation](https://github.com/EvgenyMuryshkin/QuokkaEvaluation)/302 | Example projects for Quokka FPGA toolkit |
| 27 | 7 | 0 | a month ago | [first-fpga-pcb](https://github.com/mattvenn/first-fpga-pcb)/303 | FPGA dev board based on Lattice iCE40 8k |
| 27 | 16 | 4 | a month ago | [blinky](https://github.com/fusesoc/blinky)/304 | Example LED blinking project for your FPGA dev board of choice |
| 27 | 4 | 0 | 6 years ago | [CPU32](https://github.com/kazunori279/CPU32)/305 | Tiny MIPS for Terasic DE0 |
| 26 | 11 | 2 | 5 months ago | [h265-encoder-rtl](https://github.com/openasic-org/h265-encoder-rtl)/306 | None |
| 26 | 3 | 0 | 2 years ago | [s6soc](https://github.com/ZipCPU/s6soc)/307 | CMod-S6 SoC |
| 26 | 12 | 52 | 3 months ago | [tapasco](https://github.com/esa-tu-darmstadt/tapasco)/308 | The Task Parallel System Composer (TaPaSCo) |
| 26 | 5 | 0 | 1 year, 8 months ago | [CPU54-Pipeline](https://github.com/0xf3cd/CPU54-Pipeline)/309 | MIPS, Pipeline |
| 26 | 10 | 41 | 2 months ago | [zx-evo](https://github.com/tslabs/zx-evo)/310 | TS-Configuration for ZX Spectrum clone named ZX-Evolution |
| 26 | 3 | 0 | 2 years ago | [screen-pong](https://github.com/juanmard/screen-pong)/311 | Pong game in a free FPGA. |
| 26 | 5 | 2 | 11 days ago | [ice-chips-verilog](https://github.com/TimRudy/ice-chips-verilog)/312 | IceChips is a library of all common discrete logic devices in Verilog |
| 26 | 5 | 0 | 5 years ago | [trng](https://github.com/secworks/trng)/313 | True Random Number Generator core implemented in Verilog. |
| 25 | 21 | 0 | 5 years ago | [CNN_FPGA](https://github.com/xiangze/CNN_FPGA)/314 | verilog CNN generator for FPGA |
| 25 | 3 | 2 | 7 months ago | [zbasic](https://github.com/ZipCPU/zbasic)/315 | A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems |
| 25 | 13 | 1 | 11 months ago | [ethmac](https://github.com/freecores/ethmac)/316 | Ethernet MAC 10/100 Mbps |
| 25 | 8 | 0 | 6 years ago | [vj-uart](https://github.com/binary-logic/vj-uart)/317 | Virtual JTAG UART for Altera Devices |
| 25 | 13 | 1 | 2 years ago | [openmsp430](https://github.com/olgirard/openmsp430)/318 | The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog. |
| 25 | 9 | 0 | a month ago | [myslides](https://github.com/Obijuan/myslides)/319 | Collection of my presentations |
| 25 | 2 | 4 | 10 months ago | [quark](https://github.com/drom/quark)/320 | Stack CPU :construction: Work In Progress :construction: |
| 25 | 5 | 2 | 1 year, 8 months ago | [iCEstick-UART-Demo](https://github.com/cyrozap/iCEstick-UART-Demo)/321 | This is a simple UART echo test for the iCEstick Evaluation Kit |
| 25 | 8 | 0 | 4 months ago | [LUTNet](https://github.com/awai54st/LUTNet)/322 | None |
| 25 | 14 | 0 | 5 years ago | [Video-and-Image-Processing-Design-Using-FPGAs](https://github.com/cuongtvee/Video-and-Image-Processing-Design-Using-FPGAs)/323 | Video and Image Processing |
| 25 | 12 | 0 | 4 years ago | [peridot](https://github.com/osafune/peridot)/324 | 'PERIDOT' - Simple & Compact FPGA board |
| 25 | 10 | 0 | 3 years ago | [ECE1373_2016_hft_on_fpga](https://github.com/mustafabbas/ECE1373_2016_hft_on_fpga)/325 | High Frequency Trading using Vivado HLS |
| 25 | 6 | 0 | a month ago | [jt49](https://github.com/jotego/jt49)/326 | Verilog clone of YM2149 |
| 25 | 13 | 1 | 6 years ago | [ddk-fpga](https://github.com/ddk/ddk-fpga)/327 | FPGA HDL Sources. |
| 25 | 2 | 1 | 1 year, 2 months ago | [icebreaker-candy](https://github.com/kbob/icebreaker-candy)/328 | Eye candy from an iCEBreaker FPGA and a 64√ó64 LED panel |
| 25 | 0 | 0 | 5 months ago | [gameboy-fpga-cartridge](https://github.com/ghidraninja/gameboy-fpga-cartridge)/329 | None |
| 24 | 9 | 1 | 3 years ago | [ocpi](https://github.com/ShepardSiegel/ocpi)/330 | Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo! |
| 24 | 16 | 0 | 3 years ago | [HitchHike](https://github.com/pengyuzhang/HitchHike)/331 | None |
| 24 | 10 | 0 | 7 years ago | [lsasim](https://github.com/dwelch67/lsasim)/332 | Educational load/store instruction set architecture processor simulator |
| 24 | 16 | 0 | 2 years ago | [fpga_design](https://github.com/jiaowushuang/fpga_design)/333 | ËøôÊòØÊàëÊâÄÂºÄÂèëÁöÑ‰∏§‰∏™È°πÁõÆÔºåÂåÖÊã¨ov5640-ddr3-usb2.0È´òÈÄüÂõæÂÉèÈááÈõÜÁ≥ªÁªü‰ª•ÂèäNOIP1SN1300A-ddr3-sdhcÈ´òÈÄüÂú∞Ë°®ÂõæÂÉèÈááÈõÜÂèäÂ≠òÂÇ®Á≥ªÁªü |
| 24 | 4 | 0 | 9 months ago | [hackaday_supercon_2019_logic_noise_FPGA_workshop](https://github.com/hexagon5un/hackaday_supercon_2019_logic_noise_FPGA_workshop)/334 | Hackaday Supercon 2019 Logic Noise Badge Workshop |
| 24 | 5 | 2 | 7 months ago | [datc_robust_design_flow](https://github.com/jinwookjungs/datc_robust_design_flow)/335 | DATC Robust Design Flow. |
| 24 | 5 | 0 | 6 years ago | [LVDS-7-to-1-Serializer](https://github.com/racerxdl/LVDS-7-to-1-Serializer)/336 | An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens. |
| 24 | 20 | 7 | 5 years ago | [MM](https://github.com/Canaan-Creative/MM)/337 | Miner Manager |
| 24 | 4 | 3 | 1 year, 2 months ago | [v-regex](https://github.com/shellbear/v-regex)/338 |  A simple regex library for V |
| 24 | 21 | 0 | 7 years ago | [opensketch](https://github.com/harvard-cns/opensketch)/339 | simulation and netfpga code |
| 24 | 15 | 0 | 7 years ago | [rfid-verilog](https://github.com/wisp/rfid-verilog)/340 | RFID tag and tester in Verilog |
| 23 | 6 | 0 | 10 months ago | [fftdemo](https://github.com/ZipCPU/fftdemo)/341 | A demonstration showing how several components can be compsed to build a simulated spectrogram |
| 23 | 4 | 4 | 6 months ago | [A500-8MB-FastRAM](https://github.com/kr239/A500-8MB-FastRAM)/342 | 8MB FastRAM Board for the Amiga 500 & Amiga 500+ |
| 23 | 6 | 0 | 6 years ago | [aoOCS](https://github.com/alfikpl/aoOCS)/343 | The OpenCores aoOCS SoC is a Wishbone compatible implementation of most of the Amiga Original Chip Set (OCS) and computer functionality. aoOCS is not related in any way with Minimig - it is a new and independent Amiga OCS implementation.  |
| 23 | 18 | 0 | 3 years ago | [fast](https://github.com/FAST-Switch/fast)/344 | FAST |
| 23 | 4 | 1 | 1 year, 8 months ago | [Lichee-Tang](https://github.com/piotr-go/Lichee-Tang)/345 | Lichee Tang FPGA board examples |
| 23 | 7 | 0 | 8 years ago | [aemb](https://github.com/aeste/aemb)/346 | Multi-threaded 32-bit embedded core family. |
| 23 | 11 | 0 | 2 years ago | [workshops](https://github.com/FPGAwars/workshops)/347 | :snowflake: :star2: Workshops with Icestudio and the IceZUM Alhambra board |
| 23 | 4 | 0 | 3 months ago | [poyo-v](https://github.com/ourfool/poyo-v)/348 | Open source RISC-V IP core for FPGA/ASIC design |
| 23 | 8 | 40 | 7 days ago | [mantle](https://github.com/phanrahan/mantle)/349 | mantle library |
| 23 | 6 | 3 | 4 months ago | [tinyriscv](https://github.com/liangkangnan/tinyriscv)/350 | A very simple and easy to understand RISC-V core. |
| 23 | 13 | 0 | 4 years ago | [AES-FPGA](https://github.com/mematrix/AES-FPGA)/351 | AESÂä†ÂØÜËß£ÂØÜÁÆóÊ≥ïÁöÑVerilogÂÆûÁé∞ |
| 23 | 15 | 20 | 3 years ago | [RetroCade_Synth](https://github.com/GadgetFactory/RetroCade_Synth)/352 | RetroCade Synth - C64 SID, YM2149, and POKEY audio chips with MIDI interface.  |
| 23 | 10 | 0 | 5 months ago | [sha1](https://github.com/secworks/sha1)/353 | Verilog implementation of the SHA-1 cryptgraphic hash function |
| 23 | 6 | 2 | a month ago | [benchmarks](https://github.com/lsils/benchmarks)/354 | EPFL logic synthesis benchmarks |
| 23 | 9 | 3 | 3 years ago | [Nitro-Parts-lib-Xilinx](https://github.com/dirjud/Nitro-Parts-lib-Xilinx)/355 | This is mainly a simulation library of xilinx primitives that are verilator compatible. |
| 23 | 9 | 2 | 2 years ago | [CNN_VGG19_verilog](https://github.com/romulus0914/CNN_VGG19_verilog)/356 | Convolution Neural Network of vgg19 model in verilog |
| 23 | 9 | 0 | 1 year, 3 months ago | [BUAA_CO](https://github.com/aptx1231/BUAA_CO)/357 | 2017Á∫ßÂåóËà™ËÆ°ÁÆóÊú∫Â≠¶Èô¢ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜËØæÁ®ãËÆæËÆ°(MIPS CPU) |
| 23 | 7 | 0 | 1 year, 3 months ago | [Open-FPGA](https://github.com/NingHeChuan/Open-FPGA)/358 | Devotes to open source FPGA |
| 23 | 17 | 0 | 2 years ago | [OV7670-Verilog](https://github.com/westonb/OV7670-Verilog)/359 | Verilog modules required to get the OV7670 camera working |
| 22 | 10 | 1 | 2 years ago | [tf530](https://github.com/terriblefire/tf530)/360 | tf530 |
| 22 | 8 | 0 | 8 years ago | [Pong](https://github.com/bogini/Pong)/361 | Pong game on an FPGA in Verilog. |
| 22 | 3 | 0 | 1 year, 3 months ago | [thunderclap-fpga-arria10](https://github.com/thunderclap-io/thunderclap-fpga-arria10)/362 | Thunderclap hardware for Intel Arria 10 FPGA |
| 22 | 8 | 2 | 1 year, 2 months ago | [Posit-HDL-Arithmetic](https://github.com/manish-kj/Posit-HDL-Arithmetic)/363 | Universal number Posit HDL Arithmetic Architecture generator |
| 22 | 25 | 2 | 1 year, 5 days ago | [block-nvdla-sifive](https://github.com/sifive/block-nvdla-sifive)/364 | None |
| 22 | 9 | 0 | 4 years ago | [stx_cookbook](https://github.com/thomasrussellmurphy/stx_cookbook)/365 | Altera Advanced Synthesis Cookbook 11.0 |
| 22 | 11 | 2 | 4 years ago | [FPU](https://github.com/danshanley/FPU)/366 | IEEE 754 floating point unit in Verilog |
| 22 | 16 | 1 | 11 months ago | [LimeSDR-PCIe_GW](https://github.com/myriadrf/LimeSDR-PCIe_GW)/367 | Altera Cyclone IV FPGA project for the PCIe LimeSDR board  |
| 22 | 12 | 0 | 4 years ago | [FPGA_Ultrasound](https://github.com/waynezv/FPGA_Ultrasound)/368 |  CMU 18545 FPGA project -- Multi-channel ultrasound data acquisition and beamforming system. |
| 22 | 12 | 0 | 9 months ago | [spi_mem_programmer](https://github.com/sergachev/spi_mem_programmer)/369 | Small (Q)SPI flash memory programmer in Verilog |
| 22 | 12 | 2 | 1 year, 10 months ago | [ARM9-compatible-soft-CPU-core](https://github.com/risclite/ARM9-compatible-soft-CPU-core)/370 | This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz.  It could be utilized in your FPGA design as one submodule, if you master the interface of this .v file.  This IP core is very compact. It is one .v file and has only less 1800 lines. |
| 22 | 14 | 0 | 9 years ago | [sparc64soc](https://github.com/freecores/sparc64soc)/371 | OpenSPARC-based SoC |
| 22 | 6 | 0 | 10 years ago | [osdvu](https://github.com/cyrozap/osdvu)/372 | None |
| 22 | 5 | 0 | 1 year, 11 months ago | [MIPS-Verilog](https://github.com/silverfoxy/MIPS-Verilog)/373 | MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board. |
| 22 | 2 | 0 | 3 months ago | [EDN8-PRO](https://github.com/krikzz/EDN8-PRO)/374 | EverDrive N8 PRO dev sources |
| 22 | 5 | 1 | 5 years ago | [Y86-CPU](https://github.com/Archstacker/Y86-CPU)/375 | A pipeline CPU in Verilog for the Y86 instruction set. |
| 22 | 5 | 2 | 6 months ago | [VGA1306](https://github.com/uXeBoy/VGA1306)/376 | VGA1306 (VGA-out for DIY Arduboys implemented on an FPGA!) |
| 22 | 28 | 0 | 15 days ago | [jtag_vpi](https://github.com/fjullien/jtag_vpi)/377 | TCP/IP controlled VPI JTAG Interface. |
| 21 | 5 | 0 | 9 years ago | [pdfparser](https://github.com/andreasdotorg/pdfparser)/378 | None |
| 21 | 17 | 0 | 3 years ago | [99tsp](https://github.com/rellermeyer/99tsp)/379 | The 99 Traveling Salespeople Project |
| 21 | 2 | 1 | 2 years ago | [riscv-soc-cores](https://github.com/open-design/riscv-soc-cores)/380 | None |
| 21 | 4 | 0 | 2 years ago | [bapi-rv32i](https://github.com/rgwan/bapi-rv32i)/381 | A extremely size-optimized RV32I soft processor for FPGA. |
| 21 | 16 | 4 | 1 year, 6 months ago | [spi-slave](https://github.com/nandland/spi-slave)/382 | SPI Slave for FPGA in Verilog and VHDL |
| 21 | 4 | 1 | 2 years ago | [Verilog-VGA-game](https://github.com/Wujh1995/Verilog-VGA-game)/383 | A simple game written in Verilog HDL language and display on the VGA screen. |
| 21 | 15 | 1 | 4 years ago | [Nitro-Parts-lib-SPI](https://github.com/dirjud/Nitro-Parts-lib-SPI)/384 | Verilog SPI master and slave |
| 21 | 7 | 1 | 6 months ago | [Tang-Nano-examples](https://github.com/sipeed/Tang-Nano-examples)/385 | Tang-Nano-examples |
| 21 | 13 | 0 | 2 years ago | [NPU_on_FPGA](https://github.com/cxdzyq1110/NPU_on_FPGA)/386 | Âú®FPGA‰∏äÈù¢ÂÆûÁé∞‰∏Ä‰∏™NPUËÆ°ÁÆóÂçïÂÖÉ„ÄÇËÉΩÂ§üÊâßË°åÁü©ÈòµËøêÁÆóÔºàADD/ADDi/ADDs/MULT/MULTi/DOTÁ≠âÔºâ„ÄÅÂõæÂÉèÂ§ÑÁêÜËøêÁÆóÔºàCONV/POOLÁ≠âÔºâ„ÄÅÈùûÁ∫øÊÄßÊò†Â∞ÑÔºàRELU/TANH/SIGMÁ≠âÔºâ„ÄÇ |
| 21 | 7 | 0 | 2 years ago | [Spartan-Mini-NES](https://github.com/jonthomasson/Spartan-Mini-NES)/387 | An FPGA based handheld NES system built around the Spartan 6 and the Spartan Mini development board. |
| 21 | 13 | 1 | 2 years ago | [nysa-verilog](https://github.com/CospanDesign/nysa-verilog)/388 | Verilog Repository for GIT |
| 21 | 3 | 0 | 3 months ago | [HDMI-to-FPGA-to-APA102-Pixels](https://github.com/hydronics2/HDMI-to-FPGA-to-APA102-Pixels)/389 | Final Project written in Lucid (verilog) for the Mojo FPGA development board. Reads pixels from HDMI and sends pixel data to 22,000 APA102 LEDs over SPI. |
| 21 | 7 | 0 | 8 years ago | [tinycpu](https://github.com/fallen/tinycpu)/390 | Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes. |
| 21 | 0 | 0 | 3 months ago | [HW-Syn-Lab](https://github.com/tongplw/HW-Syn-Lab)/391 | ‚öôHardware Synthesis Laboratory Using Verilog |
| 21 | 5 | 0 | 7 years ago | [usb-de2-fpga](https://github.com/mzakharo/usb-de2-fpga)/392 | Hardware interface for USB controller on DE2 FPGA Platform |
| 21 | 8 | 0 | 6 months ago | [chacha](https://github.com/secworks/chacha)/393 | Verilog 2001 implementation of the ChaCha stream cipher. |
| 21 | 0 | 1 | 30 days ago | [MiSTery](https://github.com/gyurco/MiSTery)/394 | Atari ST/STe core for MiST |
| 20 | 8 | 0 | 1 year, 1 month ago | [tiny-tpu](https://github.com/cameronshinn/tiny-tpu)/395 | Small-scale Tensor Processing Unit built on an FPGA |
| 20 | 9 | 0 | Unknown | [FFT_Verilog](https://github.com/DexWen/FFT_Verilog)/396 | FFT implement by verilog_ÊµãËØïÈ™åËØÅÂ∑≤ÈÄöËøá |
| 20 | 13 | 0 | Unknown | [yafpgatetris](https://github.com/johan92/yafpgatetris)/397 | Yet Another Tetris on FPGA Implementation |
| 20 | 10 | 0 | Unknown | [dma_axi](https://github.com/freecores/dma_axi)/398 | AXI DMA 32 / 64 bits |
| 20 | 4 | 2 | Unknown | [recon](https://github.com/jefflieu/recon)/399 | The RECON project creates library for Nios II Microcontroller System and Tool chain. The library includes a collection of hardware configurations and Arduino-style software APIs. |
| 20 | 9 | 1 | 6 years ago | [neural-hardware](https://github.com/shaneleonard/neural-hardware)/400 | Verilog library for implementing neural networks. |
| 20 | 12 | 1 | 3 months ago | [fifo](https://github.com/olofk/fifo)/401 | Generic FIFO implementation with optional FWFT |
| 20 | 22 | 0 | 3 years ago | [SIMD-architecture](https://github.com/MatrixAINetwork/SIMD-architecture)/402 | Overall multi-core SIMD microarchitecture |
| 20 | 11 | 0 | 4 years ago | [nfmac10g](https://github.com/forconesi/nfmac10g)/403 | Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC |
| 20 | 14 | 0 | 1 year, 6 months ago | [de10nano_vgaHdmi_chip](https://github.com/nhasbun/de10nano_vgaHdmi_chip)/404 | Test for video output using the ADV7513 chip on a de10 nano board |
| 20 | 5 | 4 | 21 days ago | [corescore](https://github.com/olofk/corescore)/405 | CoreScore |
| 20 | 2 | 0 | 5 years ago | [BCOpenMIPS](https://github.com/binderclip/BCOpenMIPS)/406 | Ë∑üÁùÄ„ÄäËá™Â∑±Âä®ÊâãÂÜô CPU„Äã‰π¶‰∏äÂÜôÁöÑ OpenMIPS CPU„ÄÇ |
| 20 | 2 | 1 | 26 days ago | [basic-ecp5-pcb](https://github.com/mattvenn/basic-ecp5-pcb)/407 | None |
| 20 | 8 | 1 | 4 years ago | [mipscpu](https://github.com/patc15/mipscpu)/408 | Fully pipelined MIPS CPU in Verilog/SystemVerilog with advanced branch prediction, register renaming, and value prediction |
| 20 | 11 | 1 | 4 years ago | [Propeller_1_Design](https://github.com/parallaxinc/Propeller_1_Design)/409 | Propeller 1 design and example files to be run on FPGA boards. |
| 20 | 5 | 0 | a month ago | [core_ddr3_controller](https://github.com/ultraembedded/core_ddr3_controller)/410 | A DDR3 memory controller in Verilog for various FPGAs |
| 20 | 7 | 0 | 8 months ago | [Uranus](https://github.com/ustb-owl/Uranus)/411 | Uranus MIPS processor by MaxXing & USTB NSCSCC team |
| 21 | 3 | 1 | 1 year, 7 months ago | [fpga-virtual-graf](https://github.com/mattvenn/fpga-virtual-graf)/412 | None |
| 20 | 8 | 1 | 1 year, 11 months ago | [ARM-LEGv8](https://github.com/nextbytes/ARM-LEGv8)/413 | Verilog Implementation of an ARM LEGv8 CPU |
| 20 | 10 | 1 | 2 years ago | [Design-and-Verification-of-LDPC-Decoder](https://github.com/biren15/Design-and-Verification-of-LDPC-Decoder)/414 | - Designed the LDPC decoder in the Matlab using the min-sum approach.  - Designed quantized RTL in Verilog with the min-sum approach and parallel architecture. - Created modules for all variants of the variable node unit(VNU) and the check-node unit(CNU) based on the H matrix. Created script for module instantiation of VNU and CNU as per the H matrix.  - Verified the functionality of the Verilog implementation by self-checking test-bench in Verilog to compare the results with Matlab. |
| 19 | 2 | 0 | 4 years ago | [literate-broccoli](https://github.com/ueliem/literate-broccoli)/415 | An open source FPGA architecture |
| 19 | 10 | 0 | 8 years ago | [Booth_Multipliers](https://github.com/MorrisMA/Booth_Multipliers)/416 | Parameterized Booth Multiplier in Verilog 2001 |
| 19 | 6 | 0 | 6 years ago | [azpr_cpu](https://github.com/zhangly/azpr_cpu)/417 | Áî®Altera FPGAËäØÁâáËá™Âà∂CPU |
| 19 | 14 | 2 | 3 months ago | [blake2](https://github.com/secworks/blake2)/418 | Hardware implementation of the blake2 hash function |
| 19 | 9 | 0 | 8 months ago | [TPU-Tensor-Processing-Unit](https://github.com/leo47007/TPU-Tensor-Processing-Unit)/419 | IC implementation of TPU |
| 19 | 2 | 0 | 1 year, 1 day ago | [A500_ACCEL_RAM_IDE-Rev-2](https://github.com/PR77/A500_ACCEL_RAM_IDE-Rev-2)/420 | Improved design attempt for Amiga 500 in socket 68000 Accelerator, FastRAM and IDE Interface  |
| 19 | 6 | 0 | 3 years ago | [book-examples](https://github.com/embmicro/book-examples)/421 | None |
| 19 | 2 | 1 | 4 years ago | [icestick-vga-test](https://github.com/SubProto/icestick-vga-test)/422 | Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools |
| 19 | 2 | 0 | a month ago | [SM3_core](https://github.com/ljgibbslf/SM3_core)/423 | None |
| 19 | 8 | 3 | 1 year, 4 months ago | [ODIN](https://github.com/ChFrenkel/ODIN)/424 | ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation. |
| 19 | 10 | 1 | 2 years ago | [up5k-demos](https://github.com/daveshah1/up5k-demos)/425 | ice40 UltraPlus demos |
| 19 | 5 | 0 | 3 years ago | [Yoshis-Nightmare](https://github.com/jconenna/Yoshis-Nightmare)/426 | FPGA Based Platformer Video Game |
| 19 | 5 | 0 | 1 year, 26 days ago | [qspiflash](https://github.com/ZipCPU/qspiflash)/427 | A set of Wishbone Controlled SPI Flash Controllers |
| 19 | 6 | 0 | 1 year, 5 months ago | [verilog-mini-demo](https://github.com/ic7x24/verilog-mini-demo)/428 | VerilogÊûÅÁÆÄÊïôÁ®ã |
| 18 | 5 | 9 | 8 years ago | [hdl_devel](https://github.com/casper-astro/hdl_devel)/429 | A new CASPER toolflow based on an HDL primitives library |
| 18 | 1 | 0 | 2 years ago | [VerilogCommon](https://github.com/hedgeberg/VerilogCommon)/430 | A repo of basic Verilog/SystemVerilog modules useful in other circuits.  |
| 18 | 8 | 0 | 4 years ago | [Make-FPGA](https://github.com/tritechpw/Make-FPGA)/431 | Repository of Verilog code for Make:FPGA book Chapters 2 & 3. |
| 18 | 10 | 0 | 7 years ago | [ovs-hw](https://github.com/sora/ovs-hw)/432 | An open source hardware engine for Open vSwitch on FPGA |
| 18 | 10 | 0 | 2 years ago | [usb2_dev](https://github.com/www-asics-ws/usb2_dev)/433 | USB 2.0 Device IP Core |
| 18 | 6 | 2 | 2 years ago | [Processor-UVM-Verification](https://github.com/gupta409/Processor-UVM-Verification)/434 | System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment |
| 18 | 11 | 2 | 10 years ago | [round_robin_arbiter](https://github.com/freecores/round_robin_arbiter)/435 | round robin arbiter |
| 18 | 3 | 0 | 1 year, 3 months ago | [enigmaFPGA](https://github.com/mmicko/enigmaFPGA)/436 | Enigma in FPGA |
| 18 | 2 | 0 | 1 year, 2 months ago | [gameduino-fpga-mods](https://github.com/toivoh/gameduino-fpga-mods)/437 | Mods of the FPGA code from @jamesbowman's Gameduino file repository |
| 18 | 2 | 0 | 5 months ago | [dbgbus](https://github.com/ZipCPU/dbgbus)/438 | A collection of debugging busses developed and presented at zipcpu.com |
| 18 | 4 | 0 | 1 year, 7 months ago | [redpid](https://github.com/quartiq/redpid)/439 | migen + misoc + redpitaya = digital servo |
| 18 | 2 | 4 | 5 months ago | [amiga_replacement_project](https://github.com/nonarkitten/amiga_replacement_project)/440 | This is an attempt to make clean Verilog sources for each chip on the Amiga. |
| 18 | 2 | 0 | 24 days ago | [nintendo-switch-i2s-to-spdif](https://github.com/puhitaku/nintendo-switch-i2s-to-spdif)/441 | I2S to S/PDIF conversion on SiPeed Tang Nano (GOWIN GW1N-LV1) which aims to convert Nintendo Switch's internal I2S signal. |
| 18 | 18 | 0 | 10 months ago | [AMBA_AXI_AHB_APB](https://github.com/adki/AMBA_AXI_AHB_APB)/442 | AMBA bus lecture material |
| 18 | 12 | 1 | 7 months ago | [matrix-creator-fpga](https://github.com/matrix-io/matrix-creator-fpga)/443 | Reference HDL code for the MATRIX Creator's Spartan 6 FPGA |
| 18 | 3 | 0 | 5 months ago | [interpolation](https://github.com/ZipCPU/interpolation)/444 | Digital Interpolation Techniques Applied to Digital Signal Processing |
| 18 | 11 | 0 | 3 months ago | [verilog-arbiter](https://github.com/bmartini/verilog-arbiter)/445 | A look ahead, round-robing parametrized arbiter written in Verilog. |
| 18 | 1 | 0 | 2 years ago | [UART2NAND](https://github.com/hedgeberg/UART2NAND)/446 | Interface for exposing raw NAND i/o over UART to enable pc-side modification. |
| 18 | 13 | 1 | 4 months ago | [Pepino](https://github.com/Saanlima/Pepino)/447 | None |
| 18 | 6 | 0 | 1 year, 8 days ago | [core_audio](https://github.com/ultraembedded/core_audio)/448 | Audio controller (I2S, SPDIF, DAC) |
| 18 | 7 | 1 | 2 days ago | [jtframe](https://github.com/jotego/jtframe)/449 | Common framework for MiST(er), SiDi, ZX-UNO/DOS and Unamiga core development. With special focus on arcade cores. |
| 18 | 5 | 0 | 1 year, 4 months ago | [snes_dejitter](https://github.com/marqs85/snes_dejitter)/450 | NES/SNES 240p de-jitter mod |
| 18 | 4 | 0 | 5 years ago | [Pet2001_Nexys3](https://github.com/skibo/Pet2001_Nexys3)/451 | A Commodore PET in an FPGA. |
| 17 | 4 | 1 | 2 years ago | [UPDuino-OV7670-Camera](https://github.com/gtjennings1/UPDuino-OV7670-Camera)/452 | Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module |
| 17 | 3 | 1 | 6 months ago | [StereoCensus](https://github.com/slongfield/StereoCensus)/453 | Verilog Implementation of the Census Transform Stereo Vision algorithm |
| 17 | 13 | 0 | 1 year, 9 months ago | [face_detect_open](https://github.com/lulinchen/face_detect_open)/454 | A Voila-Jones face detector hardware implementation |
| 17 | 4 | 0 | 1 year, 3 months ago | [fpga-examples](https://github.com/sehugg/fpga-examples)/455 | FPGA examples for 8bitworkshop.com |
| 17 | 4 | 1 | 1 year, 10 months ago | [Basic-SIMD-Processor-Verilog-Tutorial](https://github.com/zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial)/456 | Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in this ALU. The ALU operation will take two clocks. The first clock cycle will be used to load values into the registers. The second will be for performing the operations. 6-bit opcodes are used to select the functions. The instruction code, including the opcode, will be 18-bit. |
| 17 | 3 | 0 | 7 years ago | [fpgaminer-vanitygen](https://github.com/fpgaminer/fpgaminer-vanitygen)/457 | Open Source Bitcoin Vanity Address Generation on FPGAs |
| 17 | 0 | 0 | 2 years ago | [sdaccel_chisel_integration](https://github.com/necst/sdaccel_chisel_integration)/458 | Chisel Project for Integrating RTL code into SDAccel |
| 17 | 10 | 0 | 3 years ago | [SVM-Gaussian-Classification-FPGA](https://github.com/arpanvyas/SVM-Gaussian-Classification-FPGA)/459 | SVM Gaussian Classifier of 30x30 greyscale image on Verilog |
| 17 | 4 | 0 | 5 years ago | [orgexp](https://github.com/zhanghai/orgexp)/460 | Computer Organization Experiment, Shi Qingsong, Zhejiang University. |
| 17 | 9 | 0 | 10 years ago | [jpegencode](https://github.com/freecores/jpegencode)/461 | JPEG Encoder Verilog |
| 17 | 12 | 0 | 3 years ago | [H264](https://github.com/aiminickwong/H264)/462 | H264ËßÜÈ¢ëËß£Á†ÅverilogÂÆûÁé∞ |
| 17 | 9 | 0 | 7 months ago | [FAST9-Accelerator](https://github.com/ISKU/FAST9-Accelerator)/463 | FAST-9 Accelerator for Corner Detection |
| 17 | 3 | 0 | 1 year, 11 months ago | [USB](https://github.com/pbing/USB)/464 | FPGA USB 1.1 Low-Speed Implementation |
| 17 | 6 | 3 | 5 months ago | [UPduino-v2.1](https://github.com/tinyvision-ai-inc/UPduino-v2.1)/465 | UPduino |
| 17 | 18 | 7 | 3 months ago | [UHD-Fairwaves](https://github.com/fairwaves/UHD-Fairwaves)/466 | Fairwaves version of the UHD drivers, tweaked to support Fairwaves UmTRX.  |
| 17 | 2 | 0 | 3 months ago | [EDSAC](https://github.com/hrvach/EDSAC)/467 | FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope |
| 17 | 4 | 0 | 8 years ago | [amber_samples](https://github.com/dwelch67/amber_samples)/468 | None |
| 17 | 12 | 0 | 3 months ago | [x393_sata](https://github.com/Elphel/x393_sata)/469 | mirror of https://git.elphel.com/Elphel/x393_sata |
| 17 | 9 | 0 | 4 years ago | [ethernet_10ge_mac_SV_tb](https://github.com/andres-mancera/ethernet_10ge_mac_SV_tb)/470 | SystemVerilog testbench for an Ethernet 10GE MAC core |
| 17 | 2 | 1 | 1 year, 5 months ago | [time-sleuth](https://github.com/chriz2600/time-sleuth)/471 | Time Sleuth - Open Source Lag Tester |
| 17 | 4 | 0 | 2 months ago | [iverilog-tutorial](https://github.com/albertxie/iverilog-tutorial)/472 | A quickstart guide on how to use Icarus Verilog. |
| 17 | 11 | 1 | 9 months ago | [Open_RegModel](https://github.com/zhajio1988/Open_RegModel)/473 | :hatched_chick:Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL. |
| 17 | 1 | 0 | 8 months ago | [cisco-hwic-3g-cdma](https://github.com/tomverbeure/cisco-hwic-3g-cdma)/474 | Reverse Engineering of the Cisco HWIC-3G-CDMA PCB |
| 17 | 13 | 1 | 5 years ago | [8051](https://github.com/lajanugen/8051)/475 | FPGA implementation of the 8051 Microcontroller (Verilog) |
| 16 | 4 | 0 | 8 years ago | [verilog-vga-controller](https://github.com/mstump/verilog-vga-controller)/476 | A very simple VGA controller written in verilog |
| 16 | 1 | 0 | 2 years ago | [fpga-sram](https://github.com/mattvenn/fpga-sram)/477 | mystorm sram test |
| 16 | 9 | 2 | 14 years ago | [can](https://github.com/freecores/can)/478 | CAN Protocol Controller |
| 16 | 4 | 0 | a month ago | [k1801](https://github.com/1801BM1/k1801)/479 | 1801 series ULA reverse engineering |
| 16 | 10 | 0 | 6 months ago | [sha512](https://github.com/secworks/sha512)/480 | Verilog implementation of the SHA-512 hash function. |
| 16 | 12 | 1 | 7 years ago | [turbo8051](https://github.com/freecores/turbo8051)/481 | turbo 8051 |
| 16 | 5 | 0 | a month ago | [RDF-2019](https://github.com/ieee-ceda-datc/RDF-2019)/482 | DATC RDF |
| 16 | 7 | 0 | 7 years ago | [riscv-invicta](https://github.com/qmn/riscv-invicta)/483 | A simple RISC-V core, described with Verilog |
| 16 | 5 | 0 | 4 years ago | [icestick](https://github.com/wd5gnr/icestick)/484 | Simple demo for Lattice iCEstick board as seen on Hackaday |
| 16 | 5 | 5 | 3 years ago | [polaris](https://github.com/KestrelComputer/polaris)/485 | RISC-V RV64IS-compatible processor for the Kestrel-3 |
| 16 | 2 | 0 | 30 days ago | [core_dvi_framebuffer](https://github.com/ultraembedded/core_dvi_framebuffer)/486 | Minimal DVI / HDMI Framebuffer |
| 16 | 2 | 0 | 1 year, 10 months ago | [verifla](https://github.com/wd5gnr/verifla)/487 | Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm |
| 16 | 6 | 0 | 1 year, 5 months ago | [riscv_soc](https://github.com/ultraembedded/riscv_soc)/488 | Basic RISC-V Test SoC |
| 16 | 4 | 1 | 5 days ago | [vga-clock](https://github.com/mattvenn/vga-clock)/489 | None |
| 16 | 7 | 1 | 5 years ago | [ws2812-verilog](https://github.com/dhrosa/ws2812-verilog)/490 | This is a Verilog module to interface with WS2812-based LED strips. |
| 16 | 1 | 0 | 10 months ago | [VirtualTap](https://github.com/furrtek/VirtualTap)/491 | Mod kit for the Virtual Boy to make it output VGA or RGB video |
| 16 | 12 | 1 | 3 years ago | [fpga-nn](https://github.com/roboticslab-uc3m/fpga-nn)/492 | NN on FPGA |
| 16 | 5 | 0 | 6 months ago | [SIGMA](https://github.com/georgia-tech-synergy-lab/SIGMA)/493 | RTL implementation of Flex-DPE. |
| 16 | 5 | 1 | 9 months ago | [ctfs](https://github.com/5unKn0wn/ctfs)/494 | ctfs write-up |
| 16 | 0 | 0 | 9 months ago | [BusPirateUltraHDL](https://github.com/DangerousPrototypes/BusPirateUltraHDL)/495 | Verilog for the Bus Pirate Ultra FPGA |
| 16 | 4 | 0 | 6 years ago | [magukara](https://github.com/Murailab-arch/magukara)/496 | FPGA-based open-source network tester |
| 16 | 6 | 2 | 1 year, 3 months ago | [tf534](https://github.com/terriblefire/tf534)/497 | tf534 |
| 16 | 3 | 0 | 2 months ago | [Fuxi](https://github.com/MaxXSoft/Fuxi)/498 | Fuxi (‰ºèÁæ≤) is a 32-bit pipelined RISC-V processor written in Chisel3. |
| 16 | 8 | 1 | 3 months ago | [MacPlus_MiSTer](https://github.com/MiSTer-devel/MacPlus_MiSTer)/499 | Macintosh Plus for MiSTer |
| 16 | 16 | 0 | 12 years ago | [xge_mac](https://github.com/freecores/xge_mac)/500 | Ethernet 10GE MAC |
| 16 | 5 | 0 | 9 years ago | [video_stream_scaler](https://github.com/freecores/video_stream_scaler)/501 | Video Stream Scaler |
| 16 | 6 | 0 | 18 days ago | [Simulator_CPU](https://github.com/ayzk/Simulator_CPU)/502 | Pipeline CPU of MIPS architecture with L1 Data Cache by Verilog |
| 16 | 11 | 0 | 5 months ago | [MIPS-Processor](https://github.com/neelkshah/MIPS-Processor)/503 | 5-stage pipelined 32-bit MIPS microprocessor in Verilog |
| 16 | 13 | 0 | 6 years ago | [MIPS-Processor-in-Verilog](https://github.com/Caskman/MIPS-Processor-in-Verilog)/504 | Processor repo |
| 16 | 2 | 24 | 14 days ago | [TART](https://github.com/tmolteno/TART)/505 | Transient Array Radio Telescope |
| 16 | 9 | 0 | 5 years ago | [CPU](https://github.com/ruanshihai/CPU)/506 | VerilogÂÆûÁé∞ÁöÑÁÆÄÂçï‰∫îÁ∫ßÊµÅÊ∞¥Á∫øCPUÔºåÂºÄÂèëÂπ≥Âè∞ÔºöNexys3 |
| 16 | 13 | 0 | 3 years ago | [4-way-set-associative-cache-verilog](https://github.com/rajshadow/4-way-set-associative-cache-verilog)/507 | Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy |
| 16 | 14 | 0 | 1 year, 10 months ago | [Open-CryptoNight-ASIC](https://github.com/altASIC/Open-CryptoNight-ASIC)/508 | Open source hardware implementation of classic CryptoNight |
| 16 | 4 | 7 | 4 years ago | [vector06cc](https://github.com/svofski/vector06cc)/509 | –í–µ–∫—Ç–æ—Ä-06—Ü –≤ –ü–õ–ò–° / Vector-06c in FPGA |
| 16 | 7 | 0 | 2 years ago | [SHA256Hasher](https://github.com/Goshik92/SHA256Hasher)/510 | SHA-256 IP core for ZedBoard (Zynq SoC) |
| 16 | 3 | 0 | 1 year, 24 days ago | [PACoGen](https://github.com/manish-kj/PACoGen)/511 | PACoGen: Posit Arithmetic Core Generator |
| 16 | 3 | 0 | 4 years ago | [verilog_tutorials_BB](https://github.com/peepo/verilog_tutorials_BB)/512 | verilog tutorials for iCE40HX8K Breakout Board |
| 16 | 5 | 0 | 1 year, 11 months ago | [tinyfpga-bx-game-soc](https://github.com/gundy/tinyfpga-bx-game-soc)/513 | A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games |
| 15 | 2 | 0 | 3 years ago | [PitchShifter](https://github.com/jmt329/PitchShifter)/514 | Change the pitch of your voice in real-time! |
| 15 | 8 | 1 | 2 years ago | [FPGA-Accelerator-for-AES-LeNet-VGG16](https://github.com/MinstrelZal/FPGA-Accelerator-for-AES-LeNet-VGG16)/515 | FPGA/AES/LeNet/VGG16 |
| 15 | 6 | 1 | 3 years ago | [arty-glitcher](https://github.com/toothlessco/arty-glitcher)/516 | FPGA-based glitcher for the Digilent Arty FPGA development board. |
| 15 | 11 | 1 | 1 year, 8 months ago | [zuma-fpga](https://github.com/adbrant/zuma-fpga)/517 | Fine Grain FPGA Overlay Architecture and Tools |
| 15 | 5 | 1 | 4 years ago | [mips](https://github.com/HaleLu/mips)/518 | MipsÂ§ÑÁêÜÂô®‰ªøÁúüËÆæËÆ° |
| 15 | 3 | 4 | 1 year, 10 months ago | [fLaCPGA](https://github.com/xavieran/fLaCPGA)/519 | Implementation of fLaC encoder/decoder for FPGA |
| 15 | 9 | 0 | 21 days ago | [xfcp](https://github.com/alexforencich/xfcp)/520 | Extensible FPGA control platform |
| 15 | 8 | 12 | 2 months ago | [nanorv32](https://github.com/rbarzic/nanorv32)/521 | A small 32-bit implementation of the RISC-V architecture |
| 15 | 10 | 1 | 3 years ago | [Hardware-Implementation-of-AES-Verilog](https://github.com/pnvamshi/Hardware-Implementation-of-AES-Verilog)/522 | Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog |
| 15 | 5 | 0 | 3 years ago | [iir-bandstop-filter](https://github.com/amoudgl/iir-bandstop-filter)/523 | Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic |
| 16 | 5 | 0 | 4 years ago | [CoCo3FPGA](https://github.com/richard42/CoCo3FPGA)/524 | FPGA implementation of the TRS-80 Color Computer 3 in Verilog, by Gary Becker et al. |
| 15 | 8 | 0 | 2 years ago | [FFTVisualizer](https://github.com/Goshik92/FFTVisualizer)/525 | This project demonstrates DSP capabilities of Terasic DE2-115 |
| 15 | 1 | 0 | 1 year, 1 month ago | [spi_tb](https://github.com/cr1901/spi_tb)/526 | CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys |
| 15 | 9 | 0 | 1 year, 11 months ago | [trainwreck](https://github.com/aswaterman/trainwreck)/527 | Original RISC-V 1.0 implementation.  Not supported. |
| 15 | 8 | 1 | 5 years ago | [AHB_Bus_Matrix](https://github.com/Lianghao-Yuan/AHB_Bus_Matrix)/528 | None |
| 15 | 3 | 0 | 10 months ago | [tinyfpga_examples](https://github.com/lawrie/tinyfpga_examples)/529 | Verilog example programs for TinyFPGA |
| 15 | 8 | 0 | 1 year, 7 months ago | [8-bits-RISC-CPU-Verilog](https://github.com/liuqidev/8-bits-RISC-CPU-Verilog)/530 | Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. Âü∫‰∫éÊúâÈôêÁä∂ÊÄÅÊú∫ÁöÑ8‰ΩçRISCÔºàÁ≤æÁÆÄÊåá‰ª§ÈõÜÔºâCPUÔºà‰∏≠Â§ÆÂ§ÑÁêÜÂô®ÔºâÁÆÄÂçïÁªìÊûÑÂíåVerilogÂÆûÁé∞„ÄÇ |
| 15 | 1 | 0 | 8 months ago | [verilog](https://github.com/HarmonInstruments/verilog)/531 | None |
| 15 | 17 | 3 | 2 years ago | [Cosmos-OpenSSD](https://github.com/Cosmos-OpenSSD/Cosmos-OpenSSD)/532 | None |
| 15 | 2 | 0 | 3 years ago | [NeuralHDL](https://github.com/andywag/NeuralHDL)/533 | None |
| 15 | 1 | 0 | 4 years ago | [QuickSilverNEO](https://github.com/HeavyPixels/QuickSilverNEO)/534 | None |
| 15 | 10 | 0 | 4 years ago | [heterosim](https://github.com/RCSL-HKUST/heterosim)/535 | HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design space exploration is enabled by a wide range of system configurations. A complete simulation flow with compiler support is provided so that a full system simulation can be performed with various performance metrics returned. |
| 15 | 13 | 0 | 1 year, 6 months ago | [gameduino](https://github.com/Godzil/gameduino)/536 | My own version of the @JamesBowman's Gameduino file repository |
| 15 | 7 | 1 | 9 months ago | [ZBC---The-Zero-Board-Computer](https://github.com/donnaware/ZBC---The-Zero-Board-Computer)/537 | Based heavily on zet.aluzina.org and Terasic DE0 |
| 15 | 3 | 1 | 6 years ago | [descrypt-ztex-bruteforcer](https://github.com/Gifts/descrypt-ztex-bruteforcer)/538 | descrypt-ztex-bruteforcer |
| 15 | 5 | 0 | 4 months ago | [Computer-Experiment-on-the-principle-of-computer-composition](https://github.com/hjs557523/Computer-Experiment-on-the-principle-of-computer-composition)/539 | Êù≠ÁîµËÆ°ÁÆóÊú∫Â≠¶Èô¢-„ÄäËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜ„Äã‰∏äÊú∫ÂÆûÈ™å‰ª£Á†ÅÂ∑•Á®ãÊñá‰ª∂ |
| 15 | 5 | 1 | 1 year, 4 months ago | [buffets](https://github.com/cwfletcher/buffets)/540 | Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration. |
| 15 | 7 | 0 | 3 years ago | [Centaur](https://github.com/fpgasystems/Centaur)/541 | Centaur, a framework for hybrid CPU-FPGA databases |
| 15 | 7 | 0 | 2 years ago | [posture_recognition_CNN](https://github.com/cxdzyq1110/posture_recognition_CNN)/542 | To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different responses to all kinds of human's postures. But the process is very difficult as well, because usually it is very slow and power-consuming, and requires a very large memory space. Here we focus on real-time posture recognition, and try to make the machine "know" what posture we make. The posture recognition system is consisted of DE10-Nano SoC FPGA Kit, a camera, and an HDMI monitor. SoC FPGA captures video streams from the camera, recognizes human postures with a CNN model, and finally shows the original video and classification result (standing, walking, waving, etc.) via HDMI interface. |
| 15 | 11 | 2 | 5 years ago | [CAN-Bus-Controller](https://github.com/Tommydag/CAN-Bus-Controller)/543 | An CAN bus Controller implemented in Verilog |
| 15 | 5 | 0 | 8 years ago | [openmsp430](https://github.com/dlitz/openmsp430)/544 | openMSP430 CPU core (from OpenCores) |
| 15 | 9 | 0 | 3 years ago | [Curso-Electronica-Digital-para-makers-con-FPGAs-Libres](https://github.com/Obijuan/Curso-Electronica-Digital-para-makers-con-FPGAs-Libres)/545 | Curso de 35h sobre el dise√±o de sistemas digitales usando FPGAs libres, orientado para makers |
| 15 | 5 | 0 | 5 years ago | [fpga-spartan6](https://github.com/ucb-bar/fpga-spartan6)/546 | Support for zScale on Spartan6 FPGAs |
| 14 | 12 | 0 | 2 years ago | [verilog-osx](https://github.com/kehribar/verilog-osx)/547 | Barerbones OSX based Verilog simulation toolchain. |
| 14 | 1 | 0 | 9 years ago | [Oberwolfach-explorations](https://github.com/peterlefanulumsdaine/Oberwolfach-explorations)/548 | collaboration on work in progress |
| 14 | 1 | 0 | 6 months ago | [DSP-RTL-Lib](https://github.com/ahmedshahein/DSP-RTL-Lib)/549 | RTL Verilog library for various DSP modules |
| 14 | 4 | 1 | 3 years ago | [handwriting-recognition-using-neural-networks-on-FPGA-final-year-project](https://github.com/ironstein0/handwriting-recognition-using-neural-networks-on-FPGA-final-year-project)/550 | None |
| 14 | 1 | 0 | 2 years ago | [UPduino-Mecrisp-Ice-15kB](https://github.com/igor-m/UPduino-Mecrisp-Ice-15kB)/551 | Mecrisp-Ice Forth running on 16bit j1a processor (iCE40UP5k based UPduino board) with full 15kB of bram and 48bit Floating Point Library. |
| 14 | 3 | 1 | 3 years ago | [Menu_MIST](https://github.com/sorgelig/Menu_MIST)/552 | Dummy FPGA core to display menu at startup |
| 14 | 9 | 0 | 9 years ago | [dma_ahb](https://github.com/freecores/dma_ahb)/553 | AHB DMA 32 / 64 bits |
| 14 | 3 | 0 | 4 years ago | [cpus-pdp8](https://github.com/lisper/cpus-pdp8)/554 | FPGA based PDP-8/i clone in verilog.  Includes several TSS/8 sources and utiltities to build from source |
| 14 | 22 | 1 | 2 years ago | [moneroasic](https://github.com/stremovsky/moneroasic)/555 | Cryptonight Monero Verilog code for ASIC |
| 14 | 1 | 0 | 9 months ago | [RePLIA](https://github.com/WarwickEPR/RePLIA)/556 | FPGA Based lock in amplifier |
| 14 | 2 | 0 | 5 years ago | [WitnessProtection](https://github.com/feiranchen/WitnessProtection)/557 | in FPGA |
| 14 | 3 | 2 | 4 years ago | [icestickPWM](https://github.com/wd5gnr/icestickPWM)/558 | Simple USB to PWM Peripheral using Lattice iCEStick (Hackaday demo) |
| 14 | 1 | 0 | 2 months ago | [EI332](https://github.com/zengkaipeng/EI332)/559 | SJTU EI332 CPUÂÆåÊï¥ÂÆûÈ™å‰ª£Á†ÅÂèäÊä•Âëä |
| 14 | 2 | 0 | 3 years ago | [MesaBusProtocol](https://github.com/blackmesalabs/MesaBusProtocol)/560 | Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces |
| 14 | 2 | 0 | 30 days ago | [serv_soc](https://github.com/DaveBerkeley/serv_soc)/561 | SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash. |
| 14 | 2 | 3 | 5 months ago | [icestick-lpc-tpm-sniffer](https://github.com/SySS-Research/icestick-lpc-tpm-sniffer)/562 | FGBA-based LPC bus sniffing tool for Lattice iCEstick Evaluation Kit |
| 14 | 6 | 0 | 1 year, 9 months ago | [OV7670_NEXYS4_Verilog](https://github.com/jonlwowski012/OV7670_NEXYS4_Verilog)/563 | This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog |
| 14 | 5 | 1 | 2 years ago | [anlogic-picorv32](https://github.com/AnlogicInfo/anlogic-picorv32)/564 | Optimized picorv32 core for anlogic FPGA |
| 14 | 3 | 0 | 1 year, 3 months ago | [wb_intercon](https://github.com/olofk/wb_intercon)/565 | Wishbone interconnect utilities |
| 14 | 9 | 0 | 3 years ago | [ee260_lab](https://github.com/sheldonucr/ee260_lab)/566 | EE 260 Winter 2017: Advanced VLSI Design |
| 14 | 10 | 1 | 10 years ago | [dvb_s2_ldpc_decoder](https://github.com/freecores/dvb_s2_ldpc_decoder)/567 | DVB-S2 LDPC Decoder |
| 14 | 13 | 0 | 1 year, 14 days ago | [FPGA_CryptoNight_V7](https://github.com/lulinchen/FPGA_CryptoNight_V7)/568 | FPGA CryptoNight V7 Minner |
| 14 | 2 | 1 | 2 months ago | [icozip](https://github.com/ZipCPU/icozip)/569 | A ZipCPU demonstration port for the icoboard |
| 14 | 6 | 2 | 4 years ago | [idea](https://github.com/warclab/idea)/570 | iDEA FPGA Soft Processor |
| 14 | 7 | 0 | 10 months ago | [nica](https://github.com/acsl-technion/nica)/571 | An infrastructure for inline acceleration of network applications |
| 14 | 1 | 0 | 3 years ago | [iCEstick-hacks](https://github.com/r4d10n/iCEstick-hacks)/572 | iCEstick iCE40-HX1K FPGA hacks ~ iCEfm FM Transmitter |
| 14 | 12 | 0 | 3 months ago | [apio-examples](https://github.com/FPGAwars/apio-examples)/573 | :seedling: Apio examples |
| 14 | 3 | 1 | 1 year, 5 days ago | [TMR](https://github.com/ThalesGroup/TMR)/574 | Triple Modular Redundancy  |
| 14 | 9 | 1 | 16 days ago | [Template_MiSTer](https://github.com/MiSTer-devel/Template_MiSTer)/575 | Template with latest framework for MiSTer |
| 14 | 15 | 1 | 8 years ago | [MIPS-in-Verilog](https://github.com/alok-upadhyay/MIPS-in-Verilog)/576 | An implementation of MIPS single cycle datapath in Verilog.  |
| 14 | 4 | 0 | 6 years ago | [FPGA_Stereo_Depth_Map](https://github.com/jamesrivas/FPGA_Stereo_Depth_Map)/577 | None |
| 14 | 8 | 1 | 1 year, 5 months ago | [Zeus](https://github.com/GeraltShi/Zeus)/578 | NVDLA small config implementation on Zynq ZCU104 (evaluation) |
| 14 | 4 | 1 | a month ago | [litex_vexriscv_smp](https://github.com/enjoy-digital/litex_vexriscv_smp)/579 | Test with LiteX and VexRiscv SMP |
| 14 | 16 | 1 | 7 years ago | [RSA4096](https://github.com/fatestudio/RSA4096)/580 | 4096bit RSA project, with verilog code, python test code, etc |
| 14 | 4 | 4 | 2 months ago | [MiSTer-Arcade-SEGASYS1](https://github.com/MrX-8B/MiSTer-Arcade-SEGASYS1)/581 | FPGA implementation of SEGA SYSTEM 1 arcade board |
| 14 | 4 | 0 | 4 months ago | [bitcoin_mining](https://github.com/kmod/bitcoin_mining)/582 | Simple test fpga bitcoin miner |
| 14 | 0 | 0 | 15 days ago | [UltraMIPS_NSCSCC](https://github.com/SocialistDalao/UltraMIPS_NSCSCC)/583 | UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral. |
| 14 | 7 | 0 | 1 year, 8 months ago | [RISC-Processor](https://github.com/jbush001/RISC-Processor)/584 | 32-bit RISC processor |
| 14 | 4 | 0 | 1 year, 5 months ago | [arrowzip](https://github.com/ZipCPU/arrowzip)/585 | A ZipCPU based demonstration of the MAX1000 FPGA board |
| 14 | 6 | 0 | 9 months ago | [Digital_Front_End_Verilog](https://github.com/NingHeChuan/Digital_Front_End_Verilog)/586 | None |
| 14 | 1 | 0 | 2 years ago | [arty-videocap](https://github.com/ikanoano/arty-videocap)/587 | Repeat and capture the video signal with Digilent Arty-A7 and a video extender board. |
| 14 | 1 | 1 | 6 years ago | [ethpipe](https://github.com/sora/ethpipe)/588 | EtherPIPE: an Ethernet character device for packet processing |
| 14 | 1 | 0 | 1 year, 1 month ago | [Merlin](https://github.com/origintfj/Merlin)/589 | RISC-V RV32I[C] CPU (Apache-2.0) - Merlin |
| 14 | 2 | 0 | 4 months ago | [ws2812-core](https://github.com/mattvenn/ws2812-core)/590 | verilog core for ws2812 leds |
| 15 | 2 | 0 | 3 years ago | [RiverRaidFPGA](https://github.com/ef-end-y/RiverRaidFPGA)/591 | River Raid game on FPGA |
| 13 | 2 | 1 | 10 months ago | [galaksija](https://github.com/emard/galaksija)/592 | Galaksija computer for FPGA |
| 13 | 10 | 0 | 7 months ago | [matrix-voice-fpga](https://github.com/matrix-io/matrix-voice-fpga)/593 | HDL code for the MATRIX Voice's Spartan 6 FPGA http://voice.matrix.one |
| 13 | 0 | 0 | 9 months ago | [FPGAGameBoy](https://github.com/Chockichoc/FPGAGameBoy)/594 | an implementation of the GameBoy in Verilog |
| 13 | 2 | 1 | 2 years ago | [mikrobus-upduino](https://github.com/mmicko/mikrobus-upduino)/595 | Dual MikroBUS board for Upduino 2 FPGA |
| 13 | 0 | 0 | 2 years ago | [iPxs-Text](https://github.com/juanmard/iPxs-Text)/596 | Text for a iPxs-Collection. |
| 13 | 0 | 0 | 1 year, 10 months ago | [fpga_tv](https://github.com/mcleod-ideafix/fpga_tv)/597 | Some crazy experiments about using a FPGA to transmit a TV signal old-style |
| 13 | 4 | 0 | 5 years ago | [ShootingGame-FPGA](https://github.com/Lyukx/ShootingGame-FPGA)/598 | Using verilog-HDL, xilinx-ISE and nexys-iii. A shooting game based on VGA and ps/2 keyboard. |
| 13 | 3 | 0 | 4 years ago | [ASIC-FPGA-tetris](https://github.com/tinylic/ASIC-FPGA-tetris)/599 | a FPGA implementation for tetris game. |
| 13 | 4 | 1 | 4 years ago | [dyract](https://github.com/warclab/dyract)/600 | DyRACT Open Source Repository |
| 13 | 5 | 1 | 3 years ago | [Verilog_Calculator_Matrix_Multiplication](https://github.com/pontazaricardo/Verilog_Calculator_Matrix_Multiplication)/601 | This is a simple project that shows how to multiply two 3x3 matrixes in Verilog. |
| 13 | 12 | 0 | 7 years ago | [ASIC](https://github.com/vlsi1217/ASIC)/602 | EE 287 2012 Fall |
| 13 | 8 | 0 | 1 year, 1 month ago | [Ethernet-design-verilog](https://github.com/maxs-well/Ethernet-design-verilog)/603 | Gigabit Ethernet UDP communication driver |
| 13 | 1 | 0 | 11 months ago | [systolic-array-matrix-multiplier](https://github.com/wzc810049078/systolic-array-matrix-multiplier)/604 | A systolic array matrix multiplier  |
| 13 | 7 | 0 | 4 years ago | [ring_network-based-multicore-](https://github.com/zhaishaomin/ring_network-based-multicore-)/605 | Â§öÊ†∏Â§ÑÁêÜÂô® ;ring network , four core, shared space memory ,directory-based cache coherency |
| 13 | 1 | 1 | 3 months ago | [ThymesisFlow](https://github.com/OpenCAPI/ThymesisFlow)/606 | Memory Disaggregation on POWER9 with OpenCAPI |
| 13 | 3 | 0 | 4 years ago | [FPGA](https://github.com/JeremyJiWZ/FPGA)/607 | computer hardware system including ps2/vga with tank war game in verilog and mips |
| 13 | 4 | 4 | 4 days ago | [VossII](https://github.com/TeamVoss/VossII)/608 | The source code to the Voss II Hardware Verification Suite |
| 13 | 4 | 0 | 1 year, 7 months ago | [openzcore](https://github.com/lokisz/openzcore)/609 | powerpc processor prototype and an example of semiconductor startup biz plan |
| 13 | 10 | 0 | 4 months ago | [DA_PUF_Library](https://github.com/scluconn/DA_PUF_Library)/610 | Defense/Attack PUF Library (DA PUF Library) |
| 13 | 0 | 0 | 2 years ago | [8bit-computer](https://github.com/lightcode/8bit-computer)/611 | Simple 8-bit computer build in Verilog |
| 13 | 7 | 2 | 1 year, 8 months ago | [Parser-Verilog](https://github.com/OpenTimer/Parser-Verilog)/612 | A Standalone Structural Verilog Parser |
| 13 | 9 | 4 | 4 months ago | [Arcade-GnG_MiSTer](https://github.com/MiSTer-devel/Arcade-GnG_MiSTer)/613 | Arcade Ghosts'n Goblins for MiSTer |
| 13 | 4 | 7 | 2 years ago | [liquid-router](https://github.com/subutai-attic/liquid-router)/614 | The Subutai‚Ñ¢ Router open hardware project sources. |
| 13 | 4 | 4 | 11 months ago | [yosys-bench](https://github.com/YosysHQ/yosys-bench)/615 | Benchmarks for Yosys development |
| 13 | 2 | 1 | 10 years ago | [soc-lm32](https://github.com/jbornschein/soc-lm32)/616 | Open source/hardware SoC plattform based on the lattice mico 32 softcore |
| 13 | 2 | 0 | 4 months ago | [Nu6509](https://github.com/go4retro/Nu6509)/617 | Emulate a 6509 with a 6502 |
| 13 | 0 | 0 | 9 months ago | [wbfmtx](https://github.com/ZipCPU/wbfmtx)/618 | A wishbone controlled FM transmitter hack |
| 13 | 5 | 1 | 6 months ago | [SDR-Micron](https://github.com/Dfinitski/SDR-Micron)/619 | SDR Micron USB receiver |
| 13 | 1 | 0 | 3 years ago | [fpga_csgo](https://github.com/Smart-Hypercube/fpga_csgo)/620 | Counter Strike: Global Offensive FPGA Version (LOL) |
| 13 | 2 | 0 | 3 years ago | [computer-systems-ucas](https://github.com/sailordiary/computer-systems-ucas)/621 | ‰∏≠ÂõΩÁßëÂ≠¶Èô¢Â§ßÂ≠¶ ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜFPGAÂÆûÈ™åËØæÁ®ã - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session |
| 13 | 6 | 1 | 4 years ago | [dnn-sim](https://github.com/tayler-hetherington/dnn-sim)/622 | None |
| 13 | 6 | 0 | 1 year, 10 months ago | [vp_awsfpga](https://github.com/nvdla/vp_awsfpga)/623 | Virtual Platform for AWS FPGA support |
| 13 | 2 | 1 | 8 months ago | [SNKVerilog](https://github.com/neogeodev/SNKVerilog)/624 | Verilog definitions of custom SNK chips, for repairs and preservation. |
| 13 | 9 | 1 | 5 years ago | [i2s](https://github.com/skristiansson/i2s)/625 | i2s core, with support for both transmit and receive |
| 13 | 11 | 1 | 4 years ago | [lisnoc](https://github.com/TUM-LIS/lisnoc)/626 | LIS Network-on-Chip Implementation |
| 13 | 1 | 1 | 1 year, 1 month ago | [Electronic-competition](https://github.com/qiaoxu123/Electronic-competition)/627 | ÂÖ®ÂõΩÂ§ßÂ≠¶ÁîüÁîµÂ≠êËÆæËÆ°Â§ßËµõÂæÄÂπ¥ËµõÈ¢ò--‰ª™Âô®‰ª™Ë°®Á±ªÁªÉ‰π† |
| 13 | 1 | 4 | 10 hours ago | [circuitgraph](https://github.com/circuitgraph/circuitgraph)/628 | Tools for working with circuits as graphs in python |
| 13 | 5 | 0 | 3 days ago | [jelly](https://github.com/ryuz/jelly)/629 | Original FPGA platform |
| 13 | 5 | 0 | 5 years ago | [NetFPGA-10G-UPB-OpenFlow](https://github.com/pc2/NetFPGA-10G-UPB-OpenFlow)/630 | An OpenFlow implementation for the NetFPGA-10G card |
| 13 | 4 | 0 | 10 months ago | [SparkRoad-FPGA](https://github.com/verimake-team/SparkRoad-FPGA)/631 | None |
| 13 | 1 | 0 | 3 months ago | [riscv_sbc](https://github.com/ultraembedded/riscv_sbc)/632 | A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board. |
| 13 | 15 | 0 | 5 years ago | [Open-Source-Network-on-Chip-Router-RTL](https://github.com/anan-cn/Open-Source-Network-on-Chip-Router-RTL)/633 | None |
| 13 | 10 | 0 | 11 months ago | [gemac](https://github.com/aquaxis/gemac)/634 | Gigabit MAC + UDP/TCP/IP offload Engine |
| 12 | 3 | 0 | 2 years ago | [ipxactexamplelib](https://github.com/kactus2/ipxactexamplelib)/635 | Contains examples to start with Kactus2. |
| 12 | 0 | 0 | 7 months ago | [eecs151](https://github.com/ry/eecs151)/636 | http://inst.eecs.berkeley.edu/~eecs151/fa19/ |
| 12 | 8 | 0 | 1 year, 10 months ago | [wb_sdram_ctrl](https://github.com/skristiansson/wb_sdram_ctrl)/637 | SDRAM controller with multiple wishbone slave ports |
| 12 | 7 | 7 | 3 years ago | [pars](https://github.com/subutai-attic/pars)/638 | None |
| 12 | 12 | 4 | 3 years ago | [DE1-SoC-Sound](https://github.com/bsteinsbo/DE1-SoC-Sound)/639 | None |
| 12 | 2 | 0 | 3 months ago | [FPGA_DevKit_HX1006A](https://github.com/eda-lab/FPGA_DevKit_HX1006A)/640 | None |
| 12 | 6 | 0 | 4 years ago | [PCIE_AXI_BRIDGE](https://github.com/SanjayRai/PCIE_AXI_BRIDGE)/641 | Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices |
| 12 | 5 | 0 | 3 months ago | [MemTest_MiSTer](https://github.com/MiSTer-devel/MemTest_MiSTer)/642 | None |
| 12 | 3 | 2 | 3 years ago | [hardcaml-riscv](https://github.com/ujamjar/hardcaml-riscv)/643 | RISC-V instruction set CPUs in HardCaml |
| 12 | 2 | 0 | 1 year, 11 months ago | [Ada-PicoRV32-example](https://github.com/Fabien-Chouteau/Ada-PicoRV32-example)/644 | Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA |
| 12 | 5 | 0 | 5 years ago | [mips32r1_core](https://github.com/grantae/mips32r1_core)/645 | A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. |
| 12 | 2 | 0 | 1 year, 10 months ago | [pinky8bitcpu](https://github.com/ikotler/pinky8bitcpu)/646 | Pinky (8-bit CPU) written in Verilog and an Assembler written in Python 3 |
| 13 | 3 | 1 | a month ago | [cpc_ram_expansion](https://github.com/revaldinho/cpc_ram_expansion)/647 | A series of Amstrad CPC PCBs including a backplane, ROM and 512K and 1MByte RAM expansions. |
| 12 | 5 | 2 | 5 years ago | [Modular-Exponentiation](https://github.com/lajanugen/Modular-Exponentiation)/648 | Verilog Implementation of modular exponentiation using Montgomery multiplication |
| 12 | 7 | 0 | 2 years ago | [JPEG-Decoder](https://github.com/jdocampom/JPEG-Decoder)/649 | Verilog Code for a JPEG Decoder |
| 12 | 8 | 0 | 2 years ago | [CPU](https://github.com/txstate-pcarch-blue/CPU)/650 | CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling. |
| 11 | 13 | 1 | 1 year, 4 months ago | [OpenHPSDR-Firmware](https://github.com/TAPR/OpenHPSDR-Firmware)/651 | This is the verilog code for the various FPGA in the OpenHPSDR Radios |
| 12 | 10 | 0 | 3 years ago | [FreeAHB](https://github.com/krevanth/FreeAHB)/652 | AHB Master |
| 12 | 11 | 4 | 8 days ago | [ZX-Spectrum_MISTer](https://github.com/MiSTer-devel/ZX-Spectrum_MISTer)/653 | None |
| 12 | 3 | 0 | 10 days ago | [SiDi-FPGA](https://github.com/ManuFerHi/SiDi-FPGA)/654 | SiDi FPGA for retro systems. |
| 12 | 0 | 0 | 10 months ago | [risc-v](https://github.com/Cra2yPierr0t/risc-v)/655 | RISC-V„ÅÆCPU‰Ωú„Å£„Åü |
| 12 | 1 | 0 | 7 months ago | [Async-Karin](https://github.com/Mario-Hero/Async-Karin)/656 | Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-IV board. |
| 12 | 1 | 3 | 3 years ago | [oram](https://github.com/ascend-secure-processor/oram)/657 | Hardware implementation of ORAM |
| 12 | 1 | 0 | 6 years ago | [milkymist-mmu](https://github.com/fallen/milkymist-mmu)/658 | Milkymist MMU project |
| 12 | 3 | 0 | 1 year, 9 months ago | [Flappy-Bird](https://github.com/BlusLiu/Flappy-Bird)/659 | FPGA program :VGA-GAME |
| 12 | 5 | 0 | 5 years ago | [nes_mappers](https://github.com/ClusterM/nes_mappers)/660 | NES mappers |
| 12 | 4 | 0 | 1 year, 3 months ago | [Verilog-FIR](https://github.com/Grootzz/Verilog-FIR)/661 | FIR implemention with Verilog |
| 12 | 10 | 12 | a month ago | [sancus-core](https://github.com/sancus-tee/sancus-core)/662 | Minimal OpenMSP430 hardware extensions for isolation and attestation |
| 12 | 0 | 0 | 17 days ago | [ics-adpcm](https://github.com/dan-rodrigues/ics-adpcm)/663 | Programmable multichannel ADPCM decoder for FPGA |
| 12 | 13 | 4 | 3 years ago | [test_jpeg](https://github.com/cfelton/test_jpeg)/664 | This is a myhdl test environment for the open-cores jpeg_encoder. |
| 12 | 0 | 1 | 1 year, 4 months ago | [HDL-deflate](https://github.com/tomtor/HDL-deflate)/665 | FPGA implementation of deflate (de)compress RFC 1950/1951 |
| 12 | 8 | 0 | a year ago | [computer-organization-lab](https://github.com/xJed/computer-organization-lab)/666 | ‰∏≠Â±±Â§ßÂ≠¶ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜÂÆûÈ™å (2018 Áßã)ÔºöÁî® Verilog ËÆæËÆ°Âπ∂ÂÆûÁé∞ÁöÑÁÆÄÊòìÂçïÂë®ÊúüÂíåÂ§öÂë®Êúü CPU |
| 12 | 20 | 0 | 2 years ago | [sata3_host_controller](https://github.com/CoreyChen922/sata3_host_controller)/667 | It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface. |
| 12 | 0 | 0 | 4 years ago | [yosys-ice-experiments](https://github.com/laanwj/yosys-ice-experiments)/668 | Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain |
| 12 | 3 | 1 | 5 years ago | [ICEd](https://github.com/AnttiLukats/ICEd)/669 | Open Hardware for Open Source FPGA Toolchain |
| 12 | 12 | 1 | 1 year, 9 months ago | [FPGA_rtime_HDR_video](https://github.com/sh-vlad/FPGA_rtime_HDR_video)/670 | We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.  |
| 12 | 4 | 0 | 5 years ago | [radio-86rk-wxeda](https://github.com/andykarpov/radio-86rk-wxeda)/671 | Port of the original radio-86rk_SDRAM Altera DE1 code to the WXEDA board |
| 12 | 9 | 1 | 2 years ago | [c64-dodgypla](https://github.com/desaster/c64-dodgypla)/672 | Commodore 64 PLA replacement |
| 12 | 5 | 0 | 8 years ago | [Open-Source-System-on-Chip-Experiment](https://github.com/progranism/Open-Source-System-on-Chip-Experiment)/673 | Just experimenting with Open Source SoCs on my Altera dev kit. |
| 12 | 3 | 0 | 2 years ago | [crap-o-scope](https://github.com/mattvenn/crap-o-scope)/674 | crap-o-scope scope implementation for icestick |
| 12 | 1 | 0 | a month ago | [3DORGB](https://github.com/citrus3000psi/3DORGB)/675 | RGB Project for most 3DO consoles. |
| 12 | 1 | 0 | 4 years ago | [consolite-hardware](https://github.com/rfotino/consolite-hardware)/676 | A hardware implementation of the Consolite game console written in Verilog. |
| 12 | 0 | 0 | 2 years ago | [RISCV-CPU](https://github.com/kzoacn/RISCV-CPU)/677 | SJTU Computer Architecture(1) Hw |
| 12 | 3 | 0 | 2 months ago | [picorv32_Xilinx](https://github.com/cjhonlyone/picorv32_Xilinx)/678 | A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz  |
| 12 | 2 | 0 | 7 months ago | [OPDB](https://github.com/PrincetonUniversity/OPDB)/679 | OpenPiton Design Benchmark |
| 12 | 3 | 1 | 2 years ago | [Nexys-4-DDR-Ethernet-Mac](https://github.com/chasep255/Nexys-4-DDR-Ethernet-Mac)/680 | Ethernet MAC for the Digilent Nexys 4 DDR FPGA. |
| 12 | 4 | 0 | 8 years ago | [orpsoc](https://github.com/lgeek/orpsoc)/681 | [abandoned fork] OpenRISC Reference Platform SoC |
| 12 | 4 | 1 | 9 days ago | [jtdd](https://github.com/jotego/jtdd)/682 | Double Dragon FPGA core |
| 12 | 13 | 0 | 8 years ago | [axi-bfm](https://github.com/sjaeckel/axi-bfm)/683 | git clone of http://code.google.com/p/axi-bfm/ |
| 12 | 8 | 0 | 7 years ago | [VP2motion](https://github.com/sevikkk/VP2motion)/684 | FPGA based motion controller for RepRap style 3D printers |
| 12 | 6 | 2 | 5 years ago | [Pano-Logic-Zero-Client-G2-FPGA-Demo](https://github.com/cyrozap/Pano-Logic-Zero-Client-G2-FPGA-Demo)/685 | Constraints file and Verilog demo code for the Pano Logic Zero Client G2 |
| 12 | 6 | 0 | 4 months ago | [Reindeer_Step](https://github.com/PulseRain/Reindeer_Step)/686 | Reindeer Soft CPU for Step CYC10 FPGA board |
| 12 | 3 | 0 | 2 years ago | [DSITx](https://github.com/MightyDevices/DSITx)/687 | FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display |
| 12 | 7 | 0 | 3 years ago | [mriscv_vivado](https://github.com/onchipuis/mriscv_vivado)/688 | A 32-bit Microcontroller for NEXYS4-DDR fpga based on mriscv. |
| 12 | 4 | 0 | a month ago | [avr](https://github.com/aman-goel/avr)/689 | Reads a state transition system and performs property checking |
| 12 | 2 | 2 | 11 months ago | [upduino](https://github.com/tomverbeure/upduino)/690 | None |
| 12 | 6 | 0 | 2 years ago | [FPGA-SM3-HASH](https://github.com/raymondrc/FPGA-SM3-HASH)/691 | Description of Chinese SM3 Hash algorithm with Verilog HDL |
| 12 | 1 | 0 | 6 years ago | [nand2tetris-vhdl](https://github.com/kzzch/nand2tetris-vhdl)/692 | nand2tetris files converted to VHDL so I can simulate them on an FPGA |
| 12 | 6 | 0 | 2 months ago | [evoapproxlib](https://github.com/ehw-fit/evoapproxlib)/693 | Library of approximate arithmetic circuits |
| 11 | 19 | 2 | 2 years ago | [FPGA-Keccak-Miner](https://github.com/0x2fed/FPGA-Keccak-Miner)/694 | None |
| 11 | 13 | 0 | 11 months ago | [fpga-sdk-prj](https://github.com/syntacore/fpga-sdk-prj)/695 | FPGA-based SDK projects for SCRx cores |
| 11 | 0 | 1 | 30 days ago | [TurboMaster](https://github.com/go4retro/TurboMaster)/696 | Reverse Engineering of the Schnedler Systems 4MHz TurboMaster accelerator cartridge for the Commodore 64 |
| 11 | 8 | 0 | 8 years ago | [wimax_ofdm](https://github.com/jmesmon/wimax_ofdm)/697 | Partial Verilog implimentation of a WiMAX OFDM Phy |
| 11 | 3 | 0 | 6 years ago | [80211scrambler](https://github.com/travisgoodspeed/80211scrambler)/698 | Tools for working with the 802.11B scrambler when writing Packet-in-Packet exploits. |
| 11 | 5 | 0 | 5 years ago | [parallella-fpga-tutorials](https://github.com/yanidubin/parallella-fpga-tutorials)/699 | A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org] |
| 11 | 1 | 0 | 8 months ago | [bitmips2019](https://github.com/Silverster98/bitmips2019)/700 | None |
| 11 | 2 | 0 | 1 year, 6 months ago | [hilotof](https://github.com/daveshah1/hilotof)/701 | HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs |
| 11 | 0 | 1 | 2 years ago | [miniatom](https://github.com/janrinze/miniatom)/702 | Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard |
| 11 | 0 | 0 | 3 months ago | [MiSTer-Arcade-DigDug](https://github.com/MrX-8B/MiSTer-Arcade-DigDug)/703 | FPGA implementation of DigDug arcade game |
| 11 | 1 | 0 | a month ago | [jtopl](https://github.com/jotego/jtopl)/704 | Verilog module compatible with Yamaha OPL chips |
| 11 | 3 | 0 | 9 years ago | [opengg](https://github.com/lzw545/opengg)/705 | OpenGL-like graphics pipeline on a Xilinx FPGA |
| 11 | 1 | 1 | 1 year, 2 months ago | [Conways-Game-of-Life-with-Vlang](https://github.com/fuyutarow/Conways-Game-of-Life-with-Vlang)/706 |  Conway's life game in V |
| 11 | 8 | 0 | 2 years ago | [fpga-hdl](https://github.com/jeras/fpga-hdl)/707 | A set of small Verilog projects, to simulate and implement on FPGA development boards |
| 11 | 4 | 0 | 4 years ago | [Hardware_circular_buffer_controller](https://github.com/wtiandong/Hardware_circular_buffer_controller)/708 | This is a circular buffer controller used in FPGA. |
| 11 | 7 | 0 | 8 years ago | [Verilog-Pac-Man](https://github.com/idanw/Verilog-Pac-Man)/709 | Verilog implementation of Pac-Man made for a class's final project |
| 11 | 10 | 0 | 7 years ago | [4way-cache](https://github.com/xdesigns/4way-cache)/710 | Verilog cache implementation of 4-way FIFO 16k Cache |
| 11 | 7 | 0 | 2 years ago | [TinyFPGA-SoC](https://github.com/tinyfpga/TinyFPGA-SoC)/711 | Opensource building blocks for TinyFPGA microcontrollers and retro computers. |
| 11 | 2 | 0 | 1 year, 8 months ago | [xulalx25soc](https://github.com/ZipCPU/xulalx25soc)/712 | A System on a Chip Implementation for the XuLA2-LX25 board |
| 11 | 11 | 0 | 2 years ago | [OFDM_802_11](https://github.com/phthinh/OFDM_802_11)/713 | None |
| 11 | 3 | 0 | 7 years ago | [ov](https://github.com/tmbinc/ov)/714 | None |
| 11 | 2 | 1 | 11 days ago | [DetectHumanFaces](https://github.com/WalkerLau/DetectHumanFaces)/715 | Real time face detection based on Arm Cortex-M3 DesignStart and FPGA |
| 11 | 3 | 0 | 3 months ago | [Tutorials_MiSTer](https://github.com/alanswx/Tutorials_MiSTer)/716 | Tutorials from the mist project converted to MiSTer  |
| 11 | 9 | 1 | 8 years ago | [mips_16](https://github.com/freecores/mips_16)/717 | Educational 16-bit MIPS Processor |
| 11 | 4 | 0 | 27 days ago | [uart](https://github.com/ben-marshall/uart)/718 | A simple implementation of a UART modem in Verilog. |
| 11 | 2 | 0 | 1 year, 5 months ago | [CNN-Based-FPGA](https://github.com/fanbinqi/CNN-Based-FPGA)/719 | CNN implementation based FPGA |
| 11 | 12 | 0 | 6 years ago | [logi-pong-chu-examples](https://github.com/fpga-logi/logi-pong-chu-examples)/720 | example code for the logi-boards from pong chu HDL book |
| 11 | 3 | 3 | 6 years ago | [ahci_mpi](https://github.com/linuxbest/ahci_mpi)/721 | an sata controller using smallest resource. |
| 11 | 3 | 0 | 14 days ago | [ssith-aws-fpga](https://github.com/acceleratedtech/ssith-aws-fpga)/722 | Host software for running SSITH processors on AWS F1 FPGAs |
| 11 | 11 | 5 | 3 years ago | [papiGB](https://github.com/diegovalverde/papiGB)/723 | Game Boy Classic fully functional FPGA implementation from scratch |
| 11 | 3 | 0 | 9 months ago | [64-bit-Universal-Floating-Point-ISA-Compute-Engine](https://github.com/jerry-D/64-bit-Universal-Floating-Point-ISA-Compute-Engine)/724 | RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine |
| 11 | 11 | 0 | 1 year, 7 months ago | [vivado-ip-cores](https://github.com/CospanDesign/vivado-ip-cores)/725 | IP Cores that can be used within Vivado |
| 11 | 2 | 0 | 8 months ago | [bfcpu](https://github.com/Icenowy/bfcpu)/726 | A simple CPU that runs Br**nf*ck code. |
| 11 | 4 | 0 | 1 year, 10 months ago | [digital-design](https://github.com/defano/digital-design)/727 | An introduction to integrated circuit design with Verilog and the Papilio Pro development board. |
| 11 | 3 | 0 | 1 year, 30 days ago | [cdsAsync](https://github.com/ucdrstdenis/cdsAsync)/728 | cdsAsync: An Asynchronous VLSI Toolset & Schematic Library  |
| 11 | 4 | 0 | 2 years ago | [Autonomous-Drone-Design](https://github.com/ISKU/Autonomous-Drone-Design)/729 | Design real-time image processing, object recognition and PID control for Autonomous Drone. |
| 11 | 5 | 3 | 1 year, 3 months ago | [s7_mini_fpga](https://github.com/blackmesalabs/s7_mini_fpga)/730 | Example designs for the Spartan7 "S7 Mini" FPGA board |
| 11 | 1 | 0 | 8 months ago | [ZC-RISCV-CORE](https://github.com/wzc810049078/ZC-RISCV-CORE)/731 | ZC RISCV CORE |
| 10 | 0 | 0 | 4 months ago | [oberon](https://github.com/emard/oberon)/732 | None |
| 11 | 9 | 0 | 6 years ago | [Verilog-I2C-Slave](https://github.com/AdriaanSwan/Verilog-I2C-Slave)/733 | Verilog I2C Slave |
| 11 | 5 | 0 | 4 years ago | [gng](https://github.com/liuguangxi/gng)/734 | Gaussian noise generator Verilog IP core |
| 11 | 4 | 0 | 3 years ago | [OpenMIPS](https://github.com/muzilinxi90/OpenMIPS)/735 | OpenMIPS‚Äî‚Äî„ÄäËá™Â∑±Âä®ÊâãÂÜôCPU„ÄãÂ§ÑÁêÜÂô®ÈÉ®ÂàÜ |
| 11 | 5 | 0 | 7 years ago | [orbuild](https://github.com/rdiez/orbuild)/736 | OpenRISC build system |
| 11 | 7 | 0 | 1 year, 8 months ago | [Convolution-using-systolic-arrays](https://github.com/ac-optimus/Convolution-using-systolic-arrays)/737 | None |
| 11 | 0 | 0 | 1 year, 9 months ago | [ulx3s-foss-blinky](https://github.com/q3k/ulx3s-foss-blinky)/738 | A template project for the ULX3S ECP5 FPGA board using only Open Source Software |
| 11 | 2 | 1 | 4 years ago | [n64rgb](https://github.com/mrehkopf/n64rgb)/739 | Alternative configuration for CPLD style N64 RGB mods to produce crisper image in 240p/288p modes |
| 11 | 2 | 0 | 3 years ago | [fpga-synth](https://github.com/UA3MQJ/fpga-synth)/740 | FPGA based modular synth. |
| 11 | 0 | 1 | 6 months ago | [plaid-bib-cpld](https://github.com/schlae/plaid-bib-cpld)/741 | A replica of the Ad Lib MCA sound card, now with a CPLD instead of the bus interface chip |
| 11 | 8 | 0 | 4 years ago | [2-way-Set-Associative-Cache-Controller](https://github.com/prasadp4009/2-way-Set-Associative-Cache-Controller)/742 | Synthesizable and Parameterized Cache Controller in Verilog |
| 11 | 8 | 0 | 3 months ago | [sha3](https://github.com/secworks/sha3)/743 | FIPS 202 compliant SHA-3 core in Verilog |
| 11 | 4 | 0 | 1 year, 2 months ago | [arm_vhdl](https://github.com/sergeykhbr/arm_vhdl)/744 | Portable FPGA project based on the ARM DesignStart bundle with ARM Cortex-M3 processor |
| 11 | 11 | 0 | 2 years ago | [riscvv](https://github.com/panweitao/riscvv)/745 | an open source uvm verification platform for e200 (riscv) |
| 11 | 0 | 0 | 5 years ago | [tetris-verilog](https://github.com/jeremycw/tetris-verilog)/746 | Verilog Tetris |
| 11 | 5 | 0 | 5 years ago | [md5cracker](https://github.com/zhemao/md5cracker)/747 | A Hardware MD5 Cracker for the Cyclone V SoC |
| 11 | 11 | 0 | 2 years ago | [Examples-in-book-write-your-own-cpu](https://github.com/Z-Y00/Examples-in-book-write-your-own-cpu)/748 | „ÄäËá™Â∑±Âä®ÊâãÂÜôCPU„Äã‰∏Ä‰π¶ÈôÑÂ∏¶ÁöÑÊñá‰ª∂   |
| 11 | 1 | 0 | 1 year, 1 month ago | [100DayFPGA](https://github.com/abhishek-kakkar/100DayFPGA)/749 | Scratchpad repository for the 100-day FPGA challenge |
| 11 | 0 | 0 | 3 years ago | [brainf__k_CPU](https://github.com/moizumi99/brainf__k_CPU)/750 | A CPU that executes brainf**k language. Can be synthesized on FPGA |
| 11 | 2 | 0 | 3 years ago | [Hardware-Accelerated-SNN](https://github.com/arpanvyas/Hardware-Accelerated-SNN)/751 | Architecture for Spiking Neural Network |
| 10 | 11 | 17 | 8 years ago | [G729_CODE](https://github.com/nickrobinson/G729_CODE)/752 | G.729 Encoder |
| 10 | 7 | 0 | 5 years ago | [mor1kx-dev-env](https://github.com/juliusbaxter/mor1kx-dev-env)/753 | Development and verification environment for the mor1kx core |
| 10 | 1 | 0 | 5 months ago | [Arduboy_MiSTer](https://github.com/uXeBoy/Arduboy_MiSTer)/754 | Arduboy core for MiSTer, ported by Dan O'Shea and now based on Iulian Gheorghiu's atmega core. |
| 10 | 10 | 0 | 4 years ago | [Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM](https://github.com/AmeerAbdelhadi/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM)/755 | Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM) |
| 10 | 3 | 2 | 5 years ago | [novena-afe-hs-fpga](https://github.com/bunnie/novena-afe-hs-fpga)/756 | High Speed Analog Front End FPGA Firmware for Novena PVT1 |
| 10 | 4 | 0 | 6 months ago | [tonic](https://github.com/minmit/tonic)/757 | A Programmable Hardware Architecture for Network Transport Logic |
| 10 | 2 | 0 | 7 months ago | [max2-audio-dac](https://github.com/dilshan/max2-audio-dac)/758 | 24-bit Stereo Audio DAC for Raspberry Pi |
| 10 | 3 | 0 | 3 years ago | [Fpga-PM-Radio](https://github.com/marsohod4you/Fpga-PM-Radio)/759 | Implement Phase Modulation Radio Transmitter in FPGA Altera MAX10, with Marsohod3bis FPGA board. |
| 10 | 5 | 1 | 1 year, 1 month ago | [HDL-Bits-Solutions](https://github.com/viduraakalanka/HDL-Bits-Solutions)/760 | This is a repository containing solutions to the problem statements given in HDL Bits website. |
| 10 | 0 | 0 | 1 year, 8 months ago | [ice-risc](https://github.com/Icenowy/ice-risc)/761 | RISC CPU by Icenowy |
| 10 | 2 | 0 | 17 days ago | [zxuno_spectrum_core](https://github.com/mcleod-ideafix/zxuno_spectrum_core)/762 | A ZX Spectrum hardware description for the ZXUNO hardware and other platforms |
| 10 | 6 | 1 | 7 years ago | [mojo-miner](https://github.com/alphabj/mojo-miner)/763 | A bitcoin miner for the mojo fpga development board by embedded micro |
| 10 | 0 | 0 | 10 years ago | [qs-avg](https://github.com/Eelis/qs-avg)/764 | Proofs of Quicksort's average case complexity |
| 10 | 3 | 0 | 7 years ago | [Midi_SynthFpga](https://github.com/Thomasb81/Midi_SynthFpga)/765 | Sound synthetizer with an fpga |
| 10 | 2 | 0 | 6 years ago | [parallel-processor-design](https://github.com/sdasgup3/parallel-processor-design)/766 | Super scalar Processor design  |
| 10 | 1 | 0 | 6 months ago | [Jaguar_MiSTer_new](https://github.com/ElectronAsh/Jaguar_MiSTer_new)/767 | None |
| 10 | 2 | 0 | 2 years ago | [bladerf-dvbs2](https://github.com/mattzgto/bladerf-dvbs2)/768 | 16-APSK DVB-S2 Transmitter for BladeRF |
| 10 | 0 | 0 | 2 years ago | [mera400f](https://github.com/jakubfi/mera400f)/769 | MERA-400 in an FPGA |
| 10 | 1 | 0 | 2 years ago | [pipelined-mips](https://github.com/DTV96Calibre/pipelined-mips)/770 | A Verilog implementation of a pipelined MIPS processor |
| 10 | 4 | 0 | 2 years ago | [LeNet_RTL](https://github.com/yztong/LeNet_RTL)/771 | An LeNet RTL implement onto FPGA |
| 10 | 6 | 0 | 4 years ago | [Example-Codes-for-Snorkeling-in-Verilog-Bay](https://github.com/ipcoregarfield/Example-Codes-for-Snorkeling-in-Verilog-Bay)/772 | Example Codes for Snorkeling in Verilog Bay |
| 10 | 3 | 0 | 1 year, 6 months ago | [BK0011M_MIST](https://github.com/sorgelig/BK0011M_MIST)/773 | BK0011M (USSR retro home computer) core for MiST board |
| 10 | 5 | 0 | 4 years ago | [verilog-tetris](https://github.com/rfotino/verilog-tetris)/774 | A Verilog implementation of the popular video game Tetris. |
| 10 | 0 | 0 | 1 year, 6 months ago | [Virtual-Console](https://github.com/davewoo999/Virtual-Console)/775 | work in progress of a xterm-256color terminal |
| 10 | 3 | 0 | 5 years ago | [SIMPLE_MIPS_CPU](https://github.com/dtysky/SIMPLE_MIPS_CPU)/776 | A simple MIPS CPU, for fun. |
| 10 | 2 | 0 | 4 months ago | [rudolv](https://github.com/bobbl/rudolv)/777 | RISC-V processor |
| 10 | 4 | 0 | 4 years ago | [NCL_sandbox](https://github.com/karlfant/NCL_sandbox)/778 | Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determined design in a familiar context. The tools used are Icarus verilog and gtkwave. |
| 10 | 2 | 0 | 4 years ago | [hunter-fan-controller](https://github.com/jhol/hunter-fan-controller)/779 | An Lattice iCE40 FPGA based controller for ceiling fans by the Hunter Fan Company |
| 10 | 7 | 0 | 2 years ago | [Mustang](https://github.com/PulseRain/Mustang)/780 | Top level of PulseRain M10 RTL design |
| 10 | 3 | 0 | 4 months ago | [00_Image_Rotate](https://github.com/WayneGong/00_Image_Rotate)/781 | ËßÜÈ¢ëÊóãËΩ¨Ôºà2019FPGAÂ§ßËµõÔºâ |
| 10 | 6 | 0 | 2 years ago | [pciebench-netfpga](https://github.com/pcie-bench/pciebench-netfpga)/782 |  pcie-bench code for NetFPGA/VCU709 cards  |
| 10 | 1 | 1 | 3 years ago | [fpga-cam-spartan6-mt9v034](https://github.com/kalmi/fpga-cam-spartan6-mt9v034)/783 | None |
| 10 | 2 | 17 | 1 year, 4 months ago | [Verilog](https://github.com/ashleyjr/Verilog)/784 | None |
| 10 | 0 | 0 | 3 years ago | [fpga_nes](https://github.com/irwinz321/fpga_nes)/785 | Recreating an NES in verilog |
| 10 | 0 | 0 | 3 months ago | [DVP_to_UDP](https://github.com/KoroB14/DVP_to_UDP)/786 | Uncompressed video uver UDP using 1000BASE-T Ethernet on Cyclone IV FPGA |
| 10 | 6 | 0 | 4 years ago | [Asynchronous-FIFO](https://github.com/JonathanJing/Asynchronous-FIFO)/787 | Asynchronous fifo in verilog |
| 10 | 3 | 0 | 5 years ago | [SuperHexagonFPGA](https://github.com/SamP20/SuperHexagonFPGA)/788 | FPGA clone of the game Super Hexagon |
| 10 | 8 | 1 | 3 years ago | [Radix-2-FFT](https://github.com/vinamarora8/Radix-2-FFT)/789 | Verilog code for a circuit implementation of Radix-2 FFT |
| 10 | 4 | 1 | 3 years ago | [fpga-wpa-psk-bruteforcer](https://github.com/davidgfnet/fpga-wpa-psk-bruteforcer)/790 | WPA-PSK cracking for FPGA devices |
| 10 | 2 | 0 | 2 years ago | [bextdep](https://github.com/cliffordwolf/bextdep)/791 | Reference Hardware Implementations of Bit Extract/Deposit Instructions |
| 10 | 8 | 0 | 5 years ago | [FT245_interface](https://github.com/6thimage/FT245_interface)/792 | Verilog module to communicate with the FT245 interface of an FTDI FT2232H |
| 10 | 13 | 1 | 1 year, 8 months ago | [digital-design-lab-manual](https://github.com/MIPSfpga/digital-design-lab-manual)/793 | Digital Design Labs |
| 10 | 5 | 1 | 5 months ago | [Vision-FPGA-SoM](https://github.com/tinyvision-ai-inc/Vision-FPGA-SoM)/794 | tinyVision.ai Vision & Sensor FPGA System on Module |
| 10 | 4 | 1 | 4 years ago | [dvi_lvds](https://github.com/julbouln/dvi_lvds)/795 | DVI to LVDS Verilog converter |
| 10 | 9 | 1 | 4 years ago | [BD3_FPGA](https://github.com/whc2uestc/BD3_FPGA)/796 | Êñ∞‰∏Ä‰ª£ÂåóÊñóÂç´ÊòüÂØºËà™ÁõëÊµãÊé•Êî∂Êú∫ÁöÑFPGAÂÆûÁé∞ |
| 10 | 1 | 4 | 7 months ago | [fluent10g](https://github.com/aoeldemann/fluent10g)/797 | Programmable FPGA-based Network Tester for Multi-10-Gigabit Ethernet |
| 10 | 3 | 0 | 9 years ago | [crunchy](https://github.com/tmbinc/crunchy)/798 | Distributed FPGA Number Crunching for the Masses |
| 10 | 4 | 0 | 4 years ago | [ConvNN_FPGA_Accelerator](https://github.com/ztgao/ConvNN_FPGA_Accelerator)/799 | None |
| 10 | 1 | 0 | a month ago | [de10-nano-riscv](https://github.com/thinkoco/de10-nano-riscv)/800 | A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano |
| 10 | 1 | 0 | 8 years ago | [bfcpu2](https://github.com/whitequark/bfcpu2)/801 | A pipelined brainfuck softcore in Verilog |
| 10 | 1 | 0 | 5 years ago | [v.vga.font8x16](https://github.com/MParygin/v.vga.font8x16)/802 | Verilog VGA font generator 8 by 16 pixels |
| 10 | 5 | 0 | 3 years ago | [Single-Cycle-CPU](https://github.com/AlexZhang267/Single-Cycle-CPU)/803 | None |
| 10 | 8 | 0 | 15 years ago | [uart16550](https://github.com/freecores/uart16550)/804 | UART 16550 core |
| 10 | 2 | 1 | 9 months ago | [RISC-V-CPU](https://github.com/jasonlin316/RISC-V-CPU)/805 | A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology. |
| 10 | 5 | 0 | a day ago | [M65C02A](https://github.com/MorrisMA/M65C02A)/806 | Enhanced 6502/65C02 Microprogrammed Verilog Processor Core |
| 10 | 10 | 0 | 1 year, 11 months ago | [32-bit-MIPS-Processor](https://github.com/sevvalmehder/32-bit-MIPS-Processor)/807 | A 32-bit MIPS processor used Altera Quartus II with Verilog. |
| 10 | 2 | 0 | 7 months ago | [color3](https://github.com/tomverbeure/color3)/808 | Information about eeColor Color3 HDMI FPGA board |
| 10 | 2 | 0 | 8 years ago | [oc-i2c](https://github.com/trondd/oc-i2c)/809 | I2C controller core from Opencores.org |
| 10 | 6 | 1 | 8 years ago | [md5_core](https://github.com/stass/md5_core)/810 | MD5 core in verilog |
| 10 | 1 | 4 | 1 year, 1 month ago | [pumpkin](https://github.com/pobu-arch/pumpkin)/811 | None |
| 10 | 5 | 0 | 5 years ago | [numatolib](https://github.com/jblang/numatolib)/812 | Demo Library for Numato FPGA Boards |
| 10 | 0 | 0 | 4 months ago | [Life_MiSTer](https://github.com/hrvach/Life_MiSTer)/813 | Conway's Game of Life in FPGA |
| 10 | 0 | 0 | a month ago | [fomu-vga](https://github.com/mntmn/fomu-vga)/814 | None |
| 10 | 9 | 2 | 2 years ago | [Verilog-Snippets](https://github.com/deepvyas/Verilog-Snippets)/815 | Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani |
| 10 | 6 | 0 | 3 years ago | [ice40-stm32-sdram](https://github.com/knielsen/ice40-stm32-sdram)/816 | Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA |
| 10 | 2 | 0 | 5 years ago | [mc6502](https://github.com/toyoshim/mc6502)/817 | Cycle accurate MC6502 compatible processor in Verilog. |
| 10 | 1 | 0 | 6 years ago | [next186_soc_pc](https://github.com/tmatsuya/next186_soc_pc)/818 | Next186 SoC PC |
| 10 | 0 | 0 | 5 years ago | [JagNetlists](https://github.com/Torlus/JagNetlists)/819 | Atari Jaguar netlists compiler |
| 10 | 1 | 0 | 8 months ago | [ice40_8bitworkshop](https://github.com/n24bass/ice40_8bitworkshop)/820 |  "Designing Video Game Hardware in Verilog" in  iCE40HX8K Breakout Board. |
| 10 | 2 | 0 | 11 months ago | [net2axis](https://github.com/lucasbrasilino/net2axis)/821 | Verilog network module. Models network traffic from pcap to AXI-Stream |
| 10 | 1 | 0 | 1 year, 11 months ago | [sky-machine](https://github.com/overlogged/sky-machine)/822 | An untyped lambda calculus machine designed in FPGA. |
| 10 | 0 | 0 | 2 years ago | [mips-cpu](https://github.com/synxlin/mips-cpu)/823 | The Verilog implementation of five-stage-pipelined MIPS CPU (Classic RISC pipeline) |
| 10 | 7 | 0 | 1 year, 6 months ago | [FPGA_NTP_SERVER](https://github.com/Netnod/FPGA_NTP_SERVER)/824 | None |
| 10 | 9 | 0 | 2 years ago | [nitro-parts-lib-mipi](https://github.com/BrooksEE/nitro-parts-lib-mipi)/825 | RTL for mipi serialize and deserialize |
| 10 | 8 | 0 | 1 year, 7 months ago | [fpga-tutorial](https://github.com/pwmarcz/fpga-tutorial)/826 | FPGA tutorial |
| 10 | 1 | 0 | 5 months ago | [wbpmic](https://github.com/ZipCPU/wbpmic)/827 | Wishbone controller for a MEMs microphone |
| 9 | 1 | 0 | 9 years ago | [Four-Color-Theorem-Maintenance](https://github.com/kik/Four-Color-Theorem-Maintenance)/828 | Fixed FCT proof for latest coq and ssreflect |
| 9 | 6 | 0 | 2 years ago | [energy_detection_system](https://github.com/fquitin/energy_detection_system)/829 | USRP-N210 mixed FPGA/software implementation of an automated spectrum scanner |
| 9 | 1 | 0 | 1 year, 5 months ago | [MIPS-pipeline-CPU](https://github.com/FlyGinger/MIPS-pipeline-CPU)/830 | None |
| 9 | 4 | 0 | 3 years ago | [dst40](https://github.com/jok40/dst40)/831 | None |
| 9 | 0 | 0 | 8 months ago | [Arduissimo](https://github.com/cloudxcc/Arduissimo)/832 | Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T). |
| 9 | 2 | 0 | 1 year, 5 months ago | [FPGA_Vending_Machine](https://github.com/Quzard/FPGA_Vending_Machine)/833 | ‰∏úÂçóÂ§ßÂ≠¶‰ø°ÊÅØÂ≠¶Èô¢Â§ß‰∏âÁü≠Â≠¶ÊúüFPGAËØæÁ®ãËÆæËÆ°‚Äî‚ÄîÂîÆË¥ßÊú∫ |
| 9 | 0 | 0 | 2 months ago | [HPS2FPGAmapping](https://github.com/robseb/HPS2FPGAmapping)/834 |  SoCFPGA: Mapping HPS Peripherals, like I¬≤C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cyclone V) |
| 9 | 0 | 2 | a month ago | [Deep-DarkFantasy](https://github.com/b1f6c1c4/Deep-DarkFantasy)/835 | Global Dark Mode for ALL apps on ANY platforms. |
| 9 | 1 | 0 | 10 months ago | [fpga_image_processing](https://github.com/damdoy/fpga_image_processing)/836 | IP operations in verilog (simulation and implementation on ice40) |
| 9 | 2 | 2 | 3 years ago | [vivado-picorv32](https://github.com/GuzTech/vivado-picorv32)/837 | A Vivado IP package of the PicoRV32 RISC-V processor |
| 9 | 1 | 0 | 11 days ago | [Solutions-to-HDLbits-Verilog-sets](https://github.com/jeremy-shi/Solutions-to-HDLbits-Verilog-sets)/838 | Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).  |
| 9 | 4 | 0 | 3 years ago | [S64X7](https://github.com/KestrelComputer/S64X7)/839 | 64-bit MISC Architecture CPU |
| 9 | 1 | 0 | 5 years ago | [uart](https://github.com/stffrdhrn/uart)/840 | Verilog uart receiver and transmitter modules for De0 Nano |
| 9 | 8 | 0 | 5 years ago | [Multiported-RAM](https://github.com/AmeerAbdelhadi/Multiported-RAM)/841 | Modular Multi-ported SRAM-based Memory |
| 9 | 5 | 0 | 5 years ago | [bwa-mem-sw](https://github.com/peterpengwei/bwa-mem-sw)/842 | None |
| 9 | 5 | 0 | 3 days ago | [vsdmixedsignalflow](https://github.com/praharshapm/vsdmixedsignalflow)/843 | This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also discusses the steps to modify the current IP layouts inorder to ensure its acceptance by the EDA tools. |
| 9 | 8 | 0 | 2 years ago | [single-cycle-CPU](https://github.com/Liu-YT/single-cycle-CPU)/844 | ÂçïÂë®ÊúüCPUËÆæËÆ°‰∏éÂÆûÁé∞ |
| 9 | 4 | 0 | 11 years ago | [verilog_cordic_core](https://github.com/freecores/verilog_cordic_core)/845 | configurable cordic core in verilog |
| 9 | 1 | 0 | 7 years ago | [ethernet_dpi](https://github.com/rdiez/ethernet_dpi)/846 | DPI module for Ethernet-based interaction with Verilator simulations |
| 9 | 1 | 0 | 6 years ago | [Gameboy](https://github.com/nightslide7/Gameboy)/847 | 18-545 Fighting Meerkats |
| 9 | 4 | 0 | 5 years ago | [Computer-Architecture](https://github.com/nblintao/Computer-Architecture)/848 | A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache. |
| 9 | 0 | 1 | 10 years ago | [Amigo](https://github.com/ezrec/Amigo)/849 | Amigo 1000 - Conversion of the Amiga 1000 schematic into Verilog 2001 RTL |
| 9 | 4 | 0 | a month ago | [FPGA-Snappy-Decompressor](https://github.com/ChenJianyunp/FPGA-Snappy-Decompressor)/850 | A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one. |
| 9 | 4 | 0 | 3 months ago | [fpga-bpf](https://github.com/UofT-HPRC/fpga-bpf)/851 | A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark |
| 9 | 2 | 0 | 2 years ago | [workshop_badge](https://github.com/mmicko/workshop_badge)/852 | Proposal for FPGA workshop badge for Hackaday Belgrade 2018 |
| 9 | 1 | 0 | 8 months ago | [panog1_opl3](https://github.com/skiphansen/panog1_opl3)/853 | A port of the OPL3 to the Panologic G1 thin client |
| 9 | 4 | 0 | 3 years ago | [hdmi-ts](https://github.com/aomtoku/hdmi-ts)/854 | hdmi-ts Project |
| 9 | 1 | 0 | 2 years ago | [cmpe220fall16](https://github.com/masc-ucsc/cmpe220fall16)/855 | Public repository of the UCSC CMPE220 class project |
| 9 | 1 | 0 | 1 year, 1 month ago | [sequent](https://github.com/egnaf/sequent)/856 | Sequential entries of a long number with offset for the FPGA microarchitecture on system verilog |
| 9 | 5 | 0 | a month ago | [Fixed-Floating-Point-Adder-Multiplier](https://github.com/suoglu/Fixed-Floating-Point-Adder-Multiplier)/857 | 16-bit Adder Multiplier hardware on Digilent Basys 3 |
| 9 | 3 | 0 | 3 years ago | [FPGAMAG18](https://github.com/aquaxis/FPGAMAG18)/858 | FPGA Magazine No.18 - RISC-V |
| 9 | 3 | 0 | 1 year, 11 months ago | [BareBonesCortexM0](https://github.com/siorpaes/BareBonesCortexM0)/859 | Extremely basic CortexM0 SoC based on ARM DesignStart Eval |
| 9 | 4 | 0 | 8 months ago | [Arcade-1943_MiSTer](https://github.com/MiSTer-devel/Arcade-1943_MiSTer)/860 | CAPCOM's 1943 arcade clone. (port of JT1943 core) |
| 9 | 3 | 5 | 5 years ago | [bk0010](https://github.com/svofski/bk0010)/861 | –ë–ö - –≤ –§–ü–ì–ê! |
| 9 | 4 | 0 | 1 year, 8 months ago | [tinyzip](https://github.com/ZipCPU/tinyzip)/862 | A ZipCPU based demonstration for the TinyFPGA BX board |
| 9 | 3 | 0 | 1 year, 11 months ago | [Nexys-4-DDR-Keyboard](https://github.com/Digilent/Nexys-4-DDR-Keyboard)/863 | None |
| 9 | 6 | 0 | 2 years ago | [bbcpu](https://github.com/google/bbcpu)/864 | None |
| 9 | 10 | 1 | 3 years ago | [sobel](https://github.com/usmanwardag/sobel)/865 | Implementation of Sobel Filter in Verilog |
| 9 | 2 | 0 | 6 days ago | [spam-1](https://github.com/Johnlon/spam-1)/866 | Simple CPU simulation built using Logism Evolution and including and Assembler build using google sheets |
| 9 | 4 | 0 | 16 years ago | [jtag](https://github.com/freecores/jtag)/867 | JTAG Test Access Port (TAP) |
| 9 | 3 | 0 | 7 months ago | [rtcclock](https://github.com/ZipCPU/rtcclock)/868 | A Real Time Clock core for FPGA's |
| 9 | 1 | 0 | 3 years ago | [ice40-toys-and-examples](https://github.com/brandonpelfrey/ice40-toys-and-examples)/869 | Some toy stuff I made while learning Verilog/FPGAs/Ice40 Toolchain |
| 9 | 1 | 0 | 5 years ago | [VerilogCogs](https://github.com/Cognoscan/VerilogCogs)/870 | Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun. |
| 9 | 142 | 0 | 4 years ago | [ece4750-tut4-verilog](https://github.com/cornell-ece4750/ece4750-tut4-verilog)/871 | ECE 4750 Tutorial 4: Verilog Hardware Description Language |
| 9 | 3 | 8 | 1 year, 10 months ago | [automatic-chainsaw](https://github.com/disaderp/automatic-chainsaw)/872 | A custom 16-bit computer |
| 9 | 3 | 0 | 1 year, 7 months ago | [MIPS-V](https://github.com/Lyncien/MIPS-V)/873 | ÁªÑÊàêÂéüÁêÜËØæÁ®ãÂÆûÈ™åÔºöMIPS ÊµÅÊ∞¥Á∫øCPUÔºåÂÆûÁé∞36Êù°Êåá‰ª§ÔºåËΩ¨ÂèëÔºåÂÜíÈô©Ê£ÄÊµã |
| 9 | 0 | 0 | 2 months ago | [ulx3s_examples](https://github.com/lawrie/ulx3s_examples)/874 | Example Verilog code for Ulx3s |
| 9 | 1 | 0 | Unknown | [XNORNet4FPGA](https://github.com/wanganran/XNORNet4FPGA)/875 | XNOR-Net inference on low-power IGLOO FPGA using Chisel |
| 9 | 2 | 0 | Unknown | [stargate](https://github.com/stargate-team/stargate)/876 | StarGate is a programming and runtime framework for enabing easy and efficient deployment of various accerators. |
| 9 | 2 | 0 | Unknown | [Single-Cycle-MIPS](https://github.com/kavinr/Single-Cycle-MIPS)/877 | Single Cycle MIPS Implementation in Verilog |
| 9 | 0 | 1 | Unknown | [oram](https://github.com/kwonalbert/oram)/878 | Recursive unified ORAM |
| 9 | 3 | 0 | Unknown | [HDLBits_Practice_verilog](https://github.com/M-HHH/HDLBits_Practice_verilog)/879 | This is a practice of verilog coding  |
| 9 | 7 | 6 | Unknown | [pifo-hardware](https://github.com/programmable-scheduling/pifo-hardware)/880 | None |
| 9 | 0 | 0 | Unknown | [VerilogTIS100](https://github.com/Cognoscan/VerilogTIS100)/881 | Implementation of the TIS-100 Tessellated Intelligence System. |
| 9 | 3 | 0 | Unknown | [NetUP_Dual_Universal_CI-fpga](https://github.com/aospan/NetUP_Dual_Universal_CI-fpga)/882 | VHDL NetUP Universal Dual DVB-CI FPGA firmware |
| 9 | 9 | 0 | Unknown | [netv_fpga_hdmi_overlay](https://github.com/bnewbold/netv_fpga_hdmi_overlay)/883 | Mirror of NeTV FPGA Verilog Code |
| 9 | 2 | 0 | 6 months ago | [ulx3s_zx81](https://github.com/lawrie/ulx3s_zx81)/884 | ZX80/81 implementation for the Ulx3s |
| 9 | 3 | 0 | 2 years ago | [xdcom](https://github.com/kailiuXD/xdcom)/885 | This is a demo for still image compression application |
| 9 | 7 | 0 | 18 days ago | [general-cores](https://github.com/lnls-dig/general-cores)/886 | general-cores |
| 9 | 2 | 1 | 9 months ago | [verilog](https://github.com/webfpga/verilog)/887 | Verilog Examples and WebFPGA Standard Library |
| 9 | 3 | 2 | 1 year, 11 months ago | [TDC](https://github.com/RuiMachado39/TDC)/888 | Verilog implementation of a tapped delay line TDC |
| 9 | 2 | 0 | 1 year, 25 days ago | [yoloRISC](https://github.com/gsomlo/yoloRISC)/889 | A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga |
| 9 | 9 | 0 | 3 years ago | [AXI_BFM](https://github.com/ptracton/AXI_BFM)/890 | AXI4 BFM in Verilog |
| 9 | 7 | 1 | 6 years ago | [apbi2c](https://github.com/freecores/apbi2c)/891 | APB to I2C |
| 9 | 1 | 0 | 1 year, 10 months ago | [VerilogSHA256Miner](https://github.com/JeremyV2014/VerilogSHA256Miner)/892 | Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board. |
| 9 | 6 | 1 | 2 years ago | [AX301](https://github.com/alinxalinx/AX301)/893 | AX301 |
| 9 | 11 | 0 | 1 year, 10 months ago | [CurriculumDesign-PrinciplesOfComputerOrganization](https://github.com/Tephracc/CurriculumDesign-PrinciplesOfComputerOrganization)/894 | Âçé‰∏≠ÁßëÊäÄÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫15Á∫ßËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜËØæÁ®ãËÆæËÆ°ÔºåÂàÜÂà´Áî®logisimÂíåVerilogÂÆûÁé∞ÁÆÄÂçïCPU |
| 9 | 0 | 0 | 6 years ago | [all_spark_cube](https://github.com/chadharrington/all_spark_cube)/895 | All files related to the All Spark Cube built by Adaptive Computing and friends |
| 9 | 5 | 0 | 7 years ago | [verilog-pong](https://github.com/yzheng624/verilog-pong)/896 | Pong on an FPGA in Verilog. |
| 9 | 5 | 0 | 4 years ago | [FPGA_FM_transmitter](https://github.com/marsohod4you/FPGA_FM_transmitter)/897 | Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III. |
| 9 | 4 | 0 | 2 years ago | [A2](https://github.com/impedimentToProgress/A2)/898 | None |
| 9 | 4 | 0 | 7 years ago | [xula-lib-verilog](https://github.com/romovs/xula-lib-verilog)/899 | Collection of helper modules for XuLA-200 FPGA development board written in Verilog-2001. |
| 9 | 1 | 0 | 2 years ago | [curso-verilog.v](https://github.com/jjchico/curso-verilog.v)/900 | None |
| 9 | 8 | 0 | 3 years ago | [ft232h-core](https://github.com/xiedidan/ft232h-core)/901 | None |
| 9 | 2 | 0 | a month ago | [OpenPhySyn](https://github.com/scale-lab/OpenPhySyn)/902 | EDA physical synthesis optimization kit |
| 9 | 7 | 0 | 9 months ago | [digital_lab](https://github.com/KorotkiyEugene/digital_lab)/903 | Laboratory works for digital electronics course in Kyiv Polytechnic Institute, Department of Design of Electronic Digital Equipment, Electronics faculty |
| 9 | 7 | 1 | 3 days ago | [NandFlashController](https://github.com/cjhonlyone/NandFlashController)/904 | AXI Interface Nand Flash Controller (Sync mode) |
| 9 | 5 | 0 | 5 years ago | [Simple-32bit-ALU-Design](https://github.com/bobmshannon/Simple-32bit-ALU-Design)/905 | A simple, working, 32-bit ALU design. |
| 9 | 1 | 2 | 1 year, 6 months ago | [Nirah](https://github.com/AaronKel/Nirah)/906 | Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verification of verilog systems. |
| 9 | 2 | 0 | 1 year, 10 months ago | [mips-pipeline](https://github.com/melzareix/mips-pipeline)/907 | Mips Pipeline Processor |
| 9 | 0 | 1 | 5 years ago | [novena-spi-romulator](https://github.com/bunnie/novena-spi-romulator)/908 | SPI romulator |
| 9 | 1 | 1 | 7 years ago | [uart_dpi](https://github.com/rdiez/uart_dpi)/909 | DPI module for UART-based console interaction with Verilator simulations |
| 9 | 1 | 0 | 4 months ago | [CPU_start_from_0](https://github.com/luyufan498/CPU_start_from_0)/910 | ‰ªéÈõ∂ÂºÄÂßãËÆæËÆ°‰∏Ä‰∏™CPU   (Verilog) |
| 8 | 1 | 0 | 2 years ago | [computer_architecture_class](https://github.com/sathibault/computer_architecture_class)/911 | Resources from my class on computer architecture design |
| 8 | 1 | 0 | 7 years ago | [rc4-prbs](https://github.com/Groundworkstech/rc4-prbs)/912 | A Verilog open-source implementation of a RC4 encryption algorigthm using a pseudorandom binary sequence (PRBS) for FPGA synthesis. |
| 8 | 5 | 0 | 3 years ago | [axi-ddr3](https://github.com/kdurant/axi-ddr3)/913 | Â≠¶‰π†AXIÊé•Âè£Ôºå‰ª•Âèäxilinx DDR3 IP‰ΩøÁî® |
| 8 | 3 | 2 | 2 years ago | [tinyAES](https://github.com/siamumar/tinyAES)/914 | None |
| 8 | 0 | 0 | 1 year, 9 months ago | [flapga-mario](https://github.com/howardlau1999/flapga-mario)/915 | FlaPGA Mario - A flappy-bird like video game implemented in Verilog for Basys3 |
| 8 | 2 | 0 | 2 years ago | [HUST-Verilog-Labs](https://github.com/zxc479773533/HUST-Verilog-Labs)/916 | HUST Verilog Labs 2018 and Digital logic labs 2018 |
| 8 | 5 | 0 | 2 years ago | [ps2](https://github.com/freecores/ps2)/917 | PS2 interface |
| 8 | 3 | 0 | 11 years ago | [vlsi681spring09](https://github.com/GregMefford/vlsi681spring09)/918 | Class Project for 681 VLSI System Design Course at The University of Cincinnati, Spring 2009 |
| 8 | 6 | 0 | 9 months ago | [Amber-Marsohod2](https://github.com/marsohod4you/Amber-Marsohod2)/919 | Port of Amber ARM Core project to Marsohod2 platform |
| 8 | 8 | 0 | 1 year, 10 months ago | [SoC-Design-DDR3-Controller](https://github.com/funannoka/SoC-Design-DDR3-Controller)/920 | DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog |
| 8 | 1 | 0 | 10 years ago | [adat-verilog](https://github.com/bendyer/adat-verilog)/921 | Altera Cyclone FPGA cores for dealing with ADAT I/O, written in Verilog. |
| 8 | 1 | 0 | 1 year, 8 months ago | [cpld-6502](https://github.com/Arlet/cpld-6502)/922 | 6502 CPU in 4 small CPLDs |
| 8 | 2 | 0 | 5 years ago | [UART_ECHO](https://github.com/ptracton/UART_ECHO)/923 | Verilog UART FIFO that will just echo back characters.  Useful for testing the communications path. |
| 8 | 2 | 2 | 2 years ago | [protohdl](https://github.com/azonenberg/protohdl)/924 | Streaming FPGA/ASIC code generator for Google Protocol Buffers. |
| 8 | 1 | 1 | 3 years ago | [Chip-Design](https://github.com/SeniorProject-2016/Chip-Design)/925 | Design and Verification of a Complete Application Specific Integrated Circuit |
| 8 | 8 | 3 | 18 days ago | [Archie_MiSTer](https://github.com/MiSTer-devel/Archie_MiSTer)/926 | Acorn Archimedes for MiSTer |
| 8 | 1 | 0 | 4 years ago | [i2cmon](https://github.com/jhallen/i2cmon)/927 | FPGA-based I2C to RS-232 serial converter / bus monitor |
| 8 | 4 | 0 | 3 years ago | [CPUonFPGA](https://github.com/gmish27/CPUonFPGA)/928 | It's a basic computer designed using VERILOG on XILINX FPGA architecture. |
| 9 | 6 | 0 | 5 years ago | [Ethernet-communication-VHDL](https://github.com/nimazad/Ethernet-communication-VHDL)/929 | FPGA implementation of Real-time Ethernet communication using RMII Interface |
| 8 | 3 | 0 | 3 years ago | [Rocket-Chip](https://github.com/riscveval/Rocket-Chip)/930 | None |
| 8 | 2 | 0 | 1 year, 9 months ago | [mini16_cpu](https://github.com/miya4649/mini16_cpu)/931 | Very small and high performance CPU |
| 8 | 0 | 0 | 8 months ago | [MiSTerTutorial](https://github.com/SKuRGe911/MiSTerTutorial)/932 | MiSTer Tutorial |
| 8 | 2 | 0 | 2 years ago | [SpartanMini](https://github.com/jonthomasson/SpartanMini)/933 | A flexible, simple, yet powerful FPGA development board. |
| 8 | 3 | 1 | 10 days ago | [KWS-SoC](https://github.com/IA-C-Lab-Fudan/KWS-SoC)/934 | This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform. |
| 8 | 8 | 0 | 5 years ago | [Multiported-RAM](https://github.com/AmeerAbdelhadi/Multiported-RAM)/935 | Modular Multi-ported SRAM-based Memory |
| 8 | 2 | 0 | 2 years ago | [v8cpu](https://github.com/vsergeev/v8cpu)/936 | v8cpu is a simple multi-cycle von Neumann architecture 8-bit CPU in under 500 lines of Verilog. |
| 8 | 2 | 1 | 2 years ago | [sigma](https://github.com/hatimak/sigma)/937 | None |
| 8 | 5 | 1 | 2 years ago | [FPGA-edge_detect](https://github.com/stratoes/FPGA-edge_detect)/938 | Nexys 4 DDR Artix-7 |
| 8 | 2 | 0 | 6 years ago | [cpu](https://github.com/travisg/cpu)/939 | fpga based cpu hackery |
| 8 | 0 | 0 | 8 months ago | [ctf-writeups](https://github.com/braindead/ctf-writeups)/940 | My CTF writeups |
| 8 | 3 | 0 | 8 years ago | [GestureRecognition_Verilog](https://github.com/zEko/GestureRecognition_Verilog)/941 | Identifies ASL Hand Gesture for numbers using image processing in verilog |
| 8 | 0 | 0 | 5 years ago | [Pulse-Width-Modulation-IP](https://github.com/andrade824/Pulse-Width-Modulation-IP)/942 | A PWM Module IP core written in Verilog, along with a firmware driver (developed for the Zynq-7000 Programmable SoC) |
| 8 | 8 | 0 | 5 years ago | [unambiguous-encapsulation](https://github.com/mossmann/unambiguous-encapsulation)/943 | experiments relating to the encapsulation of data within other data |
| 8 | 9 | 0 | 8 years ago | [minimig_tc64](https://github.com/cnvogelg/minimig_tc64)/944 | MiniMig for TurboChameleon64 |
| 8 | 2 | 0 | 3 years ago | [GlitchHammer](https://github.com/hedgeberg/GlitchHammer)/945 | A custom coprocessor and SoC for hardware security experiments in electronics. |
| 8 | 3 | 0 | 1 year, 16 days ago | [CortexM3_SoC](https://github.com/tianjin95/CortexM3_SoC)/946 | None |
| 8 | 5 | 0 | 5 years ago | [utrasound_mobile_fpga](https://github.com/takeshineshiro/utrasound_mobile_fpga)/947 | fpga for  utrasound mobile  device  |
| 8 | 6 | 0 | 5 months ago | [fpga-workshop](https://github.com/ranzbak/fpga-workshop)/948 | Workshop that is going to be given together with the UPduino dev board |
| 8 | 6 | 0 | 1 year, 3 months ago | [AD9361_TX_MSK](https://github.com/Grootzz/AD9361_TX_MSK)/949 | A project demonstrate how to config ad9361 to TX mode and how to transmit MSK |
| 8 | 2 | 0 | 8 years ago | [Verilog-Spectrum-Analyzer](https://github.com/nhandyal/Verilog-Spectrum-Analyzer)/950 | FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board. |
| 8 | 1 | 0 | a month ago | [32BIT-MIPS-CPU](https://github.com/zYeoman/32BIT-MIPS-CPU)/951 | Use Verilog |
| 8 | 1 | 0 | 4 years ago | [Bresenham-Line-Drawing-Algorithm](https://github.com/kavinr/Bresenham-Line-Drawing-Algorithm)/952 | Verilog implementation of Bresenham's line drawing algorithm.  |
| 8 | 0 | 1 | 3 years ago | [mawg](https://github.com/rossmacarthur/mawg)/953 | Modulation and Arbitrary Waveform Generator |
| 8 | 7 | 0 | 2 years ago | [Viterbi-Decoder-in-Verilog](https://github.com/jfoshea/Viterbi-Decoder-in-Verilog)/954 | An efficient implementation of the Viterbi decoding algorithm in Verilog |
| 8 | 3 | 0 | 3 years ago | [ml-ahb-gen](https://github.com/rbarzic/ml-ahb-gen)/955 | A Verilog AMBA AHB Multilayer interconnect generator |
| 8 | 3 | 0 | 1 year, 6 months ago | [Atari7800_MiSTer](https://github.com/Kitrinx/Atari7800_MiSTer)/956 | Atari 7800 for MiSTer |
| 8 | 3 | 0 | 18 years ago | [wb_dma](https://github.com/freecores/wb_dma)/957 | WISHBONE DMA/Bridge IP Core |
| 8 | 3 | 0 | 2 years ago | [sdio-device](https://github.com/CospanDesign/sdio-device)/958 | None |
| 8 | 1 | 0 | 4 years ago | [i2c-eeprom](https://github.com/mcgodfrey/i2c-eeprom)/959 | Controller for i2c EEPROM chip in Verilog for Mojo FPGA board |
| 8 | 0 | 1 | 3 months ago | [jtcontra](https://github.com/jotego/jtcontra)/960 | FPGA conversion of KONAMI's Contra PCB hardware |
| 8 | 0 | 1 | 1 year, 4 months ago | [SoC_CNN](https://github.com/CodeNameGrapefruit/SoC_CNN)/961 | Convolutional Neural Network Implemented in Verilog for System on Chip  |
| 8 | 5 | 0 | 1 year, 1 month ago | [verilog-divider](https://github.com/risclite/verilog-divider)/962 | a super-simple pipelined verilog divider. flexible to define stages |
| 8 | 1 | 0 | 2 years ago | [joker-tv-fpga](https://github.com/aospan/joker-tv-fpga)/963 | Joker TV (USB) FPGA verilog/vhdl code |
| 8 | 2 | 0 | 4 months ago | [CNNAF-CNN-Accelerator](https://github.com/eda-lab/CNNAF-CNN-Accelerator)/964 | CNN-Accelerator based on FPGA developed by verilog HDL.  |
| 8 | 4 | 0 | 1 year, 7 months ago | [Computer-Organization-and-Architecture-LAB](https://github.com/vedic-partap/Computer-Organization-and-Architecture-LAB)/965 | Solution to COA LAB Assgn, IIT Kharagpur |
| 8 | 0 | 0 | 1 year, 11 months ago | [tiny_soc](https://github.com/lawrie/tiny_soc)/966 | Picorv32 SoC on the TinyFPGA BX,  for games etc. |
| 8 | 5 | 0 | 2 years ago | [FIFO_-asynchronous](https://github.com/zhangkunming0216/FIFO_-asynchronous)/967 | ÂºÇÊ≠•FIFOÁöÑÂÜÖÈÉ®ÂÆûÁé∞ |
| 8 | 2 | 0 | 3 years ago | [sp-i586](https://github.com/lmEshoo/sp-i586)/968 | soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk contained in the SPI flash. |
| 8 | 4 | 0 | 4 years ago | [mmuart](https://github.com/freecores/mmuart)/969 | Simple RS232 UART |
| 8 | 5 | 1 | 2 years ago | [M2GL025-Creative-Board](https://github.com/RISCV-on-Microsemi-FPGA/M2GL025-Creative-Board)/970 | Igloo2 M2GL025 Creative Development Board |
| 8 | 1 | 0 | 2 months ago | [core_usb_uart](https://github.com/ultraembedded/core_usb_uart)/971 | USB serial device (CDC-ACM) |
| 8 | 2 | 0 | 5 months ago | [wbpwmaudio](https://github.com/ZipCPU/wbpwmaudio)/972 | A wishbone controlled PWM (audio) controller |
| 8 | 1 | 0 | 11 years ago | [nova](https://github.com/freecores/nova)/973 | H.264/AVC Baseline Decoder |
| 8 | 0 | 0 | 8 months ago | [JK-FLIPFLOP](https://github.com/UndefeatedSunny/JK-FLIPFLOP)/974 | None |
| 8 | 1 | 0 | 3 years ago | [netv2-fpga-hdcp-engine](https://github.com/bunnie/netv2-fpga-hdcp-engine)/975 | HDCP cipher engine for the NeTV2 FPGA |
| 8 | 3 | 0 | 4 years ago | [riffa2](https://github.com/promach/riffa2)/976 | Full duplex version of https://github.com/KastnerRG/riffa/issues/30 |
| 8 | 8 | 3 | 2 years ago | [Chips-Demo](https://github.com/dawsonjon/Chips-Demo)/977 | Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server. |
| 8 | 1 | 0 | 2 years ago | [SystemVerilog-Implementation-of-DDR3-Controller](https://github.com/alice820621/SystemVerilog-Implementation-of-DDR3-Controller)/978 | The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a predefined DDR3 memory. Successful design verification is achieved via a specialized test bench and connected to provided AHB by a SystemVerilog interface. |
| 8 | 2 | 0 | 5 years ago | [ECG-feature-extraction-using-DWT](https://github.com/dwaipayanBiswas/ECG-feature-extraction-using-DWT)/979 | Haar wavelet based Discrete wavelet transform for ECG feature extraction in Verilog |
| 8 | 2 | 0 | 3 years ago | [SimMIPS](https://github.com/jackyangNJ/SimMIPS)/980 | a MIPS-based embedded system on FPGA |
| 8 | 4 | 0 | 4 years ago | [Verilog-Single-Cycle-Processor](https://github.com/hxing9974/Verilog-Single-Cycle-Processor)/981 | Verilog |
| 8 | 2 | 0 | 2 years ago | [Ice40JupiterAce](https://github.com/hoglet67/Ice40JupiterAce)/982 | Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce) |
| 8 | 2 | 0 | 9 years ago | [virtexsquared](https://github.com/teamdragonforce/virtexsquared)/983 | 18-545 project: ARM-like SoC |
| 8 | 4 | 0 | 5 years ago | [adsb_cape](https://github.com/emeb/adsb_cape)/984 | None |
| 8 | 2 | 1 | 11 months ago | [sd_device](https://github.com/fusesoc/sd_device)/985 | SD device emulator from ProjectVault |
| 7 | 5 | 1 | 5 years ago | [8PointDCT_Verilog](https://github.com/viralgokani/8PointDCT_Verilog)/986 | Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algorithms have been proposed over the last couple of decades to reduce the number of computations and memory requirements involved in the DCT computation algorithm. One of the algorithms is implemented here using Verilog HDL. |
| 8 | 2 | 0 | 4 years ago | [GuitarHeroFFE](https://github.com/mitchgu/GuitarHeroFFE)/987 | Guitar Hero: Fast Fourier Edition. An MIT 6.111 final project that uses the power of the FPGA to play guitar hero with real guitars. |
| 8 | 3 | 0 | 8 months ago | [cpu_gs132](https://github.com/FlyGoat/cpu_gs132)/988 | Verilog code of Loongson's GS132 core |
| 8 | 1 | 1 | 1 year, 10 months ago | [32-bit-Multicycle-CPU](https://github.com/johnc219/32-bit-Multicycle-CPU)/989 | Verilog Implementation of a 32-bit Multicycle CPU |
| 8 | 1 | 0 | 2 years ago | [Design-and-Verification-of-Nand-Flash-Memory-Controller](https://github.com/manjushpv/Design-and-Verification-of-Nand-Flash-Memory-Controller)/990 | - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash).‚Ä® - Implemented operations : Controller Reset, Memory Erase, Program Page and Page Read.‚Ä® - Functional Verification of DUT : Test Plan, Environment Setup, Constraint Randomization, Corner test cases covered.‚Ä® - Programming Language : SystemVerilog |
| 8 | 5 | 0 | 3 years ago | [LMS-Adaptive-filter](https://github.com/DexWen/LMS-Adaptive-filter)/991 | LMS-Adaptive Filter implement using verilog and Matlab |
| 8 | 1 | 0 | 4 years ago | [FACE](https://github.com/monotone-RK/FACE)/992 | FACE: Fast and Customizable Sorting Accelerator |
| 8 | 4 | 1 | 4 years ago | [sram](https://github.com/bangonkali/sram)/993 | Simple sram controller in verilog. |
| 8 | 3 | 0 | 4 years ago | [selen](https://github.com/Zhikharev/selen)/994 | SoC based on RISC V ISA |
| 8 | 6 | 0 | 7 years ago | [ddr3_sdram](https://github.com/freecores/ddr3_sdram)/995 | DDR3 SDRAM controller |
| 8 | 6 | 0 | 5 years ago | [fpga-signal-generator](https://github.com/UA3MQJ/fpga-signal-generator)/996 | FPGA based signal generator |
| 8 | 8 | 0 | 3 years ago | [polyphase_filter_prj](https://github.com/HeLiangHIT/polyphase_filter_prj)/997 | ËΩØ‰ª∂Êó†Á∫øÁîµËØæËÆæÔºöÂ§öÁõ∏Êª§Ê≥¢Âô®ÁöÑÂéüÁêÜ„ÄÅÂÆûÁé∞ÂèäÂÖ∂Â∫îÁî®Ôºå‰ªéÈááÊ†∑ÁéáÂèòÊç¢„ÄÅÂ§öÁõ∏Êª§Ê≥¢Âô®ÁªìÊûÑÂà∞‰ø°ÈÅìÂåñÊî∂ÂèëÊú∫Â∫îÁî®ÈÉΩÊúâmatlab‰ªãÁªçÂíåFPGA‰ªøÁúüÁªìÊûúÔºåÂê´Á≠îËæ©PPT„ÄÅÂ≠¶‰π†Á¨îËÆ∞Âíå‰∏™‰∫∫ÊÄªÁªì„ÄÇ |
| 8 | 8 | 0 | 2 years ago | [FPGA_SM4](https://github.com/raymondrc/FPGA_SM4)/998 | FPGA implementation of Chinese SM4 encryption algorithm. |
| 8 | 1 | 0 | 3 years ago | [gsoc-museum-edsac](https://github.com/librecores/gsoc-museum-edsac)/999 | GSoC 2017: Museum on FPGA - EDSAC |
| 8 | 0 | 0 | 1 year, 10 months ago | [ulx3s](https://github.com/daveshah1/ulx3s)/1000 | None |