<profile>

<section name = "Vivado HLS Report for 'pooling2d_cl_array_array_ap_fixed_16u_config9_s'" level="0">
<item name = "Date">Thu Oct 14 16:41:12 2021
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.375 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5816, 5816, 29.080 us, 29.080 us, 5816, 5816, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s_fu_1403">reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s, 1, 1, 5.000 ns, 5.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ReadInputHeight_ReadInputWidth">5814, 5814, 55, 48, 1, 121, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 195, -</column>
<column name="FIFO">0, -, 384, 1216, -</column>
<column name="Instance">-, -, 37, 84, -</column>
<column name="Memory">0, -, 2, 2, -</column>
<column name="Multiplexer">-, -, -, 850, -</column>
<column name="Register">-, -, 512, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s_fu_1403">reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s, 0, 0, 37, 84, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="pool_table_height10_U">pooling2d_cl_array_array_ap_fixed_16u_config9_s_pool_tabldEe, 0, 1, 1, 0, 11, 1, 1, 11</column>
<column name="pool_table_width11_U">pooling2d_cl_array_array_ap_fixed_16u_config9_s_pool_tabldEe, 0, 1, 1, 0, 11, 1, 1, 11</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="data_window_0_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_10_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_11_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_12_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_13_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_14_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_15_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_16_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_17_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_18_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_19_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_1_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_20_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_21_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_22_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_23_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_24_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_25_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_26_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_27_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_28_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_29_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_2_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_30_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_31_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_32_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_33_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_34_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_35_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_36_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_37_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_38_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_39_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_3_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_40_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_41_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_42_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_43_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_44_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_45_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_46_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_47_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_48_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_49_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_4_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_50_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_51_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_52_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_53_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_54_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_55_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_56_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_57_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_58_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_59_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_5_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_60_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_61_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_62_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_63_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_6_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_7_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_8_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
<column name="data_window_9_V_V_fifo_U">0, 6, 0, -, 10, 3, 30</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln142_1_fu_1437_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln142_fu_1417_p2">+, 0, 0, 15, 7, 1</column>
<column name="filt_mask_V_fu_1497_p2">+, 0, 0, 12, 3, 1</column>
<column name="i_iw_fu_1523_p2">+, 0, 0, 13, 4, 1</column>
<column name="and_ln88_fu_1481_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state56_pp0_stage6_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_2326">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_2697">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4327">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4331">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4335">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4339">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4343">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4347">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4351">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4355">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4359">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4363">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4367">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4371">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4375">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4379">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op363_write_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op365_write_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op367_write_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op369_write_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op491_read_state7">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op345">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op795">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln142_fu_1411_p2">icmp, 0, 0, 11, 7, 4</column>
<column name="icmp_ln143_fu_1423_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln879_fu_1517_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln88_1_fu_1476_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln88_2_fu_1457_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln88_fu_1451_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln895_fu_1511_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage4_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage5_iter0">or, 0, 0, 2, 1, 1</column>
<column name="select_ln81_1_fu_1443_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln81_2_fu_1471_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln81_fu_1429_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln88_fu_1503_p3">select, 0, 0, 3, 1, 3</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">221, 51, 1, 51</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_h_idx_assign_phi_fu_1385_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_1374_p4">9, 2, 7, 14</column>
<column name="ap_phi_mux_wp_idx_phi_fu_1396_p4">9, 2, 4, 8</column>
<column name="data_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_10_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_11_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_12_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_13_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_14_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_15_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_8_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_9_V_blk_n">9, 2, 1, 2</column>
<column name="h_idx_assign_reg_1381">9, 2, 4, 8</column>
<column name="indvar_flatten_reg_1370">9, 2, 7, 14</column>
<column name="pool_window_0_V_fu_548">65, 16, 7, 112</column>
<column name="pool_window_1_V_fu_544">65, 16, 7, 112</column>
<column name="pool_window_2_V_fu_540">65, 16, 7, 112</column>
<column name="pool_window_3_V_fu_536">65, 16, 7, 112</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_10_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_11_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_12_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_13_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_14_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_15_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_8_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_9_V_blk_n">9, 2, 1, 2</column>
<column name="wp_idx_reg_1392">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln142_reg_3216">7, 0, 7, 0</column>
<column name="ap_CS_fsm">50, 0, 50, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="h_idx_assign_reg_1381">4, 0, 4, 0</column>
<column name="i_iw_reg_3281">4, 0, 4, 0</column>
<column name="icmp_ln142_reg_3212">1, 0, 1, 0</column>
<column name="icmp_ln143_reg_3221">1, 0, 1, 0</column>
<column name="icmp_ln879_reg_3277">1, 0, 1, 0</column>
<column name="icmp_ln879_reg_3277_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln88_2_reg_3244">1, 0, 1, 0</column>
<column name="icmp_ln88_reg_3239">1, 0, 1, 0</column>
<column name="icmp_ln895_reg_3273">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_1370">7, 0, 7, 0</column>
<column name="pool_table_height10_load_reg_3259">1, 0, 1, 0</column>
<column name="pool_table_width11_load_reg_3264">1, 0, 1, 0</column>
<column name="pool_window_0_V_fu_548">7, 0, 16, 9</column>
<column name="pool_window_1_V_fu_544">7, 0, 16, 9</column>
<column name="pool_window_2_V_fu_540">7, 0, 16, 9</column>
<column name="pool_window_3_V_fu_536">7, 0, 16, 9</column>
<column name="select_ln81_1_reg_3233">4, 0, 4, 0</column>
<column name="select_ln81_reg_3226">4, 0, 4, 0</column>
<column name="select_ln88_reg_3269">3, 0, 3, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_V_16_reg_3286">3, 0, 3, 0</column>
<column name="tmp_V_17_reg_3291">3, 0, 3, 0</column>
<column name="tmp_V_18_reg_3296">3, 0, 3, 0</column>
<column name="tmp_V_19_reg_3301">3, 0, 3, 0</column>
<column name="tmp_V_20_reg_3306">3, 0, 3, 0</column>
<column name="tmp_V_21_reg_3311">3, 0, 3, 0</column>
<column name="tmp_V_22_reg_3316">3, 0, 3, 0</column>
<column name="tmp_V_23_reg_3321">3, 0, 3, 0</column>
<column name="tmp_V_24_reg_3326">3, 0, 3, 0</column>
<column name="tmp_V_25_reg_3331">3, 0, 3, 0</column>
<column name="tmp_V_26_reg_3336">3, 0, 3, 0</column>
<column name="tmp_V_27_reg_3341">3, 0, 3, 0</column>
<column name="tmp_V_28_reg_3346">3, 0, 3, 0</column>
<column name="tmp_V_29_reg_3351">3, 0, 3, 0</column>
<column name="tmp_V_30_reg_3356">3, 0, 3, 0</column>
<column name="tmp_V_31_reg_3361">3, 0, 3, 0</column>
<column name="tmp_V_32_reg_3366">3, 0, 3, 0</column>
<column name="tmp_V_33_reg_3371">3, 0, 3, 0</column>
<column name="tmp_V_34_reg_3376">3, 0, 3, 0</column>
<column name="tmp_V_35_reg_3381">3, 0, 3, 0</column>
<column name="tmp_V_36_reg_3386">3, 0, 3, 0</column>
<column name="tmp_V_37_reg_3391">3, 0, 3, 0</column>
<column name="tmp_V_38_reg_3396">3, 0, 3, 0</column>
<column name="tmp_V_39_reg_3401">3, 0, 3, 0</column>
<column name="tmp_V_40_reg_3406">3, 0, 3, 0</column>
<column name="tmp_V_41_reg_3411">3, 0, 3, 0</column>
<column name="tmp_V_42_reg_3416">3, 0, 3, 0</column>
<column name="tmp_V_43_reg_3421">3, 0, 3, 0</column>
<column name="tmp_V_44_reg_3426">3, 0, 3, 0</column>
<column name="tmp_V_45_reg_3431">3, 0, 3, 0</column>
<column name="tmp_V_46_reg_3436">3, 0, 3, 0</column>
<column name="tmp_V_47_reg_3441">3, 0, 3, 0</column>
<column name="tmp_V_48_reg_3446">3, 0, 3, 0</column>
<column name="tmp_V_49_reg_3451">3, 0, 3, 0</column>
<column name="tmp_V_50_reg_3456">3, 0, 3, 0</column>
<column name="tmp_V_51_reg_3461">3, 0, 3, 0</column>
<column name="tmp_V_52_reg_3466">3, 0, 3, 0</column>
<column name="tmp_V_53_reg_3471">3, 0, 3, 0</column>
<column name="tmp_V_54_reg_3476">3, 0, 3, 0</column>
<column name="tmp_V_55_reg_3481">3, 0, 3, 0</column>
<column name="tmp_V_56_reg_3486">3, 0, 3, 0</column>
<column name="tmp_V_57_reg_3491">3, 0, 3, 0</column>
<column name="tmp_V_58_reg_3496">3, 0, 3, 0</column>
<column name="tmp_V_59_reg_3501">3, 0, 3, 0</column>
<column name="tmp_V_60_reg_3506">3, 0, 3, 0</column>
<column name="tmp_V_61_reg_3511">3, 0, 3, 0</column>
<column name="tmp_V_62_reg_3516">3, 0, 3, 0</column>
<column name="tmp_V_63_reg_3521">3, 0, 3, 0</column>
<column name="tmp_V_64_reg_3526">3, 0, 3, 0</column>
<column name="tmp_V_65_reg_3531">3, 0, 3, 0</column>
<column name="tmp_V_66_reg_3536">3, 0, 3, 0</column>
<column name="tmp_V_67_reg_3541">3, 0, 3, 0</column>
<column name="tmp_V_68_reg_3546">3, 0, 3, 0</column>
<column name="tmp_V_69_reg_3551">3, 0, 3, 0</column>
<column name="tmp_V_70_reg_3556">3, 0, 3, 0</column>
<column name="tmp_V_71_reg_3561">3, 0, 3, 0</column>
<column name="tmp_V_72_reg_3566">3, 0, 3, 0</column>
<column name="tmp_V_73_reg_3571">3, 0, 3, 0</column>
<column name="tmp_V_74_reg_3576">3, 0, 3, 0</column>
<column name="tmp_V_75_reg_3581">3, 0, 3, 0</column>
<column name="tmp_V_76_reg_3586">3, 0, 3, 0</column>
<column name="tmp_V_77_reg_3591">3, 0, 3, 0</column>
<column name="tmp_V_78_reg_3596">3, 0, 3, 0</column>
<column name="tmp_V_79_reg_3601">3, 0, 3, 0</column>
<column name="tmp_data_0_V_4_reg_3606">12, 0, 12, 0</column>
<column name="tmp_data_10_V_3_reg_3656">12, 0, 12, 0</column>
<column name="tmp_data_11_V_3_reg_3661">12, 0, 12, 0</column>
<column name="tmp_data_12_V_3_reg_3666">12, 0, 12, 0</column>
<column name="tmp_data_13_V_3_reg_3671">12, 0, 12, 0</column>
<column name="tmp_data_14_V_3_reg_3676">12, 0, 12, 0</column>
<column name="tmp_data_15_V_3_reg_3681">12, 0, 12, 0</column>
<column name="tmp_data_1_V_4_reg_3611">12, 0, 12, 0</column>
<column name="tmp_data_2_V_4_reg_3616">12, 0, 12, 0</column>
<column name="tmp_data_3_V_4_reg_3621">12, 0, 12, 0</column>
<column name="tmp_data_4_V_4_reg_3626">12, 0, 12, 0</column>
<column name="tmp_data_5_V_4_reg_3631">12, 0, 12, 0</column>
<column name="tmp_data_6_V_4_reg_3636">12, 0, 12, 0</column>
<column name="tmp_data_7_V_4_reg_3641">12, 0, 12, 0</column>
<column name="tmp_data_8_V_4_reg_3646">12, 0, 12, 0</column>
<column name="tmp_data_9_V_4_reg_3651">12, 0, 12, 0</column>
<column name="wp_idx_reg_1392">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config9&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config9&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config9&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config9&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config9&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config9&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config9&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config9&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config9&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config9&gt;, return value</column>
<column name="data_V_data_0_V_dout">in, 3, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_empty_n">in, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_read">out, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_1_V_dout">in, 3, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_empty_n">in, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_read">out, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_2_V_dout">in, 3, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_empty_n">in, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_read">out, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_3_V_dout">in, 3, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_empty_n">in, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_read">out, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_4_V_dout">in, 3, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_4_V_empty_n">in, 1, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_4_V_read">out, 1, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_5_V_dout">in, 3, ap_fifo, data_V_data_5_V, pointer</column>
<column name="data_V_data_5_V_empty_n">in, 1, ap_fifo, data_V_data_5_V, pointer</column>
<column name="data_V_data_5_V_read">out, 1, ap_fifo, data_V_data_5_V, pointer</column>
<column name="data_V_data_6_V_dout">in, 3, ap_fifo, data_V_data_6_V, pointer</column>
<column name="data_V_data_6_V_empty_n">in, 1, ap_fifo, data_V_data_6_V, pointer</column>
<column name="data_V_data_6_V_read">out, 1, ap_fifo, data_V_data_6_V, pointer</column>
<column name="data_V_data_7_V_dout">in, 3, ap_fifo, data_V_data_7_V, pointer</column>
<column name="data_V_data_7_V_empty_n">in, 1, ap_fifo, data_V_data_7_V, pointer</column>
<column name="data_V_data_7_V_read">out, 1, ap_fifo, data_V_data_7_V, pointer</column>
<column name="data_V_data_8_V_dout">in, 3, ap_fifo, data_V_data_8_V, pointer</column>
<column name="data_V_data_8_V_empty_n">in, 1, ap_fifo, data_V_data_8_V, pointer</column>
<column name="data_V_data_8_V_read">out, 1, ap_fifo, data_V_data_8_V, pointer</column>
<column name="data_V_data_9_V_dout">in, 3, ap_fifo, data_V_data_9_V, pointer</column>
<column name="data_V_data_9_V_empty_n">in, 1, ap_fifo, data_V_data_9_V, pointer</column>
<column name="data_V_data_9_V_read">out, 1, ap_fifo, data_V_data_9_V, pointer</column>
<column name="data_V_data_10_V_dout">in, 3, ap_fifo, data_V_data_10_V, pointer</column>
<column name="data_V_data_10_V_empty_n">in, 1, ap_fifo, data_V_data_10_V, pointer</column>
<column name="data_V_data_10_V_read">out, 1, ap_fifo, data_V_data_10_V, pointer</column>
<column name="data_V_data_11_V_dout">in, 3, ap_fifo, data_V_data_11_V, pointer</column>
<column name="data_V_data_11_V_empty_n">in, 1, ap_fifo, data_V_data_11_V, pointer</column>
<column name="data_V_data_11_V_read">out, 1, ap_fifo, data_V_data_11_V, pointer</column>
<column name="data_V_data_12_V_dout">in, 3, ap_fifo, data_V_data_12_V, pointer</column>
<column name="data_V_data_12_V_empty_n">in, 1, ap_fifo, data_V_data_12_V, pointer</column>
<column name="data_V_data_12_V_read">out, 1, ap_fifo, data_V_data_12_V, pointer</column>
<column name="data_V_data_13_V_dout">in, 3, ap_fifo, data_V_data_13_V, pointer</column>
<column name="data_V_data_13_V_empty_n">in, 1, ap_fifo, data_V_data_13_V, pointer</column>
<column name="data_V_data_13_V_read">out, 1, ap_fifo, data_V_data_13_V, pointer</column>
<column name="data_V_data_14_V_dout">in, 3, ap_fifo, data_V_data_14_V, pointer</column>
<column name="data_V_data_14_V_empty_n">in, 1, ap_fifo, data_V_data_14_V, pointer</column>
<column name="data_V_data_14_V_read">out, 1, ap_fifo, data_V_data_14_V, pointer</column>
<column name="data_V_data_15_V_dout">in, 3, ap_fifo, data_V_data_15_V, pointer</column>
<column name="data_V_data_15_V_empty_n">in, 1, ap_fifo, data_V_data_15_V, pointer</column>
<column name="data_V_data_15_V_read">out, 1, ap_fifo, data_V_data_15_V, pointer</column>
<column name="res_V_data_0_V_din">out, 16, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_full_n">in, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_write">out, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_1_V_din">out, 16, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_full_n">in, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_write">out, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_2_V_din">out, 16, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_full_n">in, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_write">out, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_3_V_din">out, 16, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_full_n">in, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_write">out, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_4_V_din">out, 16, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_full_n">in, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_write">out, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_5_V_din">out, 16, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_full_n">in, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_write">out, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_6_V_din">out, 16, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_full_n">in, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_write">out, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_7_V_din">out, 16, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_full_n">in, 1, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_write">out, 1, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_8_V_din">out, 16, ap_fifo, res_V_data_8_V, pointer</column>
<column name="res_V_data_8_V_full_n">in, 1, ap_fifo, res_V_data_8_V, pointer</column>
<column name="res_V_data_8_V_write">out, 1, ap_fifo, res_V_data_8_V, pointer</column>
<column name="res_V_data_9_V_din">out, 16, ap_fifo, res_V_data_9_V, pointer</column>
<column name="res_V_data_9_V_full_n">in, 1, ap_fifo, res_V_data_9_V, pointer</column>
<column name="res_V_data_9_V_write">out, 1, ap_fifo, res_V_data_9_V, pointer</column>
<column name="res_V_data_10_V_din">out, 16, ap_fifo, res_V_data_10_V, pointer</column>
<column name="res_V_data_10_V_full_n">in, 1, ap_fifo, res_V_data_10_V, pointer</column>
<column name="res_V_data_10_V_write">out, 1, ap_fifo, res_V_data_10_V, pointer</column>
<column name="res_V_data_11_V_din">out, 16, ap_fifo, res_V_data_11_V, pointer</column>
<column name="res_V_data_11_V_full_n">in, 1, ap_fifo, res_V_data_11_V, pointer</column>
<column name="res_V_data_11_V_write">out, 1, ap_fifo, res_V_data_11_V, pointer</column>
<column name="res_V_data_12_V_din">out, 16, ap_fifo, res_V_data_12_V, pointer</column>
<column name="res_V_data_12_V_full_n">in, 1, ap_fifo, res_V_data_12_V, pointer</column>
<column name="res_V_data_12_V_write">out, 1, ap_fifo, res_V_data_12_V, pointer</column>
<column name="res_V_data_13_V_din">out, 16, ap_fifo, res_V_data_13_V, pointer</column>
<column name="res_V_data_13_V_full_n">in, 1, ap_fifo, res_V_data_13_V, pointer</column>
<column name="res_V_data_13_V_write">out, 1, ap_fifo, res_V_data_13_V, pointer</column>
<column name="res_V_data_14_V_din">out, 16, ap_fifo, res_V_data_14_V, pointer</column>
<column name="res_V_data_14_V_full_n">in, 1, ap_fifo, res_V_data_14_V, pointer</column>
<column name="res_V_data_14_V_write">out, 1, ap_fifo, res_V_data_14_V, pointer</column>
<column name="res_V_data_15_V_din">out, 16, ap_fifo, res_V_data_15_V, pointer</column>
<column name="res_V_data_15_V_full_n">in, 1, ap_fifo, res_V_data_15_V, pointer</column>
<column name="res_V_data_15_V_write">out, 1, ap_fifo, res_V_data_15_V, pointer</column>
</table>
</item>
</section>
</profile>
