#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Wed May 25 02:58:18 2016
# Process ID: 7768
# Log file: C:/Users/teramoto_2/Documents/works/FPGA/project/elect_dice/planAhead_run_2/planAhead.log
# Journal file: C:/Users/teramoto_2/Documents/works/FPGA/project/elect_dice/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/teramoto_2/Documents/works/FPGA/project/elect_dice/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin Y7 [get_ports {DICE[0]}]
endgroup
set_property iostandard LVCMOS25 [get_ports [list {DICE[0]}]]
undo
save_constraints
