 Timing Path to overflow 
  
 Path Start Point : regA/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : overflow 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Fall  1.5000 1.5000 0.0000             0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8   Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8   Fall  1.5190 0.0190 0.0050             0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                 Fall  1.5190 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4   Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4   Rise  1.5340 0.0150 0.0110             1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8   Rise  1.5350 0.0010 0.0110                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8   Fall  1.5490 0.0140 0.0100             8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                 Fall  1.5490 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_4                   Fall  1.5490 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_4              Fall  1.5490 0.0000                                                                                       | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8   Fall  1.5510 0.0020 0.0100                      10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8   Rise  1.5830 0.0320 0.0270             24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/clk__CTS_1_PP_3              Rise  1.5830 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_3                   Rise  1.5830 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_3                 Rise  1.5830 0.0000                                                                                       | 
| Data Path:                                                                                                                                        | 
|    regA/out_reg[17]/CK         DFF_X1   Rise  1.5880 0.0050 0.0270                      0.949653                                    F             | 
|    regA/out_reg[17]/Q          DFF_X1   Fall  1.6870 0.0990 0.0120             5.28665  2.58075  7.8674            2       100      F             | 
|    regA/out[17]                         Fall  1.6870 0.0000                                                                                       | 
|    fb/a[17]                             Fall  1.6870 0.0000                                                                                       | 
|    fb/i_0_0_74/A3              NOR4_X1  Fall  1.6880 0.0010 0.0120                      1.48992                                                   | 
|    fb/i_0_0_74/ZN              NOR4_X1  Rise  1.7710 0.0830 0.0490             0.880661 1.52209  2.40275           1       100                    | 
|    fb/i_0_0_67/A1              NAND4_X1 Rise  1.7750 0.0040 0.0490    0.0040            1.52136                                                   | 
|    fb/i_0_0_67/ZN              NAND4_X1 Fall  1.8130 0.0380 0.0240             0.77274  1.58148  2.35422           1       100                    | 
|    fb/i_0_0_63/B3              OAI33_X1 Fall  1.8130 0.0000 0.0240                      1.55038                                                   | 
|    fb/i_0_0_63/ZN              OAI33_X1 Rise  1.9150 0.1020 0.0720             0.272202 3.40189  3.67409           1       100                    | 
|    fb/drc_ipo_c5/A             BUF_X4   Rise  1.9150 0.0000 0.0720                      3.40189                                                   | 
|    fb/drc_ipo_c5/Z             BUF_X4   Rise  1.9490 0.0340 0.0110             2.21003  9.92191  12.1319           6       100                    | 
|    fb/i_0_0_62/A               INV_X1   Rise  1.9500 0.0010 0.0110                      1.70023                                                   | 
|    fb/i_0_0_62/ZN              INV_X1   Fall  1.9750 0.0250 0.0160             2.81764  11.6956  14.5132           12      100                    | 
|    fb/i_0_0_47/A2              AND2_X1  Fall  1.9750 0.0000 0.0160                      0.894119                                                  | 
|    fb/i_0_0_47/ZN              AND2_X1  Fall  2.0140 0.0390 0.0080             0.356487 3.44779  3.80428           1       100                    | 
|    fb/i_0_2/p_0[1]                      Fall  2.0140 0.0000                                                                                       | 
|    fb/i_0_2/i_0/B              HA_X1    Fall  2.0140 0.0000 0.0080                      3.34175                                                   | 
|    fb/i_0_2/i_0/S              HA_X1    Fall  2.0790 0.0650 0.0170             0.831158 6.62256  7.45371           4       100                    | 
|    fb/i_0_2/i_64/B1            AOI21_X1 Fall  2.0790 0.0000 0.0170                      1.44682                                                   | 
|    fb/i_0_2/i_64/ZN            AOI21_X1 Rise  2.1190 0.0400 0.0320             0.534897 3.37652  3.91142           2       100                    | 
|    fb/i_0_2/i_63/B1            OAI21_X1 Rise  2.1190 0.0000 0.0320                      1.66205                                                   | 
|    fb/i_0_2/i_63/ZN            OAI21_X1 Fall  2.1440 0.0250 0.0150             0.491319 3.24604  3.73735           2       100                    | 
|    fb/i_0_2/i_62/B1            AOI21_X1 Fall  2.1440 0.0000 0.0150                      1.44682                                                   | 
|    fb/i_0_2/i_62/ZN            AOI21_X1 Rise  2.1800 0.0360 0.0280             0.532789 2.60886  3.14165           2       100                    | 
|    fb/i_0_2/i_60/B1            OAI21_X1 Rise  2.1800 0.0000 0.0280                      1.66205                                                   | 
|    fb/i_0_2/i_60/ZN            OAI21_X1 Fall  2.2080 0.0280 0.0170             0.618221 4.89304  5.51126           3       100                    | 
|    fb/i_0_2/i_59/B1            AOI21_X1 Fall  2.2080 0.0000 0.0170                      1.44682                                                   | 
|    fb/i_0_2/i_59/ZN            AOI21_X1 Rise  2.2560 0.0480 0.0390             0.515608 4.90857  5.42418           3       100                    | 
|    fb/i_0_2/i_52/B1            OAI21_X1 Rise  2.2560 0.0000 0.0390                      1.66205                                                   | 
|    fb/i_0_2/i_52/ZN            OAI21_X1 Fall  2.2780 0.0220 0.0150             0.661008 1.59903  2.26004           1       100                    | 
|    fb/i_0_2/i_51/A1            NAND2_X1 Fall  2.2780 0.0000 0.0150                      1.5292                                                    | 
|    fb/i_0_2/i_51/ZN            NAND2_X1 Rise  2.2960 0.0180 0.0100             0.242075 1.59903  1.84111           1       100                    | 
|    fb/i_0_2/i_50/A1            NAND2_X1 Rise  2.2960 0.0000 0.0100                      1.59903                                                   | 
|    fb/i_0_2/i_50/ZN            NAND2_X1 Fall  2.3200 0.0240 0.0170             0.57185  6.5442   7.11605           2       100                    | 
|    fb/i_0_2/exponent[8]                 Fall  2.3200 0.0000                                                                                       | 
|    fb/i_0_0_89/A               INV_X2   Fall  2.3200 0.0000 0.0170                      2.94332                                                   | 
|    fb/i_0_0_89/ZN              INV_X2   Rise  2.3560 0.0360 0.0240             2.23203  16.6132  18.8452           10      100                    | 
|    fb/i_0_0_86/A1              NOR2_X1  Rise  2.3560 0.0000 0.0240                      1.71447                                                   | 
|    fb/i_0_0_86/ZN              NOR2_X1  Fall  2.3980 0.0420 0.0270             1.77905  21.3845  23.1635           8       100                    | 
|    fb/overflow                          Fall  2.3980 0.0000                                                                                       | 
|    overflow                             Fall  2.3980 0.0000 0.0270                      10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -2.3980        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1020        | 
--------------------------------------------------------------


 Timing Path to underflow 
  
 Path Start Point : regA/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : underflow 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Fall  1.5000 1.5000 0.0000             0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8   Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8   Fall  1.5190 0.0190 0.0050             0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                 Fall  1.5190 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4   Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4   Rise  1.5340 0.0150 0.0110             1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8   Rise  1.5350 0.0010 0.0110                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8   Fall  1.5490 0.0140 0.0100             8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                 Fall  1.5490 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_4                   Fall  1.5490 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_4              Fall  1.5490 0.0000                                                                                       | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8   Fall  1.5510 0.0020 0.0100                      10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8   Rise  1.5830 0.0320 0.0270             24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/clk__CTS_1_PP_3              Rise  1.5830 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_3                   Rise  1.5830 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_3                 Rise  1.5830 0.0000                                                                                       | 
| Data Path:                                                                                                                                        | 
|    regA/out_reg[17]/CK         DFF_X1   Rise  1.5880 0.0050 0.0270                      0.949653                                    F             | 
|    regA/out_reg[17]/Q          DFF_X1   Fall  1.6870 0.0990 0.0120             5.28665  2.58075  7.8674            2       100      F             | 
|    regA/out[17]                         Fall  1.6870 0.0000                                                                                       | 
|    fb/a[17]                             Fall  1.6870 0.0000                                                                                       | 
|    fb/i_0_0_74/A3              NOR4_X1  Fall  1.6880 0.0010 0.0120                      1.48992                                                   | 
|    fb/i_0_0_74/ZN              NOR4_X1  Rise  1.7710 0.0830 0.0490             0.880661 1.52209  2.40275           1       100                    | 
|    fb/i_0_0_67/A1              NAND4_X1 Rise  1.7750 0.0040 0.0490    0.0040            1.52136                                                   | 
|    fb/i_0_0_67/ZN              NAND4_X1 Fall  1.8130 0.0380 0.0240             0.77274  1.58148  2.35422           1       100                    | 
|    fb/i_0_0_63/B3              OAI33_X1 Fall  1.8130 0.0000 0.0240                      1.55038                                                   | 
|    fb/i_0_0_63/ZN              OAI33_X1 Rise  1.9150 0.1020 0.0720             0.272202 3.40189  3.67409           1       100                    | 
|    fb/drc_ipo_c5/A             BUF_X4   Rise  1.9150 0.0000 0.0720                      3.40189                                                   | 
|    fb/drc_ipo_c5/Z             BUF_X4   Rise  1.9490 0.0340 0.0110             2.21003  9.92191  12.1319           6       100                    | 
|    fb/i_0_0_62/A               INV_X1   Rise  1.9500 0.0010 0.0110                      1.70023                                                   | 
|    fb/i_0_0_62/ZN              INV_X1   Fall  1.9750 0.0250 0.0160             2.81764  11.6956  14.5132           12      100                    | 
|    fb/i_0_0_47/A2              AND2_X1  Fall  1.9750 0.0000 0.0160                      0.894119                                                  | 
|    fb/i_0_0_47/ZN              AND2_X1  Fall  2.0140 0.0390 0.0080             0.356487 3.44779  3.80428           1       100                    | 
|    fb/i_0_2/p_0[1]                      Fall  2.0140 0.0000                                                                                       | 
|    fb/i_0_2/i_0/B              HA_X1    Fall  2.0140 0.0000 0.0080                      3.34175                                                   | 
|    fb/i_0_2/i_0/S              HA_X1    Fall  2.0790 0.0650 0.0170             0.831158 6.62256  7.45371           4       100                    | 
|    fb/i_0_2/i_64/B1            AOI21_X1 Fall  2.0790 0.0000 0.0170                      1.44682                                                   | 
|    fb/i_0_2/i_64/ZN            AOI21_X1 Rise  2.1190 0.0400 0.0320             0.534897 3.37652  3.91142           2       100                    | 
|    fb/i_0_2/i_63/B1            OAI21_X1 Rise  2.1190 0.0000 0.0320                      1.66205                                                   | 
|    fb/i_0_2/i_63/ZN            OAI21_X1 Fall  2.1440 0.0250 0.0150             0.491319 3.24604  3.73735           2       100                    | 
|    fb/i_0_2/i_62/B1            AOI21_X1 Fall  2.1440 0.0000 0.0150                      1.44682                                                   | 
|    fb/i_0_2/i_62/ZN            AOI21_X1 Rise  2.1800 0.0360 0.0280             0.532789 2.60886  3.14165           2       100                    | 
|    fb/i_0_2/i_60/B1            OAI21_X1 Rise  2.1800 0.0000 0.0280                      1.66205                                                   | 
|    fb/i_0_2/i_60/ZN            OAI21_X1 Fall  2.2080 0.0280 0.0170             0.618221 4.89304  5.51126           3       100                    | 
|    fb/i_0_2/i_59/B1            AOI21_X1 Fall  2.2080 0.0000 0.0170                      1.44682                                                   | 
|    fb/i_0_2/i_59/ZN            AOI21_X1 Rise  2.2560 0.0480 0.0390             0.515608 4.90857  5.42418           3       100                    | 
|    fb/i_0_2/i_52/B1            OAI21_X1 Rise  2.2560 0.0000 0.0390                      1.66205                                                   | 
|    fb/i_0_2/i_52/ZN            OAI21_X1 Fall  2.2780 0.0220 0.0150             0.661008 1.59903  2.26004           1       100                    | 
|    fb/i_0_2/i_51/A1            NAND2_X1 Fall  2.2780 0.0000 0.0150                      1.5292                                                    | 
|    fb/i_0_2/i_51/ZN            NAND2_X1 Rise  2.2960 0.0180 0.0100             0.242075 1.59903  1.84111           1       100                    | 
|    fb/i_0_2/i_50/A1            NAND2_X1 Rise  2.2960 0.0000 0.0100                      1.59903                                                   | 
|    fb/i_0_2/i_50/ZN            NAND2_X1 Fall  2.3200 0.0240 0.0170             0.57185  6.5442   7.11605           2       100                    | 
|    fb/i_0_2/exponent[8]                 Fall  2.3200 0.0000                                                                                       | 
|    fb/i_0_0_89/A               INV_X2   Fall  2.3200 0.0000 0.0170                      2.94332                                                   | 
|    fb/i_0_0_89/ZN              INV_X2   Rise  2.3560 0.0360 0.0240             2.23203  16.6132  18.8452           10      100                    | 
|    fb/i_0_0_87/A1              NOR2_X1  Rise  2.3560 0.0000 0.0240                      1.71447                                                   | 
|    fb/i_0_0_87/ZN              NOR2_X1  Fall  2.3840 0.0280 0.0160             0.34849  11.6203  11.9688           2       100                    | 
|    fb/underflow                         Fall  2.3840 0.0000                                                                                       | 
|    underflow                            Fall  2.3840 0.0000 0.0160                      10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -2.3840        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1160        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[30]/D 
  
 Path Start Point : fb/mult/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Fall  1.5000 1.5000 0.0000             0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8   Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8   Fall  1.5190 0.0190 0.0050             0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                 Fall  1.5190 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4   Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4   Rise  1.5340 0.0150 0.0110             1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8   Rise  1.5350 0.0010 0.0110                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8   Fall  1.5490 0.0140 0.0100             8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                 Fall  1.5490 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                                       | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8   Fall  1.5560 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8   Rise  1.5880 0.0320 0.0250             23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                 Rise  1.5880 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_2                   Rise  1.5880 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_2              Rise  1.5880 0.0000                                                                                       | 
| Data Path:                                                                                                                                        | 
|    fb/mult/out_reg[32]/CK      DFF_X1   Rise  1.5910 0.0030 0.0250                      0.949653                                    F             | 
|    fb/mult/out_reg[32]/Q       DFF_X1   Fall  1.6940 0.1030 0.0160             3.08428  8.6759   11.7602           5       100      F             | 
|    fb/mult/i_0_1/a[0]                   Fall  1.6940 0.0000                                                                                       | 
|    fb/mult/i_0_1/i_0/B         HA_X1    Fall  1.6940 0.0000 0.0160                      3.34175                                                   | 
|    fb/mult/i_0_1/i_0/CO        HA_X1    Fall  1.7310 0.0370 0.0070             0.341569 2.76208  3.10365           1       100                    | 
|    fb/mult/i_0_1/i_1/CI        FA_X1    Fall  1.7310 0.0000 0.0070                      2.66475                                                   | 
|    fb/mult/i_0_1/i_1/CO        FA_X1    Fall  1.8020 0.0710 0.0160             0.733887 2.76208  3.49597           1       100                    | 
|    fb/mult/i_0_1/i_2/CI        FA_X1    Fall  1.8020 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_2/CO        FA_X1    Fall  1.8750 0.0730 0.0150             0.301672 2.76208  3.06375           1       100                    | 
|    fb/mult/i_0_1/i_3/CI        FA_X1    Fall  1.8750 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_3/CO        FA_X1    Fall  1.9490 0.0740 0.0160             0.70733  2.76208  3.46941           1       100                    | 
|    fb/mult/i_0_1/i_4/CI        FA_X1    Fall  1.9490 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_4/CO        FA_X1    Fall  2.0240 0.0750 0.0160             0.985161 2.76208  3.74724           1       100                    | 
|    fb/mult/i_0_1/i_5/CI        FA_X1    Fall  2.0240 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_5/CO        FA_X1    Fall  2.0980 0.0740 0.0160             0.721529 2.76208  3.48361           1       100                    | 
|    fb/mult/i_0_1/i_6/CI        FA_X1    Fall  2.0980 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_6/CO        FA_X1    Fall  2.1720 0.0740 0.0160             0.707815 2.76208  3.46989           1       100                    | 
|    fb/mult/i_0_1/i_7/CI        FA_X1    Fall  2.1720 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_7/CO        FA_X1    Fall  2.2450 0.0730 0.0150             0.497776 2.76208  3.25985           1       100                    | 
|    fb/mult/i_0_1/i_8/CI        FA_X1    Fall  2.2450 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_8/CO        FA_X1    Fall  2.3200 0.0750 0.0160             1.17239  2.76208  3.93447           1       100                    | 
|    fb/mult/i_0_1/i_9/CI        FA_X1    Fall  2.3200 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_9/CO        FA_X1    Fall  2.3940 0.0740 0.0160             0.623318 2.76208  3.3854            1       100                    | 
|    fb/mult/i_0_1/i_10/CI       FA_X1    Fall  2.3940 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_10/CO       FA_X1    Fall  2.4670 0.0730 0.0150             0.293241 2.76208  3.05532           1       100                    | 
|    fb/mult/i_0_1/i_11/CI       FA_X1    Fall  2.4670 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_11/CO       FA_X1    Fall  2.5410 0.0740 0.0160             0.850887 2.76208  3.61297           1       100                    | 
|    fb/mult/i_0_1/i_12/CI       FA_X1    Fall  2.5410 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_12/CO       FA_X1    Fall  2.6160 0.0750 0.0160             1.03705  2.76208  3.79913           1       100                    | 
|    fb/mult/i_0_1/i_13/CI       FA_X1    Fall  2.6170 0.0010 0.0160    0.0010            2.66475                                                   | 
|    fb/mult/i_0_1/i_13/CO       FA_X1    Fall  2.6920 0.0750 0.0160             1.22328  2.76208  3.98535           1       100                    | 
|    fb/mult/i_0_1/i_14/CI       FA_X1    Fall  2.6920 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_14/CO       FA_X1    Fall  2.7650 0.0730 0.0150             0.342058 2.76208  3.10414           1       100                    | 
|    fb/mult/i_0_1/i_15/CI       FA_X1    Fall  2.7650 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_15/CO       FA_X1    Fall  2.8390 0.0740 0.0160             1.04557  2.76208  3.80765           1       100                    | 
|    fb/mult/i_0_1/i_16/CI       FA_X1    Fall  2.8390 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_16/CO       FA_X1    Fall  2.9130 0.0740 0.0160             0.688684 2.76208  3.45076           1       100                    | 
|    fb/mult/i_0_1/i_17/CI       FA_X1    Fall  2.9130 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_17/CO       FA_X1    Fall  2.9880 0.0750 0.0160             1.24347  2.76208  4.00555           1       100                    | 
|    fb/mult/i_0_1/i_18/CI       FA_X1    Fall  2.9880 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_18/CO       FA_X1    Fall  3.0620 0.0740 0.0160             0.763997 2.76208  3.52608           1       100                    | 
|    fb/mult/i_0_1/i_19/CI       FA_X1    Fall  3.0620 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_19/CO       FA_X1    Fall  3.1350 0.0730 0.0150             0.474112 2.76208  3.23619           1       100                    | 
|    fb/mult/i_0_1/i_20/CI       FA_X1    Fall  3.1350 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_20/CO       FA_X1    Fall  3.2080 0.0730 0.0160             0.678382 2.76208  3.44046           1       100                    | 
|    fb/mult/i_0_1/i_21/CI       FA_X1    Fall  3.2080 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_21/CO       FA_X1    Fall  3.2800 0.0720 0.0150             0.210613 2.76208  2.97269           1       100                    | 
|    fb/mult/i_0_1/i_22/CI       FA_X1    Fall  3.2800 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_22/CO       FA_X1    Fall  3.3550 0.0750 0.0160             1.23514  2.76208  3.99722           1       100                    | 
|    fb/mult/i_0_1/i_23/CI       FA_X1    Fall  3.3550 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_23/CO       FA_X1    Fall  3.4280 0.0730 0.0150             0.49817  2.76208  3.26025           1       100                    | 
|    fb/mult/i_0_1/i_24/CI       FA_X1    Fall  3.4280 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_24/CO       FA_X1    Fall  3.4960 0.0680 0.0150             0.38567  2.76208  3.14775           1       100      A             | 
|    fb/mult/i_0_1/i_25/CI       FA_X1    Fall  3.4960 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_25/CO       FA_X1    Fall  3.5670 0.0710 0.0160             1.15408  2.76208  3.91615           1       100      A             | 
|    fb/mult/i_0_1/i_26/CI       FA_X1    Fall  3.5670 0.0000 0.0160                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_26/CO       FA_X1    Fall  3.6390 0.0720 0.0170             1.45942  2.76208  4.2215            1       100      A             | 
|    fb/mult/i_0_1/i_27/CI       FA_X1    Fall  3.6390 0.0000 0.0170                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_27/CO       FA_X1    Fall  3.7200 0.0810 0.0230             5.45473  2.76208  8.21681           1       100      A             | 
|    fb/mult/i_0_1/i_28/CI       FA_X1    Fall  3.7250 0.0050 0.0230    0.0030            2.66475                                     A             | 
|    fb/mult/i_0_1/i_28/CO       FA_X1    Fall  3.7980 0.0730 0.0160             0.62289  2.76208  3.38497           1       100      A             | 
|    fb/mult/i_0_1/i_29/CI       FA_X1    Fall  3.7980 0.0000 0.0160                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_29/CO       FA_X1    Fall  3.8670 0.0690 0.0150             0.362431 2.76208  3.12451           1       100      A             | 
|    fb/mult/i_0_1/i_30/CI       FA_X1    Fall  3.8670 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_30/CO       FA_X1    Fall  3.9350 0.0680 0.0150             0.629321 2.41145  3.04077           1       100      A             | 
|    fb/mult/i_0_1/i_31/B        XOR2_X1  Fall  3.9350 0.0000 0.0150                      2.41145                                                   | 
|    fb/mult/i_0_1/i_31/Z        XOR2_X1  Fall  3.9930 0.0580 0.0120             0.271684 1.62303  1.89471           1       100                    | 
|    fb/mult/i_0_1/p_0[31]                Fall  3.9930 0.0000                                                                                       | 
|    fb/mult/i_0_0_61/B2         AOI22_X1 Fall  3.9930 0.0000 0.0120                      1.52031                                                   | 
|    fb/mult/i_0_0_61/ZN         AOI22_X1 Rise  4.0410 0.0480 0.0270             0.179088 1.6642   1.84329           1       100                    | 
|    fb/mult/i_0_0_60/A2         NAND2_X1 Rise  4.0410 0.0000 0.0270                      1.6642                                                    | 
|    fb/mult/i_0_0_60/ZN         NAND2_X1 Fall  4.0580 0.0170 0.0090             0.566184 1.14029  1.70647           1       100                    | 
|    fb/mult/a_reg[30]/D         DFF_X1   Fall  4.0580 0.0000 0.0090                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[30]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/a_reg[30]/CK        DFF_X1 Rise  1.5800 0.0010 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  3.0000 4.5000 | 
| target clock propagated network latency   |  0.0800 4.5800 | 
| library setup check                       | -0.0320 4.5480 | 
| data required time                        |  4.5480        | 
|                                           |                | 
| data required time                        |  4.5480        | 
| data arrival time                         | -4.0580        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.4920        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[29]/D 
  
 Path Start Point : fb/mult/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Fall  1.5000 1.5000 0.0000             0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8   Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8   Fall  1.5190 0.0190 0.0050             0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                 Fall  1.5190 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4   Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4   Rise  1.5340 0.0150 0.0110             1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8   Rise  1.5350 0.0010 0.0110                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8   Fall  1.5490 0.0140 0.0100             8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                 Fall  1.5490 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                                       | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8   Fall  1.5560 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8   Rise  1.5880 0.0320 0.0250             23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                 Rise  1.5880 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_2                   Rise  1.5880 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_2              Rise  1.5880 0.0000                                                                                       | 
| Data Path:                                                                                                                                        | 
|    fb/mult/out_reg[32]/CK      DFF_X1   Rise  1.5910 0.0030 0.0250                      0.949653                                    F             | 
|    fb/mult/out_reg[32]/Q       DFF_X1   Fall  1.6940 0.1030 0.0160             3.08428  8.6759   11.7602           5       100      F             | 
|    fb/mult/i_0_1/a[0]                   Fall  1.6940 0.0000                                                                                       | 
|    fb/mult/i_0_1/i_0/B         HA_X1    Fall  1.6940 0.0000 0.0160                      3.34175                                                   | 
|    fb/mult/i_0_1/i_0/CO        HA_X1    Fall  1.7310 0.0370 0.0070             0.341569 2.76208  3.10365           1       100                    | 
|    fb/mult/i_0_1/i_1/CI        FA_X1    Fall  1.7310 0.0000 0.0070                      2.66475                                                   | 
|    fb/mult/i_0_1/i_1/CO        FA_X1    Fall  1.8020 0.0710 0.0160             0.733887 2.76208  3.49597           1       100                    | 
|    fb/mult/i_0_1/i_2/CI        FA_X1    Fall  1.8020 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_2/CO        FA_X1    Fall  1.8750 0.0730 0.0150             0.301672 2.76208  3.06375           1       100                    | 
|    fb/mult/i_0_1/i_3/CI        FA_X1    Fall  1.8750 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_3/CO        FA_X1    Fall  1.9490 0.0740 0.0160             0.70733  2.76208  3.46941           1       100                    | 
|    fb/mult/i_0_1/i_4/CI        FA_X1    Fall  1.9490 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_4/CO        FA_X1    Fall  2.0240 0.0750 0.0160             0.985161 2.76208  3.74724           1       100                    | 
|    fb/mult/i_0_1/i_5/CI        FA_X1    Fall  2.0240 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_5/CO        FA_X1    Fall  2.0980 0.0740 0.0160             0.721529 2.76208  3.48361           1       100                    | 
|    fb/mult/i_0_1/i_6/CI        FA_X1    Fall  2.0980 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_6/CO        FA_X1    Fall  2.1720 0.0740 0.0160             0.707815 2.76208  3.46989           1       100                    | 
|    fb/mult/i_0_1/i_7/CI        FA_X1    Fall  2.1720 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_7/CO        FA_X1    Fall  2.2450 0.0730 0.0150             0.497776 2.76208  3.25985           1       100                    | 
|    fb/mult/i_0_1/i_8/CI        FA_X1    Fall  2.2450 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_8/CO        FA_X1    Fall  2.3200 0.0750 0.0160             1.17239  2.76208  3.93447           1       100                    | 
|    fb/mult/i_0_1/i_9/CI        FA_X1    Fall  2.3200 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_9/CO        FA_X1    Fall  2.3940 0.0740 0.0160             0.623318 2.76208  3.3854            1       100                    | 
|    fb/mult/i_0_1/i_10/CI       FA_X1    Fall  2.3940 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_10/CO       FA_X1    Fall  2.4670 0.0730 0.0150             0.293241 2.76208  3.05532           1       100                    | 
|    fb/mult/i_0_1/i_11/CI       FA_X1    Fall  2.4670 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_11/CO       FA_X1    Fall  2.5410 0.0740 0.0160             0.850887 2.76208  3.61297           1       100                    | 
|    fb/mult/i_0_1/i_12/CI       FA_X1    Fall  2.5410 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_12/CO       FA_X1    Fall  2.6160 0.0750 0.0160             1.03705  2.76208  3.79913           1       100                    | 
|    fb/mult/i_0_1/i_13/CI       FA_X1    Fall  2.6170 0.0010 0.0160    0.0010            2.66475                                                   | 
|    fb/mult/i_0_1/i_13/CO       FA_X1    Fall  2.6920 0.0750 0.0160             1.22328  2.76208  3.98535           1       100                    | 
|    fb/mult/i_0_1/i_14/CI       FA_X1    Fall  2.6920 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_14/CO       FA_X1    Fall  2.7650 0.0730 0.0150             0.342058 2.76208  3.10414           1       100                    | 
|    fb/mult/i_0_1/i_15/CI       FA_X1    Fall  2.7650 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_15/CO       FA_X1    Fall  2.8390 0.0740 0.0160             1.04557  2.76208  3.80765           1       100                    | 
|    fb/mult/i_0_1/i_16/CI       FA_X1    Fall  2.8390 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_16/CO       FA_X1    Fall  2.9130 0.0740 0.0160             0.688684 2.76208  3.45076           1       100                    | 
|    fb/mult/i_0_1/i_17/CI       FA_X1    Fall  2.9130 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_17/CO       FA_X1    Fall  2.9880 0.0750 0.0160             1.24347  2.76208  4.00555           1       100                    | 
|    fb/mult/i_0_1/i_18/CI       FA_X1    Fall  2.9880 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_18/CO       FA_X1    Fall  3.0620 0.0740 0.0160             0.763997 2.76208  3.52608           1       100                    | 
|    fb/mult/i_0_1/i_19/CI       FA_X1    Fall  3.0620 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_19/CO       FA_X1    Fall  3.1350 0.0730 0.0150             0.474112 2.76208  3.23619           1       100                    | 
|    fb/mult/i_0_1/i_20/CI       FA_X1    Fall  3.1350 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_20/CO       FA_X1    Fall  3.2080 0.0730 0.0160             0.678382 2.76208  3.44046           1       100                    | 
|    fb/mult/i_0_1/i_21/CI       FA_X1    Fall  3.2080 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_21/CO       FA_X1    Fall  3.2800 0.0720 0.0150             0.210613 2.76208  2.97269           1       100                    | 
|    fb/mult/i_0_1/i_22/CI       FA_X1    Fall  3.2800 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_22/CO       FA_X1    Fall  3.3550 0.0750 0.0160             1.23514  2.76208  3.99722           1       100                    | 
|    fb/mult/i_0_1/i_23/CI       FA_X1    Fall  3.3550 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_23/CO       FA_X1    Fall  3.4280 0.0730 0.0150             0.49817  2.76208  3.26025           1       100                    | 
|    fb/mult/i_0_1/i_24/CI       FA_X1    Fall  3.4280 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_24/CO       FA_X1    Fall  3.4960 0.0680 0.0150             0.38567  2.76208  3.14775           1       100      A             | 
|    fb/mult/i_0_1/i_25/CI       FA_X1    Fall  3.4960 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_25/CO       FA_X1    Fall  3.5670 0.0710 0.0160             1.15408  2.76208  3.91615           1       100      A             | 
|    fb/mult/i_0_1/i_26/CI       FA_X1    Fall  3.5670 0.0000 0.0160                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_26/CO       FA_X1    Fall  3.6390 0.0720 0.0170             1.45942  2.76208  4.2215            1       100      A             | 
|    fb/mult/i_0_1/i_27/CI       FA_X1    Fall  3.6390 0.0000 0.0170                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_27/CO       FA_X1    Fall  3.7200 0.0810 0.0230             5.45473  2.76208  8.21681           1       100      A             | 
|    fb/mult/i_0_1/i_28/CI       FA_X1    Fall  3.7250 0.0050 0.0230    0.0030            2.66475                                     A             | 
|    fb/mult/i_0_1/i_28/CO       FA_X1    Fall  3.7980 0.0730 0.0160             0.62289  2.76208  3.38497           1       100      A             | 
|    fb/mult/i_0_1/i_29/CI       FA_X1    Fall  3.7980 0.0000 0.0160                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_29/CO       FA_X1    Fall  3.8670 0.0690 0.0150             0.362431 2.76208  3.12451           1       100      A             | 
|    fb/mult/i_0_1/i_30/CI       FA_X1    Fall  3.8670 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_30/S        FA_X1    Fall  3.9570 0.0900 0.0160             0.965723 1.62303  2.58875           1       100      A             | 
|    fb/mult/i_0_1/p_0[30]                Fall  3.9570 0.0000                                                                                       | 
|    fb/mult/i_0_0_59/B2         AOI22_X1 Fall  3.9570 0.0000 0.0160                      1.52031                                                   | 
|    fb/mult/i_0_0_59/ZN         AOI22_X1 Rise  4.0070 0.0500 0.0270             0.252929 1.6642   1.91713           1       100                    | 
|    fb/mult/i_0_0_58/A2         NAND2_X1 Rise  4.0070 0.0000 0.0270                      1.6642                                                    | 
|    fb/mult/i_0_0_58/ZN         NAND2_X1 Fall  4.0230 0.0160 0.0080             0.225047 1.14029  1.36534           1       100                    | 
|    fb/mult/a_reg[29]/D         DFF_X1   Fall  4.0230 0.0000 0.0080                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[29]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/a_reg[29]/CK        DFF_X1 Rise  1.5790 0.0000 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  3.0000 4.5000 | 
| target clock propagated network latency   |  0.0790 4.5790 | 
| library setup check                       | -0.0320 4.5470 | 
| data required time                        |  4.5470        | 
|                                           |                | 
| data required time                        |  4.5470        | 
| data arrival time                         | -4.0230        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.5260        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[28]/D 
  
 Path Start Point : fb/mult/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5340 0.0150 0.0110             1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5350 0.0010 0.0110                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5490 0.0140 0.0100             8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5490 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_4                  Fall  1.5490 0.0000                                                                                       | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8    Fall  1.5560 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8    Rise  1.5880 0.0320 0.0250             23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.5880 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_2                    Rise  1.5880 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[32]/CK      DFF_X1    Rise  1.5910 0.0030 0.0250                      0.949653                                    F             | 
|    fb/mult/out_reg[32]/Q       DFF_X1    Fall  1.6940 0.1030 0.0160             3.08428  8.6759   11.7602           5       100      F             | 
|    fb/mult/i_0_1/a[0]                    Fall  1.6940 0.0000                                                                                       | 
|    fb/mult/i_0_1/i_0/B         HA_X1     Fall  1.6940 0.0000 0.0160                      3.34175                                                   | 
|    fb/mult/i_0_1/i_0/CO        HA_X1     Fall  1.7310 0.0370 0.0070             0.341569 2.76208  3.10365           1       100                    | 
|    fb/mult/i_0_1/i_1/CI        FA_X1     Fall  1.7310 0.0000 0.0070                      2.66475                                                   | 
|    fb/mult/i_0_1/i_1/CO        FA_X1     Fall  1.8020 0.0710 0.0160             0.733887 2.76208  3.49597           1       100                    | 
|    fb/mult/i_0_1/i_2/CI        FA_X1     Fall  1.8020 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_2/CO        FA_X1     Fall  1.8750 0.0730 0.0150             0.301672 2.76208  3.06375           1       100                    | 
|    fb/mult/i_0_1/i_3/CI        FA_X1     Fall  1.8750 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_3/CO        FA_X1     Fall  1.9490 0.0740 0.0160             0.70733  2.76208  3.46941           1       100                    | 
|    fb/mult/i_0_1/i_4/CI        FA_X1     Fall  1.9490 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_4/CO        FA_X1     Fall  2.0240 0.0750 0.0160             0.985161 2.76208  3.74724           1       100                    | 
|    fb/mult/i_0_1/i_5/CI        FA_X1     Fall  2.0240 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_5/CO        FA_X1     Fall  2.0980 0.0740 0.0160             0.721529 2.76208  3.48361           1       100                    | 
|    fb/mult/i_0_1/i_6/CI        FA_X1     Fall  2.0980 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_6/CO        FA_X1     Fall  2.1720 0.0740 0.0160             0.707815 2.76208  3.46989           1       100                    | 
|    fb/mult/i_0_1/i_7/CI        FA_X1     Fall  2.1720 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_7/CO        FA_X1     Fall  2.2450 0.0730 0.0150             0.497776 2.76208  3.25985           1       100                    | 
|    fb/mult/i_0_1/i_8/CI        FA_X1     Fall  2.2450 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_8/CO        FA_X1     Fall  2.3200 0.0750 0.0160             1.17239  2.76208  3.93447           1       100                    | 
|    fb/mult/i_0_1/i_9/CI        FA_X1     Fall  2.3200 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_9/CO        FA_X1     Fall  2.3940 0.0740 0.0160             0.623318 2.76208  3.3854            1       100                    | 
|    fb/mult/i_0_1/i_10/CI       FA_X1     Fall  2.3940 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_10/CO       FA_X1     Fall  2.4670 0.0730 0.0150             0.293241 2.76208  3.05532           1       100                    | 
|    fb/mult/i_0_1/i_11/CI       FA_X1     Fall  2.4670 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_11/CO       FA_X1     Fall  2.5410 0.0740 0.0160             0.850887 2.76208  3.61297           1       100                    | 
|    fb/mult/i_0_1/i_12/CI       FA_X1     Fall  2.5410 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_12/CO       FA_X1     Fall  2.6160 0.0750 0.0160             1.03705  2.76208  3.79913           1       100                    | 
|    fb/mult/i_0_1/i_13/CI       FA_X1     Fall  2.6170 0.0010 0.0160    0.0010            2.66475                                                   | 
|    fb/mult/i_0_1/i_13/CO       FA_X1     Fall  2.6920 0.0750 0.0160             1.22328  2.76208  3.98535           1       100                    | 
|    fb/mult/i_0_1/i_14/CI       FA_X1     Fall  2.6920 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_14/CO       FA_X1     Fall  2.7650 0.0730 0.0150             0.342058 2.76208  3.10414           1       100                    | 
|    fb/mult/i_0_1/i_15/CI       FA_X1     Fall  2.7650 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_15/CO       FA_X1     Fall  2.8390 0.0740 0.0160             1.04557  2.76208  3.80765           1       100                    | 
|    fb/mult/i_0_1/i_16/CI       FA_X1     Fall  2.8390 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_16/CO       FA_X1     Fall  2.9130 0.0740 0.0160             0.688684 2.76208  3.45076           1       100                    | 
|    fb/mult/i_0_1/i_17/CI       FA_X1     Fall  2.9130 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_17/CO       FA_X1     Fall  2.9880 0.0750 0.0160             1.24347  2.76208  4.00555           1       100                    | 
|    fb/mult/i_0_1/i_18/CI       FA_X1     Fall  2.9880 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_18/CO       FA_X1     Fall  3.0620 0.0740 0.0160             0.763997 2.76208  3.52608           1       100                    | 
|    fb/mult/i_0_1/i_19/CI       FA_X1     Fall  3.0620 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_19/CO       FA_X1     Fall  3.1350 0.0730 0.0150             0.474112 2.76208  3.23619           1       100                    | 
|    fb/mult/i_0_1/i_20/CI       FA_X1     Fall  3.1350 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_20/CO       FA_X1     Fall  3.2080 0.0730 0.0160             0.678382 2.76208  3.44046           1       100                    | 
|    fb/mult/i_0_1/i_21/CI       FA_X1     Fall  3.2080 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_21/CO       FA_X1     Fall  3.2800 0.0720 0.0150             0.210613 2.76208  2.97269           1       100                    | 
|    fb/mult/i_0_1/i_22/CI       FA_X1     Fall  3.2800 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_22/CO       FA_X1     Fall  3.3550 0.0750 0.0160             1.23514  2.76208  3.99722           1       100                    | 
|    fb/mult/i_0_1/i_23/CI       FA_X1     Fall  3.3550 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_23/CO       FA_X1     Fall  3.4280 0.0730 0.0150             0.49817  2.76208  3.26025           1       100                    | 
|    fb/mult/i_0_1/i_24/CI       FA_X1     Fall  3.4280 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_24/CO       FA_X1     Fall  3.4960 0.0680 0.0150             0.38567  2.76208  3.14775           1       100      A             | 
|    fb/mult/i_0_1/i_25/CI       FA_X1     Fall  3.4960 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_25/CO       FA_X1     Fall  3.5670 0.0710 0.0160             1.15408  2.76208  3.91615           1       100      A             | 
|    fb/mult/i_0_1/i_26/CI       FA_X1     Fall  3.5670 0.0000 0.0160                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_26/CO       FA_X1     Fall  3.6390 0.0720 0.0170             1.45942  2.76208  4.2215            1       100      A             | 
|    fb/mult/i_0_1/i_27/CI       FA_X1     Fall  3.6390 0.0000 0.0170                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_27/CO       FA_X1     Fall  3.7200 0.0810 0.0230             5.45473  2.76208  8.21681           1       100      A             | 
|    fb/mult/i_0_1/i_28/CI       FA_X1     Fall  3.7250 0.0050 0.0230    0.0030            2.66475                                     A             | 
|    fb/mult/i_0_1/i_28/CO       FA_X1     Fall  3.7980 0.0730 0.0160             0.62289  2.76208  3.38497           1       100      A             | 
|    fb/mult/i_0_1/i_29/CI       FA_X1     Fall  3.7980 0.0000 0.0160                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_29/S        FA_X1     Fall  3.8860 0.0880 0.0150             0.479029 1.58671  2.06574           1       100      A             | 
|    fb/mult/i_0_1/p_0[29]                 Fall  3.8860 0.0000                                                                                       | 
|    fb/mult/i_0_0_57/C2         AOI222_X1 Fall  3.8860 0.0000 0.0150                      1.50088                                                   | 
|    fb/mult/i_0_0_57/ZN         AOI222_X1 Rise  3.9820 0.0960 0.0490             0.216557 1.70023  1.91679           1       100                    | 
|    fb/mult/i_0_0_56/A          INV_X1    Rise  3.9820 0.0000 0.0490                      1.70023                                                   | 
|    fb/mult/i_0_0_56/ZN         INV_X1    Fall  3.9910 0.0090 0.0110             0.472187 1.14029  1.61248           1       100                    | 
|    fb/mult/a_reg[28]/D         DFF_X1    Fall  3.9910 0.0000 0.0110                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[28]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/a_reg[28]/CK        DFF_X1 Rise  1.5810 0.0020 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  3.0000 4.5000 | 
| target clock propagated network latency   |  0.0810 4.5810 | 
| library setup check                       | -0.0330 4.5480 | 
| data required time                        |  4.5480        | 
|                                           |                | 
| data required time                        |  4.5480        | 
| data arrival time                         | -3.9910        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.5590        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[27]/D 
  
 Path Start Point : fb/mult/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5340 0.0150 0.0110             1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5350 0.0010 0.0110                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5490 0.0140 0.0100             8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5490 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_4                  Fall  1.5490 0.0000                                                                                       | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8    Fall  1.5560 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8    Rise  1.5880 0.0320 0.0250             23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.5880 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_2                    Rise  1.5880 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[32]/CK      DFF_X1    Rise  1.5910 0.0030 0.0250                      0.949653                                    F             | 
|    fb/mult/out_reg[32]/Q       DFF_X1    Fall  1.6940 0.1030 0.0160             3.08428  8.6759   11.7602           5       100      F             | 
|    fb/mult/i_0_1/a[0]                    Fall  1.6940 0.0000                                                                                       | 
|    fb/mult/i_0_1/i_0/B         HA_X1     Fall  1.6940 0.0000 0.0160                      3.34175                                                   | 
|    fb/mult/i_0_1/i_0/CO        HA_X1     Fall  1.7310 0.0370 0.0070             0.341569 2.76208  3.10365           1       100                    | 
|    fb/mult/i_0_1/i_1/CI        FA_X1     Fall  1.7310 0.0000 0.0070                      2.66475                                                   | 
|    fb/mult/i_0_1/i_1/CO        FA_X1     Fall  1.8020 0.0710 0.0160             0.733887 2.76208  3.49597           1       100                    | 
|    fb/mult/i_0_1/i_2/CI        FA_X1     Fall  1.8020 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_2/CO        FA_X1     Fall  1.8750 0.0730 0.0150             0.301672 2.76208  3.06375           1       100                    | 
|    fb/mult/i_0_1/i_3/CI        FA_X1     Fall  1.8750 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_3/CO        FA_X1     Fall  1.9490 0.0740 0.0160             0.70733  2.76208  3.46941           1       100                    | 
|    fb/mult/i_0_1/i_4/CI        FA_X1     Fall  1.9490 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_4/CO        FA_X1     Fall  2.0240 0.0750 0.0160             0.985161 2.76208  3.74724           1       100                    | 
|    fb/mult/i_0_1/i_5/CI        FA_X1     Fall  2.0240 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_5/CO        FA_X1     Fall  2.0980 0.0740 0.0160             0.721529 2.76208  3.48361           1       100                    | 
|    fb/mult/i_0_1/i_6/CI        FA_X1     Fall  2.0980 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_6/CO        FA_X1     Fall  2.1720 0.0740 0.0160             0.707815 2.76208  3.46989           1       100                    | 
|    fb/mult/i_0_1/i_7/CI        FA_X1     Fall  2.1720 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_7/CO        FA_X1     Fall  2.2450 0.0730 0.0150             0.497776 2.76208  3.25985           1       100                    | 
|    fb/mult/i_0_1/i_8/CI        FA_X1     Fall  2.2450 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_8/CO        FA_X1     Fall  2.3200 0.0750 0.0160             1.17239  2.76208  3.93447           1       100                    | 
|    fb/mult/i_0_1/i_9/CI        FA_X1     Fall  2.3200 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_9/CO        FA_X1     Fall  2.3940 0.0740 0.0160             0.623318 2.76208  3.3854            1       100                    | 
|    fb/mult/i_0_1/i_10/CI       FA_X1     Fall  2.3940 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_10/CO       FA_X1     Fall  2.4670 0.0730 0.0150             0.293241 2.76208  3.05532           1       100                    | 
|    fb/mult/i_0_1/i_11/CI       FA_X1     Fall  2.4670 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_11/CO       FA_X1     Fall  2.5410 0.0740 0.0160             0.850887 2.76208  3.61297           1       100                    | 
|    fb/mult/i_0_1/i_12/CI       FA_X1     Fall  2.5410 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_12/CO       FA_X1     Fall  2.6160 0.0750 0.0160             1.03705  2.76208  3.79913           1       100                    | 
|    fb/mult/i_0_1/i_13/CI       FA_X1     Fall  2.6170 0.0010 0.0160    0.0010            2.66475                                                   | 
|    fb/mult/i_0_1/i_13/CO       FA_X1     Fall  2.6920 0.0750 0.0160             1.22328  2.76208  3.98535           1       100                    | 
|    fb/mult/i_0_1/i_14/CI       FA_X1     Fall  2.6920 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_14/CO       FA_X1     Fall  2.7650 0.0730 0.0150             0.342058 2.76208  3.10414           1       100                    | 
|    fb/mult/i_0_1/i_15/CI       FA_X1     Fall  2.7650 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_15/CO       FA_X1     Fall  2.8390 0.0740 0.0160             1.04557  2.76208  3.80765           1       100                    | 
|    fb/mult/i_0_1/i_16/CI       FA_X1     Fall  2.8390 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_16/CO       FA_X1     Fall  2.9130 0.0740 0.0160             0.688684 2.76208  3.45076           1       100                    | 
|    fb/mult/i_0_1/i_17/CI       FA_X1     Fall  2.9130 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_17/CO       FA_X1     Fall  2.9880 0.0750 0.0160             1.24347  2.76208  4.00555           1       100                    | 
|    fb/mult/i_0_1/i_18/CI       FA_X1     Fall  2.9880 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_18/CO       FA_X1     Fall  3.0620 0.0740 0.0160             0.763997 2.76208  3.52608           1       100                    | 
|    fb/mult/i_0_1/i_19/CI       FA_X1     Fall  3.0620 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_19/CO       FA_X1     Fall  3.1350 0.0730 0.0150             0.474112 2.76208  3.23619           1       100                    | 
|    fb/mult/i_0_1/i_20/CI       FA_X1     Fall  3.1350 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_20/CO       FA_X1     Fall  3.2080 0.0730 0.0160             0.678382 2.76208  3.44046           1       100                    | 
|    fb/mult/i_0_1/i_21/CI       FA_X1     Fall  3.2080 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_21/CO       FA_X1     Fall  3.2800 0.0720 0.0150             0.210613 2.76208  2.97269           1       100                    | 
|    fb/mult/i_0_1/i_22/CI       FA_X1     Fall  3.2800 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_22/CO       FA_X1     Fall  3.3550 0.0750 0.0160             1.23514  2.76208  3.99722           1       100                    | 
|    fb/mult/i_0_1/i_23/CI       FA_X1     Fall  3.3550 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_23/CO       FA_X1     Fall  3.4280 0.0730 0.0150             0.49817  2.76208  3.26025           1       100                    | 
|    fb/mult/i_0_1/i_24/CI       FA_X1     Fall  3.4280 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_24/CO       FA_X1     Fall  3.4960 0.0680 0.0150             0.38567  2.76208  3.14775           1       100      A             | 
|    fb/mult/i_0_1/i_25/CI       FA_X1     Fall  3.4960 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_25/CO       FA_X1     Fall  3.5670 0.0710 0.0160             1.15408  2.76208  3.91615           1       100      A             | 
|    fb/mult/i_0_1/i_26/CI       FA_X1     Fall  3.5670 0.0000 0.0160                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_26/CO       FA_X1     Fall  3.6390 0.0720 0.0170             1.45942  2.76208  4.2215            1       100      A             | 
|    fb/mult/i_0_1/i_27/CI       FA_X1     Fall  3.6390 0.0000 0.0170                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_27/CO       FA_X1     Fall  3.7200 0.0810 0.0230             5.45473  2.76208  8.21681           1       100      A             | 
|    fb/mult/i_0_1/i_28/CI       FA_X1     Fall  3.7250 0.0050 0.0230    0.0030            2.66475                                     A             | 
|    fb/mult/i_0_1/i_28/S        FA_X1     Fall  3.8160 0.0910 0.0150             0.468139 1.58671  2.05485           1       100      A             | 
|    fb/mult/i_0_1/p_0[28]                 Fall  3.8160 0.0000                                                                                       | 
|    fb/mult/i_0_0_55/C2         AOI222_X1 Fall  3.8160 0.0000 0.0150                      1.50088                                                   | 
|    fb/mult/i_0_0_55/ZN         AOI222_X1 Rise  3.9170 0.1010 0.0530             0.781571 1.70023  2.4818            1       100                    | 
|    fb/mult/i_0_0_54/A          INV_X1    Rise  3.9170 0.0000 0.0530                      1.70023                                                   | 
|    fb/mult/i_0_0_54/ZN         INV_X1    Fall  3.9260 0.0090 0.0120             0.490358 1.14029  1.63065           1       100                    | 
|    fb/mult/a_reg[27]/D         DFF_X1    Fall  3.9260 0.0000 0.0120                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[27]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/a_reg[27]/CK        DFF_X1 Rise  1.5830 0.0040 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  3.0000 4.5000 | 
| target clock propagated network latency   |  0.0830 4.5830 | 
| library setup check                       | -0.0330 4.5500 | 
| data required time                        |  4.5500        | 
|                                           |                | 
| data required time                        |  4.5500        | 
| data arrival time                         | -3.9260        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.6260        | 
--------------------------------------------------------------


 Timing Path to exception 
  
 Path Start Point : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : exception 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8   Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8   Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                 Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4   Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4   Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8   Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8   Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                 Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8   Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8   Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
| Data Path:                                                                                                                            | 
|    regA/out_reg[30]/CK         DFF_X1   Rise  1.5910 0.0030 0.0250          0.949653                                    F             | 
|    regA/out_reg[30]/Q          DFF_X1   Fall  1.6860 0.0950 0.0100 1.452    4.20381  5.65581           3       100      F             | 
|    regA/out[30]                         Fall  1.6860 0.0000                                                                           | 
|    fb/a[30]                             Fall  1.6860 0.0000                                                                           | 
|    fb/i_0_0_43/A1              NAND4_X1 Fall  1.6860 0.0000 0.0100          1.52209                                                   | 
|    fb/i_0_0_43/ZN              NAND4_X1 Rise  1.7060 0.0200 0.0170 0.988411 1.65128  2.63969           1       100                    | 
|    fb/i_0_0_41/B1              OAI33_X1 Rise  1.7060 0.0000 0.0170          1.65128                                                   | 
|    fb/i_0_0_41/ZN              OAI33_X1 Fall  1.7300 0.0240 0.0140 0.364727 0.974659 1.33939           1       100                    | 
|    fb/drc_ipo_c6/A             BUF_X1   Fall  1.7300 0.0000 0.0140          0.87525                                                   | 
|    fb/drc_ipo_c6/Z             BUF_X1   Fall  1.8030 0.0730 0.0420 7.49836  28.7702  36.2686           11      100                    | 
|    fb/exception                         Fall  1.8030 0.0000                                                                           | 
|    exception                            Fall  1.8060 0.0030 0.0420          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6940        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[26]/D 
  
 Path Start Point : fb/mult/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5340 0.0150 0.0110             1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5350 0.0010 0.0110                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5490 0.0140 0.0100             8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5490 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_4                  Fall  1.5490 0.0000                                                                                       | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8    Fall  1.5560 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8    Rise  1.5880 0.0320 0.0250             23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.5880 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_2                    Rise  1.5880 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[32]/CK      DFF_X1    Rise  1.5910 0.0030 0.0250                      0.949653                                    F             | 
|    fb/mult/out_reg[32]/Q       DFF_X1    Fall  1.6940 0.1030 0.0160             3.08428  8.6759   11.7602           5       100      F             | 
|    fb/mult/i_0_1/a[0]                    Fall  1.6940 0.0000                                                                                       | 
|    fb/mult/i_0_1/i_0/B         HA_X1     Fall  1.6940 0.0000 0.0160                      3.34175                                                   | 
|    fb/mult/i_0_1/i_0/CO        HA_X1     Fall  1.7310 0.0370 0.0070             0.341569 2.76208  3.10365           1       100                    | 
|    fb/mult/i_0_1/i_1/CI        FA_X1     Fall  1.7310 0.0000 0.0070                      2.66475                                                   | 
|    fb/mult/i_0_1/i_1/CO        FA_X1     Fall  1.8020 0.0710 0.0160             0.733887 2.76208  3.49597           1       100                    | 
|    fb/mult/i_0_1/i_2/CI        FA_X1     Fall  1.8020 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_2/CO        FA_X1     Fall  1.8750 0.0730 0.0150             0.301672 2.76208  3.06375           1       100                    | 
|    fb/mult/i_0_1/i_3/CI        FA_X1     Fall  1.8750 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_3/CO        FA_X1     Fall  1.9490 0.0740 0.0160             0.70733  2.76208  3.46941           1       100                    | 
|    fb/mult/i_0_1/i_4/CI        FA_X1     Fall  1.9490 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_4/CO        FA_X1     Fall  2.0240 0.0750 0.0160             0.985161 2.76208  3.74724           1       100                    | 
|    fb/mult/i_0_1/i_5/CI        FA_X1     Fall  2.0240 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_5/CO        FA_X1     Fall  2.0980 0.0740 0.0160             0.721529 2.76208  3.48361           1       100                    | 
|    fb/mult/i_0_1/i_6/CI        FA_X1     Fall  2.0980 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_6/CO        FA_X1     Fall  2.1720 0.0740 0.0160             0.707815 2.76208  3.46989           1       100                    | 
|    fb/mult/i_0_1/i_7/CI        FA_X1     Fall  2.1720 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_7/CO        FA_X1     Fall  2.2450 0.0730 0.0150             0.497776 2.76208  3.25985           1       100                    | 
|    fb/mult/i_0_1/i_8/CI        FA_X1     Fall  2.2450 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_8/CO        FA_X1     Fall  2.3200 0.0750 0.0160             1.17239  2.76208  3.93447           1       100                    | 
|    fb/mult/i_0_1/i_9/CI        FA_X1     Fall  2.3200 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_9/CO        FA_X1     Fall  2.3940 0.0740 0.0160             0.623318 2.76208  3.3854            1       100                    | 
|    fb/mult/i_0_1/i_10/CI       FA_X1     Fall  2.3940 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_10/CO       FA_X1     Fall  2.4670 0.0730 0.0150             0.293241 2.76208  3.05532           1       100                    | 
|    fb/mult/i_0_1/i_11/CI       FA_X1     Fall  2.4670 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_11/CO       FA_X1     Fall  2.5410 0.0740 0.0160             0.850887 2.76208  3.61297           1       100                    | 
|    fb/mult/i_0_1/i_12/CI       FA_X1     Fall  2.5410 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_12/CO       FA_X1     Fall  2.6160 0.0750 0.0160             1.03705  2.76208  3.79913           1       100                    | 
|    fb/mult/i_0_1/i_13/CI       FA_X1     Fall  2.6170 0.0010 0.0160    0.0010            2.66475                                                   | 
|    fb/mult/i_0_1/i_13/CO       FA_X1     Fall  2.6920 0.0750 0.0160             1.22328  2.76208  3.98535           1       100                    | 
|    fb/mult/i_0_1/i_14/CI       FA_X1     Fall  2.6920 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_14/CO       FA_X1     Fall  2.7650 0.0730 0.0150             0.342058 2.76208  3.10414           1       100                    | 
|    fb/mult/i_0_1/i_15/CI       FA_X1     Fall  2.7650 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_15/CO       FA_X1     Fall  2.8390 0.0740 0.0160             1.04557  2.76208  3.80765           1       100                    | 
|    fb/mult/i_0_1/i_16/CI       FA_X1     Fall  2.8390 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_16/CO       FA_X1     Fall  2.9130 0.0740 0.0160             0.688684 2.76208  3.45076           1       100                    | 
|    fb/mult/i_0_1/i_17/CI       FA_X1     Fall  2.9130 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_17/CO       FA_X1     Fall  2.9880 0.0750 0.0160             1.24347  2.76208  4.00555           1       100                    | 
|    fb/mult/i_0_1/i_18/CI       FA_X1     Fall  2.9880 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_18/CO       FA_X1     Fall  3.0620 0.0740 0.0160             0.763997 2.76208  3.52608           1       100                    | 
|    fb/mult/i_0_1/i_19/CI       FA_X1     Fall  3.0620 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_19/CO       FA_X1     Fall  3.1350 0.0730 0.0150             0.474112 2.76208  3.23619           1       100                    | 
|    fb/mult/i_0_1/i_20/CI       FA_X1     Fall  3.1350 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_20/CO       FA_X1     Fall  3.2080 0.0730 0.0160             0.678382 2.76208  3.44046           1       100                    | 
|    fb/mult/i_0_1/i_21/CI       FA_X1     Fall  3.2080 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_21/CO       FA_X1     Fall  3.2800 0.0720 0.0150             0.210613 2.76208  2.97269           1       100                    | 
|    fb/mult/i_0_1/i_22/CI       FA_X1     Fall  3.2800 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_22/CO       FA_X1     Fall  3.3550 0.0750 0.0160             1.23514  2.76208  3.99722           1       100                    | 
|    fb/mult/i_0_1/i_23/CI       FA_X1     Fall  3.3550 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_23/CO       FA_X1     Fall  3.4280 0.0730 0.0150             0.49817  2.76208  3.26025           1       100                    | 
|    fb/mult/i_0_1/i_24/CI       FA_X1     Fall  3.4280 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_24/CO       FA_X1     Fall  3.4960 0.0680 0.0150             0.38567  2.76208  3.14775           1       100      A             | 
|    fb/mult/i_0_1/i_25/CI       FA_X1     Fall  3.4960 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_25/CO       FA_X1     Fall  3.5670 0.0710 0.0160             1.15408  2.76208  3.91615           1       100      A             | 
|    fb/mult/i_0_1/i_26/CI       FA_X1     Fall  3.5670 0.0000 0.0160                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_26/CO       FA_X1     Fall  3.6390 0.0720 0.0170             1.45942  2.76208  4.2215            1       100      A             | 
|    fb/mult/i_0_1/i_27/CI       FA_X1     Fall  3.6390 0.0000 0.0170                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_27/S        FA_X1     Fall  3.7280 0.0890 0.0150             0.55061  1.58671  2.13733           1       100      A             | 
|    fb/mult/i_0_1/p_0[27]                 Fall  3.7280 0.0000                                                                                       | 
|    fb/mult/i_0_0_53/C2         AOI222_X1 Fall  3.7280 0.0000 0.0150                      1.50088                                                   | 
|    fb/mult/i_0_0_53/ZN         AOI222_X1 Rise  3.8250 0.0970 0.0490             0.332702 1.70023  2.03293           1       100                    | 
|    fb/mult/i_0_0_52/A          INV_X1    Rise  3.8250 0.0000 0.0490                      1.70023                                                   | 
|    fb/mult/i_0_0_52/ZN         INV_X1    Fall  3.8350 0.0100 0.0110             0.521647 1.14029  1.66194           1       100                    | 
|    fb/mult/a_reg[26]/D         DFF_X1    Fall  3.8350 0.0000 0.0110                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[26]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/a_reg[26]/CK        DFF_X1 Rise  1.5840 0.0050 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  3.0000 4.5000 | 
| target clock propagated network latency   |  0.0840 4.5840 | 
| library setup check                       | -0.0330 4.5510 | 
| data required time                        |  4.5510        | 
|                                           |                | 
| data required time                        |  4.5510        | 
| data arrival time                         | -3.8350        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.7180        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[25]/D 
  
 Path Start Point : fb/mult/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5340 0.0150 0.0110             1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5350 0.0010 0.0110                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5490 0.0140 0.0100             8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5490 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_4                  Fall  1.5490 0.0000                                                                                       | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8    Fall  1.5560 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8    Rise  1.5880 0.0320 0.0250             23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.5880 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_2                    Rise  1.5880 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[32]/CK      DFF_X1    Rise  1.5910 0.0030 0.0250                      0.949653                                    F             | 
|    fb/mult/out_reg[32]/Q       DFF_X1    Fall  1.6940 0.1030 0.0160             3.08428  8.6759   11.7602           5       100      F             | 
|    fb/mult/i_0_1/a[0]                    Fall  1.6940 0.0000                                                                                       | 
|    fb/mult/i_0_1/i_0/B         HA_X1     Fall  1.6940 0.0000 0.0160                      3.34175                                                   | 
|    fb/mult/i_0_1/i_0/CO        HA_X1     Fall  1.7310 0.0370 0.0070             0.341569 2.76208  3.10365           1       100                    | 
|    fb/mult/i_0_1/i_1/CI        FA_X1     Fall  1.7310 0.0000 0.0070                      2.66475                                                   | 
|    fb/mult/i_0_1/i_1/CO        FA_X1     Fall  1.8020 0.0710 0.0160             0.733887 2.76208  3.49597           1       100                    | 
|    fb/mult/i_0_1/i_2/CI        FA_X1     Fall  1.8020 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_2/CO        FA_X1     Fall  1.8750 0.0730 0.0150             0.301672 2.76208  3.06375           1       100                    | 
|    fb/mult/i_0_1/i_3/CI        FA_X1     Fall  1.8750 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_3/CO        FA_X1     Fall  1.9490 0.0740 0.0160             0.70733  2.76208  3.46941           1       100                    | 
|    fb/mult/i_0_1/i_4/CI        FA_X1     Fall  1.9490 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_4/CO        FA_X1     Fall  2.0240 0.0750 0.0160             0.985161 2.76208  3.74724           1       100                    | 
|    fb/mult/i_0_1/i_5/CI        FA_X1     Fall  2.0240 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_5/CO        FA_X1     Fall  2.0980 0.0740 0.0160             0.721529 2.76208  3.48361           1       100                    | 
|    fb/mult/i_0_1/i_6/CI        FA_X1     Fall  2.0980 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_6/CO        FA_X1     Fall  2.1720 0.0740 0.0160             0.707815 2.76208  3.46989           1       100                    | 
|    fb/mult/i_0_1/i_7/CI        FA_X1     Fall  2.1720 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_7/CO        FA_X1     Fall  2.2450 0.0730 0.0150             0.497776 2.76208  3.25985           1       100                    | 
|    fb/mult/i_0_1/i_8/CI        FA_X1     Fall  2.2450 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_8/CO        FA_X1     Fall  2.3200 0.0750 0.0160             1.17239  2.76208  3.93447           1       100                    | 
|    fb/mult/i_0_1/i_9/CI        FA_X1     Fall  2.3200 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_9/CO        FA_X1     Fall  2.3940 0.0740 0.0160             0.623318 2.76208  3.3854            1       100                    | 
|    fb/mult/i_0_1/i_10/CI       FA_X1     Fall  2.3940 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_10/CO       FA_X1     Fall  2.4670 0.0730 0.0150             0.293241 2.76208  3.05532           1       100                    | 
|    fb/mult/i_0_1/i_11/CI       FA_X1     Fall  2.4670 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_11/CO       FA_X1     Fall  2.5410 0.0740 0.0160             0.850887 2.76208  3.61297           1       100                    | 
|    fb/mult/i_0_1/i_12/CI       FA_X1     Fall  2.5410 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_12/CO       FA_X1     Fall  2.6160 0.0750 0.0160             1.03705  2.76208  3.79913           1       100                    | 
|    fb/mult/i_0_1/i_13/CI       FA_X1     Fall  2.6170 0.0010 0.0160    0.0010            2.66475                                                   | 
|    fb/mult/i_0_1/i_13/CO       FA_X1     Fall  2.6920 0.0750 0.0160             1.22328  2.76208  3.98535           1       100                    | 
|    fb/mult/i_0_1/i_14/CI       FA_X1     Fall  2.6920 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_14/CO       FA_X1     Fall  2.7650 0.0730 0.0150             0.342058 2.76208  3.10414           1       100                    | 
|    fb/mult/i_0_1/i_15/CI       FA_X1     Fall  2.7650 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_15/CO       FA_X1     Fall  2.8390 0.0740 0.0160             1.04557  2.76208  3.80765           1       100                    | 
|    fb/mult/i_0_1/i_16/CI       FA_X1     Fall  2.8390 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_16/CO       FA_X1     Fall  2.9130 0.0740 0.0160             0.688684 2.76208  3.45076           1       100                    | 
|    fb/mult/i_0_1/i_17/CI       FA_X1     Fall  2.9130 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_17/CO       FA_X1     Fall  2.9880 0.0750 0.0160             1.24347  2.76208  4.00555           1       100                    | 
|    fb/mult/i_0_1/i_18/CI       FA_X1     Fall  2.9880 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_18/CO       FA_X1     Fall  3.0620 0.0740 0.0160             0.763997 2.76208  3.52608           1       100                    | 
|    fb/mult/i_0_1/i_19/CI       FA_X1     Fall  3.0620 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_19/CO       FA_X1     Fall  3.1350 0.0730 0.0150             0.474112 2.76208  3.23619           1       100                    | 
|    fb/mult/i_0_1/i_20/CI       FA_X1     Fall  3.1350 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_20/CO       FA_X1     Fall  3.2080 0.0730 0.0160             0.678382 2.76208  3.44046           1       100                    | 
|    fb/mult/i_0_1/i_21/CI       FA_X1     Fall  3.2080 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_21/CO       FA_X1     Fall  3.2800 0.0720 0.0150             0.210613 2.76208  2.97269           1       100                    | 
|    fb/mult/i_0_1/i_22/CI       FA_X1     Fall  3.2800 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_22/CO       FA_X1     Fall  3.3550 0.0750 0.0160             1.23514  2.76208  3.99722           1       100                    | 
|    fb/mult/i_0_1/i_23/CI       FA_X1     Fall  3.3550 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_23/CO       FA_X1     Fall  3.4280 0.0730 0.0150             0.49817  2.76208  3.26025           1       100                    | 
|    fb/mult/i_0_1/i_24/CI       FA_X1     Fall  3.4280 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_24/CO       FA_X1     Fall  3.4960 0.0680 0.0150             0.38567  2.76208  3.14775           1       100      A             | 
|    fb/mult/i_0_1/i_25/CI       FA_X1     Fall  3.4960 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_25/CO       FA_X1     Fall  3.5670 0.0710 0.0160             1.15408  2.76208  3.91615           1       100      A             | 
|    fb/mult/i_0_1/i_26/CI       FA_X1     Fall  3.5670 0.0000 0.0160                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_26/S        FA_X1     Fall  3.6550 0.0880 0.0150             0.496806 1.58671  2.08352           1       100      A             | 
|    fb/mult/i_0_1/p_0[26]                 Fall  3.6550 0.0000                                                                                       | 
|    fb/mult/i_0_0_51/C2         AOI222_X1 Fall  3.6570 0.0020 0.0150    0.0020            1.50088                                                   | 
|    fb/mult/i_0_0_51/ZN         AOI222_X1 Rise  3.7550 0.0980 0.0500             0.462501 1.70023  2.16273           1       100                    | 
|    fb/mult/i_0_0_50/A          INV_X1    Rise  3.7600 0.0050 0.0500    0.0050            1.70023                                                   | 
|    fb/mult/i_0_0_50/ZN         INV_X1    Fall  3.7700 0.0100 0.0120             0.545045 1.14029  1.68533           1       100                    | 
|    fb/mult/a_reg[25]/D         DFF_X1    Fall  3.7700 0.0000 0.0120                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[25]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5760 0.0000                                                                           | 
|    fb/mult/a_reg[25]/CK        DFF_X1 Rise  1.5780 0.0020 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  3.0000 4.5000 | 
| target clock propagated network latency   |  0.0780 4.5780 | 
| library setup check                       | -0.0360 4.5420 | 
| data required time                        |  4.5420        | 
|                                           |                | 
| data required time                        |  4.5420        | 
| data arrival time                         | -3.7700        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.7740        | 
--------------------------------------------------------------


 Timing Path to result[30] 
  
 Path Start Point : outB/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[30]/CK         DFF_X1 Rise  1.5910 0.0030 0.0250          0.949653                                    F             | 
|    outB/out_reg[30]/Q          DFF_X1 Fall  1.6930 0.1020 0.0150 0.626356 10       10.6264           1       100      F             | 
|    outB/out[30]                       Fall  1.6930 0.0000                                                                           | 
|    result[30]                         Fall  1.6930 0.0000 0.0150          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8070        | 
--------------------------------------------------------------


 Timing Path to result[27] 
  
 Path Start Point : outB/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[27]/CK         DFF_X1 Rise  1.5910 0.0030 0.0250          0.949653                                    F             | 
|    outB/out_reg[27]/Q          DFF_X1 Fall  1.6930 0.1020 0.0150 0.815284 10       10.8153           1       100      F             | 
|    outB/out[27]                       Fall  1.6930 0.0000                                                                           | 
|    result[27]                         Fall  1.6930 0.0000 0.0150          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8070        | 
--------------------------------------------------------------


 Timing Path to result[2] 
  
 Path Start Point : outB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[2]/CK          DFF_X1 Rise  1.5890 0.0010 0.0250          0.949653                                    F             | 
|    outB/out_reg[2]/Q           DFF_X1 Fall  1.6910 0.1020 0.0150 1.18063  10       11.1806           1       100      F             | 
|    outB/out[2]                        Fall  1.6910 0.0000                                                                           | 
|    result[2]                          Fall  1.6920 0.0010 0.0150          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8080        | 
--------------------------------------------------------------


 Timing Path to result[26] 
  
 Path Start Point : outB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[26]/CK         DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
|    outB/out_reg[26]/Q          DFF_X1 Fall  1.6920 0.1020 0.0150 0.569457 10       10.5695           1       100      F             | 
|    outB/out[26]                       Fall  1.6920 0.0000                                                                           | 
|    result[26]                         Fall  1.6920 0.0000 0.0150          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8080        | 
--------------------------------------------------------------


 Timing Path to result[25] 
  
 Path Start Point : outB/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[25]/CK         DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
|    outB/out_reg[25]/Q          DFF_X1 Fall  1.6920 0.1020 0.0150 0.577844 10       10.5778           1       100      F             | 
|    outB/out[25]                       Fall  1.6920 0.0000                                                                           | 
|    result[25]                         Fall  1.6920 0.0000 0.0150          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8080        | 
--------------------------------------------------------------


 Timing Path to result[22] 
  
 Path Start Point : outB/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/clk__CTS_1_PP_3            Rise  1.5830 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_3                 Rise  1.5830 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_2               Rise  1.5830 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[22]/CK         DFF_X1 Rise  1.5900 0.0070 0.0270          0.949653                                    F             | 
|    outB/out_reg[22]/Q          DFF_X1 Fall  1.6920 0.1020 0.0150 0.618093 10       10.6181           1       100      F             | 
|    outB/out[22]                       Fall  1.6920 0.0000                                                                           | 
|    result[22]                         Fall  1.6920 0.0000 0.0150          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8080        | 
--------------------------------------------------------------


 Timing Path to result[21] 
  
 Path Start Point : outB/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/clk__CTS_1_PP_3            Rise  1.5830 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_3                 Rise  1.5830 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_2               Rise  1.5830 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[21]/CK         DFF_X1 Rise  1.5900 0.0070 0.0270          0.949653                                    F             | 
|    outB/out_reg[21]/Q          DFF_X1 Fall  1.6920 0.1020 0.0140 0.225857 10       10.2259           1       100      F             | 
|    outB/out[21]                       Fall  1.6920 0.0000                                                                           | 
|    result[21]                         Fall  1.6920 0.0000 0.0140          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8080        | 
--------------------------------------------------------------


 Timing Path to result[20] 
  
 Path Start Point : outB/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/clk__CTS_1_PP_3            Rise  1.5830 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_3                 Rise  1.5830 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_2               Rise  1.5830 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[20]/CK         DFF_X1 Rise  1.5900 0.0070 0.0270          0.949653                                    F             | 
|    outB/out_reg[20]/Q          DFF_X1 Fall  1.6920 0.1020 0.0140 0.219435 10       10.2194           1       100      F             | 
|    outB/out[20]                       Fall  1.6920 0.0000                                                                           | 
|    result[20]                         Fall  1.6920 0.0000 0.0140          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8080        | 
--------------------------------------------------------------


 Timing Path to result[8] 
  
 Path Start Point : outB/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[8]/CK          DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
|    outB/out_reg[8]/Q           DFF_X1 Fall  1.6920 0.1020 0.0150 0.849552 10       10.8496           1       100      F             | 
|    outB/out[8]                        Fall  1.6920 0.0000                                                                           | 
|    result[8]                          Fall  1.6920 0.0000 0.0150          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8080        | 
--------------------------------------------------------------


 Timing Path to result[4] 
  
 Path Start Point : outB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[4]/CK          DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
|    outB/out_reg[4]/Q           DFF_X1 Fall  1.6920 0.1020 0.0150 0.852727 10       10.8527           1       100      F             | 
|    outB/out[4]                        Fall  1.6920 0.0000                                                                           | 
|    result[4]                          Fall  1.6920 0.0000 0.0150          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8080        | 
--------------------------------------------------------------


 Timing Path to result[29] 
  
 Path Start Point : outB/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[29]/CK         DFF_X1 Rise  1.5910 0.0030 0.0250          0.949653                                    F             | 
|    outB/out_reg[29]/Q          DFF_X1 Fall  1.6920 0.1010 0.0140 0.217287 10       10.2173           1       100      F             | 
|    outB/out[29]                       Fall  1.6920 0.0000                                                                           | 
|    result[29]                         Fall  1.6920 0.0000 0.0140          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8080        | 
--------------------------------------------------------------


 Timing Path to result[28] 
  
 Path Start Point : outB/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[28]/CK         DFF_X1 Rise  1.5910 0.0030 0.0250          0.949653                                    F             | 
|    outB/out_reg[28]/Q          DFF_X1 Fall  1.6920 0.1010 0.0140 0.263084 10       10.2631           1       100      F             | 
|    outB/out[28]                       Fall  1.6920 0.0000                                                                           | 
|    result[28]                         Fall  1.6920 0.0000 0.0140          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8080        | 
--------------------------------------------------------------


 Timing Path to result[24] 
  
 Path Start Point : outB/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[24]/CK         DFF_X1 Rise  1.5910 0.0030 0.0250          0.949653                                    F             | 
|    outB/out_reg[24]/Q          DFF_X1 Fall  1.6920 0.1010 0.0150 0.44638  10       10.4464           1       100      F             | 
|    outB/out[24]                       Fall  1.6920 0.0000                                                                           | 
|    result[24]                         Fall  1.6920 0.0000 0.0150          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8080        | 
--------------------------------------------------------------


 Timing Path to result[23] 
  
 Path Start Point : outB/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[23]/CK         DFF_X1 Rise  1.5910 0.0030 0.0250          0.949653                                    F             | 
|    outB/out_reg[23]/Q          DFF_X1 Fall  1.6920 0.1010 0.0150 0.403896 10       10.4039           1       100      F             | 
|    outB/out[23]                       Fall  1.6920 0.0000                                                                           | 
|    result[23]                         Fall  1.6920 0.0000 0.0150          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8080        | 
--------------------------------------------------------------


 Timing Path to result[19] 
  
 Path Start Point : outB/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[19]/CK         DFF_X1 Rise  1.5910 0.0030 0.0250          0.949653                                    F             | 
|    outB/out_reg[19]/Q          DFF_X1 Fall  1.6920 0.1010 0.0140 0.163612 10       10.1636           1       100      F             | 
|    outB/out[19]                       Fall  1.6920 0.0000                                                                           | 
|    result[19]                         Fall  1.6920 0.0000 0.0140          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8080        | 
--------------------------------------------------------------


 Timing Path to result[18] 
  
 Path Start Point : outB/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[18]/CK         DFF_X1 Rise  1.5910 0.0030 0.0250          0.949653                                    F             | 
|    outB/out_reg[18]/Q          DFF_X1 Fall  1.6920 0.1010 0.0140 0.315338 10       10.3153           1       100      F             | 
|    outB/out[18]                       Fall  1.6920 0.0000                                                                           | 
|    result[18]                         Fall  1.6920 0.0000 0.0140          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8080        | 
--------------------------------------------------------------


 Timing Path to result[17] 
  
 Path Start Point : outB/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[17]/CK         DFF_X1 Rise  1.5910 0.0030 0.0250          0.949653                                    F             | 
|    outB/out_reg[17]/Q          DFF_X1 Fall  1.6920 0.1010 0.0140 0.121931 10       10.1219           1       100      F             | 
|    outB/out[17]                       Fall  1.6920 0.0000                                                                           | 
|    result[17]                         Fall  1.6920 0.0000 0.0140          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8080        | 
--------------------------------------------------------------


 Timing Path to result[16] 
  
 Path Start Point : outB/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[16]/CK         DFF_X1 Rise  1.5910 0.0030 0.0250          0.949653                                    F             | 
|    outB/out_reg[16]/Q          DFF_X1 Fall  1.6920 0.1010 0.0140 0.24767  10       10.2477           1       100      F             | 
|    outB/out[16]                       Fall  1.6920 0.0000                                                                           | 
|    result[16]                         Fall  1.6920 0.0000 0.0140          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8080        | 
--------------------------------------------------------------


 Timing Path to result[15] 
  
 Path Start Point : outB/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[15]/CK         DFF_X1 Rise  1.5910 0.0030 0.0250          0.949653                                    F             | 
|    outB/out_reg[15]/Q          DFF_X1 Fall  1.6920 0.1010 0.0140 0.254062 10       10.2541           1       100      F             | 
|    outB/out[15]                       Fall  1.6920 0.0000                                                                           | 
|    result[15]                         Fall  1.6920 0.0000 0.0140          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8080        | 
--------------------------------------------------------------


 Timing Path to result[14] 
  
 Path Start Point : outB/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[14]/CK         DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
|    outB/out_reg[14]/Q          DFF_X1 Fall  1.6910 0.1010 0.0140 0.334035 10       10.334            1       100      F             | 
|    outB/out[14]                       Fall  1.6910 0.0000                                                                           | 
|    result[14]                         Fall  1.6910 0.0000 0.0140          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6910        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8090        | 
--------------------------------------------------------------


 Timing Path to result[13] 
  
 Path Start Point : outB/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[13]/CK         DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
|    outB/out_reg[13]/Q          DFF_X1 Fall  1.6910 0.1010 0.0140 0.231141 10       10.2311           1       100      F             | 
|    outB/out[13]                       Fall  1.6910 0.0000                                                                           | 
|    result[13]                         Fall  1.6910 0.0000 0.0140          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6910        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8090        | 
--------------------------------------------------------------


 Timing Path to result[12] 
  
 Path Start Point : outB/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[12]/CK         DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
|    outB/out_reg[12]/Q          DFF_X1 Fall  1.6910 0.1010 0.0140 0.295994 10       10.296            1       100      F             | 
|    outB/out[12]                       Fall  1.6910 0.0000                                                                           | 
|    result[12]                         Fall  1.6910 0.0000 0.0140          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6910        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8090        | 
--------------------------------------------------------------


 Timing Path to result[11] 
  
 Path Start Point : outB/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[11]/CK         DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
|    outB/out_reg[11]/Q          DFF_X1 Fall  1.6910 0.1010 0.0140 0.281689 10       10.2817           1       100      F             | 
|    outB/out[11]                       Fall  1.6910 0.0000                                                                           | 
|    result[11]                         Fall  1.6910 0.0000 0.0140          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6910        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8090        | 
--------------------------------------------------------------


 Timing Path to result[10] 
  
 Path Start Point : outB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[10]/CK         DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
|    outB/out_reg[10]/Q          DFF_X1 Fall  1.6910 0.1010 0.0150 0.442758 10       10.4428           1       100      F             | 
|    outB/out[10]                       Fall  1.6910 0.0000                                                                           | 
|    result[10]                         Fall  1.6910 0.0000 0.0150          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6910        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8090        | 
--------------------------------------------------------------


 Timing Path to result[9] 
  
 Path Start Point : outB/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[9]/CK          DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
|    outB/out_reg[9]/Q           DFF_X1 Fall  1.6910 0.1010 0.0150 0.43175  10       10.4318           1       100      F             | 
|    outB/out[9]                        Fall  1.6910 0.0000                                                                           | 
|    result[9]                          Fall  1.6910 0.0000 0.0150          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6910        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8090        | 
--------------------------------------------------------------


 Timing Path to result[7] 
  
 Path Start Point : outB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[7]/CK          DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
|    outB/out_reg[7]/Q           DFF_X1 Fall  1.6910 0.1010 0.0140 0.360749 10       10.3607           1       100      F             | 
|    outB/out[7]                        Fall  1.6910 0.0000                                                                           | 
|    result[7]                          Fall  1.6910 0.0000 0.0140          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6910        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8090        | 
--------------------------------------------------------------


 Timing Path to result[6] 
  
 Path Start Point : outB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[6]/CK          DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
|    outB/out_reg[6]/Q           DFF_X1 Fall  1.6910 0.1010 0.0140 0.279553 10       10.2796           1       100      F             | 
|    outB/out[6]                        Fall  1.6910 0.0000                                                                           | 
|    result[6]                          Fall  1.6910 0.0000 0.0140          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6910        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8090        | 
--------------------------------------------------------------


 Timing Path to result[5] 
  
 Path Start Point : outB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[5]/CK          DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
|    outB/out_reg[5]/Q           DFF_X1 Fall  1.6910 0.1010 0.0140 0.292468 10       10.2925           1       100      F             | 
|    outB/out[5]                        Fall  1.6910 0.0000                                                                           | 
|    result[5]                          Fall  1.6910 0.0000 0.0140          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6910        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8090        | 
--------------------------------------------------------------


 Timing Path to result[3] 
  
 Path Start Point : outB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[3]/CK          DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
|    outB/out_reg[3]/Q           DFF_X1 Fall  1.6910 0.1010 0.0150 0.516962 10       10.517            1       100      F             | 
|    outB/out[3]                        Fall  1.6910 0.0000                                                                           | 
|    result[3]                          Fall  1.6910 0.0000 0.0150          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6910        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8090        | 
--------------------------------------------------------------


 Timing Path to result[31] 
  
 Path Start Point : outB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5520 0.0030 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5770 0.0250 0.0190 13.8539  37.0365  50.8904           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5770 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_0               Rise  1.5770 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[31]/CK         DFF_X1 Rise  1.5810 0.0040 0.0180          0.949653                                    F             | 
|    outB/out_reg[31]/Q          DFF_X1 Fall  1.6830 0.1020 0.0160 2.15517  10       12.1552           1       100      F             | 
|    outB/out[31]                       Fall  1.6830 0.0000                                                                           | 
|    result[31]                         Fall  1.6840 0.0010 0.0160          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6840        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8160        | 
--------------------------------------------------------------


 Timing Path to result[0] 
  
 Path Start Point : outB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000             0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050             0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110             1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100             8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5520 0.0030 0.0110                      10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5770 0.0250 0.0190             13.8539  37.0365  50.8904           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5770 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0               Rise  1.5770 0.0000                                                                                       | 
| Data Path:                                                                                                                                      | 
|    outB/out_reg[0]/CK          DFF_X1 Rise  1.5810 0.0040 0.0180                      0.949653                                    F             | 
|    outB/out_reg[0]/Q           DFF_X1 Fall  1.6820 0.1010 0.0160             1.82091  10       11.8209           1       100      F             | 
|    outB/out[0]                        Fall  1.6820 0.0000                                                                                       | 
|    result[0]                          Fall  1.6840 0.0020 0.0160    0.0010            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6840        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8160        | 
--------------------------------------------------------------


 Timing Path to result[1] 
  
 Path Start Point : outB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5520 0.0030 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5770 0.0250 0.0190 13.8539  37.0365  50.8904           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5770 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_0               Rise  1.5770 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    outB/out_reg[1]/CK          DFF_X1 Rise  1.5790 0.0020 0.0180          0.949653                                    F             | 
|    outB/out_reg[1]/Q           DFF_X1 Fall  1.6790 0.1000 0.0150 1.0566   10       11.0566           1       100      F             | 
|    outB/out[1]                        Fall  1.6790 0.0000                                                                           | 
|    result[1]                          Fall  1.6790 0.0000 0.0150          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.236327 5.81013 6.04646           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.6790        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8210        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[24]/D 
  
 Path Start Point : fb/mult/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5340 0.0150 0.0110             1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5350 0.0010 0.0110                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5490 0.0140 0.0100             8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5490 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_4                  Fall  1.5490 0.0000                                                                                       | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8    Fall  1.5560 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8    Rise  1.5880 0.0320 0.0250             23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.5880 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_2                    Rise  1.5880 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[32]/CK      DFF_X1    Rise  1.5910 0.0030 0.0250                      0.949653                                    F             | 
|    fb/mult/out_reg[32]/Q       DFF_X1    Fall  1.6940 0.1030 0.0160             3.08428  8.6759   11.7602           5       100      F             | 
|    fb/mult/i_0_1/a[0]                    Fall  1.6940 0.0000                                                                                       | 
|    fb/mult/i_0_1/i_0/B         HA_X1     Fall  1.6940 0.0000 0.0160                      3.34175                                                   | 
|    fb/mult/i_0_1/i_0/CO        HA_X1     Fall  1.7310 0.0370 0.0070             0.341569 2.76208  3.10365           1       100                    | 
|    fb/mult/i_0_1/i_1/CI        FA_X1     Fall  1.7310 0.0000 0.0070                      2.66475                                                   | 
|    fb/mult/i_0_1/i_1/CO        FA_X1     Fall  1.8020 0.0710 0.0160             0.733887 2.76208  3.49597           1       100                    | 
|    fb/mult/i_0_1/i_2/CI        FA_X1     Fall  1.8020 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_2/CO        FA_X1     Fall  1.8750 0.0730 0.0150             0.301672 2.76208  3.06375           1       100                    | 
|    fb/mult/i_0_1/i_3/CI        FA_X1     Fall  1.8750 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_3/CO        FA_X1     Fall  1.9490 0.0740 0.0160             0.70733  2.76208  3.46941           1       100                    | 
|    fb/mult/i_0_1/i_4/CI        FA_X1     Fall  1.9490 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_4/CO        FA_X1     Fall  2.0240 0.0750 0.0160             0.985161 2.76208  3.74724           1       100                    | 
|    fb/mult/i_0_1/i_5/CI        FA_X1     Fall  2.0240 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_5/CO        FA_X1     Fall  2.0980 0.0740 0.0160             0.721529 2.76208  3.48361           1       100                    | 
|    fb/mult/i_0_1/i_6/CI        FA_X1     Fall  2.0980 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_6/CO        FA_X1     Fall  2.1720 0.0740 0.0160             0.707815 2.76208  3.46989           1       100                    | 
|    fb/mult/i_0_1/i_7/CI        FA_X1     Fall  2.1720 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_7/CO        FA_X1     Fall  2.2450 0.0730 0.0150             0.497776 2.76208  3.25985           1       100                    | 
|    fb/mult/i_0_1/i_8/CI        FA_X1     Fall  2.2450 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_8/CO        FA_X1     Fall  2.3200 0.0750 0.0160             1.17239  2.76208  3.93447           1       100                    | 
|    fb/mult/i_0_1/i_9/CI        FA_X1     Fall  2.3200 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_9/CO        FA_X1     Fall  2.3940 0.0740 0.0160             0.623318 2.76208  3.3854            1       100                    | 
|    fb/mult/i_0_1/i_10/CI       FA_X1     Fall  2.3940 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_10/CO       FA_X1     Fall  2.4670 0.0730 0.0150             0.293241 2.76208  3.05532           1       100                    | 
|    fb/mult/i_0_1/i_11/CI       FA_X1     Fall  2.4670 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_11/CO       FA_X1     Fall  2.5410 0.0740 0.0160             0.850887 2.76208  3.61297           1       100                    | 
|    fb/mult/i_0_1/i_12/CI       FA_X1     Fall  2.5410 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_12/CO       FA_X1     Fall  2.6160 0.0750 0.0160             1.03705  2.76208  3.79913           1       100                    | 
|    fb/mult/i_0_1/i_13/CI       FA_X1     Fall  2.6170 0.0010 0.0160    0.0010            2.66475                                                   | 
|    fb/mult/i_0_1/i_13/CO       FA_X1     Fall  2.6920 0.0750 0.0160             1.22328  2.76208  3.98535           1       100                    | 
|    fb/mult/i_0_1/i_14/CI       FA_X1     Fall  2.6920 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_14/CO       FA_X1     Fall  2.7650 0.0730 0.0150             0.342058 2.76208  3.10414           1       100                    | 
|    fb/mult/i_0_1/i_15/CI       FA_X1     Fall  2.7650 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_15/CO       FA_X1     Fall  2.8390 0.0740 0.0160             1.04557  2.76208  3.80765           1       100                    | 
|    fb/mult/i_0_1/i_16/CI       FA_X1     Fall  2.8390 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_16/CO       FA_X1     Fall  2.9130 0.0740 0.0160             0.688684 2.76208  3.45076           1       100                    | 
|    fb/mult/i_0_1/i_17/CI       FA_X1     Fall  2.9130 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_17/CO       FA_X1     Fall  2.9880 0.0750 0.0160             1.24347  2.76208  4.00555           1       100                    | 
|    fb/mult/i_0_1/i_18/CI       FA_X1     Fall  2.9880 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_18/CO       FA_X1     Fall  3.0620 0.0740 0.0160             0.763997 2.76208  3.52608           1       100                    | 
|    fb/mult/i_0_1/i_19/CI       FA_X1     Fall  3.0620 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_19/CO       FA_X1     Fall  3.1350 0.0730 0.0150             0.474112 2.76208  3.23619           1       100                    | 
|    fb/mult/i_0_1/i_20/CI       FA_X1     Fall  3.1350 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_20/CO       FA_X1     Fall  3.2080 0.0730 0.0160             0.678382 2.76208  3.44046           1       100                    | 
|    fb/mult/i_0_1/i_21/CI       FA_X1     Fall  3.2080 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_21/CO       FA_X1     Fall  3.2800 0.0720 0.0150             0.210613 2.76208  2.97269           1       100                    | 
|    fb/mult/i_0_1/i_22/CI       FA_X1     Fall  3.2800 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_22/CO       FA_X1     Fall  3.3550 0.0750 0.0160             1.23514  2.76208  3.99722           1       100                    | 
|    fb/mult/i_0_1/i_23/CI       FA_X1     Fall  3.3550 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_23/CO       FA_X1     Fall  3.4280 0.0730 0.0150             0.49817  2.76208  3.26025           1       100                    | 
|    fb/mult/i_0_1/i_24/CI       FA_X1     Fall  3.4280 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_24/CO       FA_X1     Fall  3.4960 0.0680 0.0150             0.38567  2.76208  3.14775           1       100      A             | 
|    fb/mult/i_0_1/i_25/CI       FA_X1     Fall  3.4960 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_25/S        FA_X1     Fall  3.5830 0.0870 0.0150             0.169691 1.58671  1.75641           1       100      A             | 
|    fb/mult/i_0_1/p_0[25]                 Fall  3.5830 0.0000                                                                                       | 
|    fb/mult/i_0_0_49/C2         AOI222_X1 Fall  3.5830 0.0000 0.0150                      1.50088                                                   | 
|    fb/mult/i_0_0_49/ZN         AOI222_X1 Rise  3.6820 0.0990 0.0510             0.504321 1.70023  2.20455           1       100                    | 
|    fb/mult/i_0_0_48/A          INV_X1    Rise  3.6820 0.0000 0.0510                      1.70023                                                   | 
|    fb/mult/i_0_0_48/ZN         INV_X1    Fall  3.6900 0.0080 0.0110             0.182644 1.14029  1.32293           1       100                    | 
|    fb/mult/a_reg[24]/D         DFF_X1    Fall  3.6900 0.0000 0.0110                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[24]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5760 0.0000                                                                           | 
|    fb/mult/a_reg[24]/CK        DFF_X1 Rise  1.5780 0.0020 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  3.0000 4.5000 | 
| target clock propagated network latency   |  0.0780 4.5780 | 
| library setup check                       | -0.0350 4.5430 | 
| data required time                        |  4.5430        | 
|                                           |                | 
| data required time                        |  4.5430        | 
| data arrival time                         | -3.6900        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.8550        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[23]/D 
  
 Path Start Point : fb/mult/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5340 0.0150 0.0110             1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5350 0.0010 0.0110                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5490 0.0140 0.0100             8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5490 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_4                  Fall  1.5490 0.0000                                                                                       | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8    Fall  1.5560 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8    Rise  1.5880 0.0320 0.0250             23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.5880 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_2                    Rise  1.5880 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[32]/CK      DFF_X1    Rise  1.5910 0.0030 0.0250                      0.949653                                    F             | 
|    fb/mult/out_reg[32]/Q       DFF_X1    Fall  1.6940 0.1030 0.0160             3.08428  8.6759   11.7602           5       100      F             | 
|    fb/mult/i_0_1/a[0]                    Fall  1.6940 0.0000                                                                                       | 
|    fb/mult/i_0_1/i_0/B         HA_X1     Fall  1.6940 0.0000 0.0160                      3.34175                                                   | 
|    fb/mult/i_0_1/i_0/CO        HA_X1     Fall  1.7310 0.0370 0.0070             0.341569 2.76208  3.10365           1       100                    | 
|    fb/mult/i_0_1/i_1/CI        FA_X1     Fall  1.7310 0.0000 0.0070                      2.66475                                                   | 
|    fb/mult/i_0_1/i_1/CO        FA_X1     Fall  1.8020 0.0710 0.0160             0.733887 2.76208  3.49597           1       100                    | 
|    fb/mult/i_0_1/i_2/CI        FA_X1     Fall  1.8020 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_2/CO        FA_X1     Fall  1.8750 0.0730 0.0150             0.301672 2.76208  3.06375           1       100                    | 
|    fb/mult/i_0_1/i_3/CI        FA_X1     Fall  1.8750 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_3/CO        FA_X1     Fall  1.9490 0.0740 0.0160             0.70733  2.76208  3.46941           1       100                    | 
|    fb/mult/i_0_1/i_4/CI        FA_X1     Fall  1.9490 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_4/CO        FA_X1     Fall  2.0240 0.0750 0.0160             0.985161 2.76208  3.74724           1       100                    | 
|    fb/mult/i_0_1/i_5/CI        FA_X1     Fall  2.0240 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_5/CO        FA_X1     Fall  2.0980 0.0740 0.0160             0.721529 2.76208  3.48361           1       100                    | 
|    fb/mult/i_0_1/i_6/CI        FA_X1     Fall  2.0980 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_6/CO        FA_X1     Fall  2.1720 0.0740 0.0160             0.707815 2.76208  3.46989           1       100                    | 
|    fb/mult/i_0_1/i_7/CI        FA_X1     Fall  2.1720 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_7/CO        FA_X1     Fall  2.2450 0.0730 0.0150             0.497776 2.76208  3.25985           1       100                    | 
|    fb/mult/i_0_1/i_8/CI        FA_X1     Fall  2.2450 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_8/CO        FA_X1     Fall  2.3200 0.0750 0.0160             1.17239  2.76208  3.93447           1       100                    | 
|    fb/mult/i_0_1/i_9/CI        FA_X1     Fall  2.3200 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_9/CO        FA_X1     Fall  2.3940 0.0740 0.0160             0.623318 2.76208  3.3854            1       100                    | 
|    fb/mult/i_0_1/i_10/CI       FA_X1     Fall  2.3940 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_10/CO       FA_X1     Fall  2.4670 0.0730 0.0150             0.293241 2.76208  3.05532           1       100                    | 
|    fb/mult/i_0_1/i_11/CI       FA_X1     Fall  2.4670 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_11/CO       FA_X1     Fall  2.5410 0.0740 0.0160             0.850887 2.76208  3.61297           1       100                    | 
|    fb/mult/i_0_1/i_12/CI       FA_X1     Fall  2.5410 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_12/CO       FA_X1     Fall  2.6160 0.0750 0.0160             1.03705  2.76208  3.79913           1       100                    | 
|    fb/mult/i_0_1/i_13/CI       FA_X1     Fall  2.6170 0.0010 0.0160    0.0010            2.66475                                                   | 
|    fb/mult/i_0_1/i_13/CO       FA_X1     Fall  2.6920 0.0750 0.0160             1.22328  2.76208  3.98535           1       100                    | 
|    fb/mult/i_0_1/i_14/CI       FA_X1     Fall  2.6920 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_14/CO       FA_X1     Fall  2.7650 0.0730 0.0150             0.342058 2.76208  3.10414           1       100                    | 
|    fb/mult/i_0_1/i_15/CI       FA_X1     Fall  2.7650 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_15/CO       FA_X1     Fall  2.8390 0.0740 0.0160             1.04557  2.76208  3.80765           1       100                    | 
|    fb/mult/i_0_1/i_16/CI       FA_X1     Fall  2.8390 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_16/CO       FA_X1     Fall  2.9130 0.0740 0.0160             0.688684 2.76208  3.45076           1       100                    | 
|    fb/mult/i_0_1/i_17/CI       FA_X1     Fall  2.9130 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_17/CO       FA_X1     Fall  2.9880 0.0750 0.0160             1.24347  2.76208  4.00555           1       100                    | 
|    fb/mult/i_0_1/i_18/CI       FA_X1     Fall  2.9880 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_18/CO       FA_X1     Fall  3.0620 0.0740 0.0160             0.763997 2.76208  3.52608           1       100                    | 
|    fb/mult/i_0_1/i_19/CI       FA_X1     Fall  3.0620 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_19/CO       FA_X1     Fall  3.1350 0.0730 0.0150             0.474112 2.76208  3.23619           1       100                    | 
|    fb/mult/i_0_1/i_20/CI       FA_X1     Fall  3.1350 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_20/CO       FA_X1     Fall  3.2080 0.0730 0.0160             0.678382 2.76208  3.44046           1       100                    | 
|    fb/mult/i_0_1/i_21/CI       FA_X1     Fall  3.2080 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_21/CO       FA_X1     Fall  3.2800 0.0720 0.0150             0.210613 2.76208  2.97269           1       100                    | 
|    fb/mult/i_0_1/i_22/CI       FA_X1     Fall  3.2800 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_22/CO       FA_X1     Fall  3.3550 0.0750 0.0160             1.23514  2.76208  3.99722           1       100                    | 
|    fb/mult/i_0_1/i_23/CI       FA_X1     Fall  3.3550 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_23/CO       FA_X1     Fall  3.4280 0.0730 0.0150             0.49817  2.76208  3.26025           1       100                    | 
|    fb/mult/i_0_1/i_24/CI       FA_X1     Fall  3.4280 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0_1/i_24/S        FA_X1     Fall  3.5150 0.0870 0.0150             0.131454 1.58671  1.71817           1       100      A             | 
|    fb/mult/i_0_1/p_0[24]                 Fall  3.5150 0.0000                                                                                       | 
|    fb/mult/i_0_0_47/C2         AOI222_X1 Fall  3.5150 0.0000 0.0150                      1.50088                                                   | 
|    fb/mult/i_0_0_47/ZN         AOI222_X1 Rise  3.6130 0.0980 0.0510             0.474904 1.70023  2.17513           1       100                    | 
|    fb/mult/i_0_0_46/A          INV_X1    Rise  3.6130 0.0000 0.0510                      1.70023                                                   | 
|    fb/mult/i_0_0_46/ZN         INV_X1    Fall  3.6220 0.0090 0.0110             0.299888 1.14029  1.44018           1       100                    | 
|    fb/mult/a_reg[23]/D         DFF_X1    Fall  3.6220 0.0000 0.0110                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[23]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5760 0.0000                                                                           | 
|    fb/mult/a_reg[23]/CK        DFF_X1 Rise  1.5780 0.0020 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  3.0000 4.5000 | 
| target clock propagated network latency   |  0.0780 4.5780 | 
| library setup check                       | -0.0350 4.5430 | 
| data required time                        |  4.5430        | 
|                                           |                | 
| data required time                        |  4.5430        | 
| data arrival time                         | -3.6220        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.9230        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[22]/D 
  
 Path Start Point : fb/mult/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5340 0.0150 0.0110             1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5350 0.0010 0.0110                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5490 0.0140 0.0100             8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5490 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_4                  Fall  1.5490 0.0000                                                                                       | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8    Fall  1.5560 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8    Rise  1.5880 0.0320 0.0250             23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.5880 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_2                    Rise  1.5880 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[32]/CK      DFF_X1    Rise  1.5910 0.0030 0.0250                      0.949653                                    F             | 
|    fb/mult/out_reg[32]/Q       DFF_X1    Fall  1.6940 0.1030 0.0160             3.08428  8.6759   11.7602           5       100      F             | 
|    fb/mult/i_0_1/a[0]                    Fall  1.6940 0.0000                                                                                       | 
|    fb/mult/i_0_1/i_0/B         HA_X1     Fall  1.6940 0.0000 0.0160                      3.34175                                                   | 
|    fb/mult/i_0_1/i_0/CO        HA_X1     Fall  1.7310 0.0370 0.0070             0.341569 2.76208  3.10365           1       100                    | 
|    fb/mult/i_0_1/i_1/CI        FA_X1     Fall  1.7310 0.0000 0.0070                      2.66475                                                   | 
|    fb/mult/i_0_1/i_1/CO        FA_X1     Fall  1.8020 0.0710 0.0160             0.733887 2.76208  3.49597           1       100                    | 
|    fb/mult/i_0_1/i_2/CI        FA_X1     Fall  1.8020 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_2/CO        FA_X1     Fall  1.8750 0.0730 0.0150             0.301672 2.76208  3.06375           1       100                    | 
|    fb/mult/i_0_1/i_3/CI        FA_X1     Fall  1.8750 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_3/CO        FA_X1     Fall  1.9490 0.0740 0.0160             0.70733  2.76208  3.46941           1       100                    | 
|    fb/mult/i_0_1/i_4/CI        FA_X1     Fall  1.9490 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_4/CO        FA_X1     Fall  2.0240 0.0750 0.0160             0.985161 2.76208  3.74724           1       100                    | 
|    fb/mult/i_0_1/i_5/CI        FA_X1     Fall  2.0240 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_5/CO        FA_X1     Fall  2.0980 0.0740 0.0160             0.721529 2.76208  3.48361           1       100                    | 
|    fb/mult/i_0_1/i_6/CI        FA_X1     Fall  2.0980 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_6/CO        FA_X1     Fall  2.1720 0.0740 0.0160             0.707815 2.76208  3.46989           1       100                    | 
|    fb/mult/i_0_1/i_7/CI        FA_X1     Fall  2.1720 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_7/CO        FA_X1     Fall  2.2450 0.0730 0.0150             0.497776 2.76208  3.25985           1       100                    | 
|    fb/mult/i_0_1/i_8/CI        FA_X1     Fall  2.2450 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_8/CO        FA_X1     Fall  2.3200 0.0750 0.0160             1.17239  2.76208  3.93447           1       100                    | 
|    fb/mult/i_0_1/i_9/CI        FA_X1     Fall  2.3200 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_9/CO        FA_X1     Fall  2.3940 0.0740 0.0160             0.623318 2.76208  3.3854            1       100                    | 
|    fb/mult/i_0_1/i_10/CI       FA_X1     Fall  2.3940 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_10/CO       FA_X1     Fall  2.4670 0.0730 0.0150             0.293241 2.76208  3.05532           1       100                    | 
|    fb/mult/i_0_1/i_11/CI       FA_X1     Fall  2.4670 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_11/CO       FA_X1     Fall  2.5410 0.0740 0.0160             0.850887 2.76208  3.61297           1       100                    | 
|    fb/mult/i_0_1/i_12/CI       FA_X1     Fall  2.5410 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_12/CO       FA_X1     Fall  2.6160 0.0750 0.0160             1.03705  2.76208  3.79913           1       100                    | 
|    fb/mult/i_0_1/i_13/CI       FA_X1     Fall  2.6170 0.0010 0.0160    0.0010            2.66475                                                   | 
|    fb/mult/i_0_1/i_13/CO       FA_X1     Fall  2.6920 0.0750 0.0160             1.22328  2.76208  3.98535           1       100                    | 
|    fb/mult/i_0_1/i_14/CI       FA_X1     Fall  2.6920 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_14/CO       FA_X1     Fall  2.7650 0.0730 0.0150             0.342058 2.76208  3.10414           1       100                    | 
|    fb/mult/i_0_1/i_15/CI       FA_X1     Fall  2.7650 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_15/CO       FA_X1     Fall  2.8390 0.0740 0.0160             1.04557  2.76208  3.80765           1       100                    | 
|    fb/mult/i_0_1/i_16/CI       FA_X1     Fall  2.8390 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_16/CO       FA_X1     Fall  2.9130 0.0740 0.0160             0.688684 2.76208  3.45076           1       100                    | 
|    fb/mult/i_0_1/i_17/CI       FA_X1     Fall  2.9130 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_17/CO       FA_X1     Fall  2.9880 0.0750 0.0160             1.24347  2.76208  4.00555           1       100                    | 
|    fb/mult/i_0_1/i_18/CI       FA_X1     Fall  2.9880 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_18/CO       FA_X1     Fall  3.0620 0.0740 0.0160             0.763997 2.76208  3.52608           1       100                    | 
|    fb/mult/i_0_1/i_19/CI       FA_X1     Fall  3.0620 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_19/CO       FA_X1     Fall  3.1350 0.0730 0.0150             0.474112 2.76208  3.23619           1       100                    | 
|    fb/mult/i_0_1/i_20/CI       FA_X1     Fall  3.1350 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_20/CO       FA_X1     Fall  3.2080 0.0730 0.0160             0.678382 2.76208  3.44046           1       100                    | 
|    fb/mult/i_0_1/i_21/CI       FA_X1     Fall  3.2080 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_21/CO       FA_X1     Fall  3.2800 0.0720 0.0150             0.210613 2.76208  2.97269           1       100                    | 
|    fb/mult/i_0_1/i_22/CI       FA_X1     Fall  3.2800 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0_1/i_22/CO       FA_X1     Fall  3.3550 0.0750 0.0160             1.23514  2.76208  3.99722           1       100                    | 
|    fb/mult/i_0_1/i_23/CI       FA_X1     Fall  3.3550 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0_1/i_23/S        FA_X1     Fall  3.4440 0.0890 0.0150             0.575127 1.58671  2.16184           1       100                    | 
|    fb/mult/i_0_1/p_0[23]                 Fall  3.4440 0.0000                                                                                       | 
|    fb/mult/i_0_0_45/C2         AOI222_X1 Fall  3.4440 0.0000 0.0150                      1.50088                                                   | 
|    fb/mult/i_0_0_45/ZN         AOI222_X1 Rise  3.5400 0.0960 0.0490             0.214942 1.70023  1.91517           1       100                    | 
|    fb/mult/i_0_0_44/A          INV_X1    Rise  3.5400 0.0000 0.0490                      1.70023                                                   | 
|    fb/mult/i_0_0_44/ZN         INV_X1    Fall  3.5490 0.0090 0.0110             0.486499 1.14029  1.62679           1       100                    | 
|    fb/mult/a_reg[22]/D         DFF_X1    Fall  3.5490 0.0000 0.0110                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[22]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5500 0.0030 0.0100          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5740 0.0240 0.0170 13.8539  33.4011  47.2551           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5740 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_0                 Rise  1.5740 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_0            Rise  1.5740 0.0000                                                                           | 
|    fb/mult/a_reg[22]/CK        DFF_X1 Rise  1.5770 0.0030 0.0170          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  3.0000 4.5000 | 
| target clock propagated network latency   |  0.0770 4.5770 | 
| library setup check                       | -0.0360 4.5410 | 
| data required time                        |  4.5410        | 
|                                           |                | 
| data required time                        |  4.5410        | 
| data arrival time                         | -3.5490        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.9940        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[33]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                        Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                     Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2    Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2    Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_96/A2   NOR3_X1   Rise  0.3160 0.0130 0.0880          1.66384                                                  | 
|    fb/mult/i_0_0_96/ZN   NOR3_X1   Fall  0.3330 0.0170 0.0210 0.564246 1.77921 2.34346           1       100                    | 
|    fb/mult/drc_ipo_c14/A BUF_X2    Fall  0.3330 0.0000 0.0210          1.5894                                                   | 
|    fb/mult/drc_ipo_c14/Z BUF_X2    Fall  0.4110 0.0780 0.0420 25.8766  49.5843 75.4608           32      100                    | 
|    fb/mult/i_0_0_3/C1    AOI222_X1 Fall  0.4230 0.0120 0.0440          1.5329                                                   | 
|    fb/mult/i_0_0_3/ZN    AOI222_X1 Rise  0.5280 0.1050 0.0540 0.956912 1.70023 2.65714           1       100                    | 
|    fb/mult/i_0_0_2/A     INV_X1    Rise  0.5280 0.0000 0.0540          1.70023                                                  | 
|    fb/mult/i_0_0_2/ZN    INV_X1    Fall  0.5370 0.0090 0.0120 0.359715 1.14029 1.5               1       100                    | 
|    fb/mult/out_reg[33]/D DFF_X1    Fall  0.5370 0.0000 0.0120          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[33]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/out_reg[33]/CK      DFF_X1 Rise  1.5810 0.0020 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0810 1.5810 | 
| library setup check                       | -0.0330 1.5480 | 
| data required time                        |  1.5480        | 
|                                           |                | 
| data required time                        |  1.5480        | 
| data arrival time                         | -0.5370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.0110        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[35]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                        Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                     Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2    Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2    Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_96/A2   NOR3_X1   Rise  0.3160 0.0130 0.0880          1.66384                                                  | 
|    fb/mult/i_0_0_96/ZN   NOR3_X1   Fall  0.3330 0.0170 0.0210 0.564246 1.77921 2.34346           1       100                    | 
|    fb/mult/drc_ipo_c14/A BUF_X2    Fall  0.3330 0.0000 0.0210          1.5894                                                   | 
|    fb/mult/drc_ipo_c14/Z BUF_X2    Fall  0.4110 0.0780 0.0420 25.8766  49.5843 75.4608           32      100                    | 
|    fb/mult/i_0_0_7/C1    AOI222_X1 Fall  0.4240 0.0130 0.0440          1.5329                                                   | 
|    fb/mult/i_0_0_7/ZN    AOI222_X1 Rise  0.5270 0.1030 0.0520 0.679359 1.70023 2.37959           1       100                    | 
|    fb/mult/i_0_0_6/A     INV_X1    Rise  0.5270 0.0000 0.0520          1.70023                                                  | 
|    fb/mult/i_0_0_6/ZN    INV_X1    Fall  0.5360 0.0090 0.0120 0.337086 1.14029 1.47738           1       100                    | 
|    fb/mult/out_reg[35]/D DFF_X1    Fall  0.5360 0.0000 0.0120          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[35]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5840 0.0000                                                                           | 
|    fb/mult/out_reg[35]/CK      DFF_X1 Rise  1.5850 0.0010 0.0230          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0850 1.5850 | 
| library setup check                       | -0.0340 1.5510 | 
| data required time                        |  1.5510        | 
|                                           |                | 
| data required time                        |  1.5510        | 
| data arrival time                         | -0.5360        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.0150        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[40]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                        Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                     Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2    Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2    Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_96/A2   NOR3_X1   Rise  0.3160 0.0130 0.0880          1.66384                                                  | 
|    fb/mult/i_0_0_96/ZN   NOR3_X1   Fall  0.3330 0.0170 0.0210 0.564246 1.77921 2.34346           1       100                    | 
|    fb/mult/drc_ipo_c14/A BUF_X2    Fall  0.3330 0.0000 0.0210          1.5894                                                   | 
|    fb/mult/drc_ipo_c14/Z BUF_X2    Fall  0.4110 0.0780 0.0420 25.8766  49.5843 75.4608           32      100                    | 
|    fb/mult/i_0_0_17/C1   AOI222_X1 Fall  0.4240 0.0130 0.0440          1.5329                                                   | 
|    fb/mult/i_0_0_17/ZN   AOI222_X1 Rise  0.5270 0.1030 0.0520 0.71545  1.70023 2.41568           1       100                    | 
|    fb/mult/i_0_0_16/A    INV_X1    Rise  0.5270 0.0000 0.0520          1.70023                                                  | 
|    fb/mult/i_0_0_16/ZN   INV_X1    Fall  0.5350 0.0080 0.0120 0.26689  1.14029 1.40718           1       100                    | 
|    fb/mult/out_reg[40]/D DFF_X1    Fall  0.5350 0.0000 0.0120          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[40]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5840 0.0000                                                                           | 
|    fb/mult/out_reg[40]/CK      DFF_X1 Rise  1.5860 0.0020 0.0230          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0860 1.5860 | 
| library setup check                       | -0.0340 1.5520 | 
| data required time                        |  1.5520        | 
|                                           |                | 
| data required time                        |  1.5520        | 
| data arrival time                         | -0.5350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.0170        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[19]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                        Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                     Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2    Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2    Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_96/A2   NOR3_X1   Rise  0.3160 0.0130 0.0880          1.66384                                                  | 
|    fb/mult/i_0_0_96/ZN   NOR3_X1   Fall  0.3330 0.0170 0.0210 0.564246 1.77921 2.34346           1       100                    | 
|    fb/mult/drc_ipo_c14/A BUF_X2    Fall  0.3330 0.0000 0.0210          1.5894                                                   | 
|    fb/mult/drc_ipo_c14/Z BUF_X2    Fall  0.4110 0.0780 0.0420 25.8766  49.5843 75.4608           32      100                    | 
|    fb/mult/i_0_0_39/C1   AOI222_X1 Fall  0.4230 0.0120 0.0440          1.5329                                                   | 
|    fb/mult/i_0_0_39/ZN   AOI222_X1 Rise  0.5250 0.1020 0.0510 0.547383 1.70023 2.24761           1       100                    | 
|    fb/mult/i_0_0_38/A    INV_X1    Rise  0.5250 0.0000 0.0510          1.70023                                                  | 
|    fb/mult/i_0_0_38/ZN   INV_X1    Fall  0.5340 0.0090 0.0120 0.512022 1.14029 1.65231           1       100                    | 
|    fb/mult/a_reg[19]/D   DFF_X1    Fall  0.5340 0.0000 0.0120          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[19]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/a_reg[19]/CK        DFF_X1 Rise  1.5840 0.0050 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0840 1.5840 | 
| library setup check                       | -0.0330 1.5510 | 
| data required time                        |  1.5510        | 
|                                           |                | 
| data required time                        |  1.5510        | 
| data arrival time                         | -0.5340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.0170        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[31]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                        Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                     Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2    Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2    Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_96/A2   NOR3_X1   Rise  0.3160 0.0130 0.0880          1.66384                                                  | 
|    fb/mult/i_0_0_96/ZN   NOR3_X1   Fall  0.3330 0.0170 0.0210 0.564246 1.77921 2.34346           1       100                    | 
|    fb/mult/drc_ipo_c14/A BUF_X2    Fall  0.3330 0.0000 0.0210          1.5894                                                   | 
|    fb/mult/drc_ipo_c14/Z BUF_X2    Fall  0.4110 0.0780 0.0420 25.8766  49.5843 75.4608           32      100                    | 
|    fb/mult/i_0_0_95/C1   AOI222_X1 Fall  0.4220 0.0110 0.0440          1.5329                                                   | 
|    fb/mult/i_0_0_95/ZN   AOI222_X1 Rise  0.5260 0.1040 0.0530 0.808493 1.70023 2.50872           1       100                    | 
|    fb/mult/i_0_0_94/A    INV_X1    Rise  0.5260 0.0000 0.0530          1.70023                                                  | 
|    fb/mult/i_0_0_94/ZN   INV_X1    Fall  0.5350 0.0090 0.0120 0.301811 1.14029 1.4421            1       100                    | 
|    fb/mult/out_reg[31]/D DFF_X1    Fall  0.5350 0.0000 0.0120          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[31]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5840 0.0000                                                                           | 
|    fb/mult/out_reg[31]/CK      DFF_X1 Rise  1.5870 0.0030 0.0230          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0870 1.5870 | 
| library setup check                       | -0.0340 1.5530 | 
| data required time                        |  1.5530        | 
|                                           |                | 
| data required time                        |  1.5530        | 
| data arrival time                         | -0.5350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.0180        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[37]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                        Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                     Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2    Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2    Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_96/A2   NOR3_X1   Rise  0.3160 0.0130 0.0880          1.66384                                                  | 
|    fb/mult/i_0_0_96/ZN   NOR3_X1   Fall  0.3330 0.0170 0.0210 0.564246 1.77921 2.34346           1       100                    | 
|    fb/mult/drc_ipo_c14/A BUF_X2    Fall  0.3330 0.0000 0.0210          1.5894                                                   | 
|    fb/mult/drc_ipo_c14/Z BUF_X2    Fall  0.4110 0.0780 0.0420 25.8766  49.5843 75.4608           32      100                    | 
|    fb/mult/i_0_0_11/C1   AOI222_X1 Fall  0.4240 0.0130 0.0440          1.5329                                                   | 
|    fb/mult/i_0_0_11/ZN   AOI222_X1 Rise  0.5240 0.1000 0.0500 0.41831  1.70023 2.11854           1       100                    | 
|    fb/mult/i_0_0_10/A    INV_X1    Rise  0.5240 0.0000 0.0500          1.70023                                                  | 
|    fb/mult/i_0_0_10/ZN   INV_X1    Fall  0.5340 0.0100 0.0120 0.576129 1.14029 1.71642           1       100                    | 
|    fb/mult/out_reg[37]/D DFF_X1    Fall  0.5340 0.0000 0.0120          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[37]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5840 0.0000                                                                           | 
|    fb/mult/out_reg[37]/CK      DFF_X1 Rise  1.5860 0.0020 0.0230          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0860 1.5860 | 
| library setup check                       | -0.0340 1.5520 | 
| data required time                        |  1.5520        | 
|                                           |                | 
| data required time                        |  1.5520        | 
| data arrival time                         | -0.5340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.0180        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[39]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                        Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                     Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2    Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2    Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_96/A2   NOR3_X1   Rise  0.3160 0.0130 0.0880          1.66384                                                  | 
|    fb/mult/i_0_0_96/ZN   NOR3_X1   Fall  0.3330 0.0170 0.0210 0.564246 1.77921 2.34346           1       100                    | 
|    fb/mult/drc_ipo_c14/A BUF_X2    Fall  0.3330 0.0000 0.0210          1.5894                                                   | 
|    fb/mult/drc_ipo_c14/Z BUF_X2    Fall  0.4110 0.0780 0.0420 25.8766  49.5843 75.4608           32      100                    | 
|    fb/mult/i_0_0_15/C1   AOI222_X1 Fall  0.4240 0.0130 0.0440          1.5329                                                   | 
|    fb/mult/i_0_0_15/ZN   AOI222_X1 Rise  0.5250 0.1010 0.0510 0.536946 1.70023 2.23718           1       100                    | 
|    fb/mult/i_0_0_14/A    INV_X1    Rise  0.5250 0.0000 0.0510          1.70023                                                  | 
|    fb/mult/i_0_0_14/ZN   INV_X1    Fall  0.5340 0.0090 0.0110 0.344403 1.14029 1.48469           1       100                    | 
|    fb/mult/out_reg[39]/D DFF_X1    Fall  0.5340 0.0000 0.0110          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[39]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5840 0.0000                                                                           | 
|    fb/mult/out_reg[39]/CK      DFF_X1 Rise  1.5860 0.0020 0.0230          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0860 1.5860 | 
| library setup check                       | -0.0340 1.5520 | 
| data required time                        |  1.5520        | 
|                                           |                | 
| data required time                        |  1.5520        | 
| data arrival time                         | -0.5340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.0180        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[47]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                        Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                     Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2    Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2    Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_96/A2   NOR3_X1   Rise  0.3160 0.0130 0.0880          1.66384                                                  | 
|    fb/mult/i_0_0_96/ZN   NOR3_X1   Fall  0.3330 0.0170 0.0210 0.564246 1.77921 2.34346           1       100                    | 
|    fb/mult/drc_ipo_c14/A BUF_X2    Fall  0.3330 0.0000 0.0210          1.5894                                                   | 
|    fb/mult/drc_ipo_c14/Z BUF_X2    Fall  0.4110 0.0780 0.0420 25.8766  49.5843 75.4608           32      100                    | 
|    fb/mult/i_0_0_31/C1   AOI222_X1 Fall  0.4220 0.0110 0.0440          1.5329                                                   | 
|    fb/mult/i_0_0_31/ZN   AOI222_X1 Rise  0.5240 0.1020 0.0510 0.563836 1.70023 2.26407           1       100                    | 
|    fb/mult/i_0_0_30/A    INV_X1    Rise  0.5240 0.0000 0.0510          1.70023                                                  | 
|    fb/mult/i_0_0_30/ZN   INV_X1    Fall  0.5330 0.0090 0.0110 0.311416 1.14029 1.45171           1       100                    | 
|    fb/mult/out_reg[47]/D DFF_X1    Fall  0.5330 0.0000 0.0110          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[47]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/out_reg[47]/CK      DFF_X1 Rise  1.5840 0.0050 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0840 1.5840 | 
| library setup check                       | -0.0330 1.5510 | 
| data required time                        |  1.5510        | 
|                                           |                | 
| data required time                        |  1.5510        | 
| data arrival time                         | -0.5330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.0180        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[17]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                        Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                     Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2    Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2    Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_96/A2   NOR3_X1   Rise  0.3160 0.0130 0.0880          1.66384                                                  | 
|    fb/mult/i_0_0_96/ZN   NOR3_X1   Fall  0.3330 0.0170 0.0210 0.564246 1.77921 2.34346           1       100                    | 
|    fb/mult/drc_ipo_c14/A BUF_X2    Fall  0.3330 0.0000 0.0210          1.5894                                                   | 
|    fb/mult/drc_ipo_c14/Z BUF_X2    Fall  0.4110 0.0780 0.0420 25.8766  49.5843 75.4608           32      100                    | 
|    fb/mult/i_0_0_35/C1   AOI222_X1 Fall  0.4230 0.0120 0.0440          1.5329                                                   | 
|    fb/mult/i_0_0_35/ZN   AOI222_X1 Rise  0.5240 0.1010 0.0500 0.424482 1.70023 2.12471           1       100                    | 
|    fb/mult/i_0_0_34/A    INV_X1    Rise  0.5240 0.0000 0.0500          1.70023                                                  | 
|    fb/mult/i_0_0_34/ZN   INV_X1    Fall  0.5320 0.0080 0.0110 0.253066 1.14029 1.39336           1       100                    | 
|    fb/mult/a_reg[17]/D   DFF_X1    Fall  0.5320 0.0000 0.0110          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[17]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/a_reg[17]/CK        DFF_X1 Rise  1.5840 0.0050 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0840 1.5840 | 
| library setup check                       | -0.0330 1.5510 | 
| data required time                        |  1.5510        | 
|                                           |                | 
| data required time                        |  1.5510        | 
| data arrival time                         | -0.5320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.0190        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[20]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                        Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                     Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2    Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2    Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_96/A2   NOR3_X1   Rise  0.3160 0.0130 0.0880          1.66384                                                  | 
|    fb/mult/i_0_0_96/ZN   NOR3_X1   Fall  0.3330 0.0170 0.0210 0.564246 1.77921 2.34346           1       100                    | 
|    fb/mult/drc_ipo_c14/A BUF_X2    Fall  0.3330 0.0000 0.0210          1.5894                                                   | 
|    fb/mult/drc_ipo_c14/Z BUF_X2    Fall  0.4110 0.0780 0.0420 25.8766  49.5843 75.4608           32      100                    | 
|    fb/mult/i_0_0_41/C1   AOI222_X1 Fall  0.4220 0.0110 0.0440          1.5329                                                   | 
|    fb/mult/i_0_0_41/ZN   AOI222_X1 Rise  0.5220 0.1000 0.0490 0.332312 1.70023 2.03254           1       100                    | 
|    fb/mult/i_0_0_40/A    INV_X1    Rise  0.5220 0.0000 0.0490          1.70023                                                  | 
|    fb/mult/i_0_0_40/ZN   INV_X1    Fall  0.5310 0.0090 0.0110 0.367938 1.14029 1.50823           1       100                    | 
|    fb/mult/a_reg[20]/D   DFF_X1    Fall  0.5310 0.0000 0.0110          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[20]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/a_reg[20]/CK        DFF_X1 Rise  1.5830 0.0040 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0830 1.5830 | 
| library setup check                       | -0.0330 1.5500 | 
| data required time                        |  1.5500        | 
|                                           |                | 
| data required time                        |  1.5500        | 
| data arrival time                         | -0.5310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.0190        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[32]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                        Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                     Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2    Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2    Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_96/A2   NOR3_X1   Rise  0.3160 0.0130 0.0880          1.66384                                                  | 
|    fb/mult/i_0_0_96/ZN   NOR3_X1   Fall  0.3330 0.0170 0.0210 0.564246 1.77921 2.34346           1       100                    | 
|    fb/mult/drc_ipo_c14/A BUF_X2    Fall  0.3330 0.0000 0.0210          1.5894                                                   | 
|    fb/mult/drc_ipo_c14/Z BUF_X2    Fall  0.4110 0.0780 0.0420 25.8766  49.5843 75.4608           32      100                    | 
|    fb/mult/i_0_0_1/C1    AOI222_X1 Fall  0.4220 0.0110 0.0440          1.5329                                                   | 
|    fb/mult/i_0_0_1/ZN    AOI222_X1 Rise  0.5240 0.1020 0.0520 0.656244 1.70023 2.35647           1       100                    | 
|    fb/mult/i_0_0_0/A     INV_X1    Rise  0.5240 0.0000 0.0520          1.70023                                                  | 
|    fb/mult/i_0_0_0/ZN    INV_X1    Fall  0.5330 0.0090 0.0120 0.432394 1.14029 1.57268           1       100                    | 
|    fb/mult/out_reg[32]/D DFF_X1    Fall  0.5330 0.0000 0.0120          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[32]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5840 0.0000                                                                           | 
|    fb/mult/out_reg[32]/CK      DFF_X1 Rise  1.5870 0.0030 0.0230          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0870 1.5870 | 
| library setup check                       | -0.0340 1.5530 | 
| data required time                        |  1.5530        | 
|                                           |                | 
| data required time                        |  1.5530        | 
| data arrival time                         | -0.5330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.0200        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[34]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                        Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                     Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2    Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2    Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_96/A2   NOR3_X1   Rise  0.3160 0.0130 0.0880          1.66384                                                  | 
|    fb/mult/i_0_0_96/ZN   NOR3_X1   Fall  0.3330 0.0170 0.0210 0.564246 1.77921 2.34346           1       100                    | 
|    fb/mult/drc_ipo_c14/A BUF_X2    Fall  0.3330 0.0000 0.0210          1.5894                                                   | 
|    fb/mult/drc_ipo_c14/Z BUF_X2    Fall  0.4110 0.0780 0.0420 25.8766  49.5843 75.4608           32      100                    | 
|    fb/mult/i_0_0_5/C1    AOI222_X1 Fall  0.4230 0.0120 0.0440          1.5329                                                   | 
|    fb/mult/i_0_0_5/ZN    AOI222_X1 Rise  0.5230 0.1000 0.0490 0.319896 1.70023 2.02013           1       100                    | 
|    fb/mult/i_0_0_4/A     INV_X1    Rise  0.5230 0.0000 0.0490          1.70023                                                  | 
|    fb/mult/i_0_0_4/ZN    INV_X1    Fall  0.5320 0.0090 0.0110 0.342394 1.14029 1.48268           1       100                    | 
|    fb/mult/out_reg[34]/D DFF_X1    Fall  0.5320 0.0000 0.0110          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[34]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5840 0.0000                                                                           | 
|    fb/mult/out_reg[34]/CK      DFF_X1 Rise  1.5860 0.0020 0.0230          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0860 1.5860 | 
| library setup check                       | -0.0340 1.5520 | 
| data required time                        |  1.5520        | 
|                                           |                | 
| data required time                        |  1.5520        | 
| data arrival time                         | -0.5320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.0200        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[36]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                        Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                     Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2    Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2    Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_96/A2   NOR3_X1   Rise  0.3160 0.0130 0.0880          1.66384                                                  | 
|    fb/mult/i_0_0_96/ZN   NOR3_X1   Fall  0.3330 0.0170 0.0210 0.564246 1.77921 2.34346           1       100                    | 
|    fb/mult/drc_ipo_c14/A BUF_X2    Fall  0.3330 0.0000 0.0210          1.5894                                                   | 
|    fb/mult/drc_ipo_c14/Z BUF_X2    Fall  0.4110 0.0780 0.0420 25.8766  49.5843 75.4608           32      100                    | 
|    fb/mult/i_0_0_9/C1    AOI222_X1 Fall  0.4240 0.0130 0.0440          1.5329                                                   | 
|    fb/mult/i_0_0_9/ZN    AOI222_X1 Rise  0.5240 0.1000 0.0500 0.392092 1.70023 2.09232           1       100                    | 
|    fb/mult/i_0_0_8/A     INV_X1    Rise  0.5240 0.0000 0.0500          1.70023                                                  | 
|    fb/mult/i_0_0_8/ZN    INV_X1    Fall  0.5320 0.0080 0.0110 0.222691 1.14029 1.36298           1       100                    | 
|    fb/mult/out_reg[36]/D DFF_X1    Fall  0.5320 0.0000 0.0110          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[36]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5840 0.0000                                                                           | 
|    fb/mult/out_reg[36]/CK      DFF_X1 Rise  1.5860 0.0020 0.0230          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0860 1.5860 | 
| library setup check                       | -0.0340 1.5520 | 
| data required time                        |  1.5520        | 
|                                           |                | 
| data required time                        |  1.5520        | 
| data arrival time                         | -0.5320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.0200        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[38]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                        Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                     Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2    Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2    Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_96/A2   NOR3_X1   Rise  0.3160 0.0130 0.0880          1.66384                                                  | 
|    fb/mult/i_0_0_96/ZN   NOR3_X1   Fall  0.3330 0.0170 0.0210 0.564246 1.77921 2.34346           1       100                    | 
|    fb/mult/drc_ipo_c14/A BUF_X2    Fall  0.3330 0.0000 0.0210          1.5894                                                   | 
|    fb/mult/drc_ipo_c14/Z BUF_X2    Fall  0.4110 0.0780 0.0420 25.8766  49.5843 75.4608           32      100                    | 
|    fb/mult/i_0_0_13/C1   AOI222_X1 Fall  0.4240 0.0130 0.0440          1.5329                                                   | 
|    fb/mult/i_0_0_13/ZN   AOI222_X1 Rise  0.5240 0.1000 0.0500 0.402766 1.70023 2.103             1       100                    | 
|    fb/mult/i_0_0_12/A    INV_X1    Rise  0.5240 0.0000 0.0500          1.70023                                                  | 
|    fb/mult/i_0_0_12/ZN   INV_X1    Fall  0.5320 0.0080 0.0110 0.228293 1.14029 1.36858           1       100                    | 
|    fb/mult/out_reg[38]/D DFF_X1    Fall  0.5320 0.0000 0.0110          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[38]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5840 0.0000                                                                           | 
|    fb/mult/out_reg[38]/CK      DFF_X1 Rise  1.5860 0.0020 0.0230          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0860 1.5860 | 
| library setup check                       | -0.0340 1.5520 | 
| data required time                        |  1.5520        | 
|                                           |                | 
| data required time                        |  1.5520        | 
| data arrival time                         | -0.5320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.0200        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[42]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                        Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                     Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2    Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2    Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_96/A2   NOR3_X1   Rise  0.3160 0.0130 0.0880          1.66384                                                  | 
|    fb/mult/i_0_0_96/ZN   NOR3_X1   Fall  0.3330 0.0170 0.0210 0.564246 1.77921 2.34346           1       100                    | 
|    fb/mult/drc_ipo_c14/A BUF_X2    Fall  0.3330 0.0000 0.0210          1.5894                                                   | 
|    fb/mult/drc_ipo_c14/Z BUF_X2    Fall  0.4110 0.0780 0.0420 25.8766  49.5843 75.4608           32      100                    | 
|    fb/mult/i_0_0_21/C1   AOI222_X1 Fall  0.4210 0.0100 0.0430          1.5329                                                   | 
|    fb/mult/i_0_0_21/ZN   AOI222_X1 Rise  0.5230 0.1020 0.0510 0.600342 1.70023 2.30057           1       100                    | 
|    fb/mult/i_0_0_20/A    INV_X1    Rise  0.5230 0.0000 0.0510          1.70023                                                  | 
|    fb/mult/i_0_0_20/ZN   INV_X1    Fall  0.5320 0.0090 0.0110 0.330302 1.14029 1.47059           1       100                    | 
|    fb/mult/out_reg[42]/D DFF_X1    Fall  0.5320 0.0000 0.0110          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[42]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/out_reg[42]/CK      DFF_X1 Rise  1.5850 0.0060 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0850 1.5850 | 
| library setup check                       | -0.0330 1.5520 | 
| data required time                        |  1.5520        | 
|                                           |                | 
| data required time                        |  1.5520        | 
| data arrival time                         | -0.5320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.0200        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[18]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                        Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                     Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2    Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2    Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_96/A2   NOR3_X1   Rise  0.3160 0.0130 0.0880          1.66384                                                  | 
|    fb/mult/i_0_0_96/ZN   NOR3_X1   Fall  0.3330 0.0170 0.0210 0.564246 1.77921 2.34346           1       100                    | 
|    fb/mult/drc_ipo_c14/A BUF_X2    Fall  0.3330 0.0000 0.0210          1.5894                                                   | 
|    fb/mult/drc_ipo_c14/Z BUF_X2    Fall  0.4110 0.0780 0.0420 25.8766  49.5843 75.4608           32      100                    | 
|    fb/mult/i_0_0_37/C1   AOI222_X1 Fall  0.4230 0.0120 0.0440          1.5329                                                   | 
|    fb/mult/i_0_0_37/ZN   AOI222_X1 Rise  0.5220 0.0990 0.0490 0.240337 1.70023 1.94057           1       100                    | 
|    fb/mult/i_0_0_36/A    INV_X1    Rise  0.5220 0.0000 0.0490          1.70023                                                  | 
|    fb/mult/i_0_0_36/ZN   INV_X1    Fall  0.5310 0.0090 0.0110 0.415652 1.14029 1.55594           1       100                    | 
|    fb/mult/a_reg[18]/D   DFF_X1    Fall  0.5310 0.0000 0.0110          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[18]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/a_reg[18]/CK        DFF_X1 Rise  1.5840 0.0050 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0840 1.5840 | 
| library setup check                       | -0.0330 1.5510 | 
| data required time                        |  1.5510        | 
|                                           |                | 
| data required time                        |  1.5510        | 
| data arrival time                         | -0.5310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.0200        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[21]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                        Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                     Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2    Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2    Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_96/A2   NOR3_X1   Rise  0.3160 0.0130 0.0880          1.66384                                                  | 
|    fb/mult/i_0_0_96/ZN   NOR3_X1   Fall  0.3330 0.0170 0.0210 0.564246 1.77921 2.34346           1       100                    | 
|    fb/mult/drc_ipo_c14/A BUF_X2    Fall  0.3330 0.0000 0.0210          1.5894                                                   | 
|    fb/mult/drc_ipo_c14/Z BUF_X2    Fall  0.4110 0.0780 0.0420 25.8766  49.5843 75.4608           32      100                    | 
|    fb/mult/i_0_0_43/C1   AOI222_X1 Fall  0.4200 0.0090 0.0430          1.5329                                                   | 
|    fb/mult/i_0_0_43/ZN   AOI222_X1 Rise  0.5190 0.0990 0.0490 0.296311 1.70023 1.99654           1       100                    | 
|    fb/mult/i_0_0_42/A    INV_X1    Rise  0.5190 0.0000 0.0490          1.70023                                                  | 
|    fb/mult/i_0_0_42/ZN   INV_X1    Fall  0.5280 0.0090 0.0110 0.349805 1.14029 1.4901            1       100                    | 
|    fb/mult/a_reg[21]/D   DFF_X1    Fall  0.5280 0.0000 0.0110          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[21]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/a_reg[21]/CK        DFF_X1 Rise  1.5810 0.0020 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0810 1.5810 | 
| library setup check                       | -0.0330 1.5480 | 
| data required time                        |  1.5480        | 
|                                           |                | 
| data required time                        |  1.5480        | 
| data arrival time                         | -0.5280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.0200        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[16]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                        Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                     Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2    Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2    Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_96/A2   NOR3_X1   Rise  0.3160 0.0130 0.0880          1.66384                                                  | 
|    fb/mult/i_0_0_96/ZN   NOR3_X1   Fall  0.3330 0.0170 0.0210 0.564246 1.77921 2.34346           1       100                    | 
|    fb/mult/drc_ipo_c14/A BUF_X2    Fall  0.3330 0.0000 0.0210          1.5894                                                   | 
|    fb/mult/drc_ipo_c14/Z BUF_X2    Fall  0.4110 0.0780 0.0420 25.8766  49.5843 75.4608           32      100                    | 
|    fb/mult/i_0_0_33/C1   AOI222_X1 Fall  0.4220 0.0110 0.0440          1.5329                                                   | 
|    fb/mult/i_0_0_33/ZN   AOI222_X1 Rise  0.5210 0.0990 0.0490 0.23191  1.70023 1.93214           1       100                    | 
|    fb/mult/i_0_0_32/A    INV_X1    Rise  0.5210 0.0000 0.0490          1.70023                                                  | 
|    fb/mult/i_0_0_32/ZN   INV_X1    Fall  0.5300 0.0090 0.0110 0.460837 1.14029 1.60113           1       100                    | 
|    fb/mult/a_reg[16]/D   DFF_X1    Fall  0.5300 0.0000 0.0110          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[16]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/a_reg[16]/CK        DFF_X1 Rise  1.5840 0.0050 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0840 1.5840 | 
| library setup check                       | -0.0330 1.5510 | 
| data required time                        |  1.5510        | 
|                                           |                | 
| data required time                        |  1.5510        | 
| data arrival time                         | -0.5300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.0210        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[41]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                        Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                     Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2    Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2    Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_96/A2   NOR3_X1   Rise  0.3160 0.0130 0.0880          1.66384                                                  | 
|    fb/mult/i_0_0_96/ZN   NOR3_X1   Fall  0.3330 0.0170 0.0210 0.564246 1.77921 2.34346           1       100                    | 
|    fb/mult/drc_ipo_c14/A BUF_X2    Fall  0.3330 0.0000 0.0210          1.5894                                                   | 
|    fb/mult/drc_ipo_c14/Z BUF_X2    Fall  0.4110 0.0780 0.0420 25.8766  49.5843 75.4608           32      100                    | 
|    fb/mult/i_0_0_19/C1   AOI222_X1 Fall  0.4210 0.0100 0.0430          1.5329                                                   | 
|    fb/mult/i_0_0_19/ZN   AOI222_X1 Rise  0.5210 0.1000 0.0500 0.384178 1.70023 2.08441           1       100                    | 
|    fb/mult/i_0_0_18/A    INV_X1    Rise  0.5210 0.0000 0.0500          1.70023                                                  | 
|    fb/mult/i_0_0_18/ZN   INV_X1    Fall  0.5300 0.0090 0.0110 0.43917  1.14029 1.57946           1       100                    | 
|    fb/mult/out_reg[41]/D DFF_X1    Fall  0.5300 0.0000 0.0110          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[41]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5840 0.0000                                                                           | 
|    fb/mult/out_reg[41]/CK      DFF_X1 Rise  1.5860 0.0020 0.0230          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0860 1.5860 | 
| library setup check                       | -0.0340 1.5520 | 
| data required time                        |  1.5520        | 
|                                           |                | 
| data required time                        |  1.5520        | 
| data arrival time                         | -0.5300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.0220        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[43]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                        Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                     Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2    Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2    Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_96/A2   NOR3_X1   Rise  0.3160 0.0130 0.0880          1.66384                                                  | 
|    fb/mult/i_0_0_96/ZN   NOR3_X1   Fall  0.3330 0.0170 0.0210 0.564246 1.77921 2.34346           1       100                    | 
|    fb/mult/drc_ipo_c14/A BUF_X2    Fall  0.3330 0.0000 0.0210          1.5894                                                   | 
|    fb/mult/drc_ipo_c14/Z BUF_X2    Fall  0.4110 0.0780 0.0420 25.8766  49.5843 75.4608           32      100                    | 
|    fb/mult/i_0_0_23/C1   AOI222_X1 Fall  0.4200 0.0090 0.0430          1.5329                                                   | 
|    fb/mult/i_0_0_23/ZN   AOI222_X1 Rise  0.5190 0.0990 0.0490 0.267653 1.70023 1.96788           1       100                    | 
|    fb/mult/i_0_0_22/A    INV_X1    Rise  0.5190 0.0000 0.0490          1.70023                                                  | 
|    fb/mult/i_0_0_22/ZN   INV_X1    Fall  0.5280 0.0090 0.0110 0.335563 1.14029 1.47585           1       100                    | 
|    fb/mult/out_reg[43]/D DFF_X1    Fall  0.5280 0.0000 0.0110          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[43]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/out_reg[43]/CK      DFF_X1 Rise  1.5850 0.0060 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0850 1.5850 | 
| library setup check                       | -0.0330 1.5520 | 
| data required time                        |  1.5520        | 
|                                           |                | 
| data required time                        |  1.5520        | 
| data arrival time                         | -0.5280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.0240        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[45]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                        Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                     Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2    Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2    Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_96/A2   NOR3_X1   Rise  0.3160 0.0130 0.0880          1.66384                                                  | 
|    fb/mult/i_0_0_96/ZN   NOR3_X1   Fall  0.3330 0.0170 0.0210 0.564246 1.77921 2.34346           1       100                    | 
|    fb/mult/drc_ipo_c14/A BUF_X2    Fall  0.3330 0.0000 0.0210          1.5894                                                   | 
|    fb/mult/drc_ipo_c14/Z BUF_X2    Fall  0.4110 0.0780 0.0420 25.8766  49.5843 75.4608           32      100                    | 
|    fb/mult/i_0_0_27/C1   AOI222_X1 Fall  0.4180 0.0070 0.0430          1.5329                                                   | 
|    fb/mult/i_0_0_27/ZN   AOI222_X1 Rise  0.5170 0.0990 0.0490 0.244805 1.70023 1.94503           1       100                    | 
|    fb/mult/i_0_0_26/A    INV_X1    Rise  0.5170 0.0000 0.0490          1.70023                                                  | 
|    fb/mult/i_0_0_26/ZN   INV_X1    Fall  0.5280 0.0110 0.0120 0.844313 1.14029 1.9846            1       100                    | 
|    fb/mult/out_reg[45]/D DFF_X1    Fall  0.5280 0.0000 0.0120          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[45]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/out_reg[45]/CK      DFF_X1 Rise  1.5850 0.0060 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0850 1.5850 | 
| library setup check                       | -0.0330 1.5520 | 
| data required time                        |  1.5520        | 
|                                           |                | 
| data required time                        |  1.5520        | 
| data arrival time                         | -0.5280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.0240        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[46]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                        Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                     Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2    Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2    Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_96/A2   NOR3_X1   Rise  0.3160 0.0130 0.0880          1.66384                                                  | 
|    fb/mult/i_0_0_96/ZN   NOR3_X1   Fall  0.3330 0.0170 0.0210 0.564246 1.77921 2.34346           1       100                    | 
|    fb/mult/drc_ipo_c14/A BUF_X2    Fall  0.3330 0.0000 0.0210          1.5894                                                   | 
|    fb/mult/drc_ipo_c14/Z BUF_X2    Fall  0.4110 0.0780 0.0420 25.8766  49.5843 75.4608           32      100                    | 
|    fb/mult/i_0_0_29/C1   AOI222_X1 Fall  0.4180 0.0070 0.0430          1.5329                                                   | 
|    fb/mult/i_0_0_29/ZN   AOI222_X1 Rise  0.5180 0.1000 0.0500 0.35304  1.70023 2.05327           1       100                    | 
|    fb/mult/i_0_0_28/A    INV_X1    Rise  0.5180 0.0000 0.0500          1.70023                                                  | 
|    fb/mult/i_0_0_28/ZN   INV_X1    Fall  0.5270 0.0090 0.0110 0.261326 1.14029 1.40162           1       100                    | 
|    fb/mult/out_reg[46]/D DFF_X1    Fall  0.5270 0.0000 0.0110          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[46]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/out_reg[46]/CK      DFF_X1 Rise  1.5840 0.0050 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0840 1.5840 | 
| library setup check                       | -0.0330 1.5510 | 
| data required time                        |  1.5510        | 
|                                           |                | 
| data required time                        |  1.5510        | 
| data arrival time                         | -0.5270        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.0240        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[44]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                        Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                     Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2    Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2    Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_96/A2   NOR3_X1   Rise  0.3160 0.0130 0.0880          1.66384                                                  | 
|    fb/mult/i_0_0_96/ZN   NOR3_X1   Fall  0.3330 0.0170 0.0210 0.564246 1.77921 2.34346           1       100                    | 
|    fb/mult/drc_ipo_c14/A BUF_X2    Fall  0.3330 0.0000 0.0210          1.5894                                                   | 
|    fb/mult/drc_ipo_c14/Z BUF_X2    Fall  0.4110 0.0780 0.0420 25.8766  49.5843 75.4608           32      100                    | 
|    fb/mult/i_0_0_25/C1   AOI222_X1 Fall  0.4190 0.0080 0.0430          1.5329                                                   | 
|    fb/mult/i_0_0_25/ZN   AOI222_X1 Rise  0.5180 0.0990 0.0490 0.281191 1.70023 1.98142           1       100                    | 
|    fb/mult/i_0_0_24/A    INV_X1    Rise  0.5180 0.0000 0.0490          1.70023                                                  | 
|    fb/mult/i_0_0_24/ZN   INV_X1    Fall  0.5270 0.0090 0.0110 0.479991 1.14029 1.62028           1       100                    | 
|    fb/mult/out_reg[44]/D DFF_X1    Fall  0.5270 0.0000 0.0110          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[44]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/out_reg[44]/CK      DFF_X1 Rise  1.5850 0.0060 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0850 1.5850 | 
| library setup check                       | -0.0330 1.5520 | 
| data required time                        |  1.5520        | 
|                                           |                | 
| data required time                        |  1.5520        | 
| data arrival time                         | -0.5270        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.0250        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[7]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_70/S    MUX2_X1 Rise  0.3180 0.0150 0.0880          1.91994                                                  | 
|    fb/mult/i_0_0_70/Z    MUX2_X1 Fall  0.3830 0.0650 0.0110 0.819372 1.14029 1.95966           1       100                    | 
|    fb/mult/out_reg[7]/D  DFF_X1  Fall  0.3830 0.0000 0.0110          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[7]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5760 0.0000                                                                           | 
|    fb/mult/out_reg[7]/CK       DFF_X1 Rise  1.5770 0.0010 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0770 1.5770 | 
| library setup check                       | -0.0350 1.5420 | 
| data required time                        |  1.5420        | 
|                                           |                | 
| data required time                        |  1.5420        | 
| data arrival time                         | -0.3830        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1590        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[3]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_66/S    MUX2_X1 Rise  0.3170 0.0140 0.0880          1.91994                                                  | 
|    fb/mult/i_0_0_66/Z    MUX2_X1 Fall  0.3820 0.0650 0.0100 0.765638 1.14029 1.90593           1       100                    | 
|    fb/mult/out_reg[3]/D  DFF_X1  Fall  0.3820 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[3]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5760 0.0000                                                                           | 
|    fb/mult/out_reg[3]/CK       DFF_X1 Rise  1.5770 0.0010 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0770 1.5770 | 
| library setup check                       | -0.0350 1.5420 | 
| data required time                        |  1.5420        | 
|                                           |                | 
| data required time                        |  1.5420        | 
| data arrival time                         | -0.3820        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1600        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[11]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_74/S    MUX2_X1 Rise  0.3180 0.0150 0.0880          1.91994                                                  | 
|    fb/mult/i_0_0_74/Z    MUX2_X1 Fall  0.3820 0.0640 0.0100 0.542495 1.14029 1.68279           1       100                    | 
|    fb/mult/out_reg[11]/D DFF_X1  Fall  0.3820 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[11]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5760 0.0000                                                                           | 
|    fb/mult/out_reg[11]/CK      DFF_X1 Rise  1.5770 0.0010 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0770 1.5770 | 
| library setup check                       | -0.0350 1.5420 | 
| data required time                        |  1.5420        | 
|                                           |                | 
| data required time                        |  1.5420        | 
| data arrival time                         | -0.3820        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1600        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[17]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_80/S    MUX2_X1 Rise  0.3170 0.0140 0.0880          1.91994                                                  | 
|    fb/mult/i_0_0_80/Z    MUX2_X1 Fall  0.3820 0.0650 0.0100 0.653257 1.14029 1.79355           1       100                    | 
|    fb/mult/out_reg[17]/D DFF_X1  Fall  0.3820 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[17]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5500 0.0030 0.0100          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5740 0.0240 0.0170 13.8539  33.4011  47.2551           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5740 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_0                 Rise  1.5740 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_0            Rise  1.5740 0.0000                                                                           | 
|    fb/mult/out_reg[17]/CK      DFF_X1 Rise  1.5770 0.0030 0.0170          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0770 1.5770 | 
| library setup check                       | -0.0350 1.5420 | 
| data required time                        |  1.5420        | 
|                                           |                | 
| data required time                        |  1.5420        | 
| data arrival time                         | -0.3820        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1600        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[8]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_71/S    MUX2_X1 Rise  0.3180 0.0150 0.0880          1.91994                                                  | 
|    fb/mult/i_0_0_71/Z    MUX2_X1 Fall  0.3820 0.0640 0.0100 0.302188 1.14029 1.44248           1       100                    | 
|    fb/mult/out_reg[8]/D  DFF_X1  Fall  0.3820 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[8]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5760 0.0000                                                                           | 
|    fb/mult/out_reg[8]/CK       DFF_X1 Rise  1.5780 0.0020 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0780 1.5780 | 
| library setup check                       | -0.0350 1.5430 | 
| data required time                        |  1.5430        | 
|                                           |                | 
| data required time                        |  1.5430        | 
| data arrival time                         | -0.3820        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1610        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[14]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_77/S    MUX2_X1 Rise  0.3180 0.0150 0.0880          1.91994                                                  | 
|    fb/mult/i_0_0_77/Z    MUX2_X1 Fall  0.3820 0.0640 0.0100 0.49189  1.14029 1.63218           1       100                    | 
|    fb/mult/out_reg[14]/D DFF_X1  Fall  0.3820 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[14]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5760 0.0000                                                                           | 
|    fb/mult/out_reg[14]/CK      DFF_X1 Rise  1.5780 0.0020 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0780 1.5780 | 
| library setup check                       | -0.0350 1.5430 | 
| data required time                        |  1.5430        | 
|                                           |                | 
| data required time                        |  1.5430        | 
| data arrival time                         | -0.3820        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1610        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[6]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_69/S    MUX2_X1 Rise  0.3170 0.0140 0.0880          1.91994                                                  | 
|    fb/mult/i_0_0_69/Z    MUX2_X1 Fall  0.3810 0.0640 0.0100 0.494258 1.14029 1.63455           1       100                    | 
|    fb/mult/out_reg[6]/D  DFF_X1  Fall  0.3810 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[6]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5760 0.0000                                                                           | 
|    fb/mult/out_reg[6]/CK       DFF_X1 Rise  1.5770 0.0010 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0770 1.5770 | 
| library setup check                       | -0.0350 1.5420 | 
| data required time                        |  1.5420        | 
|                                           |                | 
| data required time                        |  1.5420        | 
| data arrival time                         | -0.3810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1610        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[16]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_79/S    MUX2_X1 Rise  0.3170 0.0140 0.0880          1.91994                                                  | 
|    fb/mult/i_0_0_79/Z    MUX2_X1 Fall  0.3810 0.0640 0.0100 0.339128 1.14029 1.47942           1       100                    | 
|    fb/mult/out_reg[16]/D DFF_X1  Fall  0.3810 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[16]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5500 0.0030 0.0100          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5740 0.0240 0.0170 13.8539  33.4011  47.2551           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5740 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_0                 Rise  1.5740 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_0            Rise  1.5740 0.0000                                                                           | 
|    fb/mult/out_reg[16]/CK      DFF_X1 Rise  1.5770 0.0030 0.0170          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0770 1.5770 | 
| library setup check                       | -0.0350 1.5420 | 
| data required time                        |  1.5420        | 
|                                           |                | 
| data required time                        |  1.5420        | 
| data arrival time                         | -0.3810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1610        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[18]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_81/S    MUX2_X1 Rise  0.3170 0.0140 0.0880          1.91994                                                  | 
|    fb/mult/i_0_0_81/Z    MUX2_X1 Fall  0.3810 0.0640 0.0100 0.460864 1.14029 1.60115           1       100                    | 
|    fb/mult/out_reg[18]/D DFF_X1  Fall  0.3810 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[18]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5500 0.0030 0.0100          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5740 0.0240 0.0170 13.8539  33.4011  47.2551           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5740 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_0                 Rise  1.5740 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_0            Rise  1.5740 0.0000                                                                           | 
|    fb/mult/out_reg[18]/CK      DFF_X1 Rise  1.5770 0.0030 0.0170          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0770 1.5770 | 
| library setup check                       | -0.0350 1.5420 | 
| data required time                        |  1.5420        | 
|                                           |                | 
| data required time                        |  1.5420        | 
| data arrival time                         | -0.3810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1610        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[19]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_82/S    MUX2_X1 Rise  0.3170 0.0140 0.0880          1.91994                                                  | 
|    fb/mult/i_0_0_82/Z    MUX2_X1 Fall  0.3810 0.0640 0.0100 0.600305 1.14029 1.7406            1       100                    | 
|    fb/mult/out_reg[19]/D DFF_X1  Fall  0.3810 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[19]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5500 0.0030 0.0100          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5740 0.0240 0.0170 13.8539  33.4011  47.2551           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5740 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_0                 Rise  1.5740 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_0            Rise  1.5740 0.0000                                                                           | 
|    fb/mult/out_reg[19]/CK      DFF_X1 Rise  1.5770 0.0030 0.0170          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0770 1.5770 | 
| library setup check                       | -0.0350 1.5420 | 
| data required time                        |  1.5420        | 
|                                           |                | 
| data required time                        |  1.5420        | 
| data arrival time                         | -0.3810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1610        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[20]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_83/S    MUX2_X1 Rise  0.3170 0.0140 0.0880          1.91994                                                  | 
|    fb/mult/i_0_0_83/Z    MUX2_X1 Fall  0.3810 0.0640 0.0100 0.498874 1.14029 1.63916           1       100                    | 
|    fb/mult/out_reg[20]/D DFF_X1  Fall  0.3810 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[20]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5500 0.0030 0.0100          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5740 0.0240 0.0170 13.8539  33.4011  47.2551           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5740 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_0                 Rise  1.5740 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_0            Rise  1.5740 0.0000                                                                           | 
|    fb/mult/out_reg[20]/CK      DFF_X1 Rise  1.5770 0.0030 0.0170          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0770 1.5770 | 
| library setup check                       | -0.0350 1.5420 | 
| data required time                        |  1.5420        | 
|                                           |                | 
| data required time                        |  1.5420        | 
| data arrival time                         | -0.3810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1610        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[9]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_72/S    MUX2_X1 Rise  0.3180 0.0150 0.0880          1.91994                                                  | 
|    fb/mult/i_0_0_72/Z    MUX2_X1 Fall  0.3820 0.0640 0.0100 0.32937  1.14029 1.46966           1       100                    | 
|    fb/mult/out_reg[9]/D  DFF_X1  Fall  0.3820 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[9]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5760 0.0000                                                                           | 
|    fb/mult/out_reg[9]/CK       DFF_X1 Rise  1.5790 0.0030 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0790 1.5790 | 
| library setup check                       | -0.0350 1.5440 | 
| data required time                        |  1.5440        | 
|                                           |                | 
| data required time                        |  1.5440        | 
| data arrival time                         | -0.3820        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1620        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[13]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_76/S    MUX2_X1 Rise  0.3180 0.0150 0.0880          1.91994                                                  | 
|    fb/mult/i_0_0_76/Z    MUX2_X1 Fall  0.3820 0.0640 0.0100 0.549057 1.14029 1.68935           1       100                    | 
|    fb/mult/out_reg[13]/D DFF_X1  Fall  0.3820 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[13]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5760 0.0000                                                                           | 
|    fb/mult/out_reg[13]/CK      DFF_X1 Rise  1.5790 0.0030 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0790 1.5790 | 
| library setup check                       | -0.0350 1.5440 | 
| data required time                        |  1.5440        | 
|                                           |                | 
| data required time                        |  1.5440        | 
| data arrival time                         | -0.3820        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1620        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[5]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_68/S    MUX2_X1 Rise  0.3160 0.0130 0.0880          1.91994                                                  | 
|    fb/mult/i_0_0_68/Z    MUX2_X1 Fall  0.3800 0.0640 0.0100 0.388384 1.14029 1.52867           1       100                    | 
|    fb/mult/out_reg[5]/D  DFF_X1  Fall  0.3800 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[5]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5760 0.0000                                                                           | 
|    fb/mult/out_reg[5]/CK       DFF_X1 Rise  1.5770 0.0010 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0770 1.5770 | 
| library setup check                       | -0.0350 1.5420 | 
| data required time                        |  1.5420        | 
|                                           |                | 
| data required time                        |  1.5420        | 
| data arrival time                         | -0.3800        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1620        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[22]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/m_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_123/S   MUX2_X1 Rise  0.3160 0.0130 0.0880          1.91994                                                  | 
|    fb/mult/i_0_0_123/Z   MUX2_X1 Fall  0.3800 0.0640 0.0100 0.5021   1.14029 1.64239           1       100                    | 
|    fb/mult/m_reg[22]/D   DFF_X1  Fall  0.3800 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[22]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5500 0.0030 0.0100          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5740 0.0240 0.0170 13.8539  33.4011  47.2551           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5740 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_0                 Rise  1.5740 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_0            Rise  1.5740 0.0000                                                                           | 
|    fb/mult/m_reg[22]/CK        DFF_X1 Rise  1.5770 0.0030 0.0170          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0770 1.5770 | 
| library setup check                       | -0.0350 1.5420 | 
| data required time                        |  1.5420        | 
|                                           |                | 
| data required time                        |  1.5420        | 
| data arrival time                         | -0.3800        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1620        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[10]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_73/S    MUX2_X1 Rise  0.3180 0.0150 0.0880          1.91994                                                  | 
|    fb/mult/i_0_0_73/Z    MUX2_X1 Fall  0.3810 0.0630 0.0100 0.283075 1.14029 1.42337           1       100                    | 
|    fb/mult/out_reg[10]/D DFF_X1  Fall  0.3810 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[10]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5760 0.0000                                                                           | 
|    fb/mult/out_reg[10]/CK      DFF_X1 Rise  1.5790 0.0030 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0790 1.5790 | 
| library setup check                       | -0.0350 1.5440 | 
| data required time                        |  1.5440        | 
|                                           |                | 
| data required time                        |  1.5440        | 
| data arrival time                         | -0.3810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1630        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[12]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_75/S    MUX2_X1 Rise  0.3170 0.0140 0.0880          1.91994                                                  | 
|    fb/mult/i_0_0_75/Z    MUX2_X1 Fall  0.3810 0.0640 0.0100 0.327644 1.14029 1.46793           1       100                    | 
|    fb/mult/out_reg[12]/D DFF_X1  Fall  0.3810 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[12]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5760 0.0000                                                                           | 
|    fb/mult/out_reg[12]/CK      DFF_X1 Rise  1.5790 0.0030 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0790 1.5790 | 
| library setup check                       | -0.0350 1.5440 | 
| data required time                        |  1.5440        | 
|                                           |                | 
| data required time                        |  1.5440        | 
| data arrival time                         | -0.3810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1630        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[15]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_78/S    MUX2_X1 Rise  0.3170 0.0140 0.0880          1.91994                                                  | 
|    fb/mult/i_0_0_78/Z    MUX2_X1 Fall  0.3810 0.0640 0.0100 0.605109 1.14029 1.7454            1       100                    | 
|    fb/mult/out_reg[15]/D DFF_X1  Fall  0.3810 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[15]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5760 0.0000                                                                           | 
|    fb/mult/out_reg[15]/CK      DFF_X1 Rise  1.5790 0.0030 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0790 1.5790 | 
| library setup check                       | -0.0350 1.5440 | 
| data required time                        |  1.5440        | 
|                                           |                | 
| data required time                        |  1.5440        | 
| data arrival time                         | -0.3810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1630        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[4]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_67/S    MUX2_X1 Rise  0.3170 0.0140 0.0880          1.91994                                                  | 
|    fb/mult/i_0_0_67/Z    MUX2_X1 Fall  0.3800 0.0630 0.0100 0.261009 1.14029 1.4013            1       100                    | 
|    fb/mult/out_reg[4]/D  DFF_X1  Fall  0.3800 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[4]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5760 0.0000                                                                           | 
|    fb/mult/out_reg[4]/CK       DFF_X1 Rise  1.5780 0.0020 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0780 1.5780 | 
| library setup check                       | -0.0350 1.5430 | 
| data required time                        |  1.5430        | 
|                                           |                | 
| data required time                        |  1.5430        | 
| data arrival time                         | -0.3800        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1630        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[0]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_63/S    MUX2_X1 Rise  0.3160 0.0130 0.0880          1.91994                                                  | 
|    fb/mult/i_0_0_63/Z    MUX2_X1 Fall  0.3790 0.0630 0.0100 0.240718 1.14029 1.38101           1       100                    | 
|    fb/mult/out_reg[0]/D  DFF_X1  Fall  0.3790 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[0]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5760 0.0000                                                                           | 
|    fb/mult/out_reg[0]/CK       DFF_X1 Rise  1.5770 0.0010 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0770 1.5770 | 
| library setup check                       | -0.0350 1.5420 | 
| data required time                        |  1.5420        | 
|                                           |                | 
| data required time                        |  1.5420        | 
| data arrival time                         | -0.3790        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1630        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[20]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/m_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_121/S   MUX2_X1 Rise  0.3150 0.0120 0.0880          1.91994                                                  | 
|    fb/mult/i_0_0_121/Z   MUX2_X1 Fall  0.3790 0.0640 0.0100 0.461207 1.14029 1.6015            1       100                    | 
|    fb/mult/m_reg[20]/D   DFF_X1  Fall  0.3790 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[20]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5760 0.0000                                                                           | 
|    fb/mult/m_reg[20]/CK        DFF_X1 Rise  1.5780 0.0020 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0780 1.5780 | 
| library setup check                       | -0.0350 1.5430 | 
| data required time                        |  1.5430        | 
|                                           |                | 
| data required time                        |  1.5430        | 
| data arrival time                         | -0.3790        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1640        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[21]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/m_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_122/S   MUX2_X1 Rise  0.3160 0.0130 0.0880          1.91994                                                  | 
|    fb/mult/i_0_0_122/Z   MUX2_X1 Fall  0.3790 0.0630 0.0100 0.287964 1.14029 1.42825           1       100                    | 
|    fb/mult/m_reg[21]/D   DFF_X1  Fall  0.3790 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[21]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/m_reg[21]/CK        DFF_X1 Rise  1.5810 0.0020 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0810 1.5810 | 
| library setup check                       | -0.0320 1.5490 | 
| data required time                        |  1.5490        | 
|                                           |                | 
| data required time                        |  1.5490        | 
| data arrival time                         | -0.3790        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1700        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[16]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/m_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_117/S   MUX2_X1 Rise  0.3120 0.0090 0.0870          1.91994                                                  | 
|    fb/mult/i_0_0_117/Z   MUX2_X1 Fall  0.3760 0.0640 0.0100 0.427687 1.14029 1.56798           1       100                    | 
|    fb/mult/m_reg[16]/D   DFF_X1  Fall  0.3760 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[16]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/m_reg[16]/CK        DFF_X1 Rise  1.5820 0.0030 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0820 1.5820 | 
| library setup check                       | -0.0320 1.5500 | 
| data required time                        |  1.5500        | 
|                                           |                | 
| data required time                        |  1.5500        | 
| data arrival time                         | -0.3760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1740        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[15]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/m_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_116/S   MUX2_X1 Rise  0.3120 0.0090 0.0870          1.91994                                                  | 
|    fb/mult/i_0_0_116/Z   MUX2_X1 Fall  0.3750 0.0630 0.0100 0.288595 1.14029 1.42889           1       100                    | 
|    fb/mult/m_reg[15]/D   DFF_X1  Fall  0.3750 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[15]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/m_reg[15]/CK        DFF_X1 Rise  1.5810 0.0020 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0810 1.5810 | 
| library setup check                       | -0.0320 1.5490 | 
| data required time                        |  1.5490        | 
|                                           |                | 
| data required time                        |  1.5490        | 
| data arrival time                         | -0.3750        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1740        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[1]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_64/S    MUX2_X1 Rise  0.3040 0.0010 0.0870          1.91994                                                  | 
|    fb/mult/i_0_0_64/Z    MUX2_X1 Fall  0.3690 0.0650 0.0100 0.793236 1.14029 1.93353           1       100                    | 
|    fb/mult/out_reg[1]/D  DFF_X1  Fall  0.3690 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[1]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5760 0.0000                                                                           | 
|    fb/mult/out_reg[1]/CK       DFF_X1 Rise  1.5780 0.0020 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0780 1.5780 | 
| library setup check                       | -0.0350 1.5430 | 
| data required time                        |  1.5430        | 
|                                           |                | 
| data required time                        |  1.5430        | 
| data arrival time                         | -0.3690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1740        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[18]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/m_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_119/S   MUX2_X1 Rise  0.3120 0.0090 0.0870          1.91994                                                  | 
|    fb/mult/i_0_0_119/Z   MUX2_X1 Fall  0.3750 0.0630 0.0100 0.25508  1.14029 1.39537           1       100                    | 
|    fb/mult/m_reg[18]/D   DFF_X1  Fall  0.3750 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[18]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/m_reg[18]/CK        DFF_X1 Rise  1.5820 0.0030 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0820 1.5820 | 
| library setup check                       | -0.0320 1.5500 | 
| data required time                        |  1.5500        | 
|                                           |                | 
| data required time                        |  1.5500        | 
| data arrival time                         | -0.3750        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1750        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[2]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_65/S    MUX2_X1 Rise  0.3040 0.0010 0.0870          1.91994                                                  | 
|    fb/mult/i_0_0_65/Z    MUX2_X1 Fall  0.3670 0.0630 0.0100 0.246017 1.14029 1.38631           1       100                    | 
|    fb/mult/out_reg[2]/D  DFF_X1  Fall  0.3670 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[2]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5760 0.0000                                                                           | 
|    fb/mult/out_reg[2]/CK       DFF_X1 Rise  1.5780 0.0020 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0780 1.5780 | 
| library setup check                       | -0.0350 1.5430 | 
| data required time                        |  1.5430        | 
|                                           |                | 
| data required time                        |  1.5430        | 
| data arrival time                         | -0.3670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1760        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[17]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/m_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_118/S   MUX2_X1 Rise  0.3100 0.0070 0.0870          1.91994                                                  | 
|    fb/mult/i_0_0_118/Z   MUX2_X1 Fall  0.3730 0.0630 0.0100 0.223456 1.14029 1.36375           1       100                    | 
|    fb/mult/m_reg[17]/D   DFF_X1  Fall  0.3730 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[17]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/m_reg[17]/CK        DFF_X1 Rise  1.5830 0.0040 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0830 1.5830 | 
| library setup check                       | -0.0320 1.5510 | 
| data required time                        |  1.5510        | 
|                                           |                | 
| data required time                        |  1.5510        | 
| data arrival time                         | -0.3730        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1780        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[19]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/m_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/hfn_ipo_c11/A BUF_X2  Rise  0.2000 0.0000 0.0000          1.77921                                                  | 
|    fb/mult/hfn_ipo_c11/Z BUF_X2  Rise  0.3030 0.1030 0.0870 16.4947  57.3422 73.8369           30      100                    | 
|    fb/mult/i_0_0_120/S   MUX2_X1 Rise  0.3090 0.0060 0.0870          1.91994                                                  | 
|    fb/mult/i_0_0_120/Z   MUX2_X1 Fall  0.3730 0.0640 0.0100 0.375229 1.14029 1.51552           1       100                    | 
|    fb/mult/m_reg[19]/D   DFF_X1  Fall  0.3730 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[19]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/m_reg[19]/CK        DFF_X1 Rise  1.5840 0.0050 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0840 1.5840 | 
| library setup check                       | -0.0320 1.5520 | 
| data required time                        |  1.5520        | 
|                                           |                | 
| data required time                        |  1.5520        | 
| data arrival time                         | -0.3730        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1790        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[11]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/m_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                       Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                    Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                 Rise  0.2000 0.0000                                                                          | 
|    fb/mult/i_0_0_112/S MUX2_X1 Rise  0.2190 0.0190 0.0190          1.91994                                                  | 
|    fb/mult/i_0_0_112/Z MUX2_X1 Fall  0.2800 0.0610 0.0100 0.749654 1.14029 1.88994           1       100                    | 
|    fb/mult/m_reg[11]/D DFF_X1  Fall  0.2800 0.0000 0.0100          1.06234                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[11]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/m_reg[11]/CK        DFF_X1 Rise  1.5800 0.0010 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0800 1.5800 | 
| library setup check                       | -0.0320 1.5480 | 
| data required time                        |  1.5480        | 
|                                           |                | 
| data required time                        |  1.5480        | 
| data arrival time                         | -0.2800        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2680        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[10]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/m_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                       Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                    Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                 Rise  0.2000 0.0000                                                                          | 
|    fb/mult/i_0_0_111/S MUX2_X1 Rise  0.2190 0.0190 0.0190          1.91994                                                  | 
|    fb/mult/i_0_0_111/Z MUX2_X1 Fall  0.2790 0.0600 0.0100 0.626607 1.14029 1.7669            1       100                    | 
|    fb/mult/m_reg[10]/D DFF_X1  Fall  0.2790 0.0000 0.0100          1.06234                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[10]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/m_reg[10]/CK        DFF_X1 Rise  1.5800 0.0010 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0800 1.5800 | 
| library setup check                       | -0.0320 1.5480 | 
| data required time                        |  1.5480        | 
|                                           |                | 
| data required time                        |  1.5480        | 
| data arrival time                         | -0.2790        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2690        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[21]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/i_0_0_84/S    MUX2_X1 Rise  0.2120 0.0120 0.0180          1.91994                                                  | 
|    fb/mult/i_0_0_84/Z    MUX2_X1 Fall  0.2720 0.0600 0.0100 0.53288  1.14029 1.67317           1       100                    | 
|    fb/mult/out_reg[21]/D DFF_X1  Fall  0.2720 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[21]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5500 0.0030 0.0100          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5740 0.0240 0.0170 13.8539  33.4011  47.2551           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5740 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_0                 Rise  1.5740 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_0            Rise  1.5740 0.0000                                                                           | 
|    fb/mult/out_reg[21]/CK      DFF_X1 Rise  1.5760 0.0020 0.0170          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0760 1.5760 | 
| library setup check                       | -0.0350 1.5410 | 
| data required time                        |  1.5410        | 
|                                           |                | 
| data required time                        |  1.5410        | 
| data arrival time                         | -0.2720        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2690        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[23]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 22.8767  59.7685 82.6453           30      100      c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/i_0_0_86/S    MUX2_X1 Rise  0.2120 0.0120 0.0180          1.91994                                                  | 
|    fb/mult/i_0_0_86/Z    MUX2_X1 Fall  0.2720 0.0600 0.0100 0.659243 1.14029 1.79953           1       100                    | 
|    fb/mult/out_reg[23]/D DFF_X1  Fall  0.2720 0.0000 0.0100          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[23]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5500 0.0030 0.0100          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5740 0.0240 0.0170 13.8539  33.4011  47.2551           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5740 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_0                 Rise  1.5740 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_0            Rise  1.5740 0.0000                                                                           | 
|    fb/mult/out_reg[23]/CK      DFF_X1 Rise  1.5760 0.0020 0.0170          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0760 1.5760 | 
| library setup check                       | -0.0350 1.5410 | 
| data required time                        |  1.5410        | 
|                                           |                | 
| data required time                        |  1.5410        | 
| data arrival time                         | -0.2720        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2690        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 425M, CVMEM - 1781M, PVMEM - 2263M)
